Fitter report for quartus_compile
Mon Jun 28 21:11:56 2021
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. I/O Bank Usage
 13. All Package Pins
 14. Fitter Resource Utilization by Entity
 15. Control Signals
 16. Global & Other Fast Signals
 17. Non-Global High Fan-Out Signals
 18. Fitter RAM Summary
 19. Routing Usage Summary
 20. Fitter Device Options
 21. Operating Settings and Conditions
 22. Estimated Delay Added for Hold Timing Summary
 23. Estimated Delay Added for Hold Timing Details
 24. Fitter INI Usage
 25. Fitter Messages
 26. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Mon Jun 28 21:11:56 2021       ;
; Quartus Prime Version           ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                   ; quartus_compile                             ;
; Top-level Entity Name           ; quartus_compile                             ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSXFC6D6F31C6                              ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 1,876 / 41,910 ( 4 % )                      ;
; Total registers                 ; 3505                                        ;
; Total pins                      ; 0 / 499 ( 0 % )                             ;
; Total virtual pins              ; 336                                         ;
; Total block memory bits         ; 24,258 / 5,662,720 ( < 1 % )                ;
; Total RAM Blocks                ; 27 / 553 ( 5 % )                            ;
; Total DSP Blocks                ; 0 / 112 ( 0 % )                             ;
; Total HSSI RX PCSs              ; 0 / 9 ( 0 % )                               ;
; Total HSSI PMA RX Deserializers ; 0 / 9 ( 0 % )                               ;
; Total HSSI TX PCSs              ; 0 / 9 ( 0 % )                               ;
; Total HSSI PMA TX Serializers   ; 0 / 9 ( 0 % )                               ;
; Total PLLs                      ; 0 / 15 ( 0 % )                              ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CSXFC6D6F31C6                        ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.21        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   7.8%      ;
;     Processor 3            ;   7.0%      ;
;     Processor 4            ;   6.8%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Action     ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; clock~CLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Created    ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_ffwd_src_unnamed_count3_count_1_reg|gen_depth_large.approx_full                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_ffwd_src_unnamed_count3_count_1_reg|gen_depth_large.approx_full~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_ffwd_src_unnamed_count3_count_1_reg|gen_depth_large.cnt[1]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_ffwd_src_unnamed_count3_count_1_reg|gen_depth_large.cnt[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_ffwd_src_unnamed_count3_count_1_reg|gen_depth_large.lo[0]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_ffwd_src_unnamed_count3_count_1_reg|gen_depth_large.lo[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_ffwd_src_unnamed_count3_count_1_reg|gen_depth_large.lo[1]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_ffwd_src_unnamed_count3_count_1_reg|gen_depth_large.lo[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_sfc_c0_wt_entry_count_c0_enter_count_aunroll_x_1_reg|gen_depth_large.cnt[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_sfc_c0_wt_entry_count_c0_enter_count_aunroll_x_1_reg|gen_depth_large.cnt[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_sfc_c0_wt_entry_count_c0_enter_count_aunroll_x_1_reg|gen_depth_large.cnt_up[0]                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_sfc_c0_wt_entry_count_c0_enter_count_aunroll_x_1_reg|gen_depth_large.cnt_up[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_sfc_c0_wt_entry_count_c0_enter_count_aunroll_x_1_reg|gen_depth_large.lo[1]                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_sfc_c0_wt_entry_count_c0_enter_count_aunroll_x_1_reg|gen_depth_large.lo[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_pop_i1_throttle_pop_count12:thei_acl_pop_i1_throttle_pop_count|i_acl_pop_i1_throttle_pop_count_reg:thei_acl_pop_i1_throttle_pop_count_reg|i_acl_pop_i1_throttle_pop_count_reg_valid_reg_q[0]                                                                                                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_pop_i1_throttle_pop_count12:thei_acl_pop_i1_throttle_pop_count|i_acl_pop_i1_throttle_pop_count_reg:thei_acl_pop_i1_throttle_pop_count_reg|i_acl_pop_i1_throttle_pop_count_reg_valid_reg_q[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count12_count39:thei_ffwd_src_unnamed_count12_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count12_count40|source_NO_SHIFT_REG[0]                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count12_count39:thei_ffwd_src_unnamed_count12_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count12_count40|source_NO_SHIFT_REG[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count12_count39:thei_ffwd_src_unnamed_count12_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count12_count40|source_NO_SHIFT_REG[5]                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count12_count39:thei_ffwd_src_unnamed_count12_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count12_count40|source_NO_SHIFT_REG[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count12_count39:thei_ffwd_src_unnamed_count12_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count12_count40|source_NO_SHIFT_REG[8]                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count12_count39:thei_ffwd_src_unnamed_count12_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count12_count40|source_NO_SHIFT_REG[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count12_count39:thei_ffwd_src_unnamed_count12_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count12_count40|source_NO_SHIFT_REG[10]                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count12_count39:thei_ffwd_src_unnamed_count12_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count12_count40|source_NO_SHIFT_REG[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count12_count39:thei_ffwd_src_unnamed_count12_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count12_count40|source_NO_SHIFT_REG[11]                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count12_count39:thei_ffwd_src_unnamed_count12_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count12_count40|source_NO_SHIFT_REG[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count12_count39:thei_ffwd_src_unnamed_count12_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count12_count40|source_NO_SHIFT_REG[13]                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count12_count39:thei_ffwd_src_unnamed_count12_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count12_count40|source_NO_SHIFT_REG[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count12_count39:thei_ffwd_src_unnamed_count12_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count12_count40|source_NO_SHIFT_REG[14]                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count12_count39:thei_ffwd_src_unnamed_count12_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count12_count40|source_NO_SHIFT_REG[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count12_count39:thei_ffwd_src_unnamed_count12_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count12_count40|source_NO_SHIFT_REG[15]                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count12_count39:thei_ffwd_src_unnamed_count12_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count12_count40|source_NO_SHIFT_REG[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count12_count39:thei_ffwd_src_unnamed_count12_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count12_count40|source_NO_SHIFT_REG[16]                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count12_count39:thei_ffwd_src_unnamed_count12_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count12_count40|source_NO_SHIFT_REG[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count12_count39:thei_ffwd_src_unnamed_count12_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count12_count40|source_NO_SHIFT_REG[18]                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count12_count39:thei_ffwd_src_unnamed_count12_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count12_count40|source_NO_SHIFT_REG[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count12_count39:thei_ffwd_src_unnamed_count12_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count12_count40|source_NO_SHIFT_REG[20]                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count12_count39:thei_ffwd_src_unnamed_count12_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count12_count40|source_NO_SHIFT_REG[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count12_count39:thei_ffwd_src_unnamed_count12_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count12_count40|source_NO_SHIFT_REG[21]                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count12_count39:thei_ffwd_src_unnamed_count12_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count12_count40|source_NO_SHIFT_REG[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count12_count39:thei_ffwd_src_unnamed_count12_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count12_count40|source_NO_SHIFT_REG[22]                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count12_count39:thei_ffwd_src_unnamed_count12_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count12_count40|source_NO_SHIFT_REG[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count12_count39:thei_ffwd_src_unnamed_count12_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count12_count40|source_NO_SHIFT_REG[23]                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count12_count39:thei_ffwd_src_unnamed_count12_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count12_count40|source_NO_SHIFT_REG[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count12_count39:thei_ffwd_src_unnamed_count12_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count12_count40|source_NO_SHIFT_REG[25]                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count12_count39:thei_ffwd_src_unnamed_count12_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count12_count40|source_NO_SHIFT_REG[25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count12_count39:thei_ffwd_src_unnamed_count12_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count12_count40|source_NO_SHIFT_REG[26]                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count12_count39:thei_ffwd_src_unnamed_count12_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count12_count40|source_NO_SHIFT_REG[26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|acl_ll_fifo:nop_fifo|wptr_copy[9]                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|acl_ll_fifo:nop_fifo|wptr_copy[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|acl_ll_fifo:nop_fifo|wptr_copy[13]                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|acl_ll_fifo:nop_fifo|wptr_copy[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|acl_ll_fifo:nop_fifo|wptr_copy[14]                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|acl_ll_fifo:nop_fifo|wptr_copy[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff~DUPLICATE                                                                                                                                                                                                                                                       ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|wrreq_delaya[1]                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|wrreq_delaya[1]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|full_dff                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|full_dff~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[4][0]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[4][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[6][0]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[6][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[11][0]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[11][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[13][0]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[13][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[15][0]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[15][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[17][0]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[17][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[19][0]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[19][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[25][0]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[25][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[26][0]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[26][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[2]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[7]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[8]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[9]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[10]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[11]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[12]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[14]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[15]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[19]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[23]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[24]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[25]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[28]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff~DUPLICATE                                                                                                                                                                                                                                                       ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_ug7:usedw_counter|counter_reg_bit[3]                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_ug7:usedw_counter|counter_reg_bit[3]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|rd_ptr_lsb                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|rd_ptr_lsb~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[2][0]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[2][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[4][0]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[4][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[5][0]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[5][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[11][0]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[11][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[14][0]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[14][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[16][0]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[16][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[19][0]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[19][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[21][0]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[21][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[25][0]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[25][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[1]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[2]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[3]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[9]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[10]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[12]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[15]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[17]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[18]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[19]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[22]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[25]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[26]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[27]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[29]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|acl_ll_fifo:nop_fifo|wptr_copy[0]                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|acl_ll_fifo:nop_fifo|wptr_copy[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff~DUPLICATE                                                                                                                                                                                                                                                       ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_ug7:usedw_counter|counter_reg_bit[3]                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_ug7:usedw_counter|counter_reg_bit[3]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[4][0]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[4][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[5][0]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[5][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[10][0]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[10][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[12][0]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[12][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[13][0]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[13][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[23][0]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[23][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[1]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[3]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[8]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[11]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[16]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[20]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[21]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[22]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[23]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[24]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[25]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[26]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[29]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[30]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[31]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|acl_ll_fifo:nop_fifo|wptr_copy[21]                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|acl_ll_fifo:nop_fifo|wptr_copy[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff~DUPLICATE                                                                                                                                                                                                                                                       ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[6][0]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[6][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[11][0]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[11][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[14][0]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[14][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[15][0]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[15][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[19][0]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[19][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[24][0]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[24][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[26][0]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[26][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[3]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[5]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[7]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[8]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[9]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[15]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[18]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[20]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[21]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[22]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[23]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[24]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[26]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[28]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[29]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[30]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|acl_ll_fifo:nop_fifo|wptr_copy[1]                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|acl_ll_fifo:nop_fifo|wptr_copy[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|acl_ll_fifo:nop_fifo|wptr_copy[20]                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|acl_ll_fifo:nop_fifo|wptr_copy[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_ug7:usedw_counter|counter_reg_bit[4]                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_ug7:usedw_counter|counter_reg_bit[4]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff~DUPLICATE                                                                                                                                                                                                                                                    ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[6][0]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[6][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[7][0]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[7][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[18][0]                                                                                                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[18][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[20][0]                                                                                                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[20][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[24][0]                                                                                                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[24][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[29][0]                                                                                                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[29][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[1]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[2]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[3]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[5]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[7]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[12]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[14]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[17]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[18]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[19]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[23]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[25]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[28]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[30]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[31]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff~DUPLICATE                                                                                                                                                                                                                                                    ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|wrreq_delaya[1]                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|wrreq_delaya[1]~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[5][0]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[5][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[6][0]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[6][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[12][0]                                                                                                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[12][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[13][0]                                                                                                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[13][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[15][0]                                                                                                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[15][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[19][0]                                                                                                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[19][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[26][0]                                                                                                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[26][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[1]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[2]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[9]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[15]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[17]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[19]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[24]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[25]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[28]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count123|acl_fifo:fifo|scfifo:scfifo_component|scfifo_h3d1:auto_generated|a_dpfifo_b6a1:dpfifo|rd_ptr_lsb ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count123|acl_fifo:fifo|scfifo:scfifo_component|scfifo_h3d1:auto_generated|a_dpfifo_b6a1:dpfifo|rd_ptr_lsb~DUPLICATE ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count_full_detector:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_full_detector|acl_full_detector:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_full_detector|counter[0]                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count_full_detector:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_full_detector|acl_full_detector:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_full_detector|counter[0]~DUPLICATE                                                                                ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist1_sync_in_aunroll_x_in_c0_eni2_1_1|delay_signals[0][0]                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist1_sync_in_aunroll_x_in_c0_eni2_1_1|delay_signals[0][0]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][1]                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][1]~DUPLICATE                                                                                                                                                                                                                                                   ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][4]                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][4]~DUPLICATE                                                                                                                                                                                                                                                   ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][7]                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][7]~DUPLICATE                                                                                                                                                                                                                                                   ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][8]                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][8]~DUPLICATE                                                                                                                                                                                                                                                   ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][9]                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][9]~DUPLICATE                                                                                                                                                                                                                                                   ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][10]                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][10]~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][11]                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][11]~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][14]                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][14]~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][16]                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][16]~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][19]                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][19]~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][21]                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][21]~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][23]                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][23]~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][25]                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][25]~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][26]                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][26]~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][29]                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][29]~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][30]                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][30]~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i1_notexitcond_count95:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count96|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[0]                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i1_notexitcond_count95:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count96|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[0]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i1_notexitcond_count95:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count96|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[0]                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i1_notexitcond_count95:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count96|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[0]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i1_notexitcond_count95:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count96|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[3]                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i1_notexitcond_count95:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count96|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[3]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i4_cleanups_push11_count98:thei_acl_push_i4_cleanups_push11_count|acl_push:thei_acl_push_i4_cleanups_push11_count99|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[0]                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i4_cleanups_push11_count98:thei_acl_push_i4_cleanups_push11_count|acl_push:thei_acl_push_i4_cleanups_push11_count99|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[0]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i32_z_01_push9_count90:thei_acl_push_i32_z_01_push9_count|acl_push:thei_acl_push_i32_z_01_push9_count91|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[0]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i32_z_01_push9_count90:thei_acl_push_i32_z_01_push9_count|acl_push:thei_acl_push_i32_z_01_push9_count91|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[0]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i32_z_01_push9_count90:thei_acl_push_i32_z_01_push9_count|acl_push:thei_acl_push_i32_z_01_push9_count91|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[2]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i32_z_01_push9_count90:thei_acl_push_i32_z_01_push9_count|acl_push:thei_acl_push_i32_z_01_push9_count91|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[2]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i32_z_01_push9_count90:thei_acl_push_i32_z_01_push9_count|acl_push:thei_acl_push_i32_z_01_push9_count91|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[4]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i32_z_01_push9_count90:thei_acl_push_i32_z_01_push9_count|acl_push:thei_acl_push_i32_z_01_push9_count91|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[4]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i32_z_01_push9_count90:thei_acl_push_i32_z_01_push9_count|acl_push:thei_acl_push_i32_z_01_push9_count91|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[8]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i32_z_01_push9_count90:thei_acl_push_i32_z_01_push9_count|acl_push:thei_acl_push_i32_z_01_push9_count91|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[8]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2_sr_1:thebb_count_B2_sr_1_aunroll_x|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2_sr_1:thebb_count_B2_sr_1_aunroll_x|sr_valid_q[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|SE_stall_entry_fromReg0[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|SE_stall_entry_fromReg0[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|acl_ll_fifo:nop_fifo|wptr_copy[3]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|acl_ll_fifo:nop_fifo|wptr_copy[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|acl_ll_fifo:nop_fifo|wptr_copy[21]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|acl_ll_fifo:nop_fifo|wptr_copy[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|acl_ll_fifo:nop_fifo|wptr_copy[29]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|acl_ll_fifo:nop_fifo|wptr_copy[29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|acl_ll_fifo:nop_fifo|wptr_copy[32]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|acl_ll_fifo:nop_fifo|wptr_copy[32]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|lsu_pipelined_write:pipelined_write|acl_data_fifo:input_buf|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[53]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|lsu_pipelined_write:pipelined_write|acl_data_fifo:input_buf|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[53]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|wrreq_delaya[1]                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|wrreq_delaya[1]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|acl_ll_fifo:nop_fifo|wptr_copy[0]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|acl_ll_fifo:nop_fifo|wptr_copy[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|acl_ll_fifo:nop_fifo|wptr_copy[18]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|acl_ll_fifo:nop_fifo|wptr_copy[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|acl_ll_fifo:nop_fifo|wptr_copy[32]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|acl_ll_fifo:nop_fifo|wptr_copy[32]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_data_fifo:input_buf|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[51]                                                                                                                                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_data_fifo:input_buf|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[51]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|wrreq_delaya[1]                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|wrreq_delaya[1]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[1].dp|altshift_taps:pipe_r.pipe_r.req.byteenable_rtl_0|shift_taps_uuu:auto_generated|cntr_ohf:cntr1|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[1].dp|altshift_taps:pipe_r.pipe_r.req.byteenable_rtl_0|shift_taps_uuu:auto_generated|cntr_ohf:cntr1|counter_reg_bit[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[1].dp|pipe_r.pipe_r.req.id[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[1].dp|pipe_r.pipe_r.req.id[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 6450 ) ; 0.00 % ( 0 / 6450 )        ; 0.00 % ( 0 / 6450 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 6450 ) ; 0.00 % ( 0 / 6450 )        ; 0.00 % ( 0 / 6450 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 6450 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 0 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/intelFPGA/19.1/hls/examples/Project/test-fpga.prj/quartus/quartus_compile.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1,876 / 41,910        ; 4 %   ;
; ALMs needed [=A-B+C]                                        ; 1,876                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 2,135 / 41,910        ; 5 %   ;
;         [a] ALMs used for LUT logic and registers           ; 613                   ;       ;
;         [b] ALMs used for LUT logic                         ; 594                   ;       ;
;         [c] ALMs used for registers                         ; 928                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 439 / 41,910          ; 1 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 180 / 41,910          ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ;       ;
;         [c] Due to LAB input limits                         ; 12                    ;       ;
;         [d] Due to virtual I/Os                             ; 168                   ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 268 / 4,191           ; 6 %   ;
;     -- Logic LABs                                           ; 268                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 2,010                 ;       ;
;     -- 7 input functions                                    ; 187                   ;       ;
;     -- 6 input functions                                    ; 247                   ;       ;
;     -- 5 input functions                                    ; 208                   ;       ;
;     -- 4 input functions                                    ; 273                   ;       ;
;     -- <=3 input functions                                  ; 1,095                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 1,264                 ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 3,505                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 3,081 / 83,820        ; 4 %   ;
;         -- Secondary logic registers                        ; 424 / 83,820          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 3,291                 ;       ;
;         -- Routing optimization registers                   ; 214                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 336                   ;       ;
; I/O pins                                                    ; 0 / 499               ; 0 %   ;
;     -- Clock pins                                           ; 0 / 11                ; 0 %   ;
;     -- Dedicated input pins                                 ; 0 / 39                ; 0 %   ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )         ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )         ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 27 / 553              ; 5 %   ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 24,258 / 5,662,720    ; < 1 % ;
; Total block memory implementation bits                      ; 276,480 / 5,662,720   ; 5 %   ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 0 / 112               ; 0 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 0 / 6                 ; 0 %   ;
; Global signals                                              ; 1                     ;       ;
;     -- Global clocks                                        ; 1 / 16                ; 6 %   ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 0 / 1                 ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Hard IPs                                                    ; 0 / 2                 ; 0 %   ;
; Standard RX PCSs                                            ; 0 / 9                 ; 0 %   ;
; HSSI PMA RX Deserializers                                   ; 0 / 9                 ; 0 %   ;
; Standard TX PCSs                                            ; 0 / 9                 ; 0 %   ;
; HSSI PMA TX Serializers                                     ; 0 / 9                 ; 0 %   ;
; Channel PLLs                                                ; 0 / 9                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 4                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 1.8% / 1.9% / 1.6%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 17.2% / 17.4% / 16.7% ;       ;
; Maximum fan-out                                             ; 3559                  ;       ;
; Highest non-global fan-out                                  ; 1645                  ;       ;
; Total fan-out                                               ; 22986                 ;       ;
; Average fan-out                                             ; 3.22                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+----------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                          ;
+-------------------------------------------------------------+-----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1876 / 41910 ( 4 % )  ; 0 / 41910 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 1876                  ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 2135 / 41910 ( 5 % )  ; 0 / 41910 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 613                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 594                   ; 0                              ;
;         [c] ALMs used for registers                         ; 928                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 439 / 41910 ( 1 % )   ; 0 / 41910 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 180 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 12                    ; 0                              ;
;         [d] Due to virtual I/Os                             ; 168                   ; 0                              ;
;                                                             ;                       ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                            ;
;                                                             ;                       ;                                ;
; Total LABs:  partially or completely used                   ; 268 / 4191 ( 6 % )    ; 0 / 4191 ( 0 % )               ;
;     -- Logic LABs                                           ; 268                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Combinational ALUT usage for logic                          ; 2010                  ; 0                              ;
;     -- 7 input functions                                    ; 187                   ; 0                              ;
;     -- 6 input functions                                    ; 247                   ; 0                              ;
;     -- 5 input functions                                    ; 208                   ; 0                              ;
;     -- 4 input functions                                    ; 273                   ; 0                              ;
;     -- <=3 input functions                                  ; 1095                  ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 1264                  ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                              ;
;     -- By type:                                             ;                       ;                                ;
;         -- Primary logic registers                          ; 3081 / 83820 ( 4 % )  ; 0 / 83820 ( 0 % )              ;
;         -- Secondary logic registers                        ; 424 / 83820 ( < 1 % ) ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                       ;                                ;
;         -- Design implementation registers                  ; 3291                  ; 0                              ;
;         -- Routing optimization registers                   ; 214                   ; 0                              ;
;                                                             ;                       ;                                ;
;                                                             ;                       ;                                ;
; Virtual pins                                                ; 336                   ; 0                              ;
; I/O pins                                                    ; 0                     ; 0                              ;
; I/O registers                                               ; 0                     ; 0                              ;
; Total block memory bits                                     ; 24258                 ; 0                              ;
; Total block memory implementation bits                      ; 276480                ; 0                              ;
; M10K block                                                  ; 27 / 553 ( 4 % )      ; 0 / 553 ( 0 % )                ;
; Clock enable block                                          ; 1 / 116 ( < 1 % )     ; 0 / 116 ( 0 % )                ;
;                                                             ;                       ;                                ;
; Connections                                                 ;                       ;                                ;
;     -- Input Connections                                    ; 0                     ; 0                              ;
;     -- Registered Input Connections                         ; 0                     ; 0                              ;
;     -- Output Connections                                   ; 0                     ; 0                              ;
;     -- Registered Output Connections                        ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Internal Connections                                        ;                       ;                                ;
;     -- Total Connections                                    ; 23037                 ; 0                              ;
;     -- Registered Connections                               ; 10518                 ; 0                              ;
;                                                             ;                       ;                                ;
; External Connections                                        ;                       ;                                ;
;     -- Top                                                  ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Partition Interface                                         ;                       ;                                ;
;     -- Input Ports                                          ; 196                   ; 0                              ;
;     -- Output Ports                                         ; 140                   ; 0                              ;
;     -- Bidir Ports                                          ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Registered Ports                                            ;                       ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Port Connectivity                                           ;                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                              ;
+-------------------------------------------------------------+-----------------------+--------------------------------+


+--------------------------------------------------------------------------+
; I/O Bank Usage                                                           ;
+----------+----------------+---------------+--------------+---------------+
; I/O Bank ; Usage          ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+----------------+---------------+--------------+---------------+
; B2L      ; 0 / 14 ( 0 % ) ; --            ; --           ; --            ;
; B1L      ; 0 / 14 ( 0 % ) ; --            ; --           ; --            ;
; B0L      ; 0 / 14 ( 0 % ) ; --            ; --           ; --            ;
; 3A       ; 0 / 32 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 0 / 48 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 0 / 80 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 0 / 32 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 0 / 16 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 0 / 44 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 0 / 80 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
+----------+----------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A4       ; 491        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 489        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 487        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 471        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 463        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A25      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A26      ; 382        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA1      ; 31         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ; 30         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 90         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ; 122        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA15     ; 120        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ; 146        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA17     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 176        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 200        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ; 210        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA25     ; 224        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA26     ; 252        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA27     ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA29     ;            ; 5B             ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ; 32         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 33         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --             ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A             ; #TDO                            ; output ;              ;                     ; --           ;                 ; --       ; --           ;
; AB10     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB13     ; 88         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB14     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB16     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 225        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB23     ; 227        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB24     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB26     ; 226        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB27     ; 254        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB28     ; 249        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB29     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ; 35         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ; 34         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A             ; #TCK                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC15     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC19     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 205        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC26     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 245        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC29     ; 247        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC30     ; 259        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ; 36         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 37         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD8      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD10     ; 56         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD11     ; 54         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD12     ; 80         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD15     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 199        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ; 197        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD22     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD25     ; 213        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD26     ; 240        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ; 222        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD28     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD30     ; 257        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ; 39         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ; 38         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE12     ; 52         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE13     ; 95         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE14     ; 96         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE15     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE17     ; 135        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ; 167        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE19     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 189        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 209        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE27     ; 229        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 231        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE29     ; 253        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE30     ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 64         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 75         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 67         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF10     ; 57         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF11     ; 87         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ; 114        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF15     ; 112        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ; 137        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ; 159        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF20     ; 175        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 173        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ; 181        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF25     ; 206        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 204        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF29     ; 237        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF30     ; 239        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG1      ; 71         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG2      ; 83         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG3      ; 63         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG4      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 73         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ; 68         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG8      ; 65         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 85         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ; 103        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG13     ; 101        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 134        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ; 132        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG18     ; 150        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 143        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ; 166        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG23     ; 163        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 203        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ; 212        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG28     ; 233        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG29     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 81         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 61         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 76         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 113        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 84         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ; 118        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH11     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 111        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 109        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ; 125        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH18     ; 145        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 148        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ; 141        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH21     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 174        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 161        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ; 188        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH26     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH28     ; 214        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH29     ; 218        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH30     ; 241        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ1      ; 79         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ2      ; 77         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ5      ; 99         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ6      ; 102        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ7      ; 100        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ8      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ10     ; 116        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ11     ; 119        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ12     ; 124        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ15     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ17     ; 151        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ20     ; 158        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ21     ; 156        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ22     ; 172        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ23     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ25     ; 180        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ26     ; 187        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ27     ; 195        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ28     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ30     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK3      ; 89         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK4      ; 92         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK7      ; 107        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK8      ; 105        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK9      ; 108        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK12     ; 123        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK13     ; 121        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK14     ; 129        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK15     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK17     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK19     ; 153        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK20     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK22     ; 169        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK23     ; 179        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK24     ; 177        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK27     ; 193        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK28     ; 198        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK29     ; 196        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ; 509        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B2       ; 507        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B3       ; 513        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B4       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 464        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 459        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B26      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B27      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C3       ; 511        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 501        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 497        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 485        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 462        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C24      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C25      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C29      ; 367        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C30      ; 363        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ; 529        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D2       ; 515        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 495        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 470        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 496        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D23      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D25      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D28      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D30      ; 359        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ; 527        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E2       ; 525        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E3       ; 523        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 531        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ; 494        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ; 488        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E14      ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E22      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E24      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E28      ; 351        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E29      ; 353        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 534        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 528        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ; 502        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F12      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 468        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 466        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F19      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F20      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F21      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F22      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F29      ; 349        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F30      ; 347        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G8       ; 492        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 520        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 518        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 484        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G21      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 339        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G29      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ; 0          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ; 1          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H8       ; 490        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 498        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 482        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 458        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H20      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H24      ; 364        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H25      ; 368        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H28      ; 333        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H29      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J1       ; 3          ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ; 2          ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J10      ; 530        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J11      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 352        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 344        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J30      ; 329        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ; 4          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ; 5          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ; 524        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K13      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K18      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K23      ; 338        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 319        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 325        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K29      ; 321        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K30      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L1       ; 7          ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ; 6          ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --             ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ; 328        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L25      ; 330        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ; 320        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L29      ; 315        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L30      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ; 8          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ; 9          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 312        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 309        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ; 11         ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ; 10         ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 316        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 303        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N29      ; 305        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N30      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ; 16         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ; 17         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --             ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ; 13         ; B2L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; P9       ; 12         ; B2L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P25      ; 288        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P26      ; 298        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ; 296        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P28      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ; 19         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ; 18         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 300        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R22      ; 284        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R23      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 282        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 293        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R29      ; 295        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ; 20         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ; 21         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T8       ; 14         ; B1L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T9       ; 15         ; B1L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T29      ; 289        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T30      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ; 23         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ; 22         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A             ; #TDI                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; U9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B             ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U27      ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ; 24         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ; 25         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --             ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A             ; #TMS                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; V10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V17      ; 154        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V18      ; 194        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V24      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ; 27         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ; 26         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W7       ; 41         ; B0L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; W8       ; 40         ; B0L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; W9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W16      ; 136        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W17      ; 152        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W20      ; 217        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W21      ; 221        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W22      ; 223        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W23      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W25      ; 244        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W30      ; 277        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ; 28         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 29         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y17      ; 170        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y18      ; 178        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y19      ; 202        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y22      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y24      ; 234        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 258        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                                                                ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Entity Name                                                      ; Library Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+
; |quartus_compile                                                                                                                                                          ; 1875.5 (202.6)       ; 2134.5 (109.9)                   ; 438.5 (75.3)                                      ; 179.5 (168.0)                    ; 0.0 (0.0)            ; 2010 (4)            ; 3505 (268)                ; 0 (0)         ; 24258             ; 27    ; 0          ; 0    ; 336          ; |quartus_compile                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; quartus_compile                                                  ; work         ;
;    |count:count_inst|                                                                                                                                                     ; 1672.9 (0.0)         ; 2024.6 (0.0)                     ; 363.2 (0.0)                                       ; 11.5 (0.0)                       ; 0.0 (0.0)            ; 2006 (0)            ; 3237 (0)                  ; 0 (0)         ; 24258             ; 27    ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; count                                                            ; count        ;
;       |count_internal:count_internal_inst|                                                                                                                                ; 1672.9 (0.0)         ; 2024.6 (0.0)                     ; 363.2 (0.0)                                       ; 11.5 (0.0)                       ; 0.0 (0.0)            ; 2006 (0)            ; 3237 (0)                  ; 0 (0)         ; 24258             ; 27    ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; count_internal                                                   ; count        ;
;          |acl_ic_to_avm:avmm_0_.global_out_ic_to_avmavmm_0_rw|                                                                                                            ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|acl_ic_to_avm:avmm_0_.global_out_ic_to_avmavmm_0_rw                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; acl_ic_to_avm                                                    ; count        ;
;          |count_function_wrapper:count_internal|                                                                                                                          ; 1300.7 (0.3)         ; 1601.5 (0.3)                     ; 312.3 (0.1)                                       ; 11.5 (0.0)                       ; 0.0 (0.0)            ; 1760 (1)            ; 2500 (0)                  ; 0 (0)         ; 24072             ; 25    ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; count_function_wrapper                                           ; count        ;
;             |count_function:thecount_function|                                                                                                                            ; 1300.5 (0.0)         ; 1601.2 (0.0)                     ; 312.2 (0.0)                                       ; 11.5 (0.0)                       ; 0.0 (0.0)            ; 1759 (0)            ; 2500 (0)                  ; 0 (0)         ; 24072             ; 25    ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; count_function                                                   ; count        ;
;                |bb_count_B1_start:thebb_count_B1_start|                                                                                                                   ; 935.6 (0.0)          ; 1085.4 (0.0)                     ; 151.4 (0.0)                                       ; 1.6 (0.0)                        ; 0.0 (0.0)            ; 1213 (0)            ; 1673 (0)                  ; 0 (0)         ; 18048             ; 18    ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; bb_count_B1_start                                                ; count        ;
;                   |bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|                                                                                      ; 935.6 (105.0)        ; 1085.4 (109.6)                   ; 151.4 (4.6)                                       ; 1.6 (0.0)                        ; 0.0 (0.0)            ; 1213 (271)          ; 1673 (9)                  ; 0 (0)         ; 18048             ; 18    ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; bb_count_B1_start_stall_region                                   ; count        ;
;                      |acl_valid_fifo_counter:thebubble_out_i_ffwd_src_unnamed_count3_count_1_reg|                                                                         ; 7.4 (7.4)            ; 7.4 (7.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_ffwd_src_unnamed_count3_count_1_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; acl_valid_fifo_counter                                           ; count        ;
;                      |acl_valid_fifo_counter:thebubble_out_i_sfc_c0_wt_entry_count_c0_enter_count_aunroll_x_1_reg|                                                        ; 7.4 (7.4)            ; 7.9 (7.9)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_sfc_c0_wt_entry_count_c0_enter_count_aunroll_x_1_reg                                                                                                                                                                                                                                                                                                                                                                                                                                        ; acl_valid_fifo_counter                                           ; count        ;
;                      |count_B1_start_merge_reg:thecount_B1_start_merge_reg|                                                                                               ; -0.2 (-0.2)          ; 0.5 (0.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|count_B1_start_merge_reg:thecount_B1_start_merge_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; count_B1_start_merge_reg                                         ; count        ;
;                      |i_acl_pop_i1_throttle_pop_count12:thei_acl_pop_i1_throttle_pop_count|                                                                               ; 0.5 (0.0)            ; 0.6 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_pop_i1_throttle_pop_count12:thei_acl_pop_i1_throttle_pop_count                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; i_acl_pop_i1_throttle_pop_count12                                ; count        ;
;                         |i_acl_pop_i1_throttle_pop_count_reg:thei_acl_pop_i1_throttle_pop_count_reg|                                                                      ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_pop_i1_throttle_pop_count12:thei_acl_pop_i1_throttle_pop_count|i_acl_pop_i1_throttle_pop_count_reg:thei_acl_pop_i1_throttle_pop_count_reg                                                                                                                                                                                                                                                                                                                                                                                    ; i_acl_pop_i1_throttle_pop_count_reg                              ; count        ;
;                      |i_ffwd_src_unnamed_count12_count39:thei_ffwd_src_unnamed_count12_count|                                                                             ; 4.5 (0.0)            ; 14.1 (0.0)                       ; 9.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 48 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count12_count39:thei_ffwd_src_unnamed_count12_count                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; i_ffwd_src_unnamed_count12_count39                               ; count        ;
;                         |acl_ffwdsrc:thei_ffwd_src_unnamed_count12_count40|                                                                                               ; 4.5 (4.5)            ; 14.1 (14.1)                      ; 9.6 (9.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count12_count39:thei_ffwd_src_unnamed_count12_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count12_count40                                                                                                                                                                                                                                                                                                                                                                                                           ; acl_ffwdsrc                                                      ; count        ;
;                      |i_ffwd_src_unnamed_count13_count41:thei_ffwd_src_unnamed_count13_count|                                                                             ; 5.3 (0.0)            ; 14.2 (0.0)                       ; 8.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count13_count41:thei_ffwd_src_unnamed_count13_count                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; i_ffwd_src_unnamed_count13_count41                               ; count        ;
;                         |acl_ffwdsrc:thei_ffwd_src_unnamed_count13_count42|                                                                                               ; 5.3 (5.3)            ; 14.2 (14.2)                      ; 8.8 (8.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count13_count41:thei_ffwd_src_unnamed_count13_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count13_count42                                                                                                                                                                                                                                                                                                                                                                                                           ; acl_ffwdsrc                                                      ; count        ;
;                      |i_ffwd_src_unnamed_count14_count43:thei_ffwd_src_unnamed_count14_count|                                                                             ; 4.6 (0.0)            ; 13.3 (0.0)                       ; 9.3 (0.0)                                         ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count14_count43:thei_ffwd_src_unnamed_count14_count                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; i_ffwd_src_unnamed_count14_count43                               ; count        ;
;                         |acl_ffwdsrc:thei_ffwd_src_unnamed_count14_count44|                                                                                               ; 4.6 (4.6)            ; 13.3 (13.3)                      ; 9.3 (9.3)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count14_count43:thei_ffwd_src_unnamed_count14_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count14_count44                                                                                                                                                                                                                                                                                                                                                                                                           ; acl_ffwdsrc                                                      ; count        ;
;                      |i_ffwd_src_unnamed_count15_count45:thei_ffwd_src_unnamed_count15_count|                                                                             ; 3.4 (0.0)            ; 13.0 (0.0)                       ; 10.0 (0.0)                                        ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count15_count45:thei_ffwd_src_unnamed_count15_count                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; i_ffwd_src_unnamed_count15_count45                               ; count        ;
;                         |acl_ffwdsrc:thei_ffwd_src_unnamed_count15_count46|                                                                                               ; 3.4 (3.4)            ; 13.0 (13.0)                      ; 10.0 (10.0)                                       ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count15_count45:thei_ffwd_src_unnamed_count15_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count15_count46                                                                                                                                                                                                                                                                                                                                                                                                           ; acl_ffwdsrc                                                      ; count        ;
;                      |i_ffwd_src_unnamed_count3_count18:thei_ffwd_src_unnamed_count3_count|                                                                               ; 1.0 (0.0)            ; 24.0 (0.0)                       ; 23.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 62 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count3_count18:thei_ffwd_src_unnamed_count3_count                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; i_ffwd_src_unnamed_count3_count18                                ; count        ;
;                         |acl_ffwdsrc:thei_ffwd_src_unnamed_count3_count19|                                                                                                ; 1.0 (1.0)            ; 24.0 (24.0)                      ; 23.0 (23.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count3_count18:thei_ffwd_src_unnamed_count3_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count3_count19                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_ffwdsrc                                                      ; count        ;
;                      |i_ffwd_src_unnamed_count5_count25:thei_ffwd_src_unnamed_count5_count|                                                                               ; 5.5 (0.0)            ; 12.0 (0.0)                       ; 6.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count5_count25:thei_ffwd_src_unnamed_count5_count                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; i_ffwd_src_unnamed_count5_count25                                ; count        ;
;                         |acl_ffwdsrc:thei_ffwd_src_unnamed_count5_count26|                                                                                                ; 5.5 (5.5)            ; 12.0 (12.0)                      ; 6.5 (6.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count5_count25:thei_ffwd_src_unnamed_count5_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count5_count26                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_ffwdsrc                                                      ; count        ;
;                      |i_ffwd_src_unnamed_count7_count29:thei_ffwd_src_unnamed_count7_count|                                                                               ; 15.5 (0.0)           ; 15.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 62 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count7_count29:thei_ffwd_src_unnamed_count7_count                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; i_ffwd_src_unnamed_count7_count29                                ; count        ;
;                         |acl_ffwdsrc:thei_ffwd_src_unnamed_count7_count30|                                                                                                ; 15.5 (15.5)          ; 15.5 (15.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count7_count29:thei_ffwd_src_unnamed_count7_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count7_count30                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_ffwdsrc                                                      ; count        ;
;                      |i_ffwd_src_unnamed_count8_count31:thei_ffwd_src_unnamed_count8_count|                                                                               ; 5.1 (0.0)            ; 13.5 (0.0)                       ; 8.9 (0.0)                                         ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count8_count31:thei_ffwd_src_unnamed_count8_count                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; i_ffwd_src_unnamed_count8_count31                                ; count        ;
;                         |acl_ffwdsrc:thei_ffwd_src_unnamed_count8_count32|                                                                                                ; 5.1 (5.1)            ; 13.5 (13.5)                      ; 8.9 (8.9)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count8_count31:thei_ffwd_src_unnamed_count8_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count8_count32                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_ffwdsrc                                                      ; count        ;
;                      |i_iord_bl_do_unnamed_count1_count14:thei_iord_bl_do_unnamed_count1_count_aunroll_x|                                                                 ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_iord_bl_do_unnamed_count1_count14:thei_iord_bl_do_unnamed_count1_count_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; i_iord_bl_do_unnamed_count1_count14                              ; count        ;
;                         |st_read:theiord|                                                                                                                                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_iord_bl_do_unnamed_count1_count14:thei_iord_bl_do_unnamed_count1_count_aunroll_x|st_read:theiord                                                                                                                                                                                                                                                                                                                                                                                                                                 ; st_read                                                          ; count        ;
;                      |i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|                                                                                     ; 127.9 (0.0)          ; 145.3 (0.0)                      ; 17.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 152 (0)             ; 216 (0)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; i_load_unnamed_count10_count35                                   ; count        ;
;                         |lsu_top:thei_load_unnamed_count10_count36|                                                                                                       ; 124.1 (1.2)          ; 130.0 (2.2)                      ; 5.9 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 151 (3)             ; 183 (0)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36                                                                                                                                                                                                                                                                                                                                                                                                                           ; lsu_top                                                          ; count        ;
;                            |acl_ll_fifo:nop_fifo|                                                                                                                         ; 18.5 (18.5)          ; 19.0 (19.0)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|acl_ll_fifo:nop_fifo                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_ll_fifo                                                      ; count        ;
;                            |lsu_pipelined_read:pipelined_read|                                                                                                            ; 104.4 (17.0)         ; 108.8 (17.2)                     ; 4.4 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 144 (39)            ; 148 (6)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read                                                                                                                                                                                                                                                                                                                                                                                         ; lsu_pipelined_read                                               ; count        ;
;                               |acl_data_fifo:data_fifo|                                                                                                                   ; 21.4 (0.0)           ; 23.0 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 29 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo                                                                                                                                                                                                                                                                                                                                                                 ; acl_data_fifo                                                    ; count        ;
;                                  |acl_fifo:fifo|                                                                                                                          ; 21.4 (0.0)           ; 23.0 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 29 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo                                                                                                                                                                                                                                                                                                                                                   ; acl_fifo                                                         ; count        ;
;                                     |scfifo:scfifo_component|                                                                                                             ; 21.4 (0.0)           ; 23.0 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 29 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                           ; scfifo                                                           ; work         ;
;                                        |scfifo_v4d1:auto_generated|                                                                                                       ; 21.4 (0.0)           ; 23.0 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 29 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated                                                                                                                                                                                                                                                                                                ; scfifo_v4d1                                                      ; work         ;
;                                           |a_dpfifo_p7a1:dpfifo|                                                                                                          ; 21.4 (14.4)          ; 23.0 (16.0)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (23)             ; 29 (14)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo                                                                                                                                                                                                                                                                           ; a_dpfifo_p7a1                                                    ; work         ;
;                                              |altsyncram_rgn1:FIFOram|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram                                                                                                                                                                                                                                                   ; altsyncram_rgn1                                                  ; work         ;
;                                              |cntr_hgb:rd_ptr_msb|                                                                                                        ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_hgb:rd_ptr_msb                                                                                                                                                                                                                                                       ; cntr_hgb                                                         ; work         ;
;                                              |cntr_igb:wr_ptr|                                                                                                            ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_igb:wr_ptr                                                                                                                                                                                                                                                           ; cntr_igb                                                         ; work         ;
;                                              |cntr_ug7:usedw_counter|                                                                                                     ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_ug7:usedw_counter                                                                                                                                                                                                                                                    ; cntr_ug7                                                         ; work         ;
;                               |acl_fifo:input_fifo|                                                                                                                       ; 16.5 (0.0)           ; 19.2 (0.0)                       ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 27 (0)                    ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo                                                                                                                                                                                                                                                                                                                                                                     ; acl_fifo                                                         ; count        ;
;                                  |scfifo:scfifo_component|                                                                                                                ; 16.5 (0.0)           ; 19.2 (0.0)                       ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 27 (0)                    ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                                             ; scfifo                                                           ; work         ;
;                                     |scfifo_15d1:auto_generated|                                                                                                          ; 16.5 (0.0)           ; 19.2 (0.0)                       ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 27 (0)                    ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated                                                                                                                                                                                                                                                                                                                  ; scfifo_15d1                                                      ; work         ;
;                                        |a_dpfifo_r7a1:dpfifo|                                                                                                             ; 16.5 (9.5)           ; 19.2 (12.2)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (18)             ; 27 (13)                   ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo                                                                                                                                                                                                                                                                                             ; a_dpfifo_r7a1                                                    ; work         ;
;                                           |altsyncram_vgn1:FIFOram|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram                                                                                                                                                                                                                                                                     ; altsyncram_vgn1                                                  ; work         ;
;                                           |cntr_hgb:rd_ptr_msb|                                                                                                           ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_hgb:rd_ptr_msb                                                                                                                                                                                                                                                                         ; cntr_hgb                                                         ; work         ;
;                                           |cntr_igb:wr_ptr|                                                                                                               ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_igb:wr_ptr                                                                                                                                                                                                                                                                             ; cntr_igb                                                         ; work         ;
;                                           |cntr_ug7:usedw_counter|                                                                                                        ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_ug7:usedw_counter                                                                                                                                                                                                                                                                      ; cntr_ug7                                                         ; work         ;
;                               |acl_ll_fifo:req_fifo|                                                                                                                      ; 49.5 (49.5)          ; 49.5 (49.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 86 (86)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo                                                                                                                                                                                                                                                                                                                                                                    ; acl_ll_fifo                                                      ; count        ;
;                         |readdata_reg_unnamed_count10_count4:thereaddata_reg_unnamed_count10_count4|                                                                      ; 3.8 (3.8)            ; 15.3 (15.3)                      ; 11.5 (11.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|readdata_reg_unnamed_count10_count4:thereaddata_reg_unnamed_count10_count4                                                                                                                                                                                                                                                                                                                                                                                          ; readdata_reg_unnamed_count10_count4                              ; count        ;
;                      |i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|                                                                                     ; 127.3 (0.0)          ; 139.5 (0.0)                      ; 12.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 152 (0)             ; 209 (0)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; i_load_unnamed_count11_count37                                   ; count        ;
;                         |lsu_top:thei_load_unnamed_count11_count38|                                                                                                       ; 122.7 (1.1)          ; 125.7 (2.0)                      ; 2.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 151 (3)             ; 176 (0)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38                                                                                                                                                                                                                                                                                                                                                                                                                           ; lsu_top                                                          ; count        ;
;                            |acl_ll_fifo:nop_fifo|                                                                                                                         ; 18.5 (18.5)          ; 18.7 (18.7)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|acl_ll_fifo:nop_fifo                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_ll_fifo                                                      ; count        ;
;                            |lsu_pipelined_read:pipelined_read|                                                                                                            ; 103.2 (16.0)         ; 105.0 (16.8)                     ; 1.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 144 (39)            ; 143 (6)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read                                                                                                                                                                                                                                                                                                                                                                                         ; lsu_pipelined_read                                               ; count        ;
;                               |acl_data_fifo:data_fifo|                                                                                                                   ; 21.3 (0.0)           ; 22.2 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 29 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo                                                                                                                                                                                                                                                                                                                                                                 ; acl_data_fifo                                                    ; count        ;
;                                  |acl_fifo:fifo|                                                                                                                          ; 21.3 (0.0)           ; 22.2 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 29 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo                                                                                                                                                                                                                                                                                                                                                   ; acl_fifo                                                         ; count        ;
;                                     |scfifo:scfifo_component|                                                                                                             ; 21.3 (0.0)           ; 22.2 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 29 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                           ; scfifo                                                           ; work         ;
;                                        |scfifo_v4d1:auto_generated|                                                                                                       ; 21.3 (0.0)           ; 22.2 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 29 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated                                                                                                                                                                                                                                                                                                ; scfifo_v4d1                                                      ; work         ;
;                                           |a_dpfifo_p7a1:dpfifo|                                                                                                          ; 21.3 (14.3)          ; 22.2 (15.2)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (23)             ; 29 (15)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo                                                                                                                                                                                                                                                                           ; a_dpfifo_p7a1                                                    ; work         ;
;                                              |altsyncram_rgn1:FIFOram|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram                                                                                                                                                                                                                                                   ; altsyncram_rgn1                                                  ; work         ;
;                                              |cntr_hgb:rd_ptr_msb|                                                                                                        ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_hgb:rd_ptr_msb                                                                                                                                                                                                                                                       ; cntr_hgb                                                         ; work         ;
;                                              |cntr_igb:wr_ptr|                                                                                                            ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_igb:wr_ptr                                                                                                                                                                                                                                                           ; cntr_igb                                                         ; work         ;
;                                              |cntr_ug7:usedw_counter|                                                                                                     ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_ug7:usedw_counter                                                                                                                                                                                                                                                    ; cntr_ug7                                                         ; work         ;
;                               |acl_fifo:input_fifo|                                                                                                                       ; 16.3 (0.0)           ; 16.6 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 27 (0)                    ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo                                                                                                                                                                                                                                                                                                                                                                     ; acl_fifo                                                         ; count        ;
;                                  |scfifo:scfifo_component|                                                                                                                ; 16.3 (0.0)           ; 16.6 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 27 (0)                    ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                                             ; scfifo                                                           ; work         ;
;                                     |scfifo_15d1:auto_generated|                                                                                                          ; 16.3 (0.0)           ; 16.6 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 27 (0)                    ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated                                                                                                                                                                                                                                                                                                                  ; scfifo_15d1                                                      ; work         ;
;                                        |a_dpfifo_r7a1:dpfifo|                                                                                                             ; 16.3 (9.3)           ; 16.6 (9.6)                       ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (18)             ; 27 (13)                   ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo                                                                                                                                                                                                                                                                                             ; a_dpfifo_r7a1                                                    ; work         ;
;                                           |altsyncram_vgn1:FIFOram|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram                                                                                                                                                                                                                                                                     ; altsyncram_vgn1                                                  ; work         ;
;                                           |cntr_hgb:rd_ptr_msb|                                                                                                           ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_hgb:rd_ptr_msb                                                                                                                                                                                                                                                                         ; cntr_hgb                                                         ; work         ;
;                                           |cntr_igb:wr_ptr|                                                                                                               ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_igb:wr_ptr                                                                                                                                                                                                                                                                             ; cntr_igb                                                         ; work         ;
;                                           |cntr_ug7:usedw_counter|                                                                                                        ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_ug7:usedw_counter                                                                                                                                                                                                                                                                      ; cntr_ug7                                                         ; work         ;
;                               |acl_ll_fifo:req_fifo|                                                                                                                      ; 49.5 (49.5)          ; 49.5 (49.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 81 (81)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo                                                                                                                                                                                                                                                                                                                                                                    ; acl_ll_fifo                                                      ; count        ;
;                         |readdata_reg_unnamed_count11_count5:thereaddata_reg_unnamed_count11_count5|                                                                      ; 4.6 (4.6)            ; 13.8 (13.8)                      ; 9.3 (9.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|readdata_reg_unnamed_count11_count5:thereaddata_reg_unnamed_count11_count5                                                                                                                                                                                                                                                                                                                                                                                          ; readdata_reg_unnamed_count11_count5                              ; count        ;
;                      |i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|                                                                                       ; 131.3 (0.0)          ; 137.7 (0.0)                      ; 6.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 152 (0)             ; 220 (0)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; i_load_unnamed_count2_count15                                    ; count        ;
;                         |lsu_top:thei_load_unnamed_count2_count16|                                                                                                        ; 125.1 (1.8)          ; 125.9 (1.8)                      ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 151 (3)             ; 187 (0)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16                                                                                                                                                                                                                                                                                                                                                                                                                              ; lsu_top                                                          ; count        ;
;                            |acl_ll_fifo:nop_fifo|                                                                                                                         ; 18.5 (18.5)          ; 18.7 (18.7)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|acl_ll_fifo:nop_fifo                                                                                                                                                                                                                                                                                                                                                                                                         ; acl_ll_fifo                                                      ; count        ;
;                            |lsu_pipelined_read:pipelined_read|                                                                                                            ; 104.8 (17.3)         ; 105.5 (18.0)                     ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 144 (39)            ; 151 (6)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read                                                                                                                                                                                                                                                                                                                                                                                            ; lsu_pipelined_read                                               ; count        ;
;                               |acl_data_fifo:data_fifo|                                                                                                                   ; 21.7 (0.0)           ; 21.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 29 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo                                                                                                                                                                                                                                                                                                                                                                    ; acl_data_fifo                                                    ; count        ;
;                                  |acl_fifo:fifo|                                                                                                                          ; 21.7 (0.0)           ; 21.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 29 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo                                                                                                                                                                                                                                                                                                                                                      ; acl_fifo                                                         ; count        ;
;                                     |scfifo:scfifo_component|                                                                                                             ; 21.7 (0.0)           ; 21.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 29 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                              ; scfifo                                                           ; work         ;
;                                        |scfifo_v4d1:auto_generated|                                                                                                       ; 21.7 (0.0)           ; 21.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 29 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated                                                                                                                                                                                                                                                                                                   ; scfifo_v4d1                                                      ; work         ;
;                                           |a_dpfifo_p7a1:dpfifo|                                                                                                          ; 21.7 (14.7)          ; 21.7 (14.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (23)             ; 29 (15)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo                                                                                                                                                                                                                                                                              ; a_dpfifo_p7a1                                                    ; work         ;
;                                              |altsyncram_rgn1:FIFOram|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram                                                                                                                                                                                                                                                      ; altsyncram_rgn1                                                  ; work         ;
;                                              |cntr_hgb:rd_ptr_msb|                                                                                                        ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_hgb:rd_ptr_msb                                                                                                                                                                                                                                                          ; cntr_hgb                                                         ; work         ;
;                                              |cntr_igb:wr_ptr|                                                                                                            ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_igb:wr_ptr                                                                                                                                                                                                                                                              ; cntr_igb                                                         ; work         ;
;                                              |cntr_ug7:usedw_counter|                                                                                                     ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_ug7:usedw_counter                                                                                                                                                                                                                                                       ; cntr_ug7                                                         ; work         ;
;                               |acl_fifo:input_fifo|                                                                                                                       ; 16.3 (0.0)           ; 16.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 28 (0)                    ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo                                                                                                                                                                                                                                                                                                                                                                        ; acl_fifo                                                         ; count        ;
;                                  |scfifo:scfifo_component|                                                                                                                ; 16.3 (0.0)           ; 16.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 28 (0)                    ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                                                ; scfifo                                                           ; work         ;
;                                     |scfifo_15d1:auto_generated|                                                                                                          ; 16.3 (0.0)           ; 16.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 28 (0)                    ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated                                                                                                                                                                                                                                                                                                                     ; scfifo_15d1                                                      ; work         ;
;                                        |a_dpfifo_r7a1:dpfifo|                                                                                                             ; 16.3 (9.3)           ; 16.3 (9.3)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (18)             ; 28 (14)                   ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo                                                                                                                                                                                                                                                                                                ; a_dpfifo_r7a1                                                    ; work         ;
;                                           |altsyncram_vgn1:FIFOram|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram                                                                                                                                                                                                                                                                        ; altsyncram_vgn1                                                  ; work         ;
;                                           |cntr_hgb:rd_ptr_msb|                                                                                                           ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_hgb:rd_ptr_msb                                                                                                                                                                                                                                                                            ; cntr_hgb                                                         ; work         ;
;                                           |cntr_igb:wr_ptr|                                                                                                               ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_igb:wr_ptr                                                                                                                                                                                                                                                                                ; cntr_igb                                                         ; work         ;
;                                           |cntr_ug7:usedw_counter|                                                                                                        ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_ug7:usedw_counter                                                                                                                                                                                                                                                                         ; cntr_ug7                                                         ; work         ;
;                               |acl_ll_fifo:req_fifo|                                                                                                                      ; 49.5 (49.5)          ; 49.5 (49.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 88 (88)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo                                                                                                                                                                                                                                                                                                                                                                       ; acl_ll_fifo                                                      ; count        ;
;                         |readdata_reg_unnamed_count2_count0:thereaddata_reg_unnamed_count2_count0|                                                                        ; 6.3 (6.3)            ; 11.8 (11.8)                      ; 5.5 (5.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|readdata_reg_unnamed_count2_count0:thereaddata_reg_unnamed_count2_count0                                                                                                                                                                                                                                                                                                                                                                                              ; readdata_reg_unnamed_count2_count0                               ; count        ;
;                      |i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|                                                                                       ; 128.3 (0.0)          ; 137.7 (0.0)                      ; 9.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 152 (0)             ; 218 (0)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; i_load_unnamed_count4_count20                                    ; count        ;
;                         |lsu_top:thei_load_unnamed_count4_count21|                                                                                                        ; 121.9 (1.6)          ; 125.4 (2.3)                      ; 3.5 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 151 (3)             ; 185 (0)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21                                                                                                                                                                                                                                                                                                                                                                                                                              ; lsu_top                                                          ; count        ;
;                            |acl_ll_fifo:nop_fifo|                                                                                                                         ; 18.2 (18.2)          ; 18.2 (18.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|acl_ll_fifo:nop_fifo                                                                                                                                                                                                                                                                                                                                                                                                         ; acl_ll_fifo                                                      ; count        ;
;                            |lsu_pipelined_read:pipelined_read|                                                                                                            ; 102.2 (14.5)         ; 104.9 (14.9)                     ; 2.8 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 144 (39)            ; 152 (6)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read                                                                                                                                                                                                                                                                                                                                                                                            ; lsu_pipelined_read                                               ; count        ;
;                               |acl_data_fifo:data_fifo|                                                                                                                   ; 21.7 (0.0)           ; 23.2 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 28 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo                                                                                                                                                                                                                                                                                                                                                                    ; acl_data_fifo                                                    ; count        ;
;                                  |acl_fifo:fifo|                                                                                                                          ; 21.7 (0.0)           ; 23.2 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 28 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo                                                                                                                                                                                                                                                                                                                                                      ; acl_fifo                                                         ; count        ;
;                                     |scfifo:scfifo_component|                                                                                                             ; 21.7 (0.0)           ; 23.2 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 28 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                              ; scfifo                                                           ; work         ;
;                                        |scfifo_v4d1:auto_generated|                                                                                                       ; 21.7 (0.0)           ; 23.2 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 28 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated                                                                                                                                                                                                                                                                                                   ; scfifo_v4d1                                                      ; work         ;
;                                           |a_dpfifo_p7a1:dpfifo|                                                                                                          ; 21.7 (14.7)          ; 23.2 (16.2)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (23)             ; 28 (14)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo                                                                                                                                                                                                                                                                              ; a_dpfifo_p7a1                                                    ; work         ;
;                                              |altsyncram_rgn1:FIFOram|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram                                                                                                                                                                                                                                                      ; altsyncram_rgn1                                                  ; work         ;
;                                              |cntr_hgb:rd_ptr_msb|                                                                                                        ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_hgb:rd_ptr_msb                                                                                                                                                                                                                                                          ; cntr_hgb                                                         ; work         ;
;                                              |cntr_igb:wr_ptr|                                                                                                            ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_igb:wr_ptr                                                                                                                                                                                                                                                              ; cntr_igb                                                         ; work         ;
;                                              |cntr_ug7:usedw_counter|                                                                                                     ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_ug7:usedw_counter                                                                                                                                                                                                                                                       ; cntr_ug7                                                         ; work         ;
;                               |acl_fifo:input_fifo|                                                                                                                       ; 16.5 (0.0)           ; 17.3 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 29 (0)                    ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo                                                                                                                                                                                                                                                                                                                                                                        ; acl_fifo                                                         ; count        ;
;                                  |scfifo:scfifo_component|                                                                                                                ; 16.5 (0.0)           ; 17.3 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 29 (0)                    ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                                                ; scfifo                                                           ; work         ;
;                                     |scfifo_15d1:auto_generated|                                                                                                          ; 16.5 (0.0)           ; 17.3 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 29 (0)                    ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated                                                                                                                                                                                                                                                                                                                     ; scfifo_15d1                                                      ; work         ;
;                                        |a_dpfifo_r7a1:dpfifo|                                                                                                             ; 16.5 (9.5)           ; 17.3 (10.3)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (18)             ; 29 (14)                   ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo                                                                                                                                                                                                                                                                                                ; a_dpfifo_r7a1                                                    ; work         ;
;                                           |altsyncram_vgn1:FIFOram|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram                                                                                                                                                                                                                                                                        ; altsyncram_vgn1                                                  ; work         ;
;                                           |cntr_hgb:rd_ptr_msb|                                                                                                           ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_hgb:rd_ptr_msb                                                                                                                                                                                                                                                                            ; cntr_hgb                                                         ; work         ;
;                                           |cntr_igb:wr_ptr|                                                                                                               ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_igb:wr_ptr                                                                                                                                                                                                                                                                                ; cntr_igb                                                         ; work         ;
;                                           |cntr_ug7:usedw_counter|                                                                                                        ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_ug7:usedw_counter                                                                                                                                                                                                                                                                         ; cntr_ug7                                                         ; work         ;
;                               |acl_ll_fifo:req_fifo|                                                                                                                      ; 49.5 (49.5)          ; 49.5 (49.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 89 (89)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo                                                                                                                                                                                                                                                                                                                                                                       ; acl_ll_fifo                                                      ; count        ;
;                         |readdata_reg_unnamed_count4_count1:thereaddata_reg_unnamed_count4_count1|                                                                        ; 6.4 (6.4)            ; 12.3 (12.3)                      ; 5.9 (5.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|readdata_reg_unnamed_count4_count1:thereaddata_reg_unnamed_count4_count1                                                                                                                                                                                                                                                                                                                                                                                              ; readdata_reg_unnamed_count4_count1                               ; count        ;
;                      |i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|                                                                                       ; 129.1 (0.0)          ; 140.7 (0.0)                      ; 11.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 152 (0)             ; 215 (0)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; i_load_unnamed_count6_count27                                    ; count        ;
;                         |lsu_top:thei_load_unnamed_count6_count28|                                                                                                        ; 123.1 (1.0)          ; 127.2 (1.8)                      ; 4.1 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 151 (3)             ; 182 (0)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28                                                                                                                                                                                                                                                                                                                                                                                                                              ; lsu_top                                                          ; count        ;
;                            |acl_ll_fifo:nop_fifo|                                                                                                                         ; 18.4 (18.4)          ; 18.8 (18.8)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|acl_ll_fifo:nop_fifo                                                                                                                                                                                                                                                                                                                                                                                                         ; acl_ll_fifo                                                      ; count        ;
;                            |lsu_pipelined_read:pipelined_read|                                                                                                            ; 103.7 (16.8)         ; 106.5 (17.1)                     ; 2.9 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 144 (39)            ; 148 (6)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read                                                                                                                                                                                                                                                                                                                                                                                            ; lsu_pipelined_read                                               ; count        ;
;                               |acl_data_fifo:data_fifo|                                                                                                                   ; 20.8 (0.0)           ; 23.1 (0.0)                       ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 28 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo                                                                                                                                                                                                                                                                                                                                                                    ; acl_data_fifo                                                    ; count        ;
;                                  |acl_fifo:fifo|                                                                                                                          ; 20.8 (0.0)           ; 23.1 (0.0)                       ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 28 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo                                                                                                                                                                                                                                                                                                                                                      ; acl_fifo                                                         ; count        ;
;                                     |scfifo:scfifo_component|                                                                                                             ; 20.8 (0.0)           ; 23.1 (0.0)                       ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 28 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                              ; scfifo                                                           ; work         ;
;                                        |scfifo_v4d1:auto_generated|                                                                                                       ; 20.8 (0.0)           ; 23.1 (0.0)                       ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 28 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated                                                                                                                                                                                                                                                                                                   ; scfifo_v4d1                                                      ; work         ;
;                                           |a_dpfifo_p7a1:dpfifo|                                                                                                          ; 20.8 (13.8)          ; 23.1 (16.1)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (23)             ; 28 (14)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo                                                                                                                                                                                                                                                                              ; a_dpfifo_p7a1                                                    ; work         ;
;                                              |altsyncram_rgn1:FIFOram|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram                                                                                                                                                                                                                                                      ; altsyncram_rgn1                                                  ; work         ;
;                                              |cntr_hgb:rd_ptr_msb|                                                                                                        ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_hgb:rd_ptr_msb                                                                                                                                                                                                                                                          ; cntr_hgb                                                         ; work         ;
;                                              |cntr_igb:wr_ptr|                                                                                                            ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_igb:wr_ptr                                                                                                                                                                                                                                                              ; cntr_igb                                                         ; work         ;
;                                              |cntr_ug7:usedw_counter|                                                                                                     ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_ug7:usedw_counter                                                                                                                                                                                                                                                       ; cntr_ug7                                                         ; work         ;
;                               |acl_fifo:input_fifo|                                                                                                                       ; 16.5 (0.0)           ; 16.8 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 28 (0)                    ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo                                                                                                                                                                                                                                                                                                                                                                        ; acl_fifo                                                         ; count        ;
;                                  |scfifo:scfifo_component|                                                                                                                ; 16.5 (0.0)           ; 16.8 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 28 (0)                    ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                                                ; scfifo                                                           ; work         ;
;                                     |scfifo_15d1:auto_generated|                                                                                                          ; 16.5 (0.0)           ; 16.8 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 28 (0)                    ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated                                                                                                                                                                                                                                                                                                                     ; scfifo_15d1                                                      ; work         ;
;                                        |a_dpfifo_r7a1:dpfifo|                                                                                                             ; 16.5 (9.5)           ; 16.8 (9.8)                       ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (18)             ; 28 (13)                   ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo                                                                                                                                                                                                                                                                                                ; a_dpfifo_r7a1                                                    ; work         ;
;                                           |altsyncram_vgn1:FIFOram|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram                                                                                                                                                                                                                                                                        ; altsyncram_vgn1                                                  ; work         ;
;                                           |cntr_hgb:rd_ptr_msb|                                                                                                           ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_hgb:rd_ptr_msb                                                                                                                                                                                                                                                                            ; cntr_hgb                                                         ; work         ;
;                                           |cntr_igb:wr_ptr|                                                                                                               ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_igb:wr_ptr                                                                                                                                                                                                                                                                                ; cntr_igb                                                         ; work         ;
;                                           |cntr_ug7:usedw_counter|                                                                                                        ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_ug7:usedw_counter                                                                                                                                                                                                                                                                         ; cntr_ug7                                                         ; work         ;
;                               |acl_ll_fifo:req_fifo|                                                                                                                      ; 49.5 (49.5)          ; 49.5 (49.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 86 (86)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo                                                                                                                                                                                                                                                                                                                                                                       ; acl_ll_fifo                                                      ; count        ;
;                         |readdata_reg_unnamed_count6_count2:thereaddata_reg_unnamed_count6_count2|                                                                        ; 6.0 (6.0)            ; 13.5 (13.5)                      ; 7.5 (7.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|readdata_reg_unnamed_count6_count2:thereaddata_reg_unnamed_count6_count2                                                                                                                                                                                                                                                                                                                                                                                              ; readdata_reg_unnamed_count6_count2                               ; count        ;
;                      |i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|                                                                                       ; 126.2 (0.0)          ; 138.6 (0.0)                      ; 12.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 152 (0)             ; 216 (0)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; i_load_unnamed_count9_count33                                    ; count        ;
;                         |lsu_top:thei_load_unnamed_count9_count34|                                                                                                        ; 121.4 (1.9)          ; 125.1 (2.2)                      ; 3.7 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 151 (3)             ; 183 (0)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34                                                                                                                                                                                                                                                                                                                                                                                                                              ; lsu_top                                                          ; count        ;
;                            |acl_ll_fifo:nop_fifo|                                                                                                                         ; 18.2 (18.2)          ; 19.2 (19.2)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|acl_ll_fifo:nop_fifo                                                                                                                                                                                                                                                                                                                                                                                                         ; acl_ll_fifo                                                      ; count        ;
;                            |lsu_pipelined_read:pipelined_read|                                                                                                            ; 101.3 (12.8)         ; 103.7 (14.1)                     ; 2.4 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 144 (39)            ; 149 (6)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read                                                                                                                                                                                                                                                                                                                                                                                            ; lsu_pipelined_read                                               ; count        ;
;                               |acl_data_fifo:data_fifo|                                                                                                                   ; 22.3 (0.0)           ; 22.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 28 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo                                                                                                                                                                                                                                                                                                                                                                    ; acl_data_fifo                                                    ; count        ;
;                                  |acl_fifo:fifo|                                                                                                                          ; 22.3 (0.0)           ; 22.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 28 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo                                                                                                                                                                                                                                                                                                                                                      ; acl_fifo                                                         ; count        ;
;                                     |scfifo:scfifo_component|                                                                                                             ; 22.3 (0.0)           ; 22.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 28 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                              ; scfifo                                                           ; work         ;
;                                        |scfifo_v4d1:auto_generated|                                                                                                       ; 22.3 (0.0)           ; 22.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 28 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated                                                                                                                                                                                                                                                                                                   ; scfifo_v4d1                                                      ; work         ;
;                                           |a_dpfifo_p7a1:dpfifo|                                                                                                          ; 22.3 (15.3)          ; 22.3 (15.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (23)             ; 28 (14)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo                                                                                                                                                                                                                                                                              ; a_dpfifo_p7a1                                                    ; work         ;
;                                              |altsyncram_rgn1:FIFOram|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram                                                                                                                                                                                                                                                      ; altsyncram_rgn1                                                  ; work         ;
;                                              |cntr_hgb:rd_ptr_msb|                                                                                                        ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_hgb:rd_ptr_msb                                                                                                                                                                                                                                                          ; cntr_hgb                                                         ; work         ;
;                                              |cntr_igb:wr_ptr|                                                                                                            ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_igb:wr_ptr                                                                                                                                                                                                                                                              ; cntr_igb                                                         ; work         ;
;                                              |cntr_ug7:usedw_counter|                                                                                                     ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_ug7:usedw_counter                                                                                                                                                                                                                                                       ; cntr_ug7                                                         ; work         ;
;                               |acl_fifo:input_fifo|                                                                                                                       ; 16.7 (0.0)           ; 17.8 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 27 (0)                    ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo                                                                                                                                                                                                                                                                                                                                                                        ; acl_fifo                                                         ; count        ;
;                                  |scfifo:scfifo_component|                                                                                                                ; 16.7 (0.0)           ; 17.8 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 27 (0)                    ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                                                ; scfifo                                                           ; work         ;
;                                     |scfifo_15d1:auto_generated|                                                                                                          ; 16.7 (0.0)           ; 17.8 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 27 (0)                    ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated                                                                                                                                                                                                                                                                                                                     ; scfifo_15d1                                                      ; work         ;
;                                        |a_dpfifo_r7a1:dpfifo|                                                                                                             ; 16.7 (9.7)           ; 17.8 (10.8)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (18)             ; 27 (13)                   ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo                                                                                                                                                                                                                                                                                                ; a_dpfifo_r7a1                                                    ; work         ;
;                                           |altsyncram_vgn1:FIFOram|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram                                                                                                                                                                                                                                                                        ; altsyncram_vgn1                                                  ; work         ;
;                                           |cntr_hgb:rd_ptr_msb|                                                                                                           ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_hgb:rd_ptr_msb                                                                                                                                                                                                                                                                            ; cntr_hgb                                                         ; work         ;
;                                           |cntr_igb:wr_ptr|                                                                                                               ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_igb:wr_ptr                                                                                                                                                                                                                                                                                ; cntr_igb                                                         ; work         ;
;                                           |cntr_ug7:usedw_counter|                                                                                                        ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_ug7:usedw_counter                                                                                                                                                                                                                                                                         ; cntr_ug7                                                         ; work         ;
;                               |acl_ll_fifo:req_fifo|                                                                                                                      ; 49.5 (49.5)          ; 49.5 (49.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 88 (88)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo                                                                                                                                                                                                                                                                                                                                                                       ; acl_ll_fifo                                                      ; count        ;
;                         |readdata_reg_unnamed_count9_count3:thereaddata_reg_unnamed_count9_count3|                                                                        ; 4.8 (4.8)            ; 13.5 (13.5)                      ; 8.7 (8.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|readdata_reg_unnamed_count9_count3:thereaddata_reg_unnamed_count9_count3                                                                                                                                                                                                                                                                                                                                                                                              ; readdata_reg_unnamed_count9_count3                               ; count        ;
;                |bb_count_B2:thebb_count_B2|                                                                                                                               ; 230.6 (0.0)          ; 257.7 (0.0)                      ; 37.0 (0.0)                                        ; 9.9 (0.0)                        ; 0.0 (0.0)            ; 416 (0)             ; 273 (0)                   ; 0 (0)         ; 8                 ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; bb_count_B2                                                      ; count        ;
;                   |bb_count_B2_stall_region:thebb_count_B2_stall_region|                                                                                                  ; 229.5 (0.0)          ; 256.7 (0.0)                      ; 37.1 (0.0)                                        ; 9.9 (0.0)                        ; 0.0 (0.0)            ; 413 (0)             ; 272 (0)                   ; 0 (0)         ; 8                 ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; bb_count_B2_stall_region                                         ; count        ;
;                      |count_B2_merge_reg:thecount_B2_merge_reg_aunroll_x|                                                                                                 ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|count_B2_merge_reg:thecount_B2_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; count_B2_merge_reg                                               ; count        ;
;                      |i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|                                                 ; 228.8 (0.3)          ; 256.0 (0.3)                      ; 37.1 (0.0)                                        ; 9.9 (0.0)                        ; 0.0 (0.0)            ; 413 (1)             ; 270 (0)                   ; 0 (0)         ; 8                 ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; i_sfc_c0_while_body_count_c0_enter12_count                       ; count        ;
;                         |i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x|                           ; 15.0 (0.0)           ; 15.2 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (0)              ; 25 (0)                    ; 0 (0)         ; 8                 ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x                                                                                                                                                                                                                                                                                                                                   ; i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106            ; count        ;
;                            |i_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo_aunroll_x| ; 11.9 (0.0)           ; 12.2 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (0)              ; 20 (0)                    ; 0 (0)         ; 8                 ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo_aunroll_x                                                                                                                                                                                      ; i_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo  ; count        ;
;                               |acl_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count123|                                                                    ; 11.9 (0.0)           ; 12.2 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (0)              ; 20 (0)                    ; 0 (0)         ; 8                 ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count123                                                                                                               ; acl_data_fifo                                                    ; count        ;
;                                  |acl_fifo:fifo|                                                                                                                          ; 11.9 (0.0)           ; 12.2 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (0)              ; 20 (0)                    ; 0 (0)         ; 8                 ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count123|acl_fifo:fifo                                                                                                 ; acl_fifo                                                         ; count        ;
;                                     |scfifo:scfifo_component|                                                                                                             ; 11.9 (0.0)           ; 12.2 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (0)              ; 20 (0)                    ; 0 (0)         ; 8                 ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count123|acl_fifo:fifo|scfifo:scfifo_component                                                                         ; scfifo                                                           ; work         ;
;                                        |scfifo_h3d1:auto_generated|                                                                                                       ; 11.9 (0.0)           ; 12.2 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (0)              ; 20 (0)                    ; 0 (0)         ; 8                 ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count123|acl_fifo:fifo|scfifo:scfifo_component|scfifo_h3d1:auto_generated                                              ; scfifo_h3d1                                                      ; work         ;
;                                           |a_dpfifo_b6a1:dpfifo|                                                                                                          ; 11.9 (7.9)           ; 12.2 (8.2)                       ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (14)             ; 20 (12)                   ; 0 (0)         ; 8                 ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count123|acl_fifo:fifo|scfifo:scfifo_component|scfifo_h3d1:auto_generated|a_dpfifo_b6a1:dpfifo                         ; a_dpfifo_b6a1                                                    ; work         ;
;                                              |altsyncram_vdn1:FIFOram|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8                 ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count123|acl_fifo:fifo|scfifo:scfifo_component|scfifo_h3d1:auto_generated|a_dpfifo_b6a1:dpfifo|altsyncram_vdn1:FIFOram ; altsyncram_vdn1                                                  ; work         ;
;                                              |cntr_fgb:rd_ptr_msb|                                                                                                        ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count123|acl_fifo:fifo|scfifo:scfifo_component|scfifo_h3d1:auto_generated|a_dpfifo_b6a1:dpfifo|cntr_fgb:rd_ptr_msb     ; cntr_fgb                                                         ; work         ;
;                                              |cntr_ggb:wr_ptr|                                                                                                            ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count123|acl_fifo:fifo|scfifo:scfifo_component|scfifo_h3d1:auto_generated|a_dpfifo_b6a1:dpfifo|cntr_ggb:wr_ptr         ; cntr_ggb                                                         ; work         ;
;                                              |cntr_sg7:usedw_counter|                                                                                                     ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count123|acl_fifo:fifo|scfifo:scfifo_component|scfifo_h3d1:auto_generated|a_dpfifo_b6a1:dpfifo|cntr_sg7:usedw_counter  ; cntr_sg7                                                         ; work         ;
;                            |i_acl_sfc_exit_c0_while_body_count_c0_exit14_count_full_detector:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_full_detector|         ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count_full_detector:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_full_detector                                                                                                                                                                                              ; i_acl_sfc_exit_c0_while_body_count_c0_exit14_count_full_detector ; count        ;
;                               |acl_full_detector:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_full_detector|                                                     ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count_full_detector:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_full_detector|acl_full_detector:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_full_detector                                                                                                        ; acl_full_detector                                                ; count        ;
;                         |i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|                              ; 213.5 (148.9)        ; 240.5 (141.0)                    ; 36.9 (0.0)                                        ; 9.9 (7.9)                        ; 0.0 (0.0)            ; 385 (351)           ; 245 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x                                                                                                                                                                                                                                                                                                                                      ; i_sfc_logic_c0_while_body_count_c0_enter12_count47               ; count        ;
;                            |dspba_delay:redist0_i_acl_pipeline_keep_going_count_out_data_out_1|                                                                           ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist0_i_acl_pipeline_keep_going_count_out_data_out_1                                                                                                                                                                                                                                                                   ; dspba_delay                                                      ; count        ;
;                            |dspba_delay:redist1_sync_in_aunroll_x_in_c0_eni2_1_1|                                                                                         ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist1_sync_in_aunroll_x_in_c0_eni2_1_1                                                                                                                                                                                                                                                                                 ; dspba_delay                                                      ; count        ;
;                            |dspba_delay:redist2_sync_in_aunroll_x_in_i_valid_1|                                                                                           ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist2_sync_in_aunroll_x_in_i_valid_1                                                                                                                                                                                                                                                                                   ; dspba_delay                                                      ; count        ;
;                            |dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|                                                                                            ; 8.0 (8.0)            ; 9.7 (9.7)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1                                                                                                                                                                                                                                                                                    ; dspba_delay                                                      ; count        ;
;                            |i_acl_pipeline_keep_going_count53:thei_acl_pipeline_keep_going_count|                                                                         ; 4.9 (0.0)            ; 4.9 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_pipeline_keep_going_count53:thei_acl_pipeline_keep_going_count                                                                                                                                                                                                                                                                 ; i_acl_pipeline_keep_going_count53                                ; count        ;
;                               |acl_pipeline:thei_acl_pipeline_keep_going_count54|                                                                                         ; 4.9 (0.0)            ; 4.9 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_pipeline_keep_going_count53:thei_acl_pipeline_keep_going_count|acl_pipeline:thei_acl_pipeline_keep_going_count54                                                                                                                                                                                                               ; acl_pipeline                                                     ; count        ;
;                                  |acl_pop:pop1|                                                                                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_pipeline_keep_going_count53:thei_acl_pipeline_keep_going_count|acl_pipeline:thei_acl_pipeline_keep_going_count54|acl_pop:pop1                                                                                                                                                                                                  ; acl_pop                                                          ; count        ;
;                                  |acl_pop:pop2|                                                                                                                           ; 1.6 (1.6)            ; 1.6 (1.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_pipeline_keep_going_count53:thei_acl_pipeline_keep_going_count|acl_pipeline:thei_acl_pipeline_keep_going_count54|acl_pop:pop2                                                                                                                                                                                                  ; acl_pop                                                          ; count        ;
;                                  |acl_push:push|                                                                                                                          ; 2.3 (0.0)            ; 2.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_pipeline_keep_going_count53:thei_acl_pipeline_keep_going_count|acl_pipeline:thei_acl_pipeline_keep_going_count54|acl_push:push                                                                                                                                                                                                 ; acl_push                                                         ; count        ;
;                                     |acl_staging_reg:staging_reg|                                                                                                         ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_pipeline_keep_going_count53:thei_acl_pipeline_keep_going_count|acl_pipeline:thei_acl_pipeline_keep_going_count54|acl_push:push|acl_staging_reg:staging_reg                                                                                                                                                                     ; acl_staging_reg                                                  ; count        ;
;                            |i_acl_pop_i32_sum_03_pop7_count72:thei_acl_pop_i32_sum_03_pop7_count|                                                                         ; 0.6 (0.0)            ; 0.7 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_pop_i32_sum_03_pop7_count72:thei_acl_pop_i32_sum_03_pop7_count                                                                                                                                                                                                                                                                 ; i_acl_pop_i32_sum_03_pop7_count72                                ; count        ;
;                               |acl_pop:thei_acl_pop_i32_sum_03_pop7_count73|                                                                                              ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_pop_i32_sum_03_pop7_count72:thei_acl_pop_i32_sum_03_pop7_count|acl_pop:thei_acl_pop_i32_sum_03_pop7_count73                                                                                                                                                                                                                    ; acl_pop                                                          ; count        ;
;                            |i_acl_pop_i6_fpgaindvars_iv_pop6_count92:thei_acl_pop_i6_fpgaindvars_iv_pop6_count|                                                           ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_pop_i6_fpgaindvars_iv_pop6_count92:thei_acl_pop_i6_fpgaindvars_iv_pop6_count                                                                                                                                                                                                                                                   ; i_acl_pop_i6_fpgaindvars_iv_pop6_count92                         ; count        ;
;                               |acl_pop:thei_acl_pop_i6_fpgaindvars_iv_pop6_count93|                                                                                       ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_pop_i6_fpgaindvars_iv_pop6_count92:thei_acl_pop_i6_fpgaindvars_iv_pop6_count|acl_pop:thei_acl_pop_i6_fpgaindvars_iv_pop6_count93                                                                                                                                                                                               ; acl_pop                                                          ; count        ;
;                            |i_acl_push_i1_lastiniteration_count62:thei_acl_push_i1_lastiniteration_count|                                                                 ; 1.8 (0.0)            ; 1.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i1_lastiniteration_count62:thei_acl_push_i1_lastiniteration_count                                                                                                                                                                                                                                                         ; i_acl_push_i1_lastiniteration_count62                            ; count        ;
;                               |acl_push:thei_acl_push_i1_lastiniteration_count63|                                                                                         ; 1.8 (0.3)            ; 1.8 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i1_lastiniteration_count62:thei_acl_push_i1_lastiniteration_count|acl_push:thei_acl_push_i1_lastiniteration_count63                                                                                                                                                                                                       ; acl_push                                                         ; count        ;
;                                  |acl_staging_reg:staging_reg|                                                                                                            ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i1_lastiniteration_count62:thei_acl_push_i1_lastiniteration_count|acl_push:thei_acl_push_i1_lastiniteration_count63|acl_staging_reg:staging_reg                                                                                                                                                                           ; acl_staging_reg                                                  ; count        ;
;                            |i_acl_push_i1_notexitcond_count95:thei_acl_push_i1_notexitcond_count|                                                                         ; 9.3 (0.0)            ; 9.4 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i1_notexitcond_count95:thei_acl_push_i1_notexitcond_count                                                                                                                                                                                                                                                                 ; i_acl_push_i1_notexitcond_count95                                ; count        ;
;                               |acl_push:thei_acl_push_i1_notexitcond_count96|                                                                                             ; 9.3 (0.3)            ; 9.4 (0.3)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (1)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i1_notexitcond_count95:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count96                                                                                                                                                                                                                   ; acl_push                                                         ; count        ;
;                                  |acl_data_fifo:fifo|                                                                                                                     ; 8.8 (1.0)            ; 9.1 (1.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (2)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i1_notexitcond_count95:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count96|acl_data_fifo:fifo                                                                                                                                                                                                ; acl_data_fifo                                                    ; count        ;
;                                     |acl_ll_fifo:fifo|                                                                                                                    ; 7.8 (7.8)            ; 8.1 (8.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i1_notexitcond_count95:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count96|acl_data_fifo:fifo|acl_ll_fifo:fifo                                                                                                                                                                               ; acl_ll_fifo                                                      ; count        ;
;                            |i_acl_push_i32_sum_03_push7_count74:thei_acl_push_i32_sum_03_push7_count|                                                                     ; 6.4 (0.0)            ; 16.3 (0.0)                       ; 9.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i32_sum_03_push7_count74:thei_acl_push_i32_sum_03_push7_count                                                                                                                                                                                                                                                             ; i_acl_push_i32_sum_03_push7_count74                              ; count        ;
;                               |acl_push:thei_acl_push_i32_sum_03_push7_count75|                                                                                           ; 6.4 (0.0)            ; 16.3 (0.0)                       ; 9.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i32_sum_03_push7_count74:thei_acl_push_i32_sum_03_push7_count|acl_push:thei_acl_push_i32_sum_03_push7_count75                                                                                                                                                                                                             ; acl_push                                                         ; count        ;
;                                  |acl_staging_reg:staging_reg|                                                                                                            ; 6.4 (6.4)            ; 16.3 (16.3)                      ; 9.9 (9.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i32_sum_03_push7_count74:thei_acl_push_i32_sum_03_push7_count|acl_push:thei_acl_push_i32_sum_03_push7_count75|acl_staging_reg:staging_reg                                                                                                                                                                                 ; acl_staging_reg                                                  ; count        ;
;                            |i_acl_push_i32_y_02_push8_count82:thei_acl_push_i32_y_02_push8_count|                                                                         ; 9.1 (0.0)            ; 10.5 (0.0)                       ; 2.2 (0.0)                                         ; 0.8 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i32_y_02_push8_count82:thei_acl_push_i32_y_02_push8_count                                                                                                                                                                                                                                                                 ; i_acl_push_i32_y_02_push8_count82                                ; count        ;
;                               |acl_push:thei_acl_push_i32_y_02_push8_count83|                                                                                             ; 9.1 (0.0)            ; 10.5 (0.0)                       ; 2.2 (0.0)                                         ; 0.8 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i32_y_02_push8_count82:thei_acl_push_i32_y_02_push8_count|acl_push:thei_acl_push_i32_y_02_push8_count83                                                                                                                                                                                                                   ; acl_push                                                         ; count        ;
;                                  |acl_data_fifo:fifo|                                                                                                                     ; 9.1 (9.1)            ; 10.5 (10.5)                      ; 2.2 (2.2)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i32_y_02_push8_count82:thei_acl_push_i32_y_02_push8_count|acl_push:thei_acl_push_i32_y_02_push8_count83|acl_data_fifo:fifo                                                                                                                                                                                                ; acl_data_fifo                                                    ; count        ;
;                            |i_acl_push_i32_z_01_push9_count90:thei_acl_push_i32_z_01_push9_count|                                                                         ; 8.6 (0.0)            ; 10.2 (0.0)                       ; 2.2 (0.0)                                         ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i32_z_01_push9_count90:thei_acl_push_i32_z_01_push9_count                                                                                                                                                                                                                                                                 ; i_acl_push_i32_z_01_push9_count90                                ; count        ;
;                               |acl_push:thei_acl_push_i32_z_01_push9_count91|                                                                                             ; 8.6 (0.0)            ; 10.2 (0.0)                       ; 2.2 (0.0)                                         ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i32_z_01_push9_count90:thei_acl_push_i32_z_01_push9_count|acl_push:thei_acl_push_i32_z_01_push9_count91                                                                                                                                                                                                                   ; acl_push                                                         ; count        ;
;                                  |acl_data_fifo:fifo|                                                                                                                     ; 8.6 (8.6)            ; 10.2 (10.2)                      ; 2.2 (2.2)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 0 (0)               ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i32_z_01_push9_count90:thei_acl_push_i32_z_01_push9_count|acl_push:thei_acl_push_i32_z_01_push9_count91|acl_data_fifo:fifo                                                                                                                                                                                                ; acl_data_fifo                                                    ; count        ;
;                            |i_acl_push_i4_cleanups_push11_count98:thei_acl_push_i4_cleanups_push11_count|                                                                 ; 0.3 (0.0)            ; 0.4 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i4_cleanups_push11_count98:thei_acl_push_i4_cleanups_push11_count                                                                                                                                                                                                                                                         ; i_acl_push_i4_cleanups_push11_count98                            ; count        ;
;                               |acl_push:thei_acl_push_i4_cleanups_push11_count99|                                                                                         ; 0.3 (0.0)            ; 0.4 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i4_cleanups_push11_count98:thei_acl_push_i4_cleanups_push11_count|acl_push:thei_acl_push_i4_cleanups_push11_count99                                                                                                                                                                                                       ; acl_push                                                         ; count        ;
;                                  |acl_data_fifo:fifo|                                                                                                                     ; 0.3 (0.3)            ; 0.4 (0.4)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i4_cleanups_push11_count98:thei_acl_push_i4_cleanups_push11_count|acl_push:thei_acl_push_i4_cleanups_push11_count99|acl_data_fifo:fifo                                                                                                                                                                                    ; acl_data_fifo                                                    ; count        ;
;                            |i_acl_push_i4_initerations_push10_count58:thei_acl_push_i4_initerations_push10_count|                                                         ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i4_initerations_push10_count58:thei_acl_push_i4_initerations_push10_count                                                                                                                                                                                                                                                 ; i_acl_push_i4_initerations_push10_count58                        ; count        ;
;                               |acl_push:thei_acl_push_i4_initerations_push10_count59|                                                                                     ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i4_initerations_push10_count58:thei_acl_push_i4_initerations_push10_count|acl_push:thei_acl_push_i4_initerations_push10_count59                                                                                                                                                                                           ; acl_push                                                         ; count        ;
;                                  |acl_data_fifo:fifo|                                                                                                                     ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i4_initerations_push10_count58:thei_acl_push_i4_initerations_push10_count|acl_push:thei_acl_push_i4_initerations_push10_count59|acl_data_fifo:fifo                                                                                                                                                                        ; acl_data_fifo                                                    ; count        ;
;                            |i_acl_push_i6_fpgaindvars_iv_push6_count100:thei_acl_push_i6_fpgaindvars_iv_push6_count|                                                      ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i6_fpgaindvars_iv_push6_count100:thei_acl_push_i6_fpgaindvars_iv_push6_count                                                                                                                                                                                                                                              ; i_acl_push_i6_fpgaindvars_iv_push6_count100                      ; count        ;
;                               |acl_push:thei_acl_push_i6_fpgaindvars_iv_push6_count101|                                                                                   ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i6_fpgaindvars_iv_push6_count100:thei_acl_push_i6_fpgaindvars_iv_push6_count|acl_push:thei_acl_push_i6_fpgaindvars_iv_push6_count101                                                                                                                                                                                      ; acl_push                                                         ; count        ;
;                                  |acl_data_fifo:fifo|                                                                                                                     ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i6_fpgaindvars_iv_push6_count100:thei_acl_push_i6_fpgaindvars_iv_push6_count|acl_push:thei_acl_push_i6_fpgaindvars_iv_push6_count101|acl_data_fifo:fifo                                                                                                                                                                   ; acl_data_fifo                                                    ; count        ;
;                            |i_ffwd_src_unnamed_count22_count102:thei_ffwd_src_unnamed_count22_count|                                                                      ; 5.6 (0.0)            ; 15.8 (0.0)                       ; 10.6 (0.0)                                        ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_ffwd_src_unnamed_count22_count102:thei_ffwd_src_unnamed_count22_count                                                                                                                                                                                                                                                              ; i_ffwd_src_unnamed_count22_count102                              ; count        ;
;                               |acl_ffwdsrc:thei_ffwd_src_unnamed_count22_count103|                                                                                        ; 5.6 (5.6)            ; 15.8 (15.8)                      ; 10.6 (10.6)                                       ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_ffwd_src_unnamed_count22_count102:thei_ffwd_src_unnamed_count22_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count22_count103                                                                                                                                                                                                           ; acl_ffwdsrc                                                      ; count        ;
;                            |i_ffwd_src_unnamed_count23_count104:thei_ffwd_src_unnamed_count23_count|                                                                      ; 4.5 (0.0)            ; 15.5 (0.0)                       ; 11.2 (0.0)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_ffwd_src_unnamed_count23_count104:thei_ffwd_src_unnamed_count23_count                                                                                                                                                                                                                                                              ; i_ffwd_src_unnamed_count23_count104                              ; count        ;
;                               |acl_ffwdsrc:thei_ffwd_src_unnamed_count23_count105|                                                                                        ; 4.5 (4.5)            ; 15.5 (15.5)                      ; 11.2 (11.2)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_ffwd_src_unnamed_count23_count104:thei_ffwd_src_unnamed_count23_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count23_count105                                                                                                                                                                                                           ; acl_ffwdsrc                                                      ; count        ;
;                   |count_B2_branch:thecount_B2_branch|                                                                                                                    ; 0.4 (0.4)            ; 0.4 (0.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|count_B2_branch:thecount_B2_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; count_B2_branch                                                  ; count        ;
;                   |count_B2_merge:thecount_B2_merge|                                                                                                                      ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|count_B2_merge:thecount_B2_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; count_B2_merge                                                   ; count        ;
;                |bb_count_B2_sr_1:thebb_count_B2_sr_1_aunroll_x|                                                                                                           ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2_sr_1:thebb_count_B2_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; bb_count_B2_sr_1                                                 ; count        ;
;                |bb_count_B3:thebb_count_B3|                                                                                                                               ; 128.4 (0.0)          ; 252.2 (0.0)                      ; 123.8 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 119 (0)             ; 548 (0)                   ; 0 (0)         ; 6016              ; 6     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; bb_count_B3                                                      ; count        ;
;                   |bb_count_B3_stall_region:thebb_count_B3_stall_region|                                                                                                  ; 128.4 (1.3)          ; 252.2 (1.4)                      ; 123.8 (0.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 119 (2)             ; 548 (3)                   ; 0 (0)         ; 6016              ; 6     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; bb_count_B3_stall_region                                         ; count        ;
;                      |i_acl_push_i1_throttle_push_count120:thei_acl_push_i1_throttle_push_count|                                                                          ; 2.9 (0.0)            ; 2.9 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_acl_push_i1_throttle_push_count120:thei_acl_push_i1_throttle_push_count                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; i_acl_push_i1_throttle_push_count120                             ; count        ;
;                         |acl_push:thei_acl_push_i1_throttle_push_count121|                                                                                                ; 2.9 (0.0)            ; 2.9 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_acl_push_i1_throttle_push_count120:thei_acl_push_i1_throttle_push_count|acl_push:thei_acl_push_i1_throttle_push_count121                                                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_push                                                         ; count        ;
;                            |acl_token_fifo_counter:fifo|                                                                                                                  ; 2.9 (2.9)            ; 2.9 (2.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_acl_push_i1_throttle_push_count120:thei_acl_push_i1_throttle_push_count|acl_push:thei_acl_push_i1_throttle_push_count121|acl_token_fifo_counter:fifo                                                                                                                                                                                                                                                                                                                                                                                                     ; acl_token_fifo_counter                                           ; count        ;
;                      |i_iowr_bl_return_unnamed_count24_count119:thei_iowr_bl_return_unnamed_count24_count|                                                                ; 1.3 (0.0)            ; 1.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_iowr_bl_return_unnamed_count24_count119:thei_iowr_bl_return_unnamed_count24_count                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; i_iowr_bl_return_unnamed_count24_count119                        ; count        ;
;                         |st_write:theiowr|                                                                                                                                ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_iowr_bl_return_unnamed_count24_count119:thei_iowr_bl_return_unnamed_count24_count|st_write:theiowr                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; st_write                                                         ; count        ;
;                      |i_store_memdep_1_count117:thei_store_memdep_1_count|                                                                                                ; 62.3 (0.0)           ; 124.2 (0.0)                      ; 61.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (0)              ; 268 (0)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; i_store_memdep_1_count117                                        ; count        ;
;                         |lsu_top:thei_store_memdep_1_count118|                                                                                                            ; 62.3 (2.3)           ; 124.2 (2.3)                      ; 61.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (4)              ; 268 (0)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; lsu_top                                                          ; count        ;
;                            |acl_ll_fifo:nop_fifo|                                                                                                                         ; 16.4 (16.4)          ; 16.5 (16.5)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|acl_ll_fifo:nop_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_ll_fifo                                                      ; count        ;
;                            |lsu_pipelined_write:pipelined_write|                                                                                                          ; 43.6 (8.0)           ; 105.4 (8.0)                      ; 61.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (15)             ; 231 (12)                  ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|lsu_pipelined_write:pipelined_write                                                                                                                                                                                                                                                                                                                                                                                                                               ; lsu_pipelined_write                                              ; count        ;
;                               |acl_data_fifo:input_buf|                                                                                                                   ; 19.5 (0.0)           ; 81.3 (0.0)                       ; 61.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 191 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|lsu_pipelined_write:pipelined_write|acl_data_fifo:input_buf                                                                                                                                                                                                                                                                                                                                                                                                       ; acl_data_fifo                                                    ; count        ;
;                                  |acl_data_fifo:fifo|                                                                                                                     ; 3.0 (3.0)            ; 45.5 (45.5)                      ; 42.5 (42.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 96 (96)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|lsu_pipelined_write:pipelined_write|acl_data_fifo:input_buf|acl_data_fifo:fifo                                                                                                                                                                                                                                                                                                                                                                                    ; acl_data_fifo                                                    ; count        ;
;                                  |acl_staging_reg:staging_reg|                                                                                                            ; 16.5 (16.5)          ; 35.8 (35.8)                      ; 19.3 (19.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 95 (95)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|lsu_pipelined_write:pipelined_write|acl_data_fifo:input_buf|acl_staging_reg:staging_reg                                                                                                                                                                                                                                                                                                                                                                           ; acl_staging_reg                                                  ; count        ;
;                               |acl_fifo:data_fifo|                                                                                                                        ; 16.1 (0.0)           ; 16.1 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 28 (0)                    ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_fifo                                                         ; count        ;
;                                  |scfifo:scfifo_component|                                                                                                                ; 16.1 (0.0)           ; 16.1 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 28 (0)                    ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                                                                                    ; scfifo                                                           ; work         ;
;                                     |scfifo_95d1:auto_generated|                                                                                                          ; 16.1 (0.0)           ; 16.1 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 28 (0)                    ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; scfifo_95d1                                                      ; work         ;
;                                        |a_dpfifo_38a1:dpfifo|                                                                                                             ; 16.1 (9.1)           ; 16.1 (9.1)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (18)             ; 28 (14)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo                                                                                                                                                                                                                                                                                                                                    ; a_dpfifo_38a1                                                    ; work         ;
;                                           |altsyncram_fhn1:FIFOram|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|altsyncram_fhn1:FIFOram                                                                                                                                                                                                                                                                                                            ; altsyncram_fhn1                                                  ; work         ;
;                                           |cntr_hgb:rd_ptr_msb|                                                                                                           ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|cntr_hgb:rd_ptr_msb                                                                                                                                                                                                                                                                                                                ; cntr_hgb                                                         ; work         ;
;                                           |cntr_igb:wr_ptr|                                                                                                               ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|cntr_igb:wr_ptr                                                                                                                                                                                                                                                                                                                    ; cntr_igb                                                         ; work         ;
;                                           |cntr_ug7:usedw_counter|                                                                                                        ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|cntr_ug7:usedw_counter                                                                                                                                                                                                                                                                                                             ; cntr_ug7                                                         ; work         ;
;                      |i_store_memdep_count111:thei_store_memdep_count|                                                                                                    ; 60.4 (0.0)           ; 122.4 (0.0)                      ; 61.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (0)              ; 267 (0)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; i_store_memdep_count111                                          ; count        ;
;                         |lsu_top:thei_store_memdep_count112|                                                                                                              ; 60.4 (0.7)           ; 122.4 (0.7)                      ; 61.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (1)              ; 267 (0)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lsu_top                                                          ; count        ;
;                            |acl_ll_fifo:nop_fifo|                                                                                                                         ; 16.8 (16.8)          ; 16.9 (16.9)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|acl_ll_fifo:nop_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_ll_fifo                                                      ; count        ;
;                            |lsu_pipelined_write:pipelined_write|                                                                                                          ; 43.0 (7.5)           ; 104.8 (7.5)                      ; 61.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (15)             ; 231 (12)                  ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write                                                                                                                                                                                                                                                                                                                                                                                                                                     ; lsu_pipelined_write                                              ; count        ;
;                               |acl_data_fifo:input_buf|                                                                                                                   ; 19.4 (0.0)           ; 81.4 (0.0)                       ; 62.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 191 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_data_fifo:input_buf                                                                                                                                                                                                                                                                                                                                                                                                             ; acl_data_fifo                                                    ; count        ;
;                                  |acl_data_fifo:fifo|                                                                                                                     ; 10.0 (10.0)          ; 40.5 (40.5)                      ; 30.5 (30.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 96 (96)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_data_fifo:input_buf|acl_data_fifo:fifo                                                                                                                                                                                                                                                                                                                                                                                          ; acl_data_fifo                                                    ; count        ;
;                                  |acl_staging_reg:staging_reg|                                                                                                            ; 9.4 (9.4)            ; 40.9 (40.9)                      ; 31.5 (31.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 95 (95)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_data_fifo:input_buf|acl_staging_reg:staging_reg                                                                                                                                                                                                                                                                                                                                                                                 ; acl_staging_reg                                                  ; count        ;
;                               |acl_fifo:data_fifo|                                                                                                                        ; 15.9 (0.0)           ; 15.9 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 28 (0)                    ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_fifo                                                         ; count        ;
;                                  |scfifo:scfifo_component|                                                                                                                ; 15.9 (0.0)           ; 15.9 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 28 (0)                    ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                                                                                          ; scfifo                                                           ; work         ;
;                                     |scfifo_95d1:auto_generated|                                                                                                          ; 15.9 (0.0)           ; 15.9 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 28 (0)                    ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated                                                                                                                                                                                                                                                                                                                                                               ; scfifo_95d1                                                      ; work         ;
;                                        |a_dpfifo_38a1:dpfifo|                                                                                                             ; 15.9 (8.9)           ; 15.9 (8.9)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (18)             ; 28 (14)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo                                                                                                                                                                                                                                                                                                                                          ; a_dpfifo_38a1                                                    ; work         ;
;                                           |altsyncram_fhn1:FIFOram|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|altsyncram_fhn1:FIFOram                                                                                                                                                                                                                                                                                                                  ; altsyncram_fhn1                                                  ; work         ;
;                                           |cntr_hgb:rd_ptr_msb|                                                                                                           ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|cntr_hgb:rd_ptr_msb                                                                                                                                                                                                                                                                                                                      ; cntr_hgb                                                         ; work         ;
;                                           |cntr_igb:wr_ptr|                                                                                                               ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|cntr_igb:wr_ptr                                                                                                                                                                                                                                                                                                                          ; cntr_igb                                                         ; work         ;
;                                           |cntr_ug7:usedw_counter|                                                                                                        ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|cntr_ug7:usedw_counter                                                                                                                                                                                                                                                                                                                   ; cntr_ug7                                                         ; work         ;
;                |bb_count_B3_sr_0:thebb_count_B3_sr_0_aunroll_x|                                                                                                           ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3_sr_0:thebb_count_B3_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; bb_count_B3_sr_0                                                 ; count        ;
;                |i_acl_pipeline_keep_going_count_sr:thei_acl_pipeline_keep_going_count_sr|                                                                                 ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|i_acl_pipeline_keep_going_count_sr:thei_acl_pipeline_keep_going_count_sr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; i_acl_pipeline_keep_going_count_sr                               ; count        ;
;                |loop_limiter_count0:theloop_limiter_count0|                                                                                                               ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|loop_limiter_count0:theloop_limiter_count0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; loop_limiter_count0                                              ; count        ;
;                   |acl_loop_limiter:thelimiter|                                                                                                                           ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|loop_limiter_count0:theloop_limiter_count0|acl_loop_limiter:thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; acl_loop_limiter                                                 ; count        ;
;          |count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|                                                                                                       ; 371.9 (0.8)          ; 422.8 (0.8)                      ; 50.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 246 (0)             ; 736 (3)                   ; 0 (0)         ; 186               ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; count_internal_interconnect_0                                    ; count        ;
;             |acl_arb2:a[0].a|                                                                                                                                             ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb2:a[0].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; acl_arb2                                                         ; count        ;
;             |acl_arb2:a[1].a|                                                                                                                                             ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb2:a[1].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; acl_arb2                                                         ; count        ;
;             |acl_arb2:a[2].a|                                                                                                                                             ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb2:a[2].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; acl_arb2                                                         ; count        ;
;             |acl_arb2:a[3].a|                                                                                                                                             ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb2:a[3].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; acl_arb2                                                         ; count        ;
;             |acl_arb2:a[4].a|                                                                                                                                             ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb2:a[4].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; acl_arb2                                                         ; count        ;
;             |acl_arb2:a[5].a|                                                                                                                                             ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb2:a[5].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; acl_arb2                                                         ; count        ;
;             |acl_arb2:a[6].a|                                                                                                                                             ; 110.9 (110.9)        ; 112.7 (112.7)                    ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 195 (195)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb2:a[6].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; acl_arb2                                                         ; count        ;
;             |acl_arb_pipeline_reg:dp[0].dp|                                                                                                                               ; 6.9 (6.9)            ; 12.7 (12.7)                      ; 5.8 (5.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[0].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_arb_pipeline_reg                                             ; count        ;
;             |acl_arb_pipeline_reg:dp[1].dp|                                                                                                                               ; 20.6 (17.1)          ; 21.3 (17.3)                      ; 0.7 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 45 (40)                   ; 0 (0)         ; 186               ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[1].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_arb_pipeline_reg                                             ; count        ;
;                |altshift_taps:pipe_r.pipe_r.req.byteenable_rtl_0|                                                                                                         ; 3.5 (0.0)            ; 4.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 5 (0)                     ; 0 (0)         ; 186               ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[1].dp|altshift_taps:pipe_r.pipe_r.req.byteenable_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; altshift_taps                                                    ; work         ;
;                   |shift_taps_uuu:auto_generated|                                                                                                                         ; 3.5 (1.0)            ; 4.0 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (2)               ; 5 (2)                     ; 0 (0)         ; 186               ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[1].dp|altshift_taps:pipe_r.pipe_r.req.byteenable_rtl_0|shift_taps_uuu:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; shift_taps_uuu                                                   ; work         ;
;                      |altsyncram_lr91:altsyncram4|                                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 186               ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[1].dp|altshift_taps:pipe_r.pipe_r.req.byteenable_rtl_0|shift_taps_uuu:auto_generated|altsyncram_lr91:altsyncram4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altsyncram_lr91                                                  ; work         ;
;                      |cntr_ohf:cntr1|                                                                                                                                     ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[1].dp|altshift_taps:pipe_r.pipe_r.req.byteenable_rtl_0|shift_taps_uuu:auto_generated|cntr_ohf:cntr1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; cntr_ohf                                                         ; work         ;
;             |acl_arb_pipeline_reg:dp[2].dp|                                                                                                                               ; 48.1 (48.1)          ; 48.1 (48.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 95 (95)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[2].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_arb_pipeline_reg                                             ; count        ;
;             |acl_arb_pipeline_reg:dp[3].dp|                                                                                                                               ; 48.0 (48.0)          ; 48.0 (48.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 95 (95)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[3].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_arb_pipeline_reg                                             ; count        ;
;             |acl_arb_pipeline_reg:dp[4].dp|                                                                                                                               ; 11.8 (11.8)          ; 25.9 (25.9)                      ; 14.1 (14.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[4].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_arb_pipeline_reg                                             ; count        ;
;             |acl_arb_pipeline_reg:dp[5].dp|                                                                                                                               ; 21.0 (21.0)          ; 21.0 (21.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[5].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_arb_pipeline_reg                                             ; count        ;
;             |acl_arb_pipeline_reg:dp[6].dp|                                                                                                                               ; 15.7 (15.7)          ; 25.8 (25.8)                      ; 10.1 (10.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[6].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_arb_pipeline_reg                                             ; count        ;
;             |acl_arb_pipeline_reg:dp[7].dp|                                                                                                                               ; 21.2 (21.2)          ; 21.3 (21.3)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[7].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_arb_pipeline_reg                                             ; count        ;
;             |acl_arb_pipeline_reg:dp[8].dp|                                                                                                                               ; 14.3 (14.3)          ; 21.3 (21.3)                      ; 6.9 (6.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[8].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_arb_pipeline_reg                                             ; count        ;
;             |acl_arb_pipeline_reg:dp[9].dp|                                                                                                                               ; 15.0 (15.0)          ; 22.2 (22.2)                      ; 7.2 (7.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[9].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_arb_pipeline_reg                                             ; count        ;
;             |acl_ic_master_endpoint:m[0].m_endp|                                                                                                                          ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_ic_master_endpoint:m[0].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; acl_ic_master_endpoint                                           ; count        ;
;             |acl_ic_master_endpoint:m[1].m_endp|                                                                                                                          ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_ic_master_endpoint:m[1].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; acl_ic_master_endpoint                                           ; count        ;
;             |acl_ic_master_endpoint:m[2].m_endp|                                                                                                                          ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_ic_master_endpoint:m[2].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; acl_ic_master_endpoint                                           ; count        ;
;             |acl_ic_slave_endpoint:s.s_endp|                                                                                                                              ; 29.7 (0.0)           ; 33.8 (0.0)                       ; 4.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 84 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_ic_slave_endpoint:s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; acl_ic_slave_endpoint                                            ; count        ;
;                |acl_ic_slave_rrp:rrp|                                                                                                                                     ; 29.7 (22.5)          ; 33.8 (24.7)                      ; 4.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (2)              ; 84 (70)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_ic_slave_rrp                                                 ; count        ;
;                   |acl_ll_fifo:read_fifo|                                                                                                                                 ; 7.2 (7.2)            ; 9.2 (9.2)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; acl_ll_fifo                                                      ; count        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Location             ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X1_Y36_N3    ; 3532    ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_out_i_iord_bl_do_unnamed_count1_count_aunroll_x_V0[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X24_Y48_N27  ; 128     ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|acl_ll_fifo:nop_fifo|wptr_hold~0                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X31_Y46_N36  ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|comb~0                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X31_Y46_N54  ; 33      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|_~6                                                                                                                                                                                                                                                                  ; LABCELL_X30_Y48_N57  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|_~7                                                                                                                                                                                                                                                                  ; LABCELL_X30_Y48_N36  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|pulse_ram_output~2                                                                                                                                                                                                                                                   ; LABCELL_X30_Y48_N24  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|valid_wreq                                                                                                                                                                                                                                                           ; LABCELL_X30_Y46_N54  ; 17      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|_~5                                                                                                                                                                                                                                                                                    ; LABCELL_X17_Y45_N0   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|_~6                                                                                                                                                                                                                                                                                    ; MLABCELL_X15_Y45_N54 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|pulse_ram_output~0                                                                                                                                                                                                                                                                     ; MLABCELL_X15_Y45_N27 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|valid_wreq~0                                                                                                                                                                                                                                                                           ; LABCELL_X23_Y46_N24  ; 21      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr_hold~0                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X18_Y42_N18  ; 48      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|readdata_reg_unnamed_count10_count4:thereaddata_reg_unnamed_count10_count4|out_stall_out[0]                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X30_Y46_N39  ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|readdata_reg_unnamed_count10_count4:thereaddata_reg_unnamed_count10_count4|readdata_reg_unnamed_count10_count4_valid_reg_q[0]                                                                                                                                                                                                                                                                                                                                  ; FF_X31_Y46_N32       ; 45      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|acl_ll_fifo:nop_fifo|wptr_hold~0                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X36_Y46_N42  ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|comb~0                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X36_Y46_N51  ; 31      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|_~6                                                                                                                                                                                                                                                                  ; MLABCELL_X39_Y49_N0  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|_~7                                                                                                                                                                                                                                                                  ; MLABCELL_X39_Y49_N12 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|pulse_ram_output~2                                                                                                                                                                                                                                                   ; MLABCELL_X39_Y49_N6  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|valid_wreq                                                                                                                                                                                                                                                           ; MLABCELL_X34_Y48_N6  ; 18      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|_~5                                                                                                                                                                                                                                                                                    ; LABCELL_X24_Y47_N18  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|_~6                                                                                                                                                                                                                                                                                    ; LABCELL_X19_Y46_N36  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|pulse_ram_output~0                                                                                                                                                                                                                                                                     ; LABCELL_X19_Y46_N18  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|valid_wreq~0                                                                                                                                                                                                                                                                           ; LABCELL_X24_Y47_N51  ; 21      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr_hold~0                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X19_Y44_N12  ; 42      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|readdata_reg_unnamed_count11_count5:thereaddata_reg_unnamed_count11_count5|out_stall_out[0]                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X36_Y46_N36  ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|readdata_reg_unnamed_count11_count5:thereaddata_reg_unnamed_count11_count5|readdata_reg_unnamed_count11_count5_valid_reg_q[0]                                                                                                                                                                                                                                                                                                                                  ; FF_X40_Y48_N14       ; 45      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|acl_ll_fifo:nop_fifo|wptr_hold~0                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X27_Y49_N18  ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|comb~0                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X30_Y49_N48  ; 34      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|_~6                                                                                                                                                                                                                                                                     ; LABCELL_X30_Y49_N42  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|_~7                                                                                                                                                                                                                                                                     ; LABCELL_X27_Y49_N36  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|pulse_ram_output~2                                                                                                                                                                                                                                                      ; LABCELL_X27_Y49_N30  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|valid_wreq                                                                                                                                                                                                                                                              ; LABCELL_X29_Y49_N18  ; 18      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|_~5                                                                                                                                                                                                                                                                                       ; LABCELL_X19_Y50_N54  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|_~6                                                                                                                                                                                                                                                                                       ; LABCELL_X19_Y50_N18  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|pulse_ram_output~0                                                                                                                                                                                                                                                                        ; LABCELL_X19_Y50_N36  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|valid_wreq~0                                                                                                                                                                                                                                                                              ; LABCELL_X19_Y50_N48  ; 21      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr_hold~0                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X19_Y41_N0   ; 47      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|readdata_reg_unnamed_count2_count0:thereaddata_reg_unnamed_count2_count0|out_stall_out[0]                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X30_Y49_N57  ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|readdata_reg_unnamed_count2_count0:thereaddata_reg_unnamed_count2_count0|readdata_reg_unnamed_count2_count0_valid_reg_q[0]                                                                                                                                                                                                                                                                                                                                       ; FF_X39_Y52_N2        ; 45      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|acl_ll_fifo:nop_fifo|wptr_hold~0                                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X39_Y46_N0  ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|comb~0                                                                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X34_Y46_N18 ; 31      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|_~6                                                                                                                                                                                                                                                                     ; LABCELL_X33_Y46_N48  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|_~7                                                                                                                                                                                                                                                                     ; MLABCELL_X34_Y46_N24 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|pulse_ram_output~2                                                                                                                                                                                                                                                      ; MLABCELL_X34_Y46_N0  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|valid_wreq                                                                                                                                                                                                                                                              ; LABCELL_X33_Y46_N27  ; 17      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|_~5                                                                                                                                                                                                                                                                                       ; LABCELL_X23_Y46_N36  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|_~6                                                                                                                                                                                                                                                                                       ; MLABCELL_X8_Y43_N36  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|pulse_ram_output~0                                                                                                                                                                                                                                                                        ; LABCELL_X10_Y43_N12  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|valid_wreq~0                                                                                                                                                                                                                                                                              ; LABCELL_X23_Y46_N18  ; 21      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr_hold~0                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X24_Y44_N18  ; 48      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|readdata_reg_unnamed_count4_count1:thereaddata_reg_unnamed_count4_count1|out_stall_out[0]                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X36_Y46_N21  ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|readdata_reg_unnamed_count4_count1:thereaddata_reg_unnamed_count4_count1|readdata_reg_unnamed_count4_count1_valid_reg_q[0]                                                                                                                                                                                                                                                                                                                                       ; FF_X39_Y46_N32       ; 45      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|acl_ll_fifo:nop_fifo|wptr_hold~0                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X31_Y47_N30  ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|comb~0                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X31_Y47_N15  ; 31      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|_~6                                                                                                                                                                                                                                                                     ; LABCELL_X31_Y47_N36  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|_~7                                                                                                                                                                                                                                                                     ; MLABCELL_X39_Y47_N54 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|pulse_ram_output~2                                                                                                                                                                                                                                                      ; MLABCELL_X39_Y47_N18 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|valid_wreq                                                                                                                                                                                                                                                              ; LABCELL_X30_Y47_N3   ; 17      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|_~5                                                                                                                                                                                                                                                                                       ; LABCELL_X23_Y47_N54  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|_~6                                                                                                                                                                                                                                                                                       ; LABCELL_X23_Y47_N18  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|pulse_ram_output~0                                                                                                                                                                                                                                                                        ; LABCELL_X23_Y47_N36  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|valid_wreq~0                                                                                                                                                                                                                                                                              ; MLABCELL_X21_Y46_N36 ; 21      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr_hold~0                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X27_Y45_N36  ; 48      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|readdata_reg_unnamed_count6_count2:thereaddata_reg_unnamed_count6_count2|out_stall_out[0]                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X31_Y47_N6   ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|readdata_reg_unnamed_count6_count2:thereaddata_reg_unnamed_count6_count2|readdata_reg_unnamed_count6_count2_valid_reg_q[0]                                                                                                                                                                                                                                                                                                                                       ; FF_X31_Y47_N44       ; 61      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|acl_ll_fifo:nop_fifo|wptr_hold~0                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X36_Y48_N45  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|comb~0                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X36_Y48_N48  ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|_~6                                                                                                                                                                                                                                                                     ; LABCELL_X31_Y50_N0   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|_~7                                                                                                                                                                                                                                                                     ; LABCELL_X31_Y48_N36  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|pulse_ram_output~2                                                                                                                                                                                                                                                      ; LABCELL_X31_Y48_N24  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|valid_wreq                                                                                                                                                                                                                                                              ; LABCELL_X33_Y45_N9   ; 17      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|_~5                                                                                                                                                                                                                                                                                       ; LABCELL_X11_Y45_N0   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|_~6                                                                                                                                                                                                                                                                                       ; LABCELL_X11_Y45_N54  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|pulse_ram_output~0                                                                                                                                                                                                                                                                        ; LABCELL_X11_Y45_N48  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|valid_wreq~0                                                                                                                                                                                                                                                                              ; LABCELL_X24_Y48_N48  ; 21      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr_hold~0                                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X25_Y45_N48 ; 49      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|readdata_reg_unnamed_count9_count3:thereaddata_reg_unnamed_count9_count3|out_stall_out[0]                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X42_Y48_N15  ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|readdata_reg_unnamed_count9_count3:thereaddata_reg_unnamed_count9_count3|readdata_reg_unnamed_count9_count3_valid_reg_q[0]                                                                                                                                                                                                                                                                                                                                       ; FF_X36_Y48_N32       ; 45      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count123|acl_fifo:fifo|scfifo:scfifo_component|scfifo_h3d1:auto_generated|a_dpfifo_b6a1:dpfifo|_~4                ; MLABCELL_X39_Y51_N51 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count123|acl_fifo:fifo|scfifo:scfifo_component|scfifo_h3d1:auto_generated|a_dpfifo_b6a1:dpfifo|_~5                ; MLABCELL_X39_Y51_N18 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count123|acl_fifo:fifo|scfifo:scfifo_component|scfifo_h3d1:auto_generated|a_dpfifo_b6a1:dpfifo|pulse_ram_output~0 ; MLABCELL_X39_Y51_N12 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count123|acl_fifo:fifo|scfifo:scfifo_component|scfifo_h3d1:auto_generated|a_dpfifo_b6a1:dpfifo|valid_wreq         ; MLABCELL_X39_Y51_N24 ; 12      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i1_notexitcond_count95:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count96|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_hold~0                                                                                                                                                              ; LABCELL_X36_Y50_N54  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i1_notexitcond_count95:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count96|data_upstream~0                                                                                                                                                                                              ; MLABCELL_X39_Y50_N33 ; 66      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i32_sum_03_push7_count74:thei_acl_push_i32_sum_03_push7_count|acl_push:thei_acl_push_i32_sum_03_push7_count75|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                    ; FF_X40_Y52_N47       ; 65      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i4_initerations_push10_count58:thei_acl_push_i4_initerations_push10_count|acl_push:thei_acl_push_i4_initerations_push10_count59|acl_data_fifo:fifo|stall_out~0                                                                                                                                                       ; LABCELL_X37_Y50_N33  ; 78      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|acl_ll_fifo:nop_fifo|wptr_hold~0                                                                                                                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X25_Y47_N42 ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|comb~1                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X19_Y47_N18  ; 22      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|comb~2                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X22_Y47_N6   ; 94      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|lsu_pipelined_write:pipelined_write|acl_data_fifo:input_buf|acl_data_fifo:fifo|stall_out                                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X21_Y49_N57 ; 96      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|lsu_pipelined_write:pipelined_write|acl_data_fifo:input_buf|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                                                                                                                                                                                                              ; FF_X21_Y49_N44       ; 192     ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|_~5                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X21_Y49_N33 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|_~6                                                                                                                                                                                                                                                                                                                           ; LABCELL_X22_Y49_N48  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|pulse_ram_output~0                                                                                                                                                                                                                                                                                                            ; MLABCELL_X21_Y49_N30 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|acl_ll_fifo:nop_fifo|wptr_hold~0                                                                                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X25_Y47_N45 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|comb~0                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X19_Y47_N12  ; 22      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_data_fifo:input_buf|acl_data_fifo:fifo|stall_out                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X19_Y49_N57  ; 96      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_data_fifo:input_buf|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                                                                                                                                                                                                                    ; FF_X19_Y49_N44       ; 192     ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|_~5                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X22_Y49_N24  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|_~6                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X22_Y49_N18  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|pulse_ram_output~0                                                                                                                                                                                                                                                                                                                  ; LABCELL_X19_Y49_N18  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|i_acl_pipeline_keep_going_count_sr:thei_acl_pipeline_keep_going_count_sr|stall_and_valid_q[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X36_Y50_N6   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb2:a[0].a|mux_sel~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X16_Y46_N57  ; 40      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb2:a[6].a|req~186                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X17_Y47_N57  ; 35      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[2].dp|stall~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X16_Y46_N24  ; 96      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[3].dp|stall~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X16_Y46_N42  ; 96      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[4].dp|stall~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X18_Y45_N15  ; 68      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[5].dp|stall~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X18_Y45_N21  ; 68      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[6].dp|stall~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X18_Y46_N15  ; 68      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[7].dp|stall~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X18_Y46_N57  ; 68      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[8].dp|stall~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X18_Y46_N9   ; 68      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[9].dp|stall~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X17_Y46_N39  ; 68      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_ic_master_endpoint:m[2].m_endp|Equal1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y46_N9   ; 81      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_ic_master_endpoint:m[2].m_endp|Equal1~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y46_N57  ; 81      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_ic_master_endpoint:m[2].m_endp|Equal1~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y46_N0   ; 80      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_ic_master_endpoint:m[2].m_endp|Equal1~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y46_N54  ; 81      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_ic_master_endpoint:m[2].m_endp|Equal1~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y46_N6   ; 75      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_ic_master_endpoint:m[2].m_endp|Equal1~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y46_N3   ; 82      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X25_Y47_N27 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X25_Y47_N54 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr_hold~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X25_Y47_N51 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|next_read_item                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X24_Y49_N12  ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; resetn                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X24_Y37_N15  ; 3       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; FF_X23_Y38_N44       ; 1645    ; Async. clear               ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                               ;
+-------+-------------------+---------+----------------------+------------------+---------------------------+
; Name  ; Location          ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------+-------------------+---------+----------------------+------------------+---------------------------+
; clock ; LABCELL_X1_Y36_N3 ; 3532    ; Global Clock         ; GCLK2            ; --                        ;
+-------+-------------------+---------+----------------------+------------------+---------------------------+


+---------------------------------+
; Non-Global High Fan-Out Signals ;
+----------------+----------------+
; Name           ; Fan-Out        ;
+----------------+----------------+
; sync_resetn[2] ; 1645           ;
+----------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+---------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF  ; Location                                          ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+---------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------+
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None ; M10K_X38_Y52_N0                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 70           ; 32           ; 70           ; yes                    ; no                      ; yes                    ; yes                     ; 2240 ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 2           ; 0     ; None ; M10K_X14_Y46_N0, M10K_X14_Y45_N0                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None ; M10K_X38_Y49_N0                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 70           ; 32           ; 70           ; yes                    ; no                      ; yes                    ; yes                     ; 2240 ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 2           ; 0     ; None ; M10K_X5_Y45_N0, M10K_X14_Y44_N0                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None ; M10K_X26_Y49_N0                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 70           ; 32           ; 70           ; yes                    ; no                      ; yes                    ; yes                     ; 2240 ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 2           ; 0     ; None ; M10K_X14_Y52_N0, M10K_X14_Y48_N0                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None ; M10K_X38_Y46_N0                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 70           ; 32           ; 70           ; yes                    ; no                      ; yes                    ; yes                     ; 2240 ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 2           ; 0     ; None ; M10K_X5_Y48_N0, M10K_X5_Y44_N0                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None ; M10K_X38_Y47_N0                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 70           ; 32           ; 70           ; yes                    ; no                      ; yes                    ; yes                     ; 2240 ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 2           ; 0     ; None ; M10K_X5_Y50_N0, M10K_X14_Y49_N0                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None ; M10K_X38_Y48_N0                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 70           ; 32           ; 70           ; yes                    ; no                      ; yes                    ; yes                     ; 2240 ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 2           ; 0     ; None ; M10K_X5_Y47_N0, M10K_X5_Y46_N0                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count123|acl_fifo:fifo|scfifo:scfifo_component|scfifo_h3d1:auto_generated|a_dpfifo_b6a1:dpfifo|altsyncram_vdn1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 24           ; 8            ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 192  ; 8                           ; 1                           ; 8                           ; 1                           ; 8                   ; 1           ; 0     ; None ; M10K_X38_Y51_N0                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|altsyncram_fhn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 96           ; 32           ; 96           ; yes                    ; no                      ; yes                    ; yes                     ; 3072 ; 32                          ; 94                          ; 32                          ; 94                          ; 3008                ; 3           ; 0     ; None ; M10K_X5_Y51_N0, M10K_X14_Y50_N0, M10K_X26_Y50_N0  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|altsyncram_fhn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                  ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 96           ; 32           ; 96           ; yes                    ; no                      ; yes                    ; yes                     ; 3072 ; 32                          ; 94                          ; 32                          ; 94                          ; 3008                ; 3           ; 0     ; None ; M10K_X14_Y51_N0, M10K_X26_Y47_N0, M10K_X26_Y48_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[1].dp|altshift_taps:pipe_r.pipe_r.req.byteenable_rtl_0|shift_taps_uuu:auto_generated|altsyncram_lr91:altsyncram4|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 3            ; 62           ; 3            ; 62           ; yes                    ; no                      ; yes                    ; yes                     ; 186  ; 3                           ; 62                          ; 3                           ; 62                          ; 186                 ; 2           ; 0     ; None ; M10K_X5_Y49_N0, M10K_X14_Y47_N0                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+---------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------+
; Routing Usage Summary                                                 ;
+---------------------------------------------+-------------------------+
; Routing Resource Type                       ; Usage                   ;
+---------------------------------------------+-------------------------+
; Block interconnects                         ; 6,209 / 289,320 ( 2 % ) ;
; C12 interconnects                           ; 9 / 13,420 ( < 1 % )    ;
; C2 interconnects                            ; 2,325 / 119,108 ( 2 % ) ;
; C4 interconnects                            ; 1,141 / 56,300 ( 2 % )  ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )          ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )          ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )          ;
; Direct links                                ; 501 / 289,320 ( < 1 % ) ;
; Global clocks                               ; 1 / 16 ( 6 % )          ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )           ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )           ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )           ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )           ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )           ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )          ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )          ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )          ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )          ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )          ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )         ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )         ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )          ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )          ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )         ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )          ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )           ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )           ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )          ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )          ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )         ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )         ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )          ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )          ;
; Local interconnects                         ; 1,734 / 84,580 ( 2 % )  ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )          ;
; R14 interconnects                           ; 95 / 12,676 ( < 1 % )   ;
; R14/C12 interconnect drivers                ; 102 / 20,720 ( < 1 % )  ;
; R3 interconnects                            ; 2,887 / 130,992 ( 2 % ) ;
; R6 interconnects                            ; 4,711 / 266,960 ( 2 % ) ;
; Spine clocks                                ; 3 / 360 ( < 1 % )       ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )      ;
+---------------------------------------------+-------------------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clock           ; clock                ; 427.5             ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Destination Register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; count_start_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_acl_push_i1_throttle_push_count120:thei_acl_push_i1_throttle_push_count|acl_push:thei_acl_push_i1_throttle_push_count121|acl_token_fifo_counter:fifo|valid_counter[0]~SynDup_6                                                                                                                                                                                                                                                                                                                                                                                                            ; 1.036             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i1_lastiniteration_count62:thei_acl_push_i1_lastiniteration_count|acl_push:thei_acl_push_i1_lastiniteration_count63|acl_staging_reg:staging_reg|r_data[0]                                                                                                                                                                            ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                                                                     ; 0.993             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_pop_i1_throttle_pop_count12:thei_acl_pop_i1_throttle_pop_count|i_acl_pop_i1_throttle_pop_count_reg:thei_acl_pop_i1_throttle_pop_count_reg|i_acl_pop_i1_throttle_pop_count_reg_valid_reg_q[0]                                                                                                                                                                                                                                                                                                                                            ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_acl_push_i1_throttle_push_count120:thei_acl_push_i1_throttle_push_count|acl_push:thei_acl_push_i1_throttle_push_count121|acl_token_fifo_counter:fifo|valid_counter[0]~SynDup_6                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.978             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|count_B2_merge_reg:thecount_B2_merge_reg_aunroll_x|count_B2_merge_reg_data_reg_0_x_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                                                                     ; 0.888             ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[6].dp|pipe_r.pipe_r.req.request                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[1].dp|altshift_taps:pipe_r.pipe_r.req.byteenable_rtl_0|shift_taps_uuu:auto_generated|altsyncram_lr91:altsyncram4|ram_block5a54~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 0.838             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i1_notexitcond_count95:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count96|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][0]                                                                                                                                                                               ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                                                                     ; 0.824             ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[4].dp|pipe_r.pipe_r.req.request                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[1].dp|altshift_taps:pipe_r.pipe_r.req.byteenable_rtl_0|shift_taps_uuu:auto_generated|altsyncram_lr91:altsyncram4|ram_block5a54~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 0.775             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_pipeline_keep_going_count53:thei_acl_pipeline_keep_going_count|acl_pipeline:thei_acl_pipeline_keep_going_count54|acl_push:push|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                        ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|count_B2_merge_reg:thecount_B2_merge_reg_aunroll_x|count_B2_merge_reg_data_reg_0_x_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.761             ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[5].dp|pipe_r.pipe_r.req.request                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[1].dp|altshift_taps:pipe_r.pipe_r.req.byteenable_rtl_0|shift_taps_uuu:auto_generated|altsyncram_lr91:altsyncram4|ram_block5a54~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 0.734             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                                               ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                                                                     ; 0.694             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count123|acl_fifo:fifo|scfifo:scfifo_component|scfifo_h3d1:auto_generated|a_dpfifo_b6a1:dpfifo|empty_dff                          ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count123|acl_fifo:fifo|scfifo:scfifo_component|scfifo_h3d1:auto_generated|a_dpfifo_b6a1:dpfifo|altsyncram_vdn1:FIFOram|ram_block1a16~portb_address_reg0 ; 0.671             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                                            ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                                                                  ; 0.652             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[13][0]                                                                                                                                                                                                                                                                                                                                                                      ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[12][0]                                                                                                                                                                                                                                                                                                                                                                                            ; 0.649             ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[9].dp|pipe_r.pipe_r.req.request                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[1].dp|altshift_taps:pipe_r.pipe_r.req.byteenable_rtl_0|shift_taps_uuu:auto_generated|altsyncram_lr91:altsyncram4|ram_block5a54~porta_datain_reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 0.644             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i4_initerations_push10_count58:thei_acl_push_i4_initerations_push10_count|acl_push:thei_acl_push_i4_initerations_push10_count59|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[1]                                                                                                                                                            ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                                                                     ; 0.639             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|usedw_is_1_dff                                                                                                                                                                                                                                                                                         ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                                                                                    ; 0.635             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|usedw_is_0_dff                                                                                                                                                                                                                                                                          ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                                                                     ; 0.617             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|usedw_is_0_dff                                                                                                                                                                                                                                                                       ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                                                                  ; 0.575             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                                               ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                                                                     ; 0.557             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|acl_ll_fifo:nop_fifo|wptr_copy[0]                                                                                                                                                                                                                                                                                                                                                                                                       ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                                                                     ; 0.535             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count123|acl_fifo:fifo|scfifo:scfifo_component|scfifo_h3d1:auto_generated|a_dpfifo_b6a1:dpfifo|full_dff                           ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count123|acl_fifo:fifo|scfifo:scfifo_component|scfifo_h3d1:auto_generated|a_dpfifo_b6a1:dpfifo|empty_dff                                                ; 0.535             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|wrreq_delaya[0]                                                                                                                                                                                                                                                                                        ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a49~portb_address_reg0                                                                                                                                                                                                                                                                     ; 0.522             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|full_dff                                                                                                                                                                                                                                                                             ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                                                                  ; 0.520             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count123|acl_fifo:fifo|scfifo:scfifo_component|scfifo_h3d1:auto_generated|a_dpfifo_b6a1:dpfifo|usedw_is_2_dff                     ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count123|acl_fifo:fifo|scfifo:scfifo_component|scfifo_h3d1:auto_generated|a_dpfifo_b6a1:dpfifo|altsyncram_vdn1:FIFOram|ram_block1a16~portb_address_reg0 ; 0.520             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_out_i_iord_bl_do_unnamed_count1_count_aunroll_x_fromReg7[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_acl_push_i1_throttle_push_count120:thei_acl_push_i1_throttle_push_count|acl_push:thei_acl_push_i1_throttle_push_count121|acl_token_fifo_counter:fifo|valid_counter[0]~SynDup_6                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.519             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_ffwd_src_unnamed_count3_count_1_reg|gen_depth_large.approx_full                                                                                                                                                                                                                                                                                                                                                                                                                                        ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_acl_push_i1_throttle_push_count120:thei_acl_push_i1_throttle_push_count|acl_push:thei_acl_push_i1_throttle_push_count121|acl_token_fifo_counter:fifo|valid_counter[0]~SynDup_6                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.519             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_out_i_iord_bl_do_unnamed_count1_count_aunroll_x_fromReg0[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_acl_push_i1_throttle_push_count120:thei_acl_push_i1_throttle_push_count|acl_push:thei_acl_push_i1_throttle_push_count121|acl_token_fifo_counter:fifo|valid_counter[0]~SynDup_6                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.519             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|acl_ll_fifo:nop_fifo|wptr_copy[32]                                                                                                                                                                                                                                                                                                                                                                                                      ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_acl_push_i1_throttle_push_count120:thei_acl_push_i1_throttle_push_count|acl_push:thei_acl_push_i1_throttle_push_count121|acl_token_fifo_counter:fifo|valid_counter[0]~SynDup_6                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.519             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|full_dff                                                                                                                                                                                                                                                                                                  ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_acl_push_i1_throttle_push_count120:thei_acl_push_i1_throttle_push_count|acl_push:thei_acl_push_i1_throttle_push_count121|acl_token_fifo_counter:fifo|valid_counter[0]~SynDup_6                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.519             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count123|acl_fifo:fifo|scfifo:scfifo_component|scfifo_h3d1:auto_generated|a_dpfifo_b6a1:dpfifo|usedw_is_1_dff                     ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count123|acl_fifo:fifo|scfifo:scfifo_component|scfifo_h3d1:auto_generated|a_dpfifo_b6a1:dpfifo|altsyncram_vdn1:FIFOram|ram_block1a16~portb_address_reg0 ; 0.516             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                                            ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                                                                  ; 0.494             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                   ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                    ; 0.494             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                   ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                    ; 0.494             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                   ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                    ; 0.494             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                   ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                    ; 0.494             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                   ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                    ; 0.494             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count123|acl_fifo:fifo|scfifo:scfifo_component|scfifo_h3d1:auto_generated|a_dpfifo_b6a1:dpfifo|cntr_ggb:wr_ptr|counter_reg_bit[1] ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count123|acl_fifo:fifo|scfifo:scfifo_component|scfifo_h3d1:auto_generated|a_dpfifo_b6a1:dpfifo|altsyncram_vdn1:FIFOram|ram_block1a16~porta_address_reg0 ; 0.494             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count123|acl_fifo:fifo|scfifo:scfifo_component|scfifo_h3d1:auto_generated|a_dpfifo_b6a1:dpfifo|cntr_ggb:wr_ptr|counter_reg_bit[0] ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count123|acl_fifo:fifo|scfifo:scfifo_component|scfifo_h3d1:auto_generated|a_dpfifo_b6a1:dpfifo|altsyncram_vdn1:FIFOram|ram_block1a16~porta_address_reg0 ; 0.494             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count123|acl_fifo:fifo|scfifo:scfifo_component|scfifo_h3d1:auto_generated|a_dpfifo_b6a1:dpfifo|cntr_ggb:wr_ptr|counter_reg_bit[2] ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count123|acl_fifo:fifo|scfifo:scfifo_component|scfifo_h3d1:auto_generated|a_dpfifo_b6a1:dpfifo|altsyncram_vdn1:FIFOram|ram_block1a16~porta_address_reg0 ; 0.494             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                                  ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|altsyncram_fhn1:FIFOram|ram_block1a75~porta_address_reg0                                                                                                                                                                                                                                                                                                                  ; 0.492             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                                  ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|altsyncram_fhn1:FIFOram|ram_block1a75~porta_address_reg0                                                                                                                                                                                                                                                                                                                  ; 0.492             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                            ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|altsyncram_fhn1:FIFOram|ram_block1a18~porta_address_reg0                                                                                                                                                                                                                                                                                                            ; 0.490             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                            ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|altsyncram_fhn1:FIFOram|ram_block1a18~porta_address_reg0                                                                                                                                                                                                                                                                                                            ; 0.490             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                            ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|altsyncram_fhn1:FIFOram|ram_block1a18~porta_address_reg0                                                                                                                                                                                                                                                                                                            ; 0.490             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                                                            ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|altsyncram_fhn1:FIFOram|ram_block1a18~porta_address_reg0                                                                                                                                                                                                                                                                                                            ; 0.490             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                            ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|altsyncram_fhn1:FIFOram|ram_block1a18~porta_address_reg0                                                                                                                                                                                                                                                                                                            ; 0.490             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count123|acl_fifo:fifo|scfifo:scfifo_component|scfifo_h3d1:auto_generated|a_dpfifo_b6a1:dpfifo|wrreq_delaya[1]                    ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count123|acl_fifo:fifo|scfifo:scfifo_component|scfifo_h3d1:auto_generated|a_dpfifo_b6a1:dpfifo|altsyncram_vdn1:FIFOram|ram_block1a16~portb_address_reg0 ; 0.489             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                                                     ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a49~porta_address_reg0                                                                                                                                                                                                                                                                     ; 0.489             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                                                     ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a49~porta_address_reg0                                                                                                                                                                                                                                                                     ; 0.489             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                  ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|altsyncram_fhn1:FIFOram|ram_block1a75~porta_address_reg0                                                                                                                                                                                                                                                                                                                  ; 0.489             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                                                                  ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|altsyncram_fhn1:FIFOram|ram_block1a75~porta_address_reg0                                                                                                                                                                                                                                                                                                                  ; 0.489             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                                                                  ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|altsyncram_fhn1:FIFOram|ram_block1a75~porta_address_reg0                                                                                                                                                                                                                                                                                                                  ; 0.488             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                                                     ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a49~porta_address_reg0                                                                                                                                                                                                                                                                     ; 0.487             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                                                     ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a49~porta_address_reg0                                                                                                                                                                                                                                                                     ; 0.486             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                                                     ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a49~porta_address_reg0                                                                                                                                                                                                                                                                     ; 0.486             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|usedw_is_1_dff                                                                                                                                                                                                                                                                       ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                                                                  ; 0.486             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|usedw_is_0_dff                                                                                                                                                                                                                                                                          ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                                                                     ; 0.486             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|usedw_is_2_dff                                                                                                                                                                                                                                                                          ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                                                                     ; 0.484             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                                               ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                                                                     ; 0.482             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_acl_push_i1_throttle_push_count120:thei_acl_push_i1_throttle_push_count|acl_push:thei_acl_push_i1_throttle_push_count121|acl_token_fifo_counter:fifo|valid_counter[0]~SynDup_6                                                                                                                                                                                                                                                                                                                                                                                      ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_acl_push_i1_throttle_push_count120:thei_acl_push_i1_throttle_push_count|acl_push:thei_acl_push_i1_throttle_push_count121|acl_token_fifo_counter:fifo|valid_counter[0]~SynDup_6                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.475             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_out_i_iord_bl_do_unnamed_count1_count_aunroll_x_fromReg1[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_acl_push_i1_throttle_push_count120:thei_acl_push_i1_throttle_push_count|acl_push:thei_acl_push_i1_throttle_push_count121|acl_token_fifo_counter:fifo|valid_counter[0]~SynDup_6                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.475             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|full_dff                                                                                                                                                                                                                                                                                                  ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_acl_push_i1_throttle_push_count120:thei_acl_push_i1_throttle_push_count|acl_push:thei_acl_push_i1_throttle_push_count121|acl_token_fifo_counter:fifo|valid_counter[0]~SynDup_6                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.475             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_out_i_iord_bl_do_unnamed_count1_count_aunroll_x_fromReg4[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_acl_push_i1_throttle_push_count120:thei_acl_push_i1_throttle_push_count|acl_push:thei_acl_push_i1_throttle_push_count121|acl_token_fifo_counter:fifo|valid_counter[0]~SynDup_6                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.475             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|acl_ll_fifo:nop_fifo|wptr_copy[32]                                                                                                                                                                                                                                                                                                                                                                                                      ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_acl_push_i1_throttle_push_count120:thei_acl_push_i1_throttle_push_count|acl_push:thei_acl_push_i1_throttle_push_count121|acl_token_fifo_counter:fifo|valid_counter[0]~SynDup_6                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.475             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|full_dff                                                                                                                                                                                                                                                                                                  ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_acl_push_i1_throttle_push_count120:thei_acl_push_i1_throttle_push_count|acl_push:thei_acl_push_i1_throttle_push_count121|acl_token_fifo_counter:fifo|valid_counter[0]~SynDup_6                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.475             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_out_i_iord_bl_do_unnamed_count1_count_aunroll_x_fromReg5[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_acl_push_i1_throttle_push_count120:thei_acl_push_i1_throttle_push_count|acl_push:thei_acl_push_i1_throttle_push_count121|acl_token_fifo_counter:fifo|valid_counter[0]~SynDup_6                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.475             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|acl_ll_fifo:nop_fifo|wptr_copy[32]                                                                                                                                                                                                                                                                                                                                                                                                   ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_acl_push_i1_throttle_push_count120:thei_acl_push_i1_throttle_push_count|acl_push:thei_acl_push_i1_throttle_push_count121|acl_token_fifo_counter:fifo|valid_counter[0]~SynDup_6                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.475             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|full_dff                                                                                                                                                                                                                                                                                               ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_acl_push_i1_throttle_push_count120:thei_acl_push_i1_throttle_push_count|acl_push:thei_acl_push_i1_throttle_push_count121|acl_token_fifo_counter:fifo|valid_counter[0]~SynDup_6                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.475             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_out_i_iord_bl_do_unnamed_count1_count_aunroll_x_fromReg6[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_acl_push_i1_throttle_push_count120:thei_acl_push_i1_throttle_push_count|acl_push:thei_acl_push_i1_throttle_push_count121|acl_token_fifo_counter:fifo|valid_counter[0]~SynDup_6                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.475             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|acl_ll_fifo:nop_fifo|wptr_copy[32]                                                                                                                                                                                                                                                                                                                                                                                                   ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_acl_push_i1_throttle_push_count120:thei_acl_push_i1_throttle_push_count|acl_push:thei_acl_push_i1_throttle_push_count121|acl_token_fifo_counter:fifo|valid_counter[0]~SynDup_6                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.475             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|full_dff                                                                                                                                                                                                                                                                                               ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_acl_push_i1_throttle_push_count120:thei_acl_push_i1_throttle_push_count|acl_push:thei_acl_push_i1_throttle_push_count121|acl_token_fifo_counter:fifo|valid_counter[0]~SynDup_6                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.475             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|acl_ll_fifo:nop_fifo|wptr_copy[32]                                                                                                                                                                                                                                                                                                                                                                                                      ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_acl_push_i1_throttle_push_count120:thei_acl_push_i1_throttle_push_count|acl_push:thei_acl_push_i1_throttle_push_count121|acl_token_fifo_counter:fifo|valid_counter[0]~SynDup_6                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.475             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_out_i_iord_bl_do_unnamed_count1_count_aunroll_x_fromReg2[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_acl_push_i1_throttle_push_count120:thei_acl_push_i1_throttle_push_count|acl_push:thei_acl_push_i1_throttle_push_count121|acl_token_fifo_counter:fifo|valid_counter[0]~SynDup_6                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.475             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|acl_ll_fifo:nop_fifo|wptr_copy[32]                                                                                                                                                                                                                                                                                                                                                                                                      ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_acl_push_i1_throttle_push_count120:thei_acl_push_i1_throttle_push_count|acl_push:thei_acl_push_i1_throttle_push_count121|acl_token_fifo_counter:fifo|valid_counter[0]~SynDup_6                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.475             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|full_dff                                                                                                                                                                                                                                                                                                  ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_acl_push_i1_throttle_push_count120:thei_acl_push_i1_throttle_push_count|acl_push:thei_acl_push_i1_throttle_push_count121|acl_token_fifo_counter:fifo|valid_counter[0]~SynDup_6                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.475             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|count_B1_start_merge_reg:thecount_B1_start_merge_reg|count_B1_start_merge_reg_valid_reg_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_acl_push_i1_throttle_push_count120:thei_acl_push_i1_throttle_push_count|acl_push:thei_acl_push_i1_throttle_push_count121|acl_token_fifo_counter:fifo|valid_counter[0]~SynDup_6                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.475             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|usedw_is_1_dff                                                                                                                                                                                                                                                                          ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                                                                     ; 0.457             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|rd_ptr_lsb                                                                                                                                                                                                                                                                                                                                          ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|altsyncram_fhn1:FIFOram|ram_block1a18~portb_address_reg0                                                                                                                                                                                                                                                                                                                  ; 0.453             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_data_fifo:input_buf|acl_data_fifo:fifo|r_valid_NO_SHIFT_REG[0]                                                                                                                                                                                                                                                                                                                                                                             ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|altsyncram_fhn1:FIFOram|ram_block1a18~portb_address_reg0                                                                                                                                                                                                                                                                                                                  ; 0.442             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                                                              ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                                                                                    ; 0.441             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|usedw_is_2_dff                                                                                                                                                                                                                                                                       ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                                                                  ; 0.441             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|usedw_is_0_dff                                                                                                                                                                                                                                                                                         ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                                                                                    ; 0.441             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count123|acl_fifo:fifo|scfifo:scfifo_component|scfifo_h3d1:auto_generated|a_dpfifo_b6a1:dpfifo|wrreq_delaya[0]                    ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count123|acl_fifo:fifo|scfifo:scfifo_component|scfifo_h3d1:auto_generated|a_dpfifo_b6a1:dpfifo|altsyncram_vdn1:FIFOram|ram_block1a16~portb_address_reg0 ; 0.440             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                                               ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                                                                     ; 0.423             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|usedw_is_0_dff                                                                                                                                                                                                                                                                       ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                                                                  ; 0.416             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|empty_dff                                                                                                                                                                                                                                                                                                                                           ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|altsyncram_fhn1:FIFOram|ram_block1a18~portb_address_reg0                                                                                                                                                                                                                                                                                                                  ; 0.416             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i1_lastiniteration_count62:thei_acl_push_i1_lastiniteration_count|acl_push:thei_acl_push_i1_lastiniteration_count63|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                              ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                                                                     ; 0.412             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[13]                                                                                                                                                                                                                                                                                                                                                                         ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[12]                                                                                                                                                                                                                                                                                                                                                                                               ; 0.409             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[13][0]                                                                                                                                                                                                                                                                                                                                                                      ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[12][0]                                                                                                                                                                                                                                                                                                                                                                                            ; 0.408             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|rd_ptr_lsb                                                                                                                                                                                                                                                                                             ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a49~portb_address_reg0                                                                                                                                                                                                                                                                     ; 0.408             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|counter[5]                                                                                                                                                                                                                                                                                                                                                                                         ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                                                                                    ; 0.407             ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[2].dp|pipe_r.pipe_r.req.request                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                                                                                    ; 0.407             ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[3].dp|pipe_r.pipe_r.req.request                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                                                                                    ; 0.407             ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb2:a[1].a|last_mux_sel_r                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                                                                                    ; 0.407             ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[7].dp|pipe_r.pipe_r.req.request                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                                                                                    ; 0.407             ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[8].dp|pipe_r.pipe_r.req.request                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                                                                                    ; 0.407             ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[1].dp|pipe_r.pipe_r.req.id[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                                                                                    ; 0.407             ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb2:a[4].a|last_mux_sel_r                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                                                                                    ; 0.407             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|usedw_is_0_dff                                                                                                                                                                                                                                                                          ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                                                                     ; 0.404             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_data_fifo:input_buf|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                                                                                                                                                                                                                                    ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|altsyncram_fhn1:FIFOram|ram_block1a18~portb_address_reg0                                                                                                                                                                                                                                                                                                                  ; 0.401             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+---------------------------------------------------------------------------------------------------------------------------+
; Fitter INI Usage                                                                                                          ;
+------------------------------------------------+--------------------------------------------------------------------------+
; Option                                         ; Usage                                                                    ;
+------------------------------------------------+--------------------------------------------------------------------------+
; Initialization file:                           ; D:/intelFPGA/19.1/hls/examples/Project/test-fpga.prj/quartus/quartus.ini ;
; fiomgr_enable_early_iobank_assignment_check    ; off                                                                      ;
; fsv_run_auto_promote_io_std_before_io_legality ; off                                                                      ;
; fsv_skip_power_down                            ; on                                                                       ;
+------------------------------------------------+--------------------------------------------------------------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSXFC6D6F31C6 for design "quartus_compile"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): clock~CLKENA0 with 4921 fanout uses global clock CLKCTRL_G3
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (176233): Starting register packing
Info (332104): Reading SDC File: 'quartus_compile.sdc'
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   13.000        clock
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:16
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:14
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:06
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X11_Y46 to location X21_Y57
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:09
Info (11888): Total time spent on timing analysis during the Fitter is 11.88 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:08
Info (144001): Generated suppressed messages file D:/intelFPGA/19.1/hls/examples/Project/test-fpga.prj/quartus/quartus_compile.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 6682 megabytes
    Info: Processing ended: Mon Jun 28 21:11:58 2021
    Info: Elapsed time: 00:01:26
    Info: Total CPU time (on all processors): 00:03:41


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/intelFPGA/19.1/hls/examples/Project/test-fpga.prj/quartus/quartus_compile.fit.smsg.


