=====
SETUP
5.953
4.937
10.891
i_Clk_ibuf
0.000
0.683
r_Clk_Count_3_s1
0.926
1.158
n106_s7
1.413
1.930
n106_s8
2.353
2.806
r_TX_Done_s3
3.391
3.718
r_TX_Done_s1
4.937
=====
SETUP
6.388
4.503
10.891
i_Clk_ibuf
0.000
0.683
r_Bit_Index_0_s1
0.926
1.158
n34_s18
1.595
2.165
n34_s15
2.165
2.270
n34_s13
2.270
2.375
n85_s14
2.553
3.006
o_TX_Serial_s3
4.503
=====
SETUP
6.851
4.040
10.891
i_Clk_ibuf
0.000
0.683
r_SM_Main_1_s0
0.926
1.158
r_Clk_Count_6_s3
1.619
2.168
n86_s18
2.172
2.543
r_TX_Done_s1
4.040
=====
SETUP
6.961
3.930
10.891
i_Clk_ibuf
0.000
0.683
r_Clk_Count_3_s1
0.926
1.158
n106_s7
1.413
1.930
n106_s8
2.353
2.806
n94_s20
3.459
3.786
r_Bit_Index_0_s1
3.930
=====
SETUP
7.079
3.811
10.891
i_Clk_ibuf
0.000
0.683
r_Clk_Count_3_s1
0.926
1.158
n106_s7
1.413
1.930
n106_s8
2.353
2.806
n107_s7
3.242
3.812
r_SM_Main_0_s0
3.812
=====
SETUP
7.131
3.760
10.891
i_Clk_ibuf
0.000
0.683
r_Clk_Count_3_s1
0.926
1.158
n106_s7
1.413
1.930
n106_s8
2.353
2.806
r_Bit_Index_2_s3
3.066
3.615
r_Bit_Index_1_s1
3.760
=====
SETUP
7.131
3.760
10.891
i_Clk_ibuf
0.000
0.683
r_Clk_Count_3_s1
0.926
1.158
n106_s7
1.413
1.930
n106_s8
2.353
2.806
r_Bit_Index_2_s3
3.066
3.615
r_Bit_Index_2_s1
3.760
=====
SETUP
7.160
3.731
10.891
i_Clk_ibuf
0.000
0.683
r_Clk_Count_4_s1
0.926
1.158
n87_s17
1.337
1.854
n93_s15
2.272
2.725
n91_s14
3.161
3.731
r_Clk_Count_2_s1
3.731
=====
SETUP
7.160
3.731
10.891
i_Clk_ibuf
0.000
0.683
r_Clk_Count_4_s1
0.926
1.158
n87_s17
1.337
1.854
n93_s15
2.272
2.725
n90_s14
3.161
3.731
r_Clk_Count_3_s1
3.731
=====
SETUP
7.182
3.709
10.891
i_Clk_ibuf
0.000
0.683
r_Clk_Count_4_s1
0.926
1.158
n87_s17
1.337
1.854
n93_s15
2.272
2.725
n87_s16
3.139
3.709
r_Clk_Count_6_s1
3.709
=====
SETUP
7.440
3.451
10.891
i_Clk_ibuf
0.000
0.683
r_Clk_Count_4_s1
0.926
1.158
n87_s17
1.337
1.854
n93_s15
2.272
2.725
n92_s14
2.989
3.451
r_Clk_Count_1_s1
3.451
=====
SETUP
7.497
3.394
10.891
i_Clk_ibuf
0.000
0.683
r_Clk_Count_3_s1
0.926
1.158
n106_s7
1.413
1.930
n106_s8
2.353
2.806
n106_s5
2.824
3.394
r_SM_Main_1_s0
3.394
=====
SETUP
7.501
3.390
10.891
i_Clk_ibuf
0.000
0.683
r_SM_Main_1_s0
0.926
1.158
r_Clk_Count_6_s3
1.619
2.168
o_TX_Serial_s3
3.390
=====
SETUP
7.682
3.208
10.891
i_Clk_ibuf
0.000
0.683
r_Clk_Count_4_s1
0.926
1.158
n87_s17
1.337
1.854
n93_s15
2.272
2.725
n93_s14
2.746
3.208
r_Clk_Count_0_s1
3.208
=====
SETUP
7.682
3.208
10.891
i_Clk_ibuf
0.000
0.683
r_Clk_Count_4_s1
0.926
1.158
n87_s17
1.337
1.854
n93_s15
2.272
2.725
n89_s14
2.746
3.208
r_Clk_Count_4_s1
3.208
=====
SETUP
7.682
3.208
10.891
i_Clk_ibuf
0.000
0.683
r_Clk_Count_4_s1
0.926
1.158
n87_s17
1.337
1.854
n93_s15
2.272
2.725
n88_s14
2.746
3.208
r_Clk_Count_5_s1
3.208
=====
SETUP
7.735
3.155
10.891
i_Clk_ibuf
0.000
0.683
r_SM_Main_1_s0
0.926
1.158
n84_s7
1.365
1.935
o_TX_Active_s2
3.155
=====
SETUP
7.751
3.140
10.891
i_Clk_ibuf
0.000
0.683
r_SM_Main_1_s0
0.926
1.158
r_Clk_Count_6_s3
1.619
2.136
n96_s15
2.570
3.140
r_Bit_Index_0_s1
3.140
=====
SETUP
7.896
2.995
10.891
i_Clk_ibuf
0.000
0.683
r_SM_Main_1_s0
0.926
1.158
n86_s17
1.619
2.136
n94_s21
2.533
2.995
r_Bit_Index_2_s1
2.995
=====
SETUP
8.076
2.815
10.891
i_Clk_ibuf
0.000
0.683
r_Clk_Count_3_s1
0.926
1.158
n106_s7
1.413
1.930
n86_s19
2.353
2.815
r_SM_Main_2_s0
2.815
=====
SETUP
8.177
2.714
10.891
i_Clk_ibuf
0.000
0.683
r_SM_Main_1_s0
0.926
1.158
r_Clk_Count_6_s3
1.619
2.168
r_Clk_Count_0_s1
2.714
=====
SETUP
8.177
2.714
10.891
i_Clk_ibuf
0.000
0.683
r_SM_Main_1_s0
0.926
1.158
r_Clk_Count_6_s3
1.619
2.168
r_Clk_Count_4_s1
2.714
=====
SETUP
8.177
2.714
10.891
i_Clk_ibuf
0.000
0.683
r_SM_Main_1_s0
0.926
1.158
r_Clk_Count_6_s3
1.619
2.168
r_Clk_Count_5_s1
2.714
=====
SETUP
8.357
2.534
10.891
i_Clk_ibuf
0.000
0.683
r_SM_Main_1_s0
0.926
1.158
r_Clk_Count_6_s3
1.619
2.168
r_Clk_Count_1_s1
2.534
=====
SETUP
8.357
2.534
10.891
i_Clk_ibuf
0.000
0.683
r_SM_Main_1_s0
0.926
1.158
r_Clk_Count_6_s3
1.619
2.168
r_Clk_Count_2_s1
2.534
=====
HOLD
0.326
1.196
0.871
i_Clk_ibuf
0.000
0.675
r_SM_Main_1_s0
0.860
1.062
r_SM_Main_2_s0
1.196
=====
HOLD
0.425
1.296
0.871
i_Clk_ibuf
0.000
0.675
r_Bit_Index_2_s1
0.860
1.062
n94_s21
1.064
1.296
r_Bit_Index_2_s1
1.296
=====
HOLD
0.425
1.296
0.871
i_Clk_ibuf
0.000
0.675
r_Clk_Count_5_s1
0.860
1.062
n88_s14
1.064
1.296
r_Clk_Count_5_s1
1.296
=====
HOLD
0.425
1.296
0.871
i_Clk_ibuf
0.000
0.675
r_Clk_Count_6_s1
0.860
1.062
n87_s16
1.064
1.296
r_Clk_Count_6_s1
1.296
=====
HOLD
0.427
1.297
0.871
i_Clk_ibuf
0.000
0.675
r_Bit_Index_0_s1
0.860
1.062
n96_s15
1.065
1.297
r_Bit_Index_0_s1
1.297
=====
HOLD
0.429
1.300
0.871
i_Clk_ibuf
0.000
0.675
r_SM_Main_0_s0
0.860
1.062
n107_s7
1.068
1.300
r_SM_Main_0_s0
1.300
=====
HOLD
0.432
1.302
0.871
i_Clk_ibuf
0.000
0.675
r_SM_Main_1_s0
0.860
1.062
n106_s5
1.070
1.302
r_SM_Main_1_s0
1.302
=====
HOLD
0.460
1.331
0.871
i_Clk_ibuf
0.000
0.675
r_SM_Main_2_s0
0.860
1.062
r_SM_Main_0_s0
1.331
=====
HOLD
0.485
1.355
0.871
i_Clk_ibuf
0.000
0.675
r_Clk_Count_2_s1
0.860
1.062
n91_s14
1.065
1.355
r_Clk_Count_2_s1
1.355
=====
HOLD
0.537
1.408
0.871
i_Clk_ibuf
0.000
0.675
r_Clk_Count_3_s1
0.860
1.062
n90_s14
1.064
1.408
r_Clk_Count_3_s1
1.408
=====
HOLD
0.556
1.427
0.871
i_Clk_ibuf
0.000
0.675
r_SM_Main_2_s0
0.860
1.062
n103_s20
1.195
1.427
r_TX_Data_1_s1
1.427
=====
HOLD
0.558
1.429
0.871
i_Clk_ibuf
0.000
0.675
r_Clk_Count_5_s1
0.860
1.061
n86_s19
1.197
1.429
r_SM_Main_2_s0
1.429
=====
HOLD
0.559
1.429
0.871
i_Clk_ibuf
0.000
0.675
r_Clk_Count_1_s1
0.860
1.062
n92_s14
1.065
1.429
r_Clk_Count_1_s1
1.429
=====
HOLD
0.560
1.431
0.871
i_Clk_ibuf
0.000
0.675
r_Bit_Index_1_s1
0.860
1.062
n95_s21
1.067
1.431
r_Bit_Index_1_s1
1.431
=====
HOLD
0.560
1.431
0.871
i_Clk_ibuf
0.000
0.675
r_Clk_Count_4_s1
0.860
1.062
n89_s14
1.067
1.431
r_Clk_Count_4_s1
1.431
=====
HOLD
0.570
1.440
0.871
i_Clk_ibuf
0.000
0.675
r_SM_Main_2_s0
0.860
1.062
n104_s20
1.208
1.440
r_TX_Data_0_s1
1.440
=====
HOLD
0.570
1.440
0.871
i_Clk_ibuf
0.000
0.675
r_SM_Main_2_s0
0.860
1.062
n100_s20
1.208
1.440
r_TX_Data_4_s1
1.440
=====
HOLD
0.570
1.440
0.871
i_Clk_ibuf
0.000
0.675
r_SM_Main_2_s0
0.860
1.062
n98_s20
1.208
1.440
r_TX_Data_6_s1
1.440
=====
HOLD
0.659
1.530
0.871
i_Clk_ibuf
0.000
0.675
r_Clk_Count_0_s1
0.860
1.061
n93_s14
1.186
1.530
r_Clk_Count_0_s1
1.530
=====
HOLD
0.693
1.564
0.871
i_Clk_ibuf
0.000
0.675
r_SM_Main_0_s0
0.860
1.061
r_Bit_Index_2_s3
1.201
1.436
r_Bit_Index_1_s1
1.564
=====
HOLD
0.693
1.564
0.871
i_Clk_ibuf
0.000
0.675
r_SM_Main_0_s0
0.860
1.061
r_Bit_Index_2_s3
1.201
1.436
r_Bit_Index_2_s1
1.564
=====
HOLD
0.695
1.566
0.871
i_Clk_ibuf
0.000
0.675
r_SM_Main_1_s0
0.860
1.062
r_TX_Data_7_s4
1.192
1.427
r_TX_Data_1_s1
1.566
=====
HOLD
0.695
1.566
0.871
i_Clk_ibuf
0.000
0.675
r_SM_Main_1_s0
0.860
1.062
r_TX_Data_7_s4
1.192
1.427
r_TX_Data_3_s1
1.566
=====
HOLD
0.695
1.566
0.871
i_Clk_ibuf
0.000
0.675
r_SM_Main_1_s0
0.860
1.062
r_TX_Data_7_s4
1.192
1.427
r_TX_Data_5_s1
1.566
=====
HOLD
0.695
1.566
0.871
i_Clk_ibuf
0.000
0.675
r_SM_Main_1_s0
0.860
1.062
r_TX_Data_7_s4
1.192
1.427
r_TX_Data_7_s1
1.566
