

Microchip MPLAB XC8 Assembler V2.46 build 20240104201356 
                                                                                               Mon Jul 01 15:00:06 2024

Microchip MPLAB XC8 C Compiler v2.46 (Free license) build 20240104201356 Og1 
     1                           	processor	18F4620
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	idataCOMRAM,global,class=CODE,delta=1,noexec
     6                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     7                           	psect	dataCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     9                           	psect	text0,global,reloc=2,class=CODE,delta=1
    10                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
    11                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    12                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    13                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    14   000000                     
    15                           ; Generated 17/10/2023 GMT
    16                           ; 
    17                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    18                           ; All rights reserved.
    19                           ; 
    20                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    21                           ; 
    22                           ; Redistribution and use in source and binary forms, with or without modification, are
    23                           ; permitted provided that the following conditions are met:
    24                           ; 
    25                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    26                           ;        conditions and the following disclaimer.
    27                           ; 
    28                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    29                           ;        of conditions and the following disclaimer in the documentation and/or other
    30                           ;        materials provided with the distribution. Publication is not required when
    31                           ;        this file is used in an embedded application.
    32                           ; 
    33                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    34                           ;        software without specific prior written permission.
    35                           ; 
    36                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    37                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    38                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    39                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    40                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    41                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    42                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    43                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    44                           ; 
    45                           ; 
    46                           ; Code-generator required, PIC18F4620 Definitions
    47                           ; 
    48                           ; SFR Addresses
    49   000000                     
    50                           	psect	idataCOMRAM
    51   00102C                     __pidataCOMRAM:
    52                           	callstack 0
    53                           
    54                           ;initializer for _port_registers
    55   00102C  80                 	db	128
    56   00102D  0F                 	db	15
    57   00102E  81                 	db	129
    58   00102F  0F                 	db	15
    59   001030  82                 	db	130
    60   001031  0F                 	db	15
    61   001032  83                 	db	131
    62   001033  0F                 	db	15
    63   001034  84                 	db	132
    64   001035  0F                 	db	15
    65                           
    66                           ;initializer for _lat_registers
    67   001036  89                 	db	137
    68   001037  0F                 	db	15
    69   001038  8A                 	db	138
    70   001039  0F                 	db	15
    71   00103A  8B                 	db	139
    72   00103B  0F                 	db	15
    73   00103C  8C                 	db	140
    74   00103D  0F                 	db	15
    75   00103E  8D                 	db	141
    76   00103F  0F                 	db	15
    77                           
    78                           ;initializer for _tris_registers
    79   001040  92                 	db	146
    80   001041  0F                 	db	15
    81   001042  93                 	db	147
    82   001043  0F                 	db	15
    83   001044  94                 	db	148
    84   001045  0F                 	db	15
    85   001046  95                 	db	149
    86   001047  0F                 	db	15
    87   001048  96                 	db	150
    88   001049  0F                 	db	15
    89   000000                     _PORTE	set	3972
    90   000000                     _PORTD	set	3971
    91   000000                     _PORTC	set	3970
    92   000000                     _PORTB	set	3969
    93   000000                     _PORTA	set	3968
    94   000000                     _LATA	set	3977
    95   000000                     _TRISA	set	3986
    96   000000                     _TRISE	set	3990
    97   000000                     _TRISD	set	3989
    98   000000                     _TRISC	set	3988
    99   000000                     _TRISB	set	3987
   100   000000                     _LATE	set	3981
   101   000000                     _LATD	set	3980
   102   000000                     _LATC	set	3979
   103   000000                     _LATB	set	3978
   104                           
   105                           ; #config settings
   106                           
   107                           	psect	cinit
   108   001002                     __pcinit:
   109                           	callstack 0
   110   001002                     start_initialization:
   111                           	callstack 0
   112   001002                     __initialization:
   113                           	callstack 0
   114                           
   115                           ; Initialize objects allocated to COMRAM (30 bytes)
   116                           ; load TBLPTR registers with __pidataCOMRAM
   117   001002  0E2C               	movlw	low __pidataCOMRAM
   118   001004  6EF6               	movwf	tblptrl,c
   119   001006  0E10               	movlw	high __pidataCOMRAM
   120   001008  6EF7               	movwf	tblptrh,c
   121   00100A  0E00               	movlw	low (__pidataCOMRAM shr (0+16))
   122   00100C  6EF8               	movwf	tblptru,c
   123   00100E  EE00  F001         	lfsr	0,__pdataCOMRAM
   124   001012  EE10 F01E          	lfsr	1,30
   125   001016                     copy_data0:
   126   001016  0009               	tblrd		*+
   127   001018  CFF5 FFEE          	movff	tablat,postinc0
   128   00101C  50E5               	movf	postdec1,w,c
   129   00101E  50E1               	movf	fsr1l,w,c
   130   001020  E1FA               	bnz	copy_data0
   131   001022                     end_of_initialization:
   132                           	callstack 0
   133   001022                     __end_of__initialization:
   134                           	callstack 0
   135   001022  0E00               	movlw	low (__Lmediumconst shr (0+16))
   136   001024  6EF8               	movwf	tblptru,c
   137   001026  0100               	movlb	0
   138   001028  EF25  F008         	goto	_main	;jump to C main() function
   139                           
   140                           	psect	dataCOMRAM
   141   000001                     __pdataCOMRAM:
   142                           	callstack 0
   143   000001                     _port_registers:
   144                           	callstack 0
   145   000001                     	ds	10
   146   00000B                     _lat_registers:
   147                           	callstack 0
   148   00000B                     	ds	10
   149   000015                     _tris_registers:
   150                           	callstack 0
   151   000015                     	ds	10
   152                           
   153                           	psect	cstackCOMRAM
   154   000000                     __pcstackCOMRAM:
   155                           	callstack 0
   156   000000                     
   157                           ; 2 bytes @ 0x0
   158 ;;
   159 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   160 ;;
   161 ;; *************** function _main *****************
   162 ;; Defined at:
   163 ;;		line 10 in file "Application.c"
   164 ;; Parameters:    Size  Location     Type
   165 ;;		None
   166 ;; Auto vars:     Size  Location     Type
   167 ;;		None
   168 ;; Return value:  Size  Location     Type
   169 ;;                  2  176[None  ] int 
   170 ;; Registers used:
   171 ;;		None
   172 ;; Tracked objects:
   173 ;;		On entry : 0/0
   174 ;;		On exit  : 0/0
   175 ;;		Unchanged: 0/0
   176 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   177 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   178 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   179 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   180 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   181 ;;Total ram usage:        0 bytes
   182 ;; This function calls:
   183 ;;		Nothing
   184 ;; This function is called by:
   185 ;;		Startup code after reset
   186 ;; This function uses a non-reentrant model
   187 ;;
   188                           
   189                           	psect	text0
   190   00104A                     __ptext0:
   191                           	callstack 0
   192   00104A                     _main:
   193                           	callstack 31
   194   00104A                     l177:
   195   00104A  EF25  F008         	goto	l177
   196   00104E  EF00  F000         	goto	start
   197   001052                     __end_of_main:
   198                           	callstack 0
   199                           
   200                           	psect	smallconst
   201   001000                     __psmallconst:
   202                           	callstack 0
   203   001000  00                 	db	0
   204   001001  00                 	db	0	; dummy byte at the end
   205   000000                     
   206                           	psect	rparam
   207   000000                     
   208                           	psect	config
   209                           
   210                           ; Padding undefined space
   211   300000                     	org	3145728
   212   300000  FF                 	db	255
   213                           
   214                           ;Config register CONFIG1H @ 0x300001
   215                           ;	Oscillator Selection bits
   216                           ;	OSC = HS, HS oscillator
   217                           ;	Fail-Safe Clock Monitor Enable bit
   218                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   219                           ;	Internal/External Oscillator Switchover bit
   220                           ;	IESO = OFF, Oscillator Switchover mode disabled
   221   300001                     	org	3145729
   222   300001  02                 	db	2
   223                           
   224                           ;Config register CONFIG2L @ 0x300002
   225                           ;	Power-up Timer Enable bit
   226                           ;	PWRT = OFF, PWRT disabled
   227                           ;	Brown-out Reset Enable bits
   228                           ;	BOREN = OFF, Brown-out Reset disabled in hardware and software
   229                           ;	Brown Out Reset Voltage bits
   230                           ;	BORV = 1, 
   231   300002                     	org	3145730
   232   300002  09                 	db	9
   233                           
   234                           ;Config register CONFIG2H @ 0x300003
   235                           ;	Watchdog Timer Enable bit
   236                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   237                           ;	Watchdog Timer Postscale Select bits
   238                           ;	WDTPS = 32768, 1:32768
   239   300003                     	org	3145731
   240   300003  1E                 	db	30
   241                           
   242                           ; Padding undefined space
   243   300004                     	org	3145732
   244   300004  FF                 	db	255
   245                           
   246                           ;Config register CONFIG3H @ 0x300005
   247                           ;	CCP2 MUX bit
   248                           ;	CCP2MX = PORTC, CCP2 input/output is multiplexed with RC1
   249                           ;	PORTB A/D Enable bit
   250                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   251                           ;	Low-Power Timer1 Oscillator Enable bit
   252                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   253                           ;	MCLR Pin Enable bit
   254                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   255   300005                     	org	3145733
   256   300005  81                 	db	129
   257                           
   258                           ;Config register CONFIG4L @ 0x300006
   259                           ;	Stack Full/Underflow Reset Enable bit
   260                           ;	STVREN = ON, Stack full/underflow will cause Reset
   261                           ;	Single-Supply ICSP Enable bit
   262                           ;	LVP = OFF, Single-Supply ICSP disabled
   263                           ;	Extended Instruction Set Enable bit
   264                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   265                           ;	Background Debugger Enable bit
   266                           ;	DEBUG = 0x1, unprogrammed default
   267   300006                     	org	3145734
   268   300006  81                 	db	129
   269                           
   270                           ; Padding undefined space
   271   300007                     	org	3145735
   272   300007  FF                 	db	255
   273                           
   274                           ;Config register CONFIG5L @ 0x300008
   275                           ;	Code Protection bit
   276                           ;	CP0 = OFF, Block 0 (000800-003FFFh) not code-protected
   277                           ;	Code Protection bit
   278                           ;	CP1 = OFF, Block 1 (004000-007FFFh) not code-protected
   279                           ;	Code Protection bit
   280                           ;	CP2 = OFF, Block 2 (008000-00BFFFh) not code-protected
   281                           ;	Code Protection bit
   282                           ;	CP3 = OFF, Block 3 (00C000-00FFFFh) not code-protected
   283   300008                     	org	3145736
   284   300008  0F                 	db	15
   285                           
   286                           ;Config register CONFIG5H @ 0x300009
   287                           ;	Boot Block Code Protection bit
   288                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   289                           ;	Data EEPROM Code Protection bit
   290                           ;	CPD = OFF, Data EEPROM not code-protected
   291   300009                     	org	3145737
   292   300009  C0                 	db	192
   293                           
   294                           ;Config register CONFIG6L @ 0x30000A
   295                           ;	Write Protection bit
   296                           ;	WRT0 = OFF, Block 0 (000800-003FFFh) not write-protected
   297                           ;	Write Protection bit
   298                           ;	WRT1 = OFF, Block 1 (004000-007FFFh) not write-protected
   299                           ;	Write Protection bit
   300                           ;	WRT2 = OFF, Block 2 (008000-00BFFFh) not write-protected
   301                           ;	Write Protection bit
   302                           ;	WRT3 = OFF, Block 3 (00C000-00FFFFh) not write-protected
   303   30000A                     	org	3145738
   304   30000A  0F                 	db	15
   305                           
   306                           ;Config register CONFIG6H @ 0x30000B
   307                           ;	Configuration Register Write Protection bit
   308                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   309                           ;	Boot Block Write Protection bit
   310                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
   311                           ;	Data EEPROM Write Protection bit
   312                           ;	WRTD = OFF, Data EEPROM not write-protected
   313   30000B                     	org	3145739
   314   30000B  E0                 	db	224
   315                           
   316                           ;Config register CONFIG7L @ 0x30000C
   317                           ;	Table Read Protection bit
   318                           ;	EBTR0 = OFF, Block 0 (000800-003FFFh) not protected from table reads executed in other
      +                           blocks
   319                           ;	Table Read Protection bit
   320                           ;	EBTR1 = OFF, Block 1 (004000-007FFFh) not protected from table reads executed in other
      +                           blocks
   321                           ;	Table Read Protection bit
   322                           ;	EBTR2 = OFF, Block 2 (008000-00BFFFh) not protected from table reads executed in other
      +                           blocks
   323                           ;	Table Read Protection bit
   324                           ;	EBTR3 = OFF, Block 3 (00C000-00FFFFh) not protected from table reads executed in other
      +                           blocks
   325   30000C                     	org	3145740
   326   30000C  0F                 	db	15
   327                           
   328                           ;Config register CONFIG7H @ 0x30000D
   329                           ;	Boot Block Table Read Protection bit
   330                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
   331   30000D                     	org	3145741
   332   30000D  40                 	db	64
   333                           tosu	equ	0xFFF
   334                           tosh	equ	0xFFE
   335                           tosl	equ	0xFFD
   336                           stkptr	equ	0xFFC
   337                           pclatu	equ	0xFFB
   338                           pclath	equ	0xFFA
   339                           pcl	equ	0xFF9
   340                           tblptru	equ	0xFF8
   341                           tblptrh	equ	0xFF7
   342                           tblptrl	equ	0xFF6
   343                           tablat	equ	0xFF5
   344                           prodh	equ	0xFF4
   345                           prodl	equ	0xFF3
   346                           indf0	equ	0xFEF
   347                           postinc0	equ	0xFEE
   348                           postdec0	equ	0xFED
   349                           preinc0	equ	0xFEC
   350                           plusw0	equ	0xFEB
   351                           fsr0h	equ	0xFEA
   352                           fsr0l	equ	0xFE9
   353                           wreg	equ	0xFE8
   354                           indf1	equ	0xFE7
   355                           postinc1	equ	0xFE6
   356                           postdec1	equ	0xFE5
   357                           preinc1	equ	0xFE4
   358                           plusw1	equ	0xFE3
   359                           fsr1h	equ	0xFE2
   360                           fsr1l	equ	0xFE1
   361                           bsr	equ	0xFE0
   362                           indf2	equ	0xFDF
   363                           postinc2	equ	0xFDE
   364                           postdec2	equ	0xFDD
   365                           preinc2	equ	0xFDC
   366                           plusw2	equ	0xFDB
   367                           fsr2h	equ	0xFDA
   368                           fsr2l	equ	0xFD9
   369                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        30
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127      0      30
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          128      0       0

Pointer List with Targets:

    lat_registers	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> LATA(BITBIGSFRll[1]), LATB(BITBIGSFRlh[1]), LATC(BITBIGSFRlh[1]), LATD(BITBIGSFRlh[1]), 
		 -> LATE(BITBIGSFRlh[1]), 

    port_registers	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> PORTA(BITBIGSFRll[1]), PORTB(BITBIGSFRll[1]), PORTC(BITBIGSFRll[1]), PORTD(BITBIGSFRll[1]), 
		 -> PORTE(BITBIGSFRll[1]), 

    tris_registers	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> TRISA(BITBIGSFRll[1]), TRISB(BITBIGSFRh[1]), TRISC(BITBIGSFRh[1]), TRISD(BITBIGSFRh[1]), 
		 -> TRISE(BITBIGSFRh[1]), 


Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BIGRAM             F7F      0       0      40        0.0%
EEDATA             400      0       0       0        0.0%
BITBANK14          100      0       0      32        0.0%
BANK14             100      0       0      33        0.0%
BITBANK13          100      0       0      30        0.0%
BANK13             100      0       0      31        0.0%
BITBANK12          100      0       0      28        0.0%
BANK12             100      0       0      29        0.0%
BITBANK11          100      0       0      26        0.0%
BANK11             100      0       0      27        0.0%
BITBANK10          100      0       0      24        0.0%
BANK10             100      0       0      25        0.0%
BITBANK9           100      0       0      22        0.0%
BANK9              100      0       0      23        0.0%
BITBANK8           100      0       0      20        0.0%
BANK8              100      0       0      21        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK15           80      0       0      34        0.0%
BANK15              80      0       0      35        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITCOMRAM           7F      0       0       0        0.0%
COMRAM              7F      0      1E       1       23.6%
BITBIGSFRh          69      0       0      36        0.0%
BITBIGSFRlh          4      0       0      37        0.0%
BITBIGSFRll          4      0       0      38        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%
STACK                0      0       0       2        0.0%
NULL                 0      0       0       0        0.0%
ABS                  0      0      1E      39        0.0%
DATA                 0      0      1E       3        0.0%
CODE                 0      0       0       0        0.0%


Microchip Technology PIC18 Macro Assembler V2.46 build 20240104201356 
Symbol Table                                                                                   Mon Jul 01 15:00:06 2024

                    l177 104A                      l178 104A                     _LATA 0F89  
                   _LATB 0F8A                     _LATC 0F8B                     _LATD 0F8C  
                   _LATE 0F8D                     _main 104A                     fsr1l 0FE1  
                   start 0000             ___param_bank 0000                    ?_main 0000  
                  _PORTA 0F80                    _PORTB 0F81                    _PORTC 0F82  
                  _PORTD 0F83                    _PORTE 0F84                    _TRISA 0F92  
                  _TRISB 0F93                    _TRISC 0F94                    _TRISD 0F95  
                  _TRISE 0F96                    tablat 0FF5          __initialization 1002  
           __end_of_main 1052            _lat_registers 000B                   ??_main 0000  
          __activetblptr 0002                   isa$std 0001             __pdataCOMRAM 0001  
           __mediumconst 0000                   tblptrh 0FF7                   tblptrl 0FF6  
                 tblptru 0FF8               __accesstop 0080  __end_of__initialization 1022  
          ___rparam_used 0001           __pcstackCOMRAM 0000           _tris_registers 0015  
                __Hparam 0000                  __Lparam 0000             __psmallconst 1000  
                __pcinit 1002                  __ramtop 1000                  __ptext0 104A  
   end_of_initialization 1022            __Lmediumconst 0000                  postdec1 0FE5  
                postinc0 0FEE            __pidataCOMRAM 102C      start_initialization 1002  
            __smallconst 1000                copy_data0 1016                 __Hrparam 0000  
               __Lrparam 0000                 isa$xinst 0000           _port_registers 0001  
