// Seed: 3674457768
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 (
    input  tri0 id_0,
    input  tri1 id_1,
    input  wor  id_2,
    input  wor  id_3,
    input  wire id_4,
    output tri0 id_5,
    input  tri  id_6
);
  wire id_8;
  assign id_5 = 1;
  module_0(
      id_8, id_8, id_8, id_8, id_8
  ); id_9(
      .id_0(1), .id_1(id_3)
  );
endmodule
