#-----------------------------------------------------------
# Vivado v2025.2 (64-bit)
# SW Build 6299465 on Fri Nov 14 12:34:56 MST 2025
# IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
# SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
# Start of session at: Tue Feb 17 09:56:22 2026
# Process ID         : 18661
# Current directory  : /mnt/work/fpga_labor/fpga_labor/fpga_labor.runs/cpu_system_smartconnect_0_0_synth_1
# Command line       : vivado -log cpu_system_smartconnect_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source cpu_system_smartconnect_0_0.tcl
# Log file           : /mnt/work/fpga_labor/fpga_labor/fpga_labor.runs/cpu_system_smartconnect_0_0_synth_1/cpu_system_smartconnect_0_0.vds
# Journal file       : /mnt/work/fpga_labor/fpga_labor/fpga_labor.runs/cpu_system_smartconnect_0_0_synth_1/vivado.jou
# Running On         : fpgalab
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.4 LTS
# Processor Detail   : Intel(R) Core(TM) i5-4460  CPU @ 3.20GHz
# CPU Frequency      : 3198.988 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 4
# Host memory        : 16429 MB
# Swap memory        : 17179 MB
# Total Virtual      : 33609 MB
# Available Virtual  : 21994 MB
#-----------------------------------------------------------
source cpu_system_smartconnect_0_0.tcl -notrace
Command: synth_design -top cpu_system_smartconnect_0_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19331
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2761.984 ; gain = 152.523 ; free physical = 2401 ; free virtual = 21181
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cpu_system_smartconnect_0_0' [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_smartconnect_0_0/synth/cpu_system_smartconnect_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_7c56' [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_smartconnect_0_0/bd_0/synth/bd_7c56.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_R09D84' [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_smartconnect_0_0/bd_0/synth/bd_7c56.v:664]
INFO: [Synth 8-638] synthesizing module 'bd_7c56_psr_aclk_0' [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_7c56_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1243' bound to instance 'U0' of component 'proc_sys_reset' [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_7c56_psr_aclk_0.vhd:139]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1302]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1371]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1387]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1413]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1436]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1460]
INFO: [Synth 8-638] synthesizing module 'lpf' [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at '/xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:165318' bound to instance 'POR_SRL_I' of component 'SRL16' [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:165318]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [/xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:165318]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_single' declared at '/xilinx/2025.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152' bound to instance 'ACT_LO_EXT' of component 'xpm_cdc_single' [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:968]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [/xilinx/2025.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (0#1) [/xilinx/2025.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_single' declared at '/xilinx/2025.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152' bound to instance 'ACT_LO_AUX' of component 'xpm_cdc_single' [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1015]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1302]
INFO: [Synth 8-256] done synthesizing module 'bd_7c56_psr_aclk_0' (0#1) [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_7c56_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_7c56_psr_aclk_0' is unconnected for instance 'psr_aclk' [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_smartconnect_0_0/bd_0/synth/bd_7c56.v:695]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_7c56_psr_aclk_0' is unconnected for instance 'psr_aclk' [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_smartconnect_0_0/bd_0/synth/bd_7c56.v:695]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_7c56_psr_aclk_0' is unconnected for instance 'psr_aclk' [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_smartconnect_0_0/bd_0/synth/bd_7c56.v:695]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_7c56_psr_aclk_0' is unconnected for instance 'psr_aclk' [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_smartconnect_0_0/bd_0/synth/bd_7c56.v:695]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_7c56_psr_aclk_0' has 10 connections declared, but only 6 given [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_smartconnect_0_0/bd_0/synth/bd_7c56.v:695]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_R09D84' (0#1) [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_smartconnect_0_0/bd_0/synth/bd_7c56.v:664]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_16Q2967' [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_smartconnect_0_0/bd_0/synth/bd_7c56.v:704]
INFO: [Synth 8-6157] synthesizing module 'bd_7c56_m00e_0' [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_smartconnect_0_0/bd_0/ip/ip_12/synth/bd_7c56_m00e_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [/xilinx/2025.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [/xilinx/2025.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'bd_7c56_m00e_0' (0#1) [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_smartconnect_0_0/bd_0/ip/ip_12/synth/bd_7c56_m00e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_16Q2967' (0#1) [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_smartconnect_0_0/bd_0/synth/bd_7c56.v:704]
INFO: [Synth 8-6157] synthesizing module 'bd_7c56_m00s2a_0' [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_7c56_m00s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_7c56_m00s2a_0' (0#1) [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_7c56_m00s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_7c56_s00a2s_0' [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_7c56_s00a2s_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_7c56_s00a2s_0' (0#1) [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_7c56_s00a2s_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_7FY5T8' [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_smartconnect_0_0/bd_0/synth/bd_7c56.v:946]
INFO: [Synth 8-6157] synthesizing module 'bd_7c56_s00mmu_0' [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_7c56_s00mmu_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_7c56_s00mmu_0' (0#1) [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_7c56_s00mmu_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_7c56_s00sic_0' [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_7c56_s00sic_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_7c56_s00sic_0' (0#1) [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_7c56_s00sic_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_7c56_s00tr_0' [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_7c56_s00tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_7c56_s00tr_0' (0#1) [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_7c56_s00tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_7FY5T8' (0#1) [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_smartconnect_0_0/bd_0/synth/bd_7c56.v:946]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_49ZFG6' [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_smartconnect_0_0/bd_0/synth/bd_7c56.v:1526]
INFO: [Synth 8-6157] synthesizing module 'bd_7c56_sarn_0' [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_7c56_sarn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_7c56_sarn_0' (0#1) [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_7c56_sarn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_7c56_sawn_0' [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_7c56_sawn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_7c56_sawn_0' (0#1) [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_7c56_sawn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_7c56_sbn_0' [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_smartconnect_0_0/bd_0/ip/ip_10/synth/bd_7c56_sbn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_7c56_sbn_0' (0#1) [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_smartconnect_0_0/bd_0/ip/ip_10/synth/bd_7c56_sbn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_7c56_srn_0' [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_7c56_srn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_7c56_srn_0' (0#1) [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_7c56_srn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_7c56_swn_0' [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_smartconnect_0_0/bd_0/ip/ip_9/synth/bd_7c56_swn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_7c56_swn_0' (0#1) [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_smartconnect_0_0/bd_0/ip/ip_9/synth/bd_7c56_swn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_49ZFG6' (0#1) [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_smartconnect_0_0/bd_0/synth/bd_7c56.v:1526]
INFO: [Synth 8-6155] done synthesizing module 'bd_7c56' (0#1) [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_smartconnect_0_0/bd_0/synth/bd_7c56.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cpu_system_smartconnect_0_0' (0#1) [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_smartconnect_0_0/synth/cpu_system_smartconnect_0_0.v:53]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_R09D84 does not have driver. [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_smartconnect_0_0/bd_0/synth/bd_7c56.v:680]
INFO: [Synth 8-7129] Port din[0] in module sc_util_v1_0_4_onehot_to_binary is either unconnected or has no load
INFO: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized0 is either unconnected or has no load
INFO: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized0 is either unconnected or has no load
INFO: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized0 is either unconnected or has no load
INFO: [Synth 8-7129] Port slow_clk in module sc_util_v1_0_4_sample_cycle_ratio is either unconnected or has no load
INFO: [Synth 8-7129] Port fast_clk in module sc_util_v1_0_4_sample_cycle_ratio is either unconnected or has no load
INFO: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized9 is either unconnected or has no load
INFO: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized9 is either unconnected or has no load
INFO: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized9 is either unconnected or has no load
INFO: [Synth 8-7129] Port aclk in module sc_node_v1_0_19_reg_slice3 is either unconnected or has no load
INFO: [Synth 8-7129] Port aclken in module sc_node_v1_0_19_reg_slice3 is either unconnected or has no load
INFO: [Synth 8-7129] Port areset in module sc_node_v1_0_19_reg_slice3 is either unconnected or has no load
INFO: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized8 is either unconnected or has no load
INFO: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized8 is either unconnected or has no load
INFO: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized8 is either unconnected or has no load
INFO: [Synth 8-7129] Port aclk in module sc_node_v1_0_19_si_handler__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port aclken in module sc_node_v1_0_19_si_handler__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port areset in module sc_node_v1_0_19_si_handler__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_sc_req[0] in module sc_node_v1_0_19_si_handler__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_sc_info[0] in module sc_node_v1_0_19_si_handler__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tvalid in module sc_node_v1_0_19_si_handler__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[15] in module sc_node_v1_0_19_si_handler__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[14] in module sc_node_v1_0_19_si_handler__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[13] in module sc_node_v1_0_19_si_handler__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[12] in module sc_node_v1_0_19_si_handler__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[11] in module sc_node_v1_0_19_si_handler__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[10] in module sc_node_v1_0_19_si_handler__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[9] in module sc_node_v1_0_19_si_handler__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[8] in module sc_node_v1_0_19_si_handler__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[7] in module sc_node_v1_0_19_si_handler__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[6] in module sc_node_v1_0_19_si_handler__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[5] in module sc_node_v1_0_19_si_handler__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[4] in module sc_node_v1_0_19_si_handler__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[3] in module sc_node_v1_0_19_si_handler__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[2] in module sc_node_v1_0_19_si_handler__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[1] in module sc_node_v1_0_19_si_handler__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[0] in module sc_node_v1_0_19_si_handler__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port m_axis_arb_tready in module sc_node_v1_0_19_si_handler__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_axic_register_slice is either unconnected or has no load
INFO: [Synth 8-7129] Port areset in module sc_util_v1_0_4_axic_register_slice is either unconnected or has no load
INFO: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_axic_register_slice is either unconnected or has no load
INFO: [Synth 8-7129] Port m_sc_aclken in module sc_node_v1_0_19_top__parameterized3 is either unconnected or has no load
INFO: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized7 is either unconnected or has no load
INFO: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized7 is either unconnected or has no load
INFO: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized7 is either unconnected or has no load
INFO: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized6 is either unconnected or has no load
INFO: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized6 is either unconnected or has no load
INFO: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized6 is either unconnected or has no load
INFO: [Synth 8-7129] Port aclk in module sc_node_v1_0_19_si_handler__parameterized2 is either unconnected or has no load
INFO: [Synth 8-7129] Port aclken in module sc_node_v1_0_19_si_handler__parameterized2 is either unconnected or has no load
INFO: [Synth 8-7129] Port areset in module sc_node_v1_0_19_si_handler__parameterized2 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_sc_req[0] in module sc_node_v1_0_19_si_handler__parameterized2 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_sc_info[0] in module sc_node_v1_0_19_si_handler__parameterized2 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tvalid in module sc_node_v1_0_19_si_handler__parameterized2 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[15] in module sc_node_v1_0_19_si_handler__parameterized2 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[14] in module sc_node_v1_0_19_si_handler__parameterized2 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[13] in module sc_node_v1_0_19_si_handler__parameterized2 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[12] in module sc_node_v1_0_19_si_handler__parameterized2 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[11] in module sc_node_v1_0_19_si_handler__parameterized2 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[10] in module sc_node_v1_0_19_si_handler__parameterized2 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[9] in module sc_node_v1_0_19_si_handler__parameterized2 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[8] in module sc_node_v1_0_19_si_handler__parameterized2 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[7] in module sc_node_v1_0_19_si_handler__parameterized2 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[6] in module sc_node_v1_0_19_si_handler__parameterized2 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[5] in module sc_node_v1_0_19_si_handler__parameterized2 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[4] in module sc_node_v1_0_19_si_handler__parameterized2 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[3] in module sc_node_v1_0_19_si_handler__parameterized2 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[2] in module sc_node_v1_0_19_si_handler__parameterized2 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[1] in module sc_node_v1_0_19_si_handler__parameterized2 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[0] in module sc_node_v1_0_19_si_handler__parameterized2 is either unconnected or has no load
INFO: [Synth 8-7129] Port m_axis_arb_tready in module sc_node_v1_0_19_si_handler__parameterized2 is either unconnected or has no load
INFO: [Synth 8-7129] Port m_sc_aclken in module sc_node_v1_0_19_top__parameterized2 is either unconnected or has no load
INFO: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized5 is either unconnected or has no load
INFO: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized5 is either unconnected or has no load
INFO: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized5 is either unconnected or has no load
INFO: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized4 is either unconnected or has no load
INFO: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized4 is either unconnected or has no load
INFO: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized4 is either unconnected or has no load
INFO: [Synth 8-7129] Port aclk in module sc_node_v1_0_19_si_handler__parameterized1 is either unconnected or has no load
INFO: [Synth 8-7129] Port aclken in module sc_node_v1_0_19_si_handler__parameterized1 is either unconnected or has no load
INFO: [Synth 8-7129] Port areset in module sc_node_v1_0_19_si_handler__parameterized1 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_sc_req[0] in module sc_node_v1_0_19_si_handler__parameterized1 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_sc_info[0] in module sc_node_v1_0_19_si_handler__parameterized1 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tvalid in module sc_node_v1_0_19_si_handler__parameterized1 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[15] in module sc_node_v1_0_19_si_handler__parameterized1 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[14] in module sc_node_v1_0_19_si_handler__parameterized1 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[13] in module sc_node_v1_0_19_si_handler__parameterized1 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[12] in module sc_node_v1_0_19_si_handler__parameterized1 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[11] in module sc_node_v1_0_19_si_handler__parameterized1 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[10] in module sc_node_v1_0_19_si_handler__parameterized1 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[9] in module sc_node_v1_0_19_si_handler__parameterized1 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[8] in module sc_node_v1_0_19_si_handler__parameterized1 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[7] in module sc_node_v1_0_19_si_handler__parameterized1 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[6] in module sc_node_v1_0_19_si_handler__parameterized1 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[5] in module sc_node_v1_0_19_si_handler__parameterized1 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[4] in module sc_node_v1_0_19_si_handler__parameterized1 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[3] in module sc_node_v1_0_19_si_handler__parameterized1 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[2] in module sc_node_v1_0_19_si_handler__parameterized1 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[1] in module sc_node_v1_0_19_si_handler__parameterized1 is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axis_arb_tdata[0] in module sc_node_v1_0_19_si_handler__parameterized1 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2958.523 ; gain = 349.062 ; free physical = 1968 ; free virtual = 20754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2958.523 ; gain = 349.062 ; free physical = 1975 ; free virtual = 20761
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2958.523 ; gain = 349.062 ; free physical = 1975 ; free virtual = 20761
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2958.523 ; gain = 0.000 ; free physical = 2037 ; free virtual = 20825
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_smartconnect_0_0/ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3131.105 ; gain = 30.719 ; free physical = 2076 ; free virtual = 20866
Finished Parsing XDC File [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_smartconnect_0_0/ooc.xdc] for cell 'inst'
Parsing XDC File [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_smartconnect_0_0/bd_0/ip/ip_1/bd_7c56_psr_aclk_0_board.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_smartconnect_0_0/bd_0/ip/ip_1/bd_7c56_psr_aclk_0_board.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Parsing XDC File [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_smartconnect_0_0/smartconnect.xdc] for cell 'inst'
Finished Parsing XDC File [/mnt/work/fpga_labor/fpga_labor/fpga_labor.gen/sources_1/bd/cpu_system/ip/cpu_system_smartconnect_0_0/smartconnect.xdc] for cell 'inst'
Parsing XDC File [/mnt/work/fpga_labor/fpga_labor/fpga_labor.runs/cpu_system_smartconnect_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/mnt/work/fpga_labor/fpga_labor/fpga_labor.runs/cpu_system_smartconnect_0_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/xilinx/2025.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpu_system_smartconnect_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpu_system_smartconnect_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 16 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3131.105 ; gain = 0.000 ; free physical = 2073 ; free virtual = 20863
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3131.141 ; gain = 0.000 ; free physical = 2073 ; free virtual = 20863
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 3131.141 ; gain = 521.680 ; free physical = 1606 ; free virtual = 20399
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 3139.109 ; gain = 529.648 ; free physical = 1606 ; free virtual = 20399
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 3139.109 ; gain = 529.648 ; free physical = 1606 ; free virtual = 20399
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_16_decerr_slave'
INFO: [Synth 8-802] inferred FSM for state register 'gen_endpoint.w_state_reg' in module 'sc_mmu_v1_0_16_top'
INFO: [Synth 8-802] inferred FSM for state register 'gen_endpoint.r_state_reg' in module 'sc_mmu_v1_0_16_top'
INFO: [Synth 8-802] inferred FSM for state register 'w_state_reg' in module 'sc_si_converter_v1_0_16_axilite_conv'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'sc_si_converter_v1_0_16_axilite_conv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_16_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 | 00000000000000000000000000000000
*
                 W_STALL |                               01 | 00000000000000000000000000000001
               W_PENDING |                               10 | 00000000000000000000000000000010
                W_DECERR |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_endpoint.w_state_reg' using encoding 'sequential' in module 'sc_mmu_v1_0_16_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 | 00000000000000000000000000000000
*
                 R_STALL |                             0010 | 00000000000000000000000000000001
               R_PENDING |                             0100 | 00000000000000000000000000000010
                R_DECERR |                             1000 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_endpoint.r_state_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_16_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  W_IDLE |                              000 | 00000000000000000000000000000000
                    W_RX |                              001 | 00000000000000000000000000000001
                    W_TX |                              010 | 00000000000000000000000000000010
              W_COMPLETE |                              011 | 00000000000000000000000000000100
               W_RECOVER |                              100 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'w_state_reg' using encoding 'sequential' in module 'sc_si_converter_v1_0_16_axilite_conv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  R_IDLE |                               00 | 00000000000000000000000000000000
               R_PENDING |                               01 | 00000000000000000000000000000001
                    R_RX |                               10 | 00000000000000000000000000000010
                    R_TX |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'sequential' in module 'sc_si_converter_v1_0_16_axilite_conv'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 3139.109 ; gain = 529.648 ; free physical = 1444 ; free virtual = 20241
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/FDRE_inst) is unused and will be removed from module bd_7c56.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module bd_7c56.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module bd_7c56.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N) is unused and will be removed from module bd_7c56.
INFO: [Synth 8-3332] Sequential element (exit_inst/gen_w_cmd_reg.m_write_cmd_mesg_i_reg) is unused and will be removed from module sc_exit_v1_0_18_top.
INFO: [Synth 8-3332] Sequential element (exit_inst/gen_r_cmd_reg.m_read_cmd_mesg_i_reg) is unused and will be removed from module sc_exit_v1_0_18_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 3139.109 ; gain = 529.648 ; free physical = 3535 ; free virtual = 22357
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 3651.977 ; gain = 1042.516 ; free physical = 2463 ; free virtual = 21320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 3705.148 ; gain = 1095.688 ; free physical = 1918 ; free virtual = 20754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 3713.156 ; gain = 1103.695 ; free physical = 1848 ; free virtual = 20684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 3874.969 ; gain = 1265.508 ; free physical = 1345 ; free virtual = 20182
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 3874.969 ; gain = 1265.508 ; free physical = 1345 ; free virtual = 20182
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 3874.969 ; gain = 1265.508 ; free physical = 1322 ; free virtual = 20159
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 3874.969 ; gain = 1265.508 ; free physical = 1322 ; free virtual = 20158
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 3874.969 ; gain = 1265.508 ; free physical = 1267 ; free virtual = 20104
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 3874.969 ; gain = 1265.508 ; free physical = 1260 ; free virtual = 20096
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |     5|
|2     |LUT1   |    53|
|3     |LUT2   |   237|
|4     |LUT3   |   184|
|5     |LUT4   |   146|
|6     |LUT5   |   142|
|7     |LUT6   |   278|
|8     |MUXF7  |     3|
|9     |SRL16  |     1|
|10    |FDCE   |    42|
|11    |FDRE   |   795|
|12    |FDSE   |    15|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 3874.969 ; gain = 1265.508 ; free physical = 1260 ; free virtual = 20096
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 3874.969 ; gain = 1092.891 ; free physical = 1307 ; free virtual = 20143
Synthesis Optimization Complete : Time (s): cpu = 00:00:59 ; elapsed = 00:01:02 . Memory (MB): peak = 3874.969 ; gain = 1265.508 ; free physical = 1307 ; free virtual = 20143
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3874.969 ; gain = 0.000 ; free physical = 1457 ; free virtual = 20293
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3874.969 ; gain = 0.000 ; free physical = 1399 ; free virtual = 20236
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  SRL16 => SRL16E: 1 instance 

Synth Design complete | Checksum: f8551257
INFO: [Common 17-83] Releasing license: Synthesis
192 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:12 ; elapsed = 00:01:11 . Memory (MB): peak = 3874.969 ; gain = 2257.477 ; free physical = 1391 ; free virtual = 20243
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3060.191; main = 2847.577; forked = 299.856
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4835.816; main = 3833.160; forked = 1002.656
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3874.969 ; gain = 0.000 ; free physical = 1391 ; free virtual = 20243
INFO: [Common 17-1381] The checkpoint '/mnt/work/fpga_labor/fpga_labor/fpga_labor.runs/cpu_system_smartconnect_0_0_synth_1/cpu_system_smartconnect_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP cpu_system_smartconnect_0_0, cache-ID = 8427ee8e745c660d
INFO: [Coretcl 2-1174] Renamed 75 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3874.969 ; gain = 0.000 ; free physical = 1449 ; free virtual = 20322
INFO: [Common 17-1381] The checkpoint '/mnt/work/fpga_labor/fpga_labor/fpga_labor.runs/cpu_system_smartconnect_0_0_synth_1/cpu_system_smartconnect_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file cpu_system_smartconnect_0_0_utilization_synth.rpt -pb cpu_system_smartconnect_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 17 09:57:47 2026...
