
FreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000039e8  00000000  00000000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000006c  20000000  000039e8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000034f0  2000006c  00003a54  0002006c  2**2
                  ALLOC
  3 .stack        00002004  2000355c  00006f44  0002006c  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY
  6 .debug_info   0002a88c  00000000  00000000  000200ed  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000045e4  00000000  00000000  0004a979  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00009271  00000000  00000000  0004ef5d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000930  00000000  00000000  000581ce  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000b50  00000000  00000000  00058afe  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001c2b6  00000000  00000000  0005964e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000f6e9  00000000  00000000  00075904  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00092bbc  00000000  00000000  00084fed  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001a9c  00000000  00000000  00117bac  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	60 55 00 20 15 2d 00 00 11 2d 00 00 11 2d 00 00     `U. .-...-...-..
	...
      2c:	65 0c 00 00 00 00 00 00 00 00 00 00 41 0d 00 00     e...........A...
      3c:	85 0d 00 00 11 2d 00 00 11 2d 00 00 11 2d 00 00     .....-...-...-..
      4c:	11 2d 00 00 11 2d 00 00 11 2d 00 00 11 2d 00 00     .-...-...-...-..
      5c:	11 2d 00 00 11 2d 00 00 81 0b 00 00 91 0b 00 00     .-...-..........
      6c:	a1 0b 00 00 b1 0b 00 00 c1 0b 00 00 d1 0b 00 00     ................
      7c:	11 2d 00 00 11 2d 00 00 11 2d 00 00 11 2d 00 00     .-...-...-...-..
      8c:	11 2d 00 00 11 2d 00 00 00 00 00 00 00 00 00 00     .-...-..........
      9c:	11 2d 00 00 11 2d 00 00 11 2d 00 00 11 2d 00 00     .-...-...-...-..
      ac:	11 2d 00 00 00 00 00 00                             .-......

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	2000006c 	.word	0x2000006c
      d4:	00000000 	.word	0x00000000
      d8:	000039e8 	.word	0x000039e8

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000070 	.word	0x20000070
     108:	000039e8 	.word	0x000039e8
     10c:	000039e8 	.word	0x000039e8
     110:	00000000 	.word	0x00000000

00000114 <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
     114:	b5f0      	push	{r4, r5, r6, r7, lr}
     116:	46de      	mov	lr, fp
     118:	4657      	mov	r7, sl
     11a:	464e      	mov	r6, r9
     11c:	4645      	mov	r5, r8
     11e:	b5e0      	push	{r5, r6, r7, lr}
     120:	b087      	sub	sp, #28
     122:	4680      	mov	r8, r0
     124:	9104      	str	r1, [sp, #16]
     126:	0016      	movs	r6, r2
     128:	001f      	movs	r7, r3
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
     12a:	2200      	movs	r2, #0
     12c:	2300      	movs	r3, #0
     12e:	2100      	movs	r1, #0
     130:	468b      	mov	fp, r1
	for (i = 63; i >= 0; i--) {
     132:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
     134:	2001      	movs	r0, #1
     136:	0021      	movs	r1, r4
     138:	9600      	str	r6, [sp, #0]
     13a:	9701      	str	r7, [sp, #4]
     13c:	465c      	mov	r4, fp
     13e:	9403      	str	r4, [sp, #12]
     140:	4644      	mov	r4, r8
     142:	9405      	str	r4, [sp, #20]
     144:	e013      	b.n	16e <long_division+0x5a>
     146:	2420      	movs	r4, #32
     148:	1a64      	subs	r4, r4, r1
     14a:	0005      	movs	r5, r0
     14c:	40e5      	lsrs	r5, r4
     14e:	46a8      	mov	r8, r5
     150:	e014      	b.n	17c <long_division+0x68>
		if (n & bit_shift) {
			r |= 0x01;
		}

		if (r >= d) {
			r = r - d;
     152:	9c00      	ldr	r4, [sp, #0]
     154:	9d01      	ldr	r5, [sp, #4]
     156:	1b12      	subs	r2, r2, r4
     158:	41ab      	sbcs	r3, r5
			q |= bit_shift;
     15a:	465c      	mov	r4, fp
     15c:	464d      	mov	r5, r9
     15e:	432c      	orrs	r4, r5
     160:	46a3      	mov	fp, r4
     162:	9c03      	ldr	r4, [sp, #12]
     164:	4645      	mov	r5, r8
     166:	432c      	orrs	r4, r5
     168:	9403      	str	r4, [sp, #12]
	for (i = 63; i >= 0; i--) {
     16a:	3901      	subs	r1, #1
     16c:	d325      	bcc.n	1ba <long_division+0xa6>
		bit_shift = (uint64_t)1 << i;
     16e:	2420      	movs	r4, #32
     170:	4264      	negs	r4, r4
     172:	190c      	adds	r4, r1, r4
     174:	d4e7      	bmi.n	146 <long_division+0x32>
     176:	0005      	movs	r5, r0
     178:	40a5      	lsls	r5, r4
     17a:	46a8      	mov	r8, r5
     17c:	0004      	movs	r4, r0
     17e:	408c      	lsls	r4, r1
     180:	46a1      	mov	r9, r4
		r = r << 1;
     182:	1892      	adds	r2, r2, r2
     184:	415b      	adcs	r3, r3
     186:	0014      	movs	r4, r2
     188:	001d      	movs	r5, r3
		if (n & bit_shift) {
     18a:	9e05      	ldr	r6, [sp, #20]
     18c:	464f      	mov	r7, r9
     18e:	403e      	ands	r6, r7
     190:	46b4      	mov	ip, r6
     192:	9e04      	ldr	r6, [sp, #16]
     194:	4647      	mov	r7, r8
     196:	403e      	ands	r6, r7
     198:	46b2      	mov	sl, r6
     19a:	4666      	mov	r6, ip
     19c:	4657      	mov	r7, sl
     19e:	433e      	orrs	r6, r7
     1a0:	d003      	beq.n	1aa <long_division+0x96>
			r |= 0x01;
     1a2:	0006      	movs	r6, r0
     1a4:	4326      	orrs	r6, r4
     1a6:	0032      	movs	r2, r6
     1a8:	002b      	movs	r3, r5
		if (r >= d) {
     1aa:	9c00      	ldr	r4, [sp, #0]
     1ac:	9d01      	ldr	r5, [sp, #4]
     1ae:	429d      	cmp	r5, r3
     1b0:	d8db      	bhi.n	16a <long_division+0x56>
     1b2:	d1ce      	bne.n	152 <long_division+0x3e>
     1b4:	4294      	cmp	r4, r2
     1b6:	d8d8      	bhi.n	16a <long_division+0x56>
     1b8:	e7cb      	b.n	152 <long_division+0x3e>
     1ba:	9b03      	ldr	r3, [sp, #12]
		}
	}

	return q;
}
     1bc:	4658      	mov	r0, fp
     1be:	0019      	movs	r1, r3
     1c0:	b007      	add	sp, #28
     1c2:	bc3c      	pop	{r2, r3, r4, r5}
     1c4:	4690      	mov	r8, r2
     1c6:	4699      	mov	r9, r3
     1c8:	46a2      	mov	sl, r4
     1ca:	46ab      	mov	fp, r5
     1cc:	bdf0      	pop	{r4, r5, r6, r7, pc}

000001ce <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
     1ce:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
     1d0:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     1d2:	2340      	movs	r3, #64	; 0x40
     1d4:	2400      	movs	r4, #0
	if (baudrate > (external_clock / 2)) {
     1d6:	4281      	cmp	r1, r0
     1d8:	d202      	bcs.n	1e0 <_sercom_get_sync_baud_val+0x12>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
		return STATUS_OK;
	}
}
     1da:	0018      	movs	r0, r3
     1dc:	bd10      	pop	{r4, pc}
		baud_calculated++;
     1de:	001c      	movs	r4, r3
		clock_value = clock_value - baudrate;
     1e0:	1a09      	subs	r1, r1, r0
		baud_calculated++;
     1e2:	1c63      	adds	r3, r4, #1
     1e4:	b29b      	uxth	r3, r3
	while (clock_value >= baudrate) {
     1e6:	4288      	cmp	r0, r1
     1e8:	d9f9      	bls.n	1de <_sercom_get_sync_baud_val+0x10>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     1ea:	2340      	movs	r3, #64	; 0x40
	if (baud_calculated > 0xFF) {
     1ec:	2cff      	cmp	r4, #255	; 0xff
     1ee:	d8f4      	bhi.n	1da <_sercom_get_sync_baud_val+0xc>
		*baudvalue = baud_calculated;
     1f0:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
     1f2:	2300      	movs	r3, #0
     1f4:	e7f1      	b.n	1da <_sercom_get_sync_baud_val+0xc>
	...

000001f8 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
     1f8:	b5f0      	push	{r4, r5, r6, r7, lr}
     1fa:	b083      	sub	sp, #12
     1fc:	000f      	movs	r7, r1
     1fe:	0016      	movs	r6, r2
     200:	aa08      	add	r2, sp, #32
     202:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     204:	0004      	movs	r4, r0
     206:	434c      	muls	r4, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     208:	2240      	movs	r2, #64	; 0x40
	if ((baudrate * sample_num) > peripheral_clock) {
     20a:	42bc      	cmp	r4, r7
     20c:	d902      	bls.n	214 <_sercom_get_async_baud_val+0x1c>
		baud_calculated = baud_int | (baud_fp << 13);
	}

	*baudval = baud_calculated;
	return STATUS_OK;
}
     20e:	0010      	movs	r0, r2
     210:	b003      	add	sp, #12
     212:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
     214:	2b00      	cmp	r3, #0
     216:	d114      	bne.n	242 <_sercom_get_async_baud_val+0x4a>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
     218:	0002      	movs	r2, r0
     21a:	0008      	movs	r0, r1
     21c:	2100      	movs	r1, #0
     21e:	4c19      	ldr	r4, [pc, #100]	; (284 <_sercom_get_async_baud_val+0x8c>)
     220:	47a0      	blx	r4
     222:	0001      	movs	r1, r0
		ratio = long_division(temp1, peripheral_clock);
     224:	003a      	movs	r2, r7
     226:	2300      	movs	r3, #0
     228:	2000      	movs	r0, #0
     22a:	4c17      	ldr	r4, [pc, #92]	; (288 <_sercom_get_async_baud_val+0x90>)
     22c:	47a0      	blx	r4
		scale = ((uint64_t)1 << SHIFT) - ratio;
     22e:	2200      	movs	r2, #0
     230:	2301      	movs	r3, #1
     232:	1a12      	subs	r2, r2, r0
     234:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
     236:	0c12      	lsrs	r2, r2, #16
     238:	041b      	lsls	r3, r3, #16
     23a:	431a      	orrs	r2, r3
	*baudval = baud_calculated;
     23c:	8032      	strh	r2, [r6, #0]
	return STATUS_OK;
     23e:	2200      	movs	r2, #0
     240:	e7e5      	b.n	20e <_sercom_get_async_baud_val+0x16>
	uint64_t baud_calculated = 0;
     242:	2200      	movs	r2, #0
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
     244:	2b01      	cmp	r3, #1
     246:	d1f9      	bne.n	23c <_sercom_get_async_baud_val+0x44>
		temp1 = ((uint64_t)baudrate * sample_num);
     248:	000a      	movs	r2, r1
     24a:	2300      	movs	r3, #0
     24c:	2100      	movs	r1, #0
     24e:	4c0d      	ldr	r4, [pc, #52]	; (284 <_sercom_get_async_baud_val+0x8c>)
     250:	47a0      	blx	r4
     252:	0002      	movs	r2, r0
     254:	000b      	movs	r3, r1
     256:	9200      	str	r2, [sp, #0]
     258:	9301      	str	r3, [sp, #4]
		baud_int = long_division( peripheral_clock, temp1);
     25a:	0038      	movs	r0, r7
     25c:	2100      	movs	r1, #0
     25e:	4c0a      	ldr	r4, [pc, #40]	; (288 <_sercom_get_async_baud_val+0x90>)
     260:	47a0      	blx	r4
     262:	0005      	movs	r5, r0
		if(baud_int > BAUD_INT_MAX) {
     264:	2380      	movs	r3, #128	; 0x80
     266:	019b      	lsls	r3, r3, #6
				return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     268:	2240      	movs	r2, #64	; 0x40
		if(baud_int > BAUD_INT_MAX) {
     26a:	4298      	cmp	r0, r3
     26c:	d8cf      	bhi.n	20e <_sercom_get_async_baud_val+0x16>
		temp1 = long_division( 8 * (uint64_t)peripheral_clock, temp1);
     26e:	0f79      	lsrs	r1, r7, #29
     270:	00f8      	lsls	r0, r7, #3
     272:	9a00      	ldr	r2, [sp, #0]
     274:	9b01      	ldr	r3, [sp, #4]
     276:	47a0      	blx	r4
		baud_fp = temp1 - 8 * baud_int;
     278:	00ea      	lsls	r2, r5, #3
     27a:	1a82      	subs	r2, r0, r2
		baud_calculated = baud_int | (baud_fp << 13);
     27c:	b2d2      	uxtb	r2, r2
     27e:	0352      	lsls	r2, r2, #13
     280:	432a      	orrs	r2, r5
     282:	e7db      	b.n	23c <_sercom_get_async_baud_val+0x44>
     284:	00002f99 	.word	0x00002f99
     288:	00000115 	.word	0x00000115

0000028c <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
     28c:	b510      	push	{r4, lr}
     28e:	b082      	sub	sp, #8
     290:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
     292:	4b0e      	ldr	r3, [pc, #56]	; (2cc <sercom_set_gclk_generator+0x40>)
     294:	781b      	ldrb	r3, [r3, #0]
     296:	2b00      	cmp	r3, #0
     298:	d007      	beq.n	2aa <sercom_set_gclk_generator+0x1e>
     29a:	2900      	cmp	r1, #0
     29c:	d105      	bne.n	2aa <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
     29e:	4b0b      	ldr	r3, [pc, #44]	; (2cc <sercom_set_gclk_generator+0x40>)
     2a0:	785b      	ldrb	r3, [r3, #1]
     2a2:	4283      	cmp	r3, r0
     2a4:	d010      	beq.n	2c8 <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
     2a6:	201d      	movs	r0, #29
     2a8:	e00c      	b.n	2c4 <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
     2aa:	a901      	add	r1, sp, #4
     2ac:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     2ae:	2013      	movs	r0, #19
     2b0:	4b07      	ldr	r3, [pc, #28]	; (2d0 <sercom_set_gclk_generator+0x44>)
     2b2:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     2b4:	2013      	movs	r0, #19
     2b6:	4b07      	ldr	r3, [pc, #28]	; (2d4 <sercom_set_gclk_generator+0x48>)
     2b8:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
     2ba:	4b04      	ldr	r3, [pc, #16]	; (2cc <sercom_set_gclk_generator+0x40>)
     2bc:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
     2be:	2201      	movs	r2, #1
     2c0:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
     2c2:	2000      	movs	r0, #0
}
     2c4:	b002      	add	sp, #8
     2c6:	bd10      	pop	{r4, pc}
		return STATUS_OK;
     2c8:	2000      	movs	r0, #0
     2ca:	e7fb      	b.n	2c4 <sercom_set_gclk_generator+0x38>
     2cc:	20000088 	.word	0x20000088
     2d0:	00002bb9 	.word	0x00002bb9
     2d4:	00002b2d 	.word	0x00002b2d

000002d8 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
     2d8:	4b40      	ldr	r3, [pc, #256]	; (3dc <_sercom_get_default_pad+0x104>)
     2da:	4298      	cmp	r0, r3
     2dc:	d031      	beq.n	342 <_sercom_get_default_pad+0x6a>
     2de:	d90a      	bls.n	2f6 <_sercom_get_default_pad+0x1e>
     2e0:	4b3f      	ldr	r3, [pc, #252]	; (3e0 <_sercom_get_default_pad+0x108>)
     2e2:	4298      	cmp	r0, r3
     2e4:	d04d      	beq.n	382 <_sercom_get_default_pad+0xaa>
     2e6:	4b3f      	ldr	r3, [pc, #252]	; (3e4 <_sercom_get_default_pad+0x10c>)
     2e8:	4298      	cmp	r0, r3
     2ea:	d05a      	beq.n	3a2 <_sercom_get_default_pad+0xca>
     2ec:	4b3e      	ldr	r3, [pc, #248]	; (3e8 <_sercom_get_default_pad+0x110>)
     2ee:	4298      	cmp	r0, r3
     2f0:	d037      	beq.n	362 <_sercom_get_default_pad+0x8a>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
     2f2:	2000      	movs	r0, #0
}
     2f4:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
     2f6:	4b3d      	ldr	r3, [pc, #244]	; (3ec <_sercom_get_default_pad+0x114>)
     2f8:	4298      	cmp	r0, r3
     2fa:	d00c      	beq.n	316 <_sercom_get_default_pad+0x3e>
     2fc:	4b3c      	ldr	r3, [pc, #240]	; (3f0 <_sercom_get_default_pad+0x118>)
     2fe:	4298      	cmp	r0, r3
     300:	d1f7      	bne.n	2f2 <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     302:	2901      	cmp	r1, #1
     304:	d017      	beq.n	336 <_sercom_get_default_pad+0x5e>
     306:	2900      	cmp	r1, #0
     308:	d05d      	beq.n	3c6 <_sercom_get_default_pad+0xee>
     30a:	2902      	cmp	r1, #2
     30c:	d015      	beq.n	33a <_sercom_get_default_pad+0x62>
     30e:	2903      	cmp	r1, #3
     310:	d015      	beq.n	33e <_sercom_get_default_pad+0x66>
	return 0;
     312:	2000      	movs	r0, #0
     314:	e7ee      	b.n	2f4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     316:	2901      	cmp	r1, #1
     318:	d007      	beq.n	32a <_sercom_get_default_pad+0x52>
     31a:	2900      	cmp	r1, #0
     31c:	d051      	beq.n	3c2 <_sercom_get_default_pad+0xea>
     31e:	2902      	cmp	r1, #2
     320:	d005      	beq.n	32e <_sercom_get_default_pad+0x56>
     322:	2903      	cmp	r1, #3
     324:	d005      	beq.n	332 <_sercom_get_default_pad+0x5a>
	return 0;
     326:	2000      	movs	r0, #0
     328:	e7e4      	b.n	2f4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     32a:	4832      	ldr	r0, [pc, #200]	; (3f4 <_sercom_get_default_pad+0x11c>)
     32c:	e7e2      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     32e:	4832      	ldr	r0, [pc, #200]	; (3f8 <_sercom_get_default_pad+0x120>)
     330:	e7e0      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     332:	4832      	ldr	r0, [pc, #200]	; (3fc <_sercom_get_default_pad+0x124>)
     334:	e7de      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     336:	4832      	ldr	r0, [pc, #200]	; (400 <_sercom_get_default_pad+0x128>)
     338:	e7dc      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     33a:	4832      	ldr	r0, [pc, #200]	; (404 <_sercom_get_default_pad+0x12c>)
     33c:	e7da      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     33e:	4832      	ldr	r0, [pc, #200]	; (408 <_sercom_get_default_pad+0x130>)
     340:	e7d8      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     342:	2901      	cmp	r1, #1
     344:	d007      	beq.n	356 <_sercom_get_default_pad+0x7e>
     346:	2900      	cmp	r1, #0
     348:	d03f      	beq.n	3ca <_sercom_get_default_pad+0xf2>
     34a:	2902      	cmp	r1, #2
     34c:	d005      	beq.n	35a <_sercom_get_default_pad+0x82>
     34e:	2903      	cmp	r1, #3
     350:	d005      	beq.n	35e <_sercom_get_default_pad+0x86>
	return 0;
     352:	2000      	movs	r0, #0
     354:	e7ce      	b.n	2f4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     356:	482d      	ldr	r0, [pc, #180]	; (40c <_sercom_get_default_pad+0x134>)
     358:	e7cc      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     35a:	482d      	ldr	r0, [pc, #180]	; (410 <_sercom_get_default_pad+0x138>)
     35c:	e7ca      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     35e:	482d      	ldr	r0, [pc, #180]	; (414 <_sercom_get_default_pad+0x13c>)
     360:	e7c8      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     362:	2901      	cmp	r1, #1
     364:	d007      	beq.n	376 <_sercom_get_default_pad+0x9e>
     366:	2900      	cmp	r1, #0
     368:	d031      	beq.n	3ce <_sercom_get_default_pad+0xf6>
     36a:	2902      	cmp	r1, #2
     36c:	d005      	beq.n	37a <_sercom_get_default_pad+0xa2>
     36e:	2903      	cmp	r1, #3
     370:	d005      	beq.n	37e <_sercom_get_default_pad+0xa6>
	return 0;
     372:	2000      	movs	r0, #0
     374:	e7be      	b.n	2f4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     376:	4828      	ldr	r0, [pc, #160]	; (418 <_sercom_get_default_pad+0x140>)
     378:	e7bc      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     37a:	4828      	ldr	r0, [pc, #160]	; (41c <_sercom_get_default_pad+0x144>)
     37c:	e7ba      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     37e:	4828      	ldr	r0, [pc, #160]	; (420 <_sercom_get_default_pad+0x148>)
     380:	e7b8      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     382:	2901      	cmp	r1, #1
     384:	d007      	beq.n	396 <_sercom_get_default_pad+0xbe>
     386:	2900      	cmp	r1, #0
     388:	d023      	beq.n	3d2 <_sercom_get_default_pad+0xfa>
     38a:	2902      	cmp	r1, #2
     38c:	d005      	beq.n	39a <_sercom_get_default_pad+0xc2>
     38e:	2903      	cmp	r1, #3
     390:	d005      	beq.n	39e <_sercom_get_default_pad+0xc6>
	return 0;
     392:	2000      	movs	r0, #0
     394:	e7ae      	b.n	2f4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     396:	4823      	ldr	r0, [pc, #140]	; (424 <_sercom_get_default_pad+0x14c>)
     398:	e7ac      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     39a:	4823      	ldr	r0, [pc, #140]	; (428 <_sercom_get_default_pad+0x150>)
     39c:	e7aa      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     39e:	4823      	ldr	r0, [pc, #140]	; (42c <_sercom_get_default_pad+0x154>)
     3a0:	e7a8      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     3a2:	2901      	cmp	r1, #1
     3a4:	d007      	beq.n	3b6 <_sercom_get_default_pad+0xde>
     3a6:	2900      	cmp	r1, #0
     3a8:	d015      	beq.n	3d6 <_sercom_get_default_pad+0xfe>
     3aa:	2902      	cmp	r1, #2
     3ac:	d005      	beq.n	3ba <_sercom_get_default_pad+0xe2>
     3ae:	2903      	cmp	r1, #3
     3b0:	d005      	beq.n	3be <_sercom_get_default_pad+0xe6>
	return 0;
     3b2:	2000      	movs	r0, #0
     3b4:	e79e      	b.n	2f4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     3b6:	481e      	ldr	r0, [pc, #120]	; (430 <_sercom_get_default_pad+0x158>)
     3b8:	e79c      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     3ba:	481e      	ldr	r0, [pc, #120]	; (434 <_sercom_get_default_pad+0x15c>)
     3bc:	e79a      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     3be:	481e      	ldr	r0, [pc, #120]	; (438 <_sercom_get_default_pad+0x160>)
     3c0:	e798      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     3c2:	481e      	ldr	r0, [pc, #120]	; (43c <_sercom_get_default_pad+0x164>)
     3c4:	e796      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     3c6:	2003      	movs	r0, #3
     3c8:	e794      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     3ca:	481d      	ldr	r0, [pc, #116]	; (440 <_sercom_get_default_pad+0x168>)
     3cc:	e792      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     3ce:	481d      	ldr	r0, [pc, #116]	; (444 <_sercom_get_default_pad+0x16c>)
     3d0:	e790      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     3d2:	481d      	ldr	r0, [pc, #116]	; (448 <_sercom_get_default_pad+0x170>)
     3d4:	e78e      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     3d6:	481d      	ldr	r0, [pc, #116]	; (44c <_sercom_get_default_pad+0x174>)
     3d8:	e78c      	b.n	2f4 <_sercom_get_default_pad+0x1c>
     3da:	46c0      	nop			; (mov r8, r8)
     3dc:	42001000 	.word	0x42001000
     3e0:	42001800 	.word	0x42001800
     3e4:	42001c00 	.word	0x42001c00
     3e8:	42001400 	.word	0x42001400
     3ec:	42000800 	.word	0x42000800
     3f0:	42000c00 	.word	0x42000c00
     3f4:	00050003 	.word	0x00050003
     3f8:	00060003 	.word	0x00060003
     3fc:	00070003 	.word	0x00070003
     400:	00010003 	.word	0x00010003
     404:	001e0003 	.word	0x001e0003
     408:	001f0003 	.word	0x001f0003
     40c:	00090003 	.word	0x00090003
     410:	000a0003 	.word	0x000a0003
     414:	000b0003 	.word	0x000b0003
     418:	00110003 	.word	0x00110003
     41c:	00120003 	.word	0x00120003
     420:	00130003 	.word	0x00130003
     424:	000d0003 	.word	0x000d0003
     428:	000e0003 	.word	0x000e0003
     42c:	000f0003 	.word	0x000f0003
     430:	00170003 	.word	0x00170003
     434:	00180003 	.word	0x00180003
     438:	00190003 	.word	0x00190003
     43c:	00040003 	.word	0x00040003
     440:	00080003 	.word	0x00080003
     444:	00100003 	.word	0x00100003
     448:	000c0003 	.word	0x000c0003
     44c:	00160003 	.word	0x00160003

00000450 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
     450:	b530      	push	{r4, r5, lr}
     452:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
     454:	4b0b      	ldr	r3, [pc, #44]	; (484 <_sercom_get_sercom_inst_index+0x34>)
     456:	466a      	mov	r2, sp
     458:	cb32      	ldmia	r3!, {r1, r4, r5}
     45a:	c232      	stmia	r2!, {r1, r4, r5}
     45c:	cb32      	ldmia	r3!, {r1, r4, r5}
     45e:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     460:	9b00      	ldr	r3, [sp, #0]
     462:	4283      	cmp	r3, r0
     464:	d00b      	beq.n	47e <_sercom_get_sercom_inst_index+0x2e>
     466:	2301      	movs	r3, #1
     468:	009a      	lsls	r2, r3, #2
     46a:	4669      	mov	r1, sp
     46c:	5852      	ldr	r2, [r2, r1]
     46e:	4282      	cmp	r2, r0
     470:	d006      	beq.n	480 <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     472:	3301      	adds	r3, #1
     474:	2b06      	cmp	r3, #6
     476:	d1f7      	bne.n	468 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
     478:	2000      	movs	r0, #0
}
     47a:	b007      	add	sp, #28
     47c:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     47e:	2300      	movs	r3, #0
			return i;
     480:	b2d8      	uxtb	r0, r3
     482:	e7fa      	b.n	47a <_sercom_get_sercom_inst_index+0x2a>
     484:	000038cc 	.word	0x000038cc

00000488 <advance_pointer>:
 };

 #pragma mark - Private Functions -

 static void advance_pointer(cbuf_handle_t cbuf)
 {
     488:	b510      	push	{r4, lr}
     48a:	0004      	movs	r4, r0
	 //assert(cbuf);

	 if(cbuf->full)
     48c:	7c03      	ldrb	r3, [r0, #16]
     48e:	2b00      	cmp	r3, #0
     490:	d005      	beq.n	49e <advance_pointer+0x16>
	 {
		 cbuf->tail = (cbuf->tail + 1) % cbuf->max;
     492:	6883      	ldr	r3, [r0, #8]
     494:	1c58      	adds	r0, r3, #1
     496:	68e1      	ldr	r1, [r4, #12]
     498:	4b07      	ldr	r3, [pc, #28]	; (4b8 <advance_pointer+0x30>)
     49a:	4798      	blx	r3
     49c:	60a1      	str	r1, [r4, #8]
	 }

	 cbuf->head = (cbuf->head + 1) % cbuf->max;
     49e:	6863      	ldr	r3, [r4, #4]
     4a0:	1c58      	adds	r0, r3, #1
     4a2:	68e1      	ldr	r1, [r4, #12]
     4a4:	4b04      	ldr	r3, [pc, #16]	; (4b8 <advance_pointer+0x30>)
     4a6:	4798      	blx	r3
     4a8:	6061      	str	r1, [r4, #4]

	 // We mark full because we will advance tail on the next time around
	 cbuf->full = (cbuf->head == cbuf->tail);
     4aa:	68a3      	ldr	r3, [r4, #8]
     4ac:	1a59      	subs	r1, r3, r1
     4ae:	424a      	negs	r2, r1
     4b0:	414a      	adcs	r2, r1
     4b2:	7422      	strb	r2, [r4, #16]
 }
     4b4:	bd10      	pop	{r4, pc}
     4b6:	46c0      	nop			; (mov r8, r8)
     4b8:	00002f8d 	.word	0x00002f8d

000004bc <circular_buf_init>:
 }

 #pragma mark - APIs -

 cbuf_handle_t circular_buf_init(uint8_t* buffer, size_t size)
 {
     4bc:	b570      	push	{r4, r5, r6, lr}
     4be:	0005      	movs	r5, r0
     4c0:	000c      	movs	r4, r1
	// assert(buffer && size);

	 cbuf_handle_t cbuf = malloc(sizeof(circular_buf_t));
     4c2:	2014      	movs	r0, #20
     4c4:	4b04      	ldr	r3, [pc, #16]	; (4d8 <circular_buf_init+0x1c>)
     4c6:	4798      	blx	r3
	 //assert(cbuf);

	 cbuf->buffer = buffer;
     4c8:	6005      	str	r5, [r0, #0]
	 cbuf->max = size;
     4ca:	60c4      	str	r4, [r0, #12]

 void circular_buf_reset(cbuf_handle_t cbuf)
 {
	// assert(cbuf);

	 cbuf->head = 0;
     4cc:	2300      	movs	r3, #0
     4ce:	6043      	str	r3, [r0, #4]
	 cbuf->tail = 0;
     4d0:	6083      	str	r3, [r0, #8]
	 cbuf->full = false;
     4d2:	7403      	strb	r3, [r0, #16]
 }
     4d4:	bd70      	pop	{r4, r5, r6, pc}
     4d6:	46c0      	nop			; (mov r8, r8)
     4d8:	00003035 	.word	0x00003035

000004dc <circular_buf_put>:

	 return cbuf->max;
 }

 void circular_buf_put(cbuf_handle_t cbuf, uint8_t data)
 {
     4dc:	b510      	push	{r4, lr}
	 //assert(cbuf && cbuf->buffer);

	 cbuf->buffer[cbuf->head] = data;
     4de:	6803      	ldr	r3, [r0, #0]
     4e0:	6842      	ldr	r2, [r0, #4]
     4e2:	5499      	strb	r1, [r3, r2]

	 advance_pointer(cbuf);
     4e4:	4b01      	ldr	r3, [pc, #4]	; (4ec <circular_buf_put+0x10>)
     4e6:	4798      	blx	r3
 }
     4e8:	bd10      	pop	{r4, pc}
     4ea:	46c0      	nop			; (mov r8, r8)
     4ec:	00000489 	.word	0x00000489

000004f0 <circular_buf_empty>:

 bool circular_buf_empty(cbuf_handle_t cbuf)
 {
	 //assert(cbuf);

	 return (!cbuf->full && (cbuf->head == cbuf->tail));
     4f0:	7c02      	ldrb	r2, [r0, #16]
     4f2:	2300      	movs	r3, #0
     4f4:	2a00      	cmp	r2, #0
     4f6:	d105      	bne.n	504 <circular_buf_empty+0x14>
     4f8:	6843      	ldr	r3, [r0, #4]
     4fa:	6880      	ldr	r0, [r0, #8]
     4fc:	1a1b      	subs	r3, r3, r0
     4fe:	4258      	negs	r0, r3
     500:	4143      	adcs	r3, r0
     502:	b2db      	uxtb	r3, r3
     504:	0018      	movs	r0, r3
 }
     506:	4770      	bx	lr

00000508 <circular_buf_get>:
 {
     508:	b570      	push	{r4, r5, r6, lr}
     50a:	0004      	movs	r4, r0
     50c:	000d      	movs	r5, r1
	 if(!circular_buf_empty(cbuf))
     50e:	4b0a      	ldr	r3, [pc, #40]	; (538 <circular_buf_get+0x30>)
     510:	4798      	blx	r3
     512:	2800      	cmp	r0, #0
     514:	d10d      	bne.n	532 <circular_buf_get+0x2a>
		 *data = cbuf->buffer[cbuf->tail];
     516:	6823      	ldr	r3, [r4, #0]
     518:	68a2      	ldr	r2, [r4, #8]
     51a:	5c9b      	ldrb	r3, [r3, r2]
     51c:	702b      	strb	r3, [r5, #0]
	 cbuf->full = false;
     51e:	2300      	movs	r3, #0
     520:	7423      	strb	r3, [r4, #16]
	 cbuf->tail = (cbuf->tail + 1) % cbuf->max;
     522:	68a3      	ldr	r3, [r4, #8]
     524:	1c58      	adds	r0, r3, #1
     526:	68e1      	ldr	r1, [r4, #12]
     528:	4b04      	ldr	r3, [pc, #16]	; (53c <circular_buf_get+0x34>)
     52a:	4798      	blx	r3
     52c:	60a1      	str	r1, [r4, #8]
		 r = 0;
     52e:	2000      	movs	r0, #0
 }
     530:	bd70      	pop	{r4, r5, r6, pc}
	 int r = -1;
     532:	2001      	movs	r0, #1
     534:	4240      	negs	r0, r0
	 return r;
     536:	e7fb      	b.n	530 <circular_buf_get+0x28>
     538:	000004f1 	.word	0x000004f1
     53c:	00002f8d 	.word	0x00002f8d

00000540 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
     540:	b5f0      	push	{r4, r5, r6, r7, lr}
     542:	46de      	mov	lr, fp
     544:	4657      	mov	r7, sl
     546:	464e      	mov	r6, r9
     548:	4645      	mov	r5, r8
     54a:	b5e0      	push	{r5, r6, r7, lr}
     54c:	b091      	sub	sp, #68	; 0x44
     54e:	0005      	movs	r5, r0
     550:	000c      	movs	r4, r1
     552:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
     554:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     556:	0008      	movs	r0, r1
     558:	4bba      	ldr	r3, [pc, #744]	; (844 <usart_init+0x304>)
     55a:	4798      	blx	r3
     55c:	0002      	movs	r2, r0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     55e:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
     560:	2005      	movs	r0, #5
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     562:	07db      	lsls	r3, r3, #31
     564:	d506      	bpl.n	574 <usart_init+0x34>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
     566:	b011      	add	sp, #68	; 0x44
     568:	bc3c      	pop	{r2, r3, r4, r5}
     56a:	4690      	mov	r8, r2
     56c:	4699      	mov	r9, r3
     56e:	46a2      	mov	sl, r4
     570:	46ab      	mov	fp, r5
     572:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     574:	6823      	ldr	r3, [r4, #0]
		return STATUS_ERR_DENIED;
     576:	3017      	adds	r0, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     578:	079b      	lsls	r3, r3, #30
     57a:	d4f4      	bmi.n	566 <usart_init+0x26>
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     57c:	49b2      	ldr	r1, [pc, #712]	; (848 <usart_init+0x308>)
     57e:	6a08      	ldr	r0, [r1, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     580:	1c97      	adds	r7, r2, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     582:	2301      	movs	r3, #1
     584:	40bb      	lsls	r3, r7
     586:	4303      	orrs	r3, r0
     588:	620b      	str	r3, [r1, #32]
	gclk_chan_conf.source_generator = config->generator_source;
     58a:	a90f      	add	r1, sp, #60	; 0x3c
     58c:	272d      	movs	r7, #45	; 0x2d
     58e:	5df3      	ldrb	r3, [r6, r7]
     590:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     592:	3214      	adds	r2, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     594:	b2d3      	uxtb	r3, r2
     596:	9302      	str	r3, [sp, #8]
     598:	0018      	movs	r0, r3
     59a:	4bac      	ldr	r3, [pc, #688]	; (84c <usart_init+0x30c>)
     59c:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     59e:	9802      	ldr	r0, [sp, #8]
     5a0:	4bab      	ldr	r3, [pc, #684]	; (850 <usart_init+0x310>)
     5a2:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     5a4:	5df0      	ldrb	r0, [r6, r7]
     5a6:	2100      	movs	r1, #0
     5a8:	4baa      	ldr	r3, [pc, #680]	; (854 <usart_init+0x314>)
     5aa:	4798      	blx	r3
	module->character_size = config->character_size;
     5ac:	7af3      	ldrb	r3, [r6, #11]
     5ae:	716b      	strb	r3, [r5, #5]
	module->receiver_enabled = config->receiver_enable;
     5b0:	2324      	movs	r3, #36	; 0x24
     5b2:	5cf3      	ldrb	r3, [r6, r3]
     5b4:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
     5b6:	2325      	movs	r3, #37	; 0x25
     5b8:	5cf3      	ldrb	r3, [r6, r3]
     5ba:	71eb      	strb	r3, [r5, #7]
	module->lin_slave_enabled = config->lin_slave_enable;
     5bc:	7ef3      	ldrb	r3, [r6, #27]
     5be:	722b      	strb	r3, [r5, #8]
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
     5c0:	7f33      	ldrb	r3, [r6, #28]
     5c2:	726b      	strb	r3, [r5, #9]
	SercomUsart *const usart_hw = &(module->hw->USART);
     5c4:	682b      	ldr	r3, [r5, #0]
     5c6:	4698      	mov	r8, r3
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     5c8:	0018      	movs	r0, r3
     5ca:	4b9e      	ldr	r3, [pc, #632]	; (844 <usart_init+0x304>)
     5cc:	4798      	blx	r3
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     5ce:	3014      	adds	r0, #20
	uint16_t baud  = 0;
     5d0:	2200      	movs	r2, #0
     5d2:	230e      	movs	r3, #14
     5d4:	a906      	add	r1, sp, #24
     5d6:	468c      	mov	ip, r1
     5d8:	4463      	add	r3, ip
     5da:	801a      	strh	r2, [r3, #0]
	switch (config->sample_rate) {
     5dc:	8a32      	ldrh	r2, [r6, #16]
     5de:	9202      	str	r2, [sp, #8]
     5e0:	2380      	movs	r3, #128	; 0x80
     5e2:	01db      	lsls	r3, r3, #7
     5e4:	429a      	cmp	r2, r3
     5e6:	d100      	bne.n	5ea <usart_init+0xaa>
     5e8:	e09a      	b.n	720 <usart_init+0x1e0>
     5ea:	d90f      	bls.n	60c <usart_init+0xcc>
     5ec:	23c0      	movs	r3, #192	; 0xc0
     5ee:	01db      	lsls	r3, r3, #7
     5f0:	9a02      	ldr	r2, [sp, #8]
     5f2:	429a      	cmp	r2, r3
     5f4:	d100      	bne.n	5f8 <usart_init+0xb8>
     5f6:	e08e      	b.n	716 <usart_init+0x1d6>
     5f8:	2380      	movs	r3, #128	; 0x80
     5fa:	021b      	lsls	r3, r3, #8
     5fc:	429a      	cmp	r2, r3
     5fe:	d000      	beq.n	602 <usart_init+0xc2>
     600:	e11b      	b.n	83a <usart_init+0x2fa>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
     602:	2303      	movs	r3, #3
     604:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     606:	2300      	movs	r3, #0
     608:	9307      	str	r3, [sp, #28]
     60a:	e008      	b.n	61e <usart_init+0xde>
	switch (config->sample_rate) {
     60c:	2380      	movs	r3, #128	; 0x80
     60e:	019b      	lsls	r3, r3, #6
     610:	429a      	cmp	r2, r3
     612:	d000      	beq.n	616 <usart_init+0xd6>
     614:	e111      	b.n	83a <usart_init+0x2fa>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
     616:	2310      	movs	r3, #16
     618:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
     61a:	3b0f      	subs	r3, #15
     61c:	9307      	str	r3, [sp, #28]
	ctrla = (uint32_t)config->data_order |
     61e:	6833      	ldr	r3, [r6, #0]
     620:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
     622:	68f3      	ldr	r3, [r6, #12]
     624:	469b      	mov	fp, r3
		config->sample_adjustment |
     626:	6973      	ldr	r3, [r6, #20]
     628:	9303      	str	r3, [sp, #12]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     62a:	7e33      	ldrb	r3, [r6, #24]
     62c:	9304      	str	r3, [sp, #16]
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     62e:	2326      	movs	r3, #38	; 0x26
     630:	5cf3      	ldrb	r3, [r6, r3]
     632:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
     634:	6873      	ldr	r3, [r6, #4]
     636:	4699      	mov	r9, r3
	switch (transfer_mode)
     638:	2b00      	cmp	r3, #0
     63a:	d100      	bne.n	63e <usart_init+0xfe>
     63c:	e09c      	b.n	778 <usart_init+0x238>
     63e:	2380      	movs	r3, #128	; 0x80
     640:	055b      	lsls	r3, r3, #21
     642:	4599      	cmp	r9, r3
     644:	d100      	bne.n	648 <usart_init+0x108>
     646:	e080      	b.n	74a <usart_init+0x20a>
	if(config->encoding_format_enable) {
     648:	7e73      	ldrb	r3, [r6, #25]
     64a:	2b00      	cmp	r3, #0
     64c:	d002      	beq.n	654 <usart_init+0x114>
		usart_hw->RXPL.reg = config->receive_pulse_length;
     64e:	7eb3      	ldrb	r3, [r6, #26]
     650:	4642      	mov	r2, r8
     652:	7393      	strb	r3, [r2, #14]
	usart_hw->BAUD.reg = baud;
     654:	230e      	movs	r3, #14
     656:	aa06      	add	r2, sp, #24
     658:	4694      	mov	ip, r2
     65a:	4463      	add	r3, ip
     65c:	881b      	ldrh	r3, [r3, #0]
     65e:	4642      	mov	r2, r8
     660:	8193      	strh	r3, [r2, #12]
	ctrla |= transfer_mode;
     662:	9b05      	ldr	r3, [sp, #20]
     664:	465a      	mov	r2, fp
     666:	4313      	orrs	r3, r2
     668:	9a03      	ldr	r2, [sp, #12]
     66a:	4313      	orrs	r3, r2
     66c:	464a      	mov	r2, r9
     66e:	4313      	orrs	r3, r2
     670:	9f02      	ldr	r7, [sp, #8]
     672:	431f      	orrs	r7, r3
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     674:	9b04      	ldr	r3, [sp, #16]
     676:	021b      	lsls	r3, r3, #8
	ctrla |= transfer_mode;
     678:	431f      	orrs	r7, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     67a:	4653      	mov	r3, sl
     67c:	075b      	lsls	r3, r3, #29
	ctrla |= transfer_mode;
     67e:	431f      	orrs	r7, r3
	if (config->use_external_clock == false) {
     680:	2327      	movs	r3, #39	; 0x27
     682:	5cf3      	ldrb	r3, [r6, r3]
     684:	2b00      	cmp	r3, #0
     686:	d101      	bne.n	68c <usart_init+0x14c>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
     688:	3304      	adds	r3, #4
     68a:	431f      	orrs	r7, r3
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
     68c:	7e73      	ldrb	r3, [r6, #25]
     68e:	029b      	lsls	r3, r3, #10
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
     690:	7f32      	ldrb	r2, [r6, #28]
     692:	0252      	lsls	r2, r2, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
     694:	4313      	orrs	r3, r2
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
     696:	7f72      	ldrb	r2, [r6, #29]
     698:	0212      	lsls	r2, r2, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
     69a:	4313      	orrs	r3, r2
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
     69c:	2224      	movs	r2, #36	; 0x24
     69e:	5cb2      	ldrb	r2, [r6, r2]
     6a0:	0452      	lsls	r2, r2, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
     6a2:	4313      	orrs	r3, r2
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
     6a4:	2225      	movs	r2, #37	; 0x25
     6a6:	5cb2      	ldrb	r2, [r6, r2]
     6a8:	0412      	lsls	r2, r2, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
     6aa:	4313      	orrs	r3, r2
	ctrlb |= (uint32_t)config->character_size;
     6ac:	7ab1      	ldrb	r1, [r6, #10]
     6ae:	7af2      	ldrb	r2, [r6, #11]
     6b0:	4311      	orrs	r1, r2
     6b2:	4319      	orrs	r1, r3
	if (config->parity != USART_PARITY_NONE) {
     6b4:	8933      	ldrh	r3, [r6, #8]
     6b6:	2bff      	cmp	r3, #255	; 0xff
     6b8:	d100      	bne.n	6bc <usart_init+0x17c>
     6ba:	e081      	b.n	7c0 <usart_init+0x280>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
     6bc:	2280      	movs	r2, #128	; 0x80
     6be:	0452      	lsls	r2, r2, #17
     6c0:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
     6c2:	4319      	orrs	r1, r3
	if (config->run_in_standby || system_is_debugger_present()) {
     6c4:	232c      	movs	r3, #44	; 0x2c
     6c6:	5cf3      	ldrb	r3, [r6, r3]
     6c8:	2b00      	cmp	r3, #0
     6ca:	d103      	bne.n	6d4 <usart_init+0x194>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     6cc:	4b62      	ldr	r3, [pc, #392]	; (858 <usart_init+0x318>)
     6ce:	789b      	ldrb	r3, [r3, #2]
     6d0:	079b      	lsls	r3, r3, #30
     6d2:	d501      	bpl.n	6d8 <usart_init+0x198>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
     6d4:	2380      	movs	r3, #128	; 0x80
     6d6:	431f      	orrs	r7, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     6d8:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     6da:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     6dc:	2b00      	cmp	r3, #0
     6de:	d1fc      	bne.n	6da <usart_init+0x19a>
	usart_hw->CTRLB.reg = ctrlb;
     6e0:	4643      	mov	r3, r8
     6e2:	6059      	str	r1, [r3, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
     6e4:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
     6e6:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
     6e8:	2b00      	cmp	r3, #0
     6ea:	d1fc      	bne.n	6e6 <usart_init+0x1a6>
	usart_hw->CTRLA.reg = ctrla;
     6ec:	4643      	mov	r3, r8
     6ee:	601f      	str	r7, [r3, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     6f0:	ab0e      	add	r3, sp, #56	; 0x38
     6f2:	2280      	movs	r2, #128	; 0x80
     6f4:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     6f6:	2200      	movs	r2, #0
     6f8:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     6fa:	70da      	strb	r2, [r3, #3]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
     6fc:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
     6fe:	6b33      	ldr	r3, [r6, #48]	; 0x30
     700:	930a      	str	r3, [sp, #40]	; 0x28
     702:	6b73      	ldr	r3, [r6, #52]	; 0x34
     704:	930b      	str	r3, [sp, #44]	; 0x2c
     706:	6bb3      	ldr	r3, [r6, #56]	; 0x38
     708:	930c      	str	r3, [sp, #48]	; 0x30
     70a:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
     70c:	9302      	str	r3, [sp, #8]
     70e:	930d      	str	r3, [sp, #52]	; 0x34
     710:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
     712:	ae0a      	add	r6, sp, #40	; 0x28
     714:	e063      	b.n	7de <usart_init+0x29e>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
     716:	2308      	movs	r3, #8
     718:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
     71a:	3b07      	subs	r3, #7
     71c:	9307      	str	r3, [sp, #28]
     71e:	e77e      	b.n	61e <usart_init+0xde>
	ctrla = (uint32_t)config->data_order |
     720:	6833      	ldr	r3, [r6, #0]
     722:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
     724:	68f3      	ldr	r3, [r6, #12]
     726:	469b      	mov	fp, r3
		config->sample_adjustment |
     728:	6973      	ldr	r3, [r6, #20]
     72a:	9303      	str	r3, [sp, #12]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     72c:	7e33      	ldrb	r3, [r6, #24]
     72e:	9304      	str	r3, [sp, #16]
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     730:	2326      	movs	r3, #38	; 0x26
     732:	5cf3      	ldrb	r3, [r6, r3]
     734:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
     736:	6873      	ldr	r3, [r6, #4]
     738:	4699      	mov	r9, r3
	switch (transfer_mode)
     73a:	2b00      	cmp	r3, #0
     73c:	d018      	beq.n	770 <usart_init+0x230>
     73e:	2380      	movs	r3, #128	; 0x80
     740:	055b      	lsls	r3, r3, #21
     742:	4599      	cmp	r9, r3
     744:	d001      	beq.n	74a <usart_init+0x20a>
	enum status_code status_code = STATUS_OK;
     746:	2000      	movs	r0, #0
     748:	e025      	b.n	796 <usart_init+0x256>
			if (!config->use_external_clock) {
     74a:	2327      	movs	r3, #39	; 0x27
     74c:	5cf3      	ldrb	r3, [r6, r3]
     74e:	2b00      	cmp	r3, #0
     750:	d000      	beq.n	754 <usart_init+0x214>
     752:	e779      	b.n	648 <usart_init+0x108>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
     754:	6a33      	ldr	r3, [r6, #32]
     756:	001f      	movs	r7, r3
     758:	b2c0      	uxtb	r0, r0
     75a:	4b40      	ldr	r3, [pc, #256]	; (85c <usart_init+0x31c>)
     75c:	4798      	blx	r3
     75e:	0001      	movs	r1, r0
     760:	220e      	movs	r2, #14
     762:	ab06      	add	r3, sp, #24
     764:	469c      	mov	ip, r3
     766:	4462      	add	r2, ip
     768:	0038      	movs	r0, r7
     76a:	4b3d      	ldr	r3, [pc, #244]	; (860 <usart_init+0x320>)
     76c:	4798      	blx	r3
     76e:	e012      	b.n	796 <usart_init+0x256>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
     770:	2308      	movs	r3, #8
     772:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     774:	2300      	movs	r3, #0
     776:	9307      	str	r3, [sp, #28]
			if (config->use_external_clock) {
     778:	2327      	movs	r3, #39	; 0x27
     77a:	5cf3      	ldrb	r3, [r6, r3]
     77c:	2b00      	cmp	r3, #0
     77e:	d00e      	beq.n	79e <usart_init+0x25e>
				status_code =
     780:	9b06      	ldr	r3, [sp, #24]
     782:	9300      	str	r3, [sp, #0]
     784:	9b07      	ldr	r3, [sp, #28]
     786:	220e      	movs	r2, #14
     788:	a906      	add	r1, sp, #24
     78a:	468c      	mov	ip, r1
     78c:	4462      	add	r2, ip
     78e:	6ab1      	ldr	r1, [r6, #40]	; 0x28
     790:	6a30      	ldr	r0, [r6, #32]
     792:	4f34      	ldr	r7, [pc, #208]	; (864 <usart_init+0x324>)
     794:	47b8      	blx	r7
	if (status_code != STATUS_OK) {
     796:	2800      	cmp	r0, #0
     798:	d000      	beq.n	79c <usart_init+0x25c>
     79a:	e6e4      	b.n	566 <usart_init+0x26>
     79c:	e754      	b.n	648 <usart_init+0x108>
						_sercom_get_async_baud_val(config->baudrate,
     79e:	6a33      	ldr	r3, [r6, #32]
     7a0:	001f      	movs	r7, r3
     7a2:	b2c0      	uxtb	r0, r0
     7a4:	4b2d      	ldr	r3, [pc, #180]	; (85c <usart_init+0x31c>)
     7a6:	4798      	blx	r3
     7a8:	0001      	movs	r1, r0
				status_code =
     7aa:	9b06      	ldr	r3, [sp, #24]
     7ac:	9300      	str	r3, [sp, #0]
     7ae:	9b07      	ldr	r3, [sp, #28]
     7b0:	220e      	movs	r2, #14
     7b2:	a806      	add	r0, sp, #24
     7b4:	4684      	mov	ip, r0
     7b6:	4462      	add	r2, ip
     7b8:	0038      	movs	r0, r7
     7ba:	4f2a      	ldr	r7, [pc, #168]	; (864 <usart_init+0x324>)
     7bc:	47b8      	blx	r7
     7be:	e7ea      	b.n	796 <usart_init+0x256>
		if(config->lin_slave_enable) {
     7c0:	7ef3      	ldrb	r3, [r6, #27]
     7c2:	2b00      	cmp	r3, #0
     7c4:	d100      	bne.n	7c8 <usart_init+0x288>
     7c6:	e77d      	b.n	6c4 <usart_init+0x184>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
     7c8:	2380      	movs	r3, #128	; 0x80
     7ca:	04db      	lsls	r3, r3, #19
     7cc:	431f      	orrs	r7, r3
     7ce:	e779      	b.n	6c4 <usart_init+0x184>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     7d0:	0020      	movs	r0, r4
     7d2:	4b25      	ldr	r3, [pc, #148]	; (868 <usart_init+0x328>)
     7d4:	4798      	blx	r3
     7d6:	e007      	b.n	7e8 <usart_init+0x2a8>
     7d8:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
     7da:	2f04      	cmp	r7, #4
     7dc:	d00d      	beq.n	7fa <usart_init+0x2ba>
     7de:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
     7e0:	00bb      	lsls	r3, r7, #2
     7e2:	5998      	ldr	r0, [r3, r6]
		if (current_pinmux == PINMUX_DEFAULT) {
     7e4:	2800      	cmp	r0, #0
     7e6:	d0f3      	beq.n	7d0 <usart_init+0x290>
		if (current_pinmux != PINMUX_UNUSED) {
     7e8:	1c43      	adds	r3, r0, #1
     7ea:	d0f5      	beq.n	7d8 <usart_init+0x298>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     7ec:	a90e      	add	r1, sp, #56	; 0x38
     7ee:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
     7f0:	0c00      	lsrs	r0, r0, #16
     7f2:	b2c0      	uxtb	r0, r0
     7f4:	4b1d      	ldr	r3, [pc, #116]	; (86c <usart_init+0x32c>)
     7f6:	4798      	blx	r3
     7f8:	e7ee      	b.n	7d8 <usart_init+0x298>
		module->callback[i]            = NULL;
     7fa:	2300      	movs	r3, #0
     7fc:	60eb      	str	r3, [r5, #12]
     7fe:	612b      	str	r3, [r5, #16]
     800:	616b      	str	r3, [r5, #20]
     802:	61ab      	str	r3, [r5, #24]
     804:	61eb      	str	r3, [r5, #28]
     806:	622b      	str	r3, [r5, #32]
	module->tx_buffer_ptr              = NULL;
     808:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
     80a:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
     80c:	2200      	movs	r2, #0
     80e:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
     810:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
     812:	3330      	adds	r3, #48	; 0x30
     814:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
     816:	3301      	adds	r3, #1
     818:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
     81a:	3301      	adds	r3, #1
     81c:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
     81e:	3301      	adds	r3, #1
     820:	54ea      	strb	r2, [r5, r3]
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
     822:	6828      	ldr	r0, [r5, #0]
     824:	4b07      	ldr	r3, [pc, #28]	; (844 <usart_init+0x304>)
     826:	4798      	blx	r3
     828:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
     82a:	4911      	ldr	r1, [pc, #68]	; (870 <usart_init+0x330>)
     82c:	4b11      	ldr	r3, [pc, #68]	; (874 <usart_init+0x334>)
     82e:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
     830:	00a4      	lsls	r4, r4, #2
     832:	4b11      	ldr	r3, [pc, #68]	; (878 <usart_init+0x338>)
     834:	50e5      	str	r5, [r4, r3]
	return status_code;
     836:	2000      	movs	r0, #0
     838:	e695      	b.n	566 <usart_init+0x26>
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
     83a:	2310      	movs	r3, #16
     83c:	9306      	str	r3, [sp, #24]
	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     83e:	2300      	movs	r3, #0
     840:	9307      	str	r3, [sp, #28]
     842:	e6ec      	b.n	61e <usart_init+0xde>
     844:	00000451 	.word	0x00000451
     848:	40000400 	.word	0x40000400
     84c:	00002bb9 	.word	0x00002bb9
     850:	00002b2d 	.word	0x00002b2d
     854:	0000028d 	.word	0x0000028d
     858:	41002000 	.word	0x41002000
     85c:	00002bd5 	.word	0x00002bd5
     860:	000001cf 	.word	0x000001cf
     864:	000001f9 	.word	0x000001f9
     868:	000002d9 	.word	0x000002d9
     86c:	00002cb1 	.word	0x00002cb1
     870:	0000097d 	.word	0x0000097d
     874:	00000b15 	.word	0x00000b15
     878:	200030f8 	.word	0x200030f8

0000087c <_usart_write_buffer>:
 */
enum status_code _usart_write_buffer(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
     87c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     87e:	0006      	movs	r6, r0
     880:	000c      	movs	r4, r1
     882:	0015      	movs	r5, r2
	Assert(module);
	Assert(module->hw);
	Assert(tx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     884:	6807      	ldr	r7, [r0, #0]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
     886:	4b0a      	ldr	r3, [pc, #40]	; (8b0 <_usart_write_buffer+0x34>)
     888:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART transmitter is busy */
	if (module->remaining_tx_buffer_length > 0) {
     88a:	8df3      	ldrh	r3, [r6, #46]	; 0x2e
     88c:	b29b      	uxth	r3, r3
     88e:	2b00      	cmp	r3, #0
     890:	d003      	beq.n	89a <_usart_write_buffer+0x1e>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
     892:	4b08      	ldr	r3, [pc, #32]	; (8b4 <_usart_write_buffer+0x38>)
     894:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
     896:	2005      	movs	r0, #5

	/* Enable the Data Register Empty Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_DRE;

	return STATUS_OK;
}
     898:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	module->remaining_tx_buffer_length = length;
     89a:	85f5      	strh	r5, [r6, #46]	; 0x2e
     89c:	4b05      	ldr	r3, [pc, #20]	; (8b4 <_usart_write_buffer+0x38>)
     89e:	4798      	blx	r3
	module->tx_buffer_ptr              = tx_data;
     8a0:	62b4      	str	r4, [r6, #40]	; 0x28
	module->tx_status                  = STATUS_BUSY;
     8a2:	2205      	movs	r2, #5
     8a4:	2333      	movs	r3, #51	; 0x33
     8a6:	54f2      	strb	r2, [r6, r3]
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_DRE;
     8a8:	3b32      	subs	r3, #50	; 0x32
     8aa:	75bb      	strb	r3, [r7, #22]
	return STATUS_OK;
     8ac:	2000      	movs	r0, #0
     8ae:	e7f3      	b.n	898 <_usart_write_buffer+0x1c>
     8b0:	000024a5 	.word	0x000024a5
     8b4:	000024e5 	.word	0x000024e5

000008b8 <_usart_read_buffer>:
 */
enum status_code _usart_read_buffer(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
     8b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     8ba:	0004      	movs	r4, r0
     8bc:	000d      	movs	r5, r1
     8be:	0016      	movs	r6, r2
	Assert(module);
	Assert(module->hw);
	Assert(rx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     8c0:	6807      	ldr	r7, [r0, #0]
	cpu_irq_enter_critical();
     8c2:	4b0f      	ldr	r3, [pc, #60]	; (900 <_usart_read_buffer+0x48>)
     8c4:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART receiver is busy */
	if (module->remaining_rx_buffer_length > 0) {
     8c6:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
     8c8:	b29b      	uxth	r3, r3
     8ca:	2b00      	cmp	r3, #0
     8cc:	d003      	beq.n	8d6 <_usart_read_buffer+0x1e>
	cpu_irq_leave_critical();
     8ce:	4b0d      	ldr	r3, [pc, #52]	; (904 <_usart_read_buffer+0x4c>)
     8d0:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
     8d2:	2005      	movs	r0, #5
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
	}
#endif

	return STATUS_OK;
}
     8d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	module->remaining_rx_buffer_length = length;
     8d6:	85a6      	strh	r6, [r4, #44]	; 0x2c
     8d8:	4b0a      	ldr	r3, [pc, #40]	; (904 <_usart_read_buffer+0x4c>)
     8da:	4798      	blx	r3
	module->rx_buffer_ptr              = rx_data;
     8dc:	6265      	str	r5, [r4, #36]	; 0x24
	module->rx_status                  = STATUS_BUSY;
     8de:	2205      	movs	r2, #5
     8e0:	2332      	movs	r3, #50	; 0x32
     8e2:	54e2      	strb	r2, [r4, r3]
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXC;
     8e4:	3b2e      	subs	r3, #46	; 0x2e
     8e6:	75bb      	strb	r3, [r7, #22]
	if(module->lin_slave_enabled) {
     8e8:	7a23      	ldrb	r3, [r4, #8]
     8ea:	2b00      	cmp	r3, #0
     8ec:	d001      	beq.n	8f2 <_usart_read_buffer+0x3a>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXBRK;
     8ee:	2320      	movs	r3, #32
     8f0:	75bb      	strb	r3, [r7, #22]
	if(module->start_frame_detection_enabled) {
     8f2:	7a63      	ldrb	r3, [r4, #9]
	return STATUS_OK;
     8f4:	2000      	movs	r0, #0
	if(module->start_frame_detection_enabled) {
     8f6:	2b00      	cmp	r3, #0
     8f8:	d0ec      	beq.n	8d4 <_usart_read_buffer+0x1c>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
     8fa:	2308      	movs	r3, #8
     8fc:	75bb      	strb	r3, [r7, #22]
     8fe:	e7e9      	b.n	8d4 <_usart_read_buffer+0x1c>
     900:	000024a5 	.word	0x000024a5
     904:	000024e5 	.word	0x000024e5

00000908 <usart_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
     908:	1c93      	adds	r3, r2, #2
     90a:	009b      	lsls	r3, r3, #2
     90c:	18c3      	adds	r3, r0, r3
     90e:	6059      	str	r1, [r3, #4]

	/* Set the bit corresponding to the callback_type */
	module->callback_reg_mask |= (1 << callback_type);
     910:	2130      	movs	r1, #48	; 0x30
     912:	2301      	movs	r3, #1
     914:	4093      	lsls	r3, r2
     916:	001a      	movs	r2, r3
     918:	5c43      	ldrb	r3, [r0, r1]
     91a:	4313      	orrs	r3, r2
     91c:	5443      	strb	r3, [r0, r1]
}
     91e:	4770      	bx	lr

00000920 <usart_write_buffer_job>:
 */
enum status_code usart_write_buffer_job(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
     920:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(tx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
     922:	2317      	movs	r3, #23
	if (length == 0) {
     924:	2a00      	cmp	r2, #0
     926:	d101      	bne.n	92c <usart_write_buffer_job+0xc>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous write */
	return _usart_write_buffer(module, tx_data, length);
}
     928:	0018      	movs	r0, r3
     92a:	bd10      	pop	{r4, pc}
	if (!(module->transmitter_enabled)) {
     92c:	79c4      	ldrb	r4, [r0, #7]
		return STATUS_ERR_DENIED;
     92e:	3305      	adds	r3, #5
	if (!(module->transmitter_enabled)) {
     930:	2c00      	cmp	r4, #0
     932:	d0f9      	beq.n	928 <usart_write_buffer_job+0x8>
	return _usart_write_buffer(module, tx_data, length);
     934:	4b01      	ldr	r3, [pc, #4]	; (93c <usart_write_buffer_job+0x1c>)
     936:	4798      	blx	r3
     938:	0003      	movs	r3, r0
     93a:	e7f5      	b.n	928 <usart_write_buffer_job+0x8>
     93c:	0000087d 	.word	0x0000087d

00000940 <usart_read_buffer_job>:
 */
enum status_code usart_read_buffer_job(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
     940:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
     942:	2317      	movs	r3, #23
	if (length == 0) {
     944:	2a00      	cmp	r2, #0
     946:	d101      	bne.n	94c <usart_read_buffer_job+0xc>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous read */
	return _usart_read_buffer(module, rx_data, length);
}
     948:	0018      	movs	r0, r3
     94a:	bd10      	pop	{r4, pc}
	if (!(module->receiver_enabled)) {
     94c:	7984      	ldrb	r4, [r0, #6]
		return STATUS_ERR_DENIED;
     94e:	3305      	adds	r3, #5
	if (!(module->receiver_enabled)) {
     950:	2c00      	cmp	r4, #0
     952:	d0f9      	beq.n	948 <usart_read_buffer_job+0x8>
	return _usart_read_buffer(module, rx_data, length);
     954:	4b01      	ldr	r3, [pc, #4]	; (95c <usart_read_buffer_job+0x1c>)
     956:	4798      	blx	r3
     958:	0003      	movs	r3, r0
     95a:	e7f5      	b.n	948 <usart_read_buffer_job+0x8>
     95c:	000008b9 	.word	0x000008b9

00000960 <usart_get_job_status>:
	Assert(module);

	/* Variable for status code */
	enum status_code status_code;

	switch(transceiver_type) {
     960:	2900      	cmp	r1, #0
     962:	d003      	beq.n	96c <usart_get_job_status+0xc>
     964:	2901      	cmp	r1, #1
     966:	d005      	beq.n	974 <usart_get_job_status+0x14>
	case USART_TRANSCEIVER_TX:
			status_code = module->tx_status;
			break;

	default:
			status_code = STATUS_ERR_INVALID_ARG;
     968:	2017      	movs	r0, #23
     96a:	e002      	b.n	972 <usart_get_job_status+0x12>
			status_code = module->rx_status;
     96c:	2332      	movs	r3, #50	; 0x32
     96e:	5cc0      	ldrb	r0, [r0, r3]
     970:	b2c0      	uxtb	r0, r0
			break;
	}

	return status_code;
}
     972:	4770      	bx	lr
			status_code = module->tx_status;
     974:	2333      	movs	r3, #51	; 0x33
     976:	5cc0      	ldrb	r0, [r0, r3]
     978:	b2c0      	uxtb	r0, r0
			break;
     97a:	e7fa      	b.n	972 <usart_get_job_status+0x12>

0000097c <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
     97c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
     97e:	0080      	lsls	r0, r0, #2
     980:	4b62      	ldr	r3, [pc, #392]	; (b0c <_usart_interrupt_handler+0x190>)
     982:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
     984:	682c      	ldr	r4, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
     986:	69e3      	ldr	r3, [r4, #28]
	while (usart_is_syncing(module)) {
     988:	2b00      	cmp	r3, #0
     98a:	d1fc      	bne.n	986 <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
     98c:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
     98e:	7da6      	ldrb	r6, [r4, #22]
     990:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
     992:	2330      	movs	r3, #48	; 0x30
     994:	5ceb      	ldrb	r3, [r5, r3]
     996:	2231      	movs	r2, #49	; 0x31
     998:	5caf      	ldrb	r7, [r5, r2]
     99a:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
     99c:	07f3      	lsls	r3, r6, #31
     99e:	d522      	bpl.n	9e6 <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
     9a0:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
     9a2:	b29b      	uxth	r3, r3
     9a4:	2b00      	cmp	r3, #0
     9a6:	d01c      	beq.n	9e2 <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
     9a8:	6aaa      	ldr	r2, [r5, #40]	; 0x28
     9aa:	7813      	ldrb	r3, [r2, #0]
     9ac:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
     9ae:	1c51      	adds	r1, r2, #1
     9b0:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
     9b2:	7969      	ldrb	r1, [r5, #5]
     9b4:	2901      	cmp	r1, #1
     9b6:	d00e      	beq.n	9d6 <_usart_interrupt_handler+0x5a>
			uint16_t data_to_send = *(module->tx_buffer_ptr);
     9b8:	b29b      	uxth	r3, r3
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
     9ba:	05db      	lsls	r3, r3, #23
     9bc:	0ddb      	lsrs	r3, r3, #23
     9be:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
     9c0:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
     9c2:	3b01      	subs	r3, #1
     9c4:	b29b      	uxth	r3, r3
     9c6:	85eb      	strh	r3, [r5, #46]	; 0x2e
     9c8:	2b00      	cmp	r3, #0
     9ca:	d10c      	bne.n	9e6 <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
     9cc:	3301      	adds	r3, #1
     9ce:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
     9d0:	3301      	adds	r3, #1
     9d2:	75a3      	strb	r3, [r4, #22]
     9d4:	e007      	b.n	9e6 <_usart_interrupt_handler+0x6a>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
     9d6:	7851      	ldrb	r1, [r2, #1]
     9d8:	0209      	lsls	r1, r1, #8
     9da:	430b      	orrs	r3, r1
				(module->tx_buffer_ptr)++;
     9dc:	3202      	adds	r2, #2
     9de:	62aa      	str	r2, [r5, #40]	; 0x28
     9e0:	e7eb      	b.n	9ba <_usart_interrupt_handler+0x3e>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
     9e2:	2301      	movs	r3, #1
     9e4:	7523      	strb	r3, [r4, #20]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
     9e6:	07b3      	lsls	r3, r6, #30
     9e8:	d506      	bpl.n	9f8 <_usart_interrupt_handler+0x7c>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
     9ea:	2302      	movs	r3, #2
     9ec:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
     9ee:	2200      	movs	r2, #0
     9f0:	3331      	adds	r3, #49	; 0x31
     9f2:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
     9f4:	07fb      	lsls	r3, r7, #31
     9f6:	d41a      	bmi.n	a2e <_usart_interrupt_handler+0xb2>
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
     9f8:	0773      	lsls	r3, r6, #29
     9fa:	d565      	bpl.n	ac8 <_usart_interrupt_handler+0x14c>

		if (module->remaining_rx_buffer_length) {
     9fc:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
     9fe:	b29b      	uxth	r3, r3
     a00:	2b00      	cmp	r3, #0
     a02:	d05f      	beq.n	ac4 <_usart_interrupt_handler+0x148>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
     a04:	8b63      	ldrh	r3, [r4, #26]
     a06:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
     a08:	071a      	lsls	r2, r3, #28
     a0a:	d414      	bmi.n	a36 <_usart_interrupt_handler+0xba>
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
     a0c:	223f      	movs	r2, #63	; 0x3f
     a0e:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
     a10:	2b00      	cmp	r3, #0
     a12:	d034      	beq.n	a7e <_usart_interrupt_handler+0x102>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
     a14:	079a      	lsls	r2, r3, #30
     a16:	d511      	bpl.n	a3c <_usart_interrupt_handler+0xc0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
     a18:	221a      	movs	r2, #26
     a1a:	2332      	movs	r3, #50	; 0x32
     a1c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
     a1e:	3b30      	subs	r3, #48	; 0x30
     a20:	8363      	strh	r3, [r4, #26]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
     a22:	077b      	lsls	r3, r7, #29
     a24:	d550      	bpl.n	ac8 <_usart_interrupt_handler+0x14c>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
     a26:	0028      	movs	r0, r5
     a28:	696b      	ldr	r3, [r5, #20]
     a2a:	4798      	blx	r3
     a2c:	e04c      	b.n	ac8 <_usart_interrupt_handler+0x14c>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
     a2e:	0028      	movs	r0, r5
     a30:	68eb      	ldr	r3, [r5, #12]
     a32:	4798      	blx	r3
     a34:	e7e0      	b.n	9f8 <_usart_interrupt_handler+0x7c>
				error_code &= ~SERCOM_USART_STATUS_CTS;
     a36:	2237      	movs	r2, #55	; 0x37
     a38:	4013      	ands	r3, r2
     a3a:	e7e9      	b.n	a10 <_usart_interrupt_handler+0x94>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
     a3c:	075a      	lsls	r2, r3, #29
     a3e:	d505      	bpl.n	a4c <_usart_interrupt_handler+0xd0>
					module->rx_status = STATUS_ERR_OVERFLOW;
     a40:	221e      	movs	r2, #30
     a42:	2332      	movs	r3, #50	; 0x32
     a44:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
     a46:	3b2e      	subs	r3, #46	; 0x2e
     a48:	8363      	strh	r3, [r4, #26]
     a4a:	e7ea      	b.n	a22 <_usart_interrupt_handler+0xa6>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
     a4c:	07da      	lsls	r2, r3, #31
     a4e:	d505      	bpl.n	a5c <_usart_interrupt_handler+0xe0>
					module->rx_status = STATUS_ERR_BAD_DATA;
     a50:	2213      	movs	r2, #19
     a52:	2332      	movs	r3, #50	; 0x32
     a54:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
     a56:	3b31      	subs	r3, #49	; 0x31
     a58:	8363      	strh	r3, [r4, #26]
     a5a:	e7e2      	b.n	a22 <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_ISF) {
     a5c:	06da      	lsls	r2, r3, #27
     a5e:	d505      	bpl.n	a6c <_usart_interrupt_handler+0xf0>
					module->rx_status = STATUS_ERR_PROTOCOL;
     a60:	2242      	movs	r2, #66	; 0x42
     a62:	2332      	movs	r3, #50	; 0x32
     a64:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
     a66:	3b22      	subs	r3, #34	; 0x22
     a68:	8363      	strh	r3, [r4, #26]
     a6a:	e7da      	b.n	a22 <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_COLL) {
     a6c:	2220      	movs	r2, #32
     a6e:	421a      	tst	r2, r3
     a70:	d0d7      	beq.n	a22 <_usart_interrupt_handler+0xa6>
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
     a72:	3221      	adds	r2, #33	; 0x21
     a74:	2332      	movs	r3, #50	; 0x32
     a76:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
     a78:	3b12      	subs	r3, #18
     a7a:	8363      	strh	r3, [r4, #26]
     a7c:	e7d1      	b.n	a22 <_usart_interrupt_handler+0xa6>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
     a7e:	8d23      	ldrh	r3, [r4, #40]	; 0x28
     a80:	05db      	lsls	r3, r3, #23
     a82:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
     a84:	b2da      	uxtb	r2, r3
     a86:	6a69      	ldr	r1, [r5, #36]	; 0x24
     a88:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
     a8a:	6a6a      	ldr	r2, [r5, #36]	; 0x24
     a8c:	1c51      	adds	r1, r2, #1
     a8e:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
     a90:	7969      	ldrb	r1, [r5, #5]
     a92:	2901      	cmp	r1, #1
     a94:	d010      	beq.n	ab8 <_usart_interrupt_handler+0x13c>
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
     a96:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
     a98:	3b01      	subs	r3, #1
     a9a:	b29b      	uxth	r3, r3
     a9c:	85ab      	strh	r3, [r5, #44]	; 0x2c
     a9e:	2b00      	cmp	r3, #0
     aa0:	d112      	bne.n	ac8 <_usart_interrupt_handler+0x14c>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
     aa2:	3304      	adds	r3, #4
     aa4:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
     aa6:	2200      	movs	r2, #0
     aa8:	332e      	adds	r3, #46	; 0x2e
     aaa:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
     aac:	07bb      	lsls	r3, r7, #30
     aae:	d50b      	bpl.n	ac8 <_usart_interrupt_handler+0x14c>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
     ab0:	0028      	movs	r0, r5
     ab2:	692b      	ldr	r3, [r5, #16]
     ab4:	4798      	blx	r3
     ab6:	e007      	b.n	ac8 <_usart_interrupt_handler+0x14c>
					*(module->rx_buffer_ptr) = (received_data >> 8);
     ab8:	0a1b      	lsrs	r3, r3, #8
     aba:	7053      	strb	r3, [r2, #1]
					module->rx_buffer_ptr += 1;
     abc:	6a6b      	ldr	r3, [r5, #36]	; 0x24
     abe:	3301      	adds	r3, #1
     ac0:	626b      	str	r3, [r5, #36]	; 0x24
     ac2:	e7e8      	b.n	a96 <_usart_interrupt_handler+0x11a>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
     ac4:	2304      	movs	r3, #4
     ac6:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
     ac8:	06f3      	lsls	r3, r6, #27
     aca:	d504      	bpl.n	ad6 <_usart_interrupt_handler+0x15a>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
     acc:	2310      	movs	r3, #16
     ace:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
     ad0:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
     ad2:	06fb      	lsls	r3, r7, #27
     ad4:	d40e      	bmi.n	af4 <_usart_interrupt_handler+0x178>
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
     ad6:	06b3      	lsls	r3, r6, #26
     ad8:	d504      	bpl.n	ae4 <_usart_interrupt_handler+0x168>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
     ada:	2320      	movs	r3, #32
     adc:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
     ade:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
     ae0:	073b      	lsls	r3, r7, #28
     ae2:	d40b      	bmi.n	afc <_usart_interrupt_handler+0x180>
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
     ae4:	0733      	lsls	r3, r6, #28
     ae6:	d504      	bpl.n	af2 <_usart_interrupt_handler+0x176>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
     ae8:	2308      	movs	r3, #8
     aea:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
     aec:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
     aee:	06bb      	lsls	r3, r7, #26
     af0:	d408      	bmi.n	b04 <_usart_interrupt_handler+0x188>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
		}
	}
#endif
}
     af2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
     af4:	0028      	movs	r0, r5
     af6:	69eb      	ldr	r3, [r5, #28]
     af8:	4798      	blx	r3
     afa:	e7ec      	b.n	ad6 <_usart_interrupt_handler+0x15a>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
     afc:	0028      	movs	r0, r5
     afe:	69ab      	ldr	r3, [r5, #24]
     b00:	4798      	blx	r3
     b02:	e7ef      	b.n	ae4 <_usart_interrupt_handler+0x168>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
     b04:	6a2b      	ldr	r3, [r5, #32]
     b06:	0028      	movs	r0, r5
     b08:	4798      	blx	r3
}
     b0a:	e7f2      	b.n	af2 <_usart_interrupt_handler+0x176>
     b0c:	200030f8 	.word	0x200030f8

00000b10 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
     b10:	4770      	bx	lr
	...

00000b14 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
     b14:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
     b16:	4b0a      	ldr	r3, [pc, #40]	; (b40 <_sercom_set_handler+0x2c>)
     b18:	781b      	ldrb	r3, [r3, #0]
     b1a:	2b00      	cmp	r3, #0
     b1c:	d10c      	bne.n	b38 <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     b1e:	4f09      	ldr	r7, [pc, #36]	; (b44 <_sercom_set_handler+0x30>)
     b20:	4e09      	ldr	r6, [pc, #36]	; (b48 <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
     b22:	4d0a      	ldr	r5, [pc, #40]	; (b4c <_sercom_set_handler+0x38>)
     b24:	2400      	movs	r4, #0
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     b26:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
     b28:	195a      	adds	r2, r3, r5
     b2a:	6014      	str	r4, [r2, #0]
     b2c:	3304      	adds	r3, #4
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     b2e:	2b18      	cmp	r3, #24
     b30:	d1f9      	bne.n	b26 <_sercom_set_handler+0x12>
		}

		_handler_table_initialized = true;
     b32:	2201      	movs	r2, #1
     b34:	4b02      	ldr	r3, [pc, #8]	; (b40 <_sercom_set_handler+0x2c>)
     b36:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
     b38:	0080      	lsls	r0, r0, #2
     b3a:	4b02      	ldr	r3, [pc, #8]	; (b44 <_sercom_set_handler+0x30>)
     b3c:	50c1      	str	r1, [r0, r3]
}
     b3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
     b40:	2000008a 	.word	0x2000008a
     b44:	2000008c 	.word	0x2000008c
     b48:	00000b11 	.word	0x00000b11
     b4c:	200030f8 	.word	0x200030f8

00000b50 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
     b50:	b500      	push	{lr}
     b52:	b083      	sub	sp, #12
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
     b54:	2309      	movs	r3, #9
     b56:	466a      	mov	r2, sp
     b58:	7013      	strb	r3, [r2, #0]
     b5a:	3301      	adds	r3, #1
     b5c:	7053      	strb	r3, [r2, #1]
     b5e:	3301      	adds	r3, #1
     b60:	7093      	strb	r3, [r2, #2]
     b62:	3301      	adds	r3, #1
     b64:	70d3      	strb	r3, [r2, #3]
     b66:	3301      	adds	r3, #1
     b68:	7113      	strb	r3, [r2, #4]
     b6a:	3301      	adds	r3, #1
     b6c:	7153      	strb	r3, [r2, #5]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
     b6e:	4b03      	ldr	r3, [pc, #12]	; (b7c <_sercom_get_interrupt_vector+0x2c>)
     b70:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
     b72:	466b      	mov	r3, sp
     b74:	5618      	ldrsb	r0, [r3, r0]
}
     b76:	b003      	add	sp, #12
     b78:	bd00      	pop	{pc}
     b7a:	46c0      	nop			; (mov r8, r8)
     b7c:	00000451 	.word	0x00000451

00000b80 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
     b80:	b510      	push	{r4, lr}
     b82:	4b02      	ldr	r3, [pc, #8]	; (b8c <SERCOM0_Handler+0xc>)
     b84:	681b      	ldr	r3, [r3, #0]
     b86:	2000      	movs	r0, #0
     b88:	4798      	blx	r3
     b8a:	bd10      	pop	{r4, pc}
     b8c:	2000008c 	.word	0x2000008c

00000b90 <SERCOM1_Handler>:
     b90:	b510      	push	{r4, lr}
     b92:	4b02      	ldr	r3, [pc, #8]	; (b9c <SERCOM1_Handler+0xc>)
     b94:	685b      	ldr	r3, [r3, #4]
     b96:	2001      	movs	r0, #1
     b98:	4798      	blx	r3
     b9a:	bd10      	pop	{r4, pc}
     b9c:	2000008c 	.word	0x2000008c

00000ba0 <SERCOM2_Handler>:
     ba0:	b510      	push	{r4, lr}
     ba2:	4b02      	ldr	r3, [pc, #8]	; (bac <SERCOM2_Handler+0xc>)
     ba4:	689b      	ldr	r3, [r3, #8]
     ba6:	2002      	movs	r0, #2
     ba8:	4798      	blx	r3
     baa:	bd10      	pop	{r4, pc}
     bac:	2000008c 	.word	0x2000008c

00000bb0 <SERCOM3_Handler>:
     bb0:	b510      	push	{r4, lr}
     bb2:	4b02      	ldr	r3, [pc, #8]	; (bbc <SERCOM3_Handler+0xc>)
     bb4:	68db      	ldr	r3, [r3, #12]
     bb6:	2003      	movs	r0, #3
     bb8:	4798      	blx	r3
     bba:	bd10      	pop	{r4, pc}
     bbc:	2000008c 	.word	0x2000008c

00000bc0 <SERCOM4_Handler>:
     bc0:	b510      	push	{r4, lr}
     bc2:	4b02      	ldr	r3, [pc, #8]	; (bcc <SERCOM4_Handler+0xc>)
     bc4:	691b      	ldr	r3, [r3, #16]
     bc6:	2004      	movs	r0, #4
     bc8:	4798      	blx	r3
     bca:	bd10      	pop	{r4, pc}
     bcc:	2000008c 	.word	0x2000008c

00000bd0 <SERCOM5_Handler>:
     bd0:	b510      	push	{r4, lr}
     bd2:	4b02      	ldr	r3, [pc, #8]	; (bdc <SERCOM5_Handler+0xc>)
     bd4:	695b      	ldr	r3, [r3, #20]
     bd6:	2005      	movs	r0, #5
     bd8:	4798      	blx	r3
     bda:	bd10      	pop	{r4, pc}
     bdc:	2000008c 	.word	0x2000008c

00000be0 <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
     be0:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0UL;
     be2:	2300      	movs	r3, #0
     be4:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
     be6:	4b06      	ldr	r3, [pc, #24]	; (c00 <prvTaskExitError+0x20>)
     be8:	681b      	ldr	r3, [r3, #0]
     bea:	3301      	adds	r3, #1
     bec:	d001      	beq.n	bf2 <prvTaskExitError+0x12>
     bee:	b672      	cpsid	i
     bf0:	e7fe      	b.n	bf0 <prvTaskExitError+0x10>
	portDISABLE_INTERRUPTS();
     bf2:	b672      	cpsid	i
	while( ulDummy == 0 )
     bf4:	9b01      	ldr	r3, [sp, #4]
     bf6:	2b00      	cmp	r3, #0
     bf8:	d0fc      	beq.n	bf4 <prvTaskExitError+0x14>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
     bfa:	b002      	add	sp, #8
     bfc:	4770      	bx	lr
     bfe:	46c0      	nop			; (mov r8, r8)
     c00:	20000000 	.word	0x20000000
	...

00000c10 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
     c10:	4a0b      	ldr	r2, [pc, #44]	; (c40 <pxCurrentTCBConst2>)
     c12:	6813      	ldr	r3, [r2, #0]
     c14:	6818      	ldr	r0, [r3, #0]
     c16:	3020      	adds	r0, #32
     c18:	f380 8809 	msr	PSP, r0
     c1c:	2002      	movs	r0, #2
     c1e:	f380 8814 	msr	CONTROL, r0
     c22:	f3bf 8f6f 	isb	sy
     c26:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
     c28:	46ae      	mov	lr, r5
     c2a:	bc08      	pop	{r3}
     c2c:	bc04      	pop	{r2}
     c2e:	b662      	cpsie	i
     c30:	4718      	bx	r3
     c32:	46c0      	nop			; (mov r8, r8)
     c34:	46c0      	nop			; (mov r8, r8)
     c36:	46c0      	nop			; (mov r8, r8)
     c38:	46c0      	nop			; (mov r8, r8)
     c3a:	46c0      	nop			; (mov r8, r8)
     c3c:	46c0      	nop			; (mov r8, r8)
     c3e:	46c0      	nop			; (mov r8, r8)

00000c40 <pxCurrentTCBConst2>:
     c40:	20002f8c 	.word	0x20002f8c

00000c44 <pxPortInitialiseStack>:
{
     c44:	b510      	push	{r4, lr}
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
     c46:	1f03      	subs	r3, r0, #4
     c48:	2480      	movs	r4, #128	; 0x80
     c4a:	0464      	lsls	r4, r4, #17
     c4c:	601c      	str	r4, [r3, #0]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
     c4e:	3b04      	subs	r3, #4
     c50:	6019      	str	r1, [r3, #0]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
     c52:	3b04      	subs	r3, #4
     c54:	4902      	ldr	r1, [pc, #8]	; (c60 <pxPortInitialiseStack+0x1c>)
     c56:	6019      	str	r1, [r3, #0]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
     c58:	3b14      	subs	r3, #20
     c5a:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
     c5c:	3840      	subs	r0, #64	; 0x40
}
     c5e:	bd10      	pop	{r4, pc}
     c60:	00000be1 	.word	0x00000be1

00000c64 <SVC_Handler>:
}
     c64:	4770      	bx	lr
	...

00000c68 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
     c68:	b570      	push	{r4, r5, r6, lr}
	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
     c6a:	4b13      	ldr	r3, [pc, #76]	; (cb8 <xPortStartScheduler+0x50>)
     c6c:	6819      	ldr	r1, [r3, #0]
     c6e:	22ff      	movs	r2, #255	; 0xff
     c70:	0412      	lsls	r2, r2, #16
     c72:	430a      	orrs	r2, r1
     c74:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
     c76:	6819      	ldr	r1, [r3, #0]
     c78:	22ff      	movs	r2, #255	; 0xff
     c7a:	0612      	lsls	r2, r2, #24
     c7c:	430a      	orrs	r2, r1
     c7e:	601a      	str	r2, [r3, #0]
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
	/* Stop and reset the SysTick. */
	*(portNVIC_SYSTICK_CTRL) = 0UL;
     c80:	4d0e      	ldr	r5, [pc, #56]	; (cbc <xPortStartScheduler+0x54>)
     c82:	2400      	movs	r4, #0
     c84:	602c      	str	r4, [r5, #0]
	*(portNVIC_SYSTICK_CURRENT_VALUE) = 0UL;
     c86:	4b0e      	ldr	r3, [pc, #56]	; (cc0 <xPortStartScheduler+0x58>)
     c88:	601c      	str	r4, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	*(portNVIC_SYSTICK_LOAD) = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
     c8a:	2000      	movs	r0, #0
     c8c:	4b0d      	ldr	r3, [pc, #52]	; (cc4 <xPortStartScheduler+0x5c>)
     c8e:	4798      	blx	r3
     c90:	21fa      	movs	r1, #250	; 0xfa
     c92:	0089      	lsls	r1, r1, #2
     c94:	4b0c      	ldr	r3, [pc, #48]	; (cc8 <xPortStartScheduler+0x60>)
     c96:	4798      	blx	r3
     c98:	3801      	subs	r0, #1
     c9a:	4b0c      	ldr	r3, [pc, #48]	; (ccc <xPortStartScheduler+0x64>)
     c9c:	6018      	str	r0, [r3, #0]
	*(portNVIC_SYSTICK_CTRL) = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
     c9e:	2307      	movs	r3, #7
     ca0:	602b      	str	r3, [r5, #0]
	uxCriticalNesting = 0;
     ca2:	4b0b      	ldr	r3, [pc, #44]	; (cd0 <xPortStartScheduler+0x68>)
     ca4:	601c      	str	r4, [r3, #0]
	vPortStartFirstTask();
     ca6:	4b0b      	ldr	r3, [pc, #44]	; (cd4 <xPortStartScheduler+0x6c>)
     ca8:	4798      	blx	r3
	vTaskSwitchContext();
     caa:	4b0b      	ldr	r3, [pc, #44]	; (cd8 <xPortStartScheduler+0x70>)
     cac:	4798      	blx	r3
	prvTaskExitError();
     cae:	4b0b      	ldr	r3, [pc, #44]	; (cdc <xPortStartScheduler+0x74>)
     cb0:	4798      	blx	r3
}
     cb2:	2000      	movs	r0, #0
     cb4:	bd70      	pop	{r4, r5, r6, pc}
     cb6:	46c0      	nop			; (mov r8, r8)
     cb8:	e000ed20 	.word	0xe000ed20
     cbc:	e000e010 	.word	0xe000e010
     cc0:	e000e018 	.word	0xe000e018
     cc4:	00002aa1 	.word	0x00002aa1
     cc8:	00002e81 	.word	0x00002e81
     ccc:	e000e014 	.word	0xe000e014
     cd0:	20000000 	.word	0x20000000
     cd4:	00000c11 	.word	0x00000c11
     cd8:	00001e29 	.word	0x00001e29
     cdc:	00000be1 	.word	0x00000be1

00000ce0 <vPortYield>:
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
     ce0:	2280      	movs	r2, #128	; 0x80
     ce2:	0552      	lsls	r2, r2, #21
     ce4:	4b03      	ldr	r3, [pc, #12]	; (cf4 <vPortYield+0x14>)
     ce6:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
     ce8:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
     cec:	f3bf 8f6f 	isb	sy
}
     cf0:	4770      	bx	lr
     cf2:	46c0      	nop			; (mov r8, r8)
     cf4:	e000ed04 	.word	0xe000ed04

00000cf8 <vPortEnterCritical>:
    portDISABLE_INTERRUPTS();
     cf8:	b672      	cpsid	i
    uxCriticalNesting++;
     cfa:	4a04      	ldr	r2, [pc, #16]	; (d0c <vPortEnterCritical+0x14>)
     cfc:	6813      	ldr	r3, [r2, #0]
     cfe:	3301      	adds	r3, #1
     d00:	6013      	str	r3, [r2, #0]
	__asm volatile( "dsb" ::: "memory" );
     d02:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
     d06:	f3bf 8f6f 	isb	sy
}
     d0a:	4770      	bx	lr
     d0c:	20000000 	.word	0x20000000

00000d10 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
     d10:	4b06      	ldr	r3, [pc, #24]	; (d2c <vPortExitCritical+0x1c>)
     d12:	681b      	ldr	r3, [r3, #0]
     d14:	2b00      	cmp	r3, #0
     d16:	d101      	bne.n	d1c <vPortExitCritical+0xc>
     d18:	b672      	cpsid	i
     d1a:	e7fe      	b.n	d1a <vPortExitCritical+0xa>
    uxCriticalNesting--;
     d1c:	3b01      	subs	r3, #1
     d1e:	4a03      	ldr	r2, [pc, #12]	; (d2c <vPortExitCritical+0x1c>)
     d20:	6013      	str	r3, [r2, #0]
    if( uxCriticalNesting == 0 )
     d22:	2b00      	cmp	r3, #0
     d24:	d100      	bne.n	d28 <vPortExitCritical+0x18>
        portENABLE_INTERRUPTS();
     d26:	b662      	cpsie	i
}
     d28:	4770      	bx	lr
     d2a:	46c0      	nop			; (mov r8, r8)
     d2c:	20000000 	.word	0x20000000

00000d30 <ulSetInterruptMaskFromISR>:
	__asm volatile(
     d30:	f3ef 8010 	mrs	r0, PRIMASK
     d34:	b672      	cpsid	i
     d36:	4770      	bx	lr

00000d38 <vClearInterruptMaskFromISR>:
	__asm volatile(
     d38:	f380 8810 	msr	PRIMASK, r0
     d3c:	4770      	bx	lr
	...

00000d40 <PendSV_Handler>:
	__asm volatile
     d40:	f3ef 8009 	mrs	r0, PSP
     d44:	4b0e      	ldr	r3, [pc, #56]	; (d80 <pxCurrentTCBConst>)
     d46:	681a      	ldr	r2, [r3, #0]
     d48:	3820      	subs	r0, #32
     d4a:	6010      	str	r0, [r2, #0]
     d4c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
     d4e:	4644      	mov	r4, r8
     d50:	464d      	mov	r5, r9
     d52:	4656      	mov	r6, sl
     d54:	465f      	mov	r7, fp
     d56:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
     d58:	b508      	push	{r3, lr}
     d5a:	b672      	cpsid	i
     d5c:	f001 f864 	bl	1e28 <vTaskSwitchContext>
     d60:	b662      	cpsie	i
     d62:	bc0c      	pop	{r2, r3}
     d64:	6811      	ldr	r1, [r2, #0]
     d66:	6808      	ldr	r0, [r1, #0]
     d68:	3010      	adds	r0, #16
     d6a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
     d6c:	46a0      	mov	r8, r4
     d6e:	46a9      	mov	r9, r5
     d70:	46b2      	mov	sl, r6
     d72:	46bb      	mov	fp, r7
     d74:	f380 8809 	msr	PSP, r0
     d78:	3820      	subs	r0, #32
     d7a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
     d7c:	4718      	bx	r3
     d7e:	46c0      	nop			; (mov r8, r8)

00000d80 <pxCurrentTCBConst>:
     d80:	20002f8c 	.word	0x20002f8c

00000d84 <SysTick_Handler>:
{
     d84:	b510      	push	{r4, lr}
	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
     d86:	4b07      	ldr	r3, [pc, #28]	; (da4 <SysTick_Handler+0x20>)
     d88:	4798      	blx	r3
     d8a:	0004      	movs	r4, r0
		if( xTaskIncrementTick() != pdFALSE )
     d8c:	4b06      	ldr	r3, [pc, #24]	; (da8 <SysTick_Handler+0x24>)
     d8e:	4798      	blx	r3
     d90:	2800      	cmp	r0, #0
     d92:	d003      	beq.n	d9c <SysTick_Handler+0x18>
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
     d94:	2280      	movs	r2, #128	; 0x80
     d96:	0552      	lsls	r2, r2, #21
     d98:	4b04      	ldr	r3, [pc, #16]	; (dac <SysTick_Handler+0x28>)
     d9a:	601a      	str	r2, [r3, #0]
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
     d9c:	0020      	movs	r0, r4
     d9e:	4b04      	ldr	r3, [pc, #16]	; (db0 <SysTick_Handler+0x2c>)
     da0:	4798      	blx	r3
}
     da2:	bd10      	pop	{r4, pc}
     da4:	00000d31 	.word	0x00000d31
     da8:	00001bc9 	.word	0x00001bc9
     dac:	e000ed04 	.word	0xe000ed04
     db0:	00000d39 	.word	0x00000d39

00000db4 <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
     db4:	b570      	push	{r4, r5, r6, lr}
     db6:	0004      	movs	r4, r0
static uint8_t *pucAlignedHeap = NULL;

	/* Ensure that blocks are always aligned to the required number of bytes. */
	#if( portBYTE_ALIGNMENT != 1 )
	{
		if( xWantedSize & portBYTE_ALIGNMENT_MASK )
     db8:	0743      	lsls	r3, r0, #29
     dba:	d002      	beq.n	dc2 <pvPortMalloc+0xe>
		{
			/* Byte alignment required. */
			xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
     dbc:	2307      	movs	r3, #7
     dbe:	439c      	bics	r4, r3
     dc0:	3408      	adds	r4, #8
		}
	}
	#endif

	vTaskSuspendAll();
     dc2:	4b13      	ldr	r3, [pc, #76]	; (e10 <pvPortMalloc+0x5c>)
     dc4:	4798      	blx	r3
	{
		if( pucAlignedHeap == NULL )
     dc6:	4b13      	ldr	r3, [pc, #76]	; (e14 <pvPortMalloc+0x60>)
     dc8:	681b      	ldr	r3, [r3, #0]
     dca:	2b00      	cmp	r3, #0
     dcc:	d012      	beq.n	df4 <pvPortMalloc+0x40>
			/* Ensure the heap starts on a correctly aligned boundary. */
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
		}

		/* Check there is enough room left for the allocation. */
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
     dce:	4b12      	ldr	r3, [pc, #72]	; (e18 <pvPortMalloc+0x64>)
     dd0:	681b      	ldr	r3, [r3, #0]
     dd2:	18e4      	adds	r4, r4, r3
     dd4:	4a11      	ldr	r2, [pc, #68]	; (e1c <pvPortMalloc+0x68>)
     dd6:	4294      	cmp	r4, r2
     dd8:	d813      	bhi.n	e02 <pvPortMalloc+0x4e>
     dda:	42a3      	cmp	r3, r4
     ddc:	d211      	bcs.n	e02 <pvPortMalloc+0x4e>
			( ( xNextFreeByte + xWantedSize ) > xNextFreeByte )	)/* Check for overflow. */
		{
			/* Return the next free byte then increment the index past this
			block. */
			pvReturn = pucAlignedHeap + xNextFreeByte;
     dde:	4a0d      	ldr	r2, [pc, #52]	; (e14 <pvPortMalloc+0x60>)
     de0:	6815      	ldr	r5, [r2, #0]
     de2:	18ed      	adds	r5, r5, r3
			xNextFreeByte += xWantedSize;
     de4:	4b0c      	ldr	r3, [pc, #48]	; (e18 <pvPortMalloc+0x64>)
     de6:	601c      	str	r4, [r3, #0]
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
     de8:	4b0d      	ldr	r3, [pc, #52]	; (e20 <pvPortMalloc+0x6c>)
     dea:	4798      	blx	r3

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
     dec:	2d00      	cmp	r5, #0
     dee:	d00a      	beq.n	e06 <pvPortMalloc+0x52>
		}
	}
	#endif

	return pvReturn;
}
     df0:	0028      	movs	r0, r5
     df2:	bd70      	pop	{r4, r5, r6, pc}
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
     df4:	2207      	movs	r2, #7
     df6:	4b0b      	ldr	r3, [pc, #44]	; (e24 <pvPortMalloc+0x70>)
     df8:	3308      	adds	r3, #8
     dfa:	4393      	bics	r3, r2
     dfc:	4a05      	ldr	r2, [pc, #20]	; (e14 <pvPortMalloc+0x60>)
     dfe:	6013      	str	r3, [r2, #0]
     e00:	e7e5      	b.n	dce <pvPortMalloc+0x1a>
	( void ) xTaskResumeAll();
     e02:	4b07      	ldr	r3, [pc, #28]	; (e20 <pvPortMalloc+0x6c>)
     e04:	4798      	blx	r3
			vApplicationMallocFailedHook();
     e06:	4b08      	ldr	r3, [pc, #32]	; (e28 <pvPortMalloc+0x74>)
     e08:	4798      	blx	r3
     e0a:	2500      	movs	r5, #0
	return pvReturn;
     e0c:	e7f0      	b.n	df0 <pvPortMalloc+0x3c>
     e0e:	46c0      	nop			; (mov r8, r8)
     e10:	00001bad 	.word	0x00001bad
     e14:	200000a4 	.word	0x200000a4
     e18:	20002f88 	.word	0x20002f88
     e1c:	00002ed7 	.word	0x00002ed7
     e20:	00001ce9 	.word	0x00001ce9
     e24:	200000a8 	.word	0x200000a8
     e28:	00002e7b 	.word	0x00002e7b

00000e2c <vPortFree>:
	heap_4.c for alternative implementations, and the memory management pages of
	http://www.FreeRTOS.org for more information. */
	( void ) pv;

	/* Force an assert as it is invalid to call this function. */
	configASSERT( pv == NULL );
     e2c:	2800      	cmp	r0, #0
     e2e:	d001      	beq.n	e34 <vPortFree+0x8>
     e30:	b672      	cpsid	i
     e32:	e7fe      	b.n	e32 <vPortFree+0x6>
}
     e34:	4770      	bx	lr
	...

00000e38 <dUART_WriteCallback>:
* @param[out]	N/A
* @return		N/A
* @note
*****************************************************************************/
void dUART_WriteCallback(struct usart_module *const usart_module)
{
     e38:	b510      	push	{r4, lr}
    // Only continue if there are more characters to send
	if (circular_buf_get(cbufTx, (uint8_t *)&latestTx) != -1)  
     e3a:	4b06      	ldr	r3, [pc, #24]	; (e54 <dUART_WriteCallback+0x1c>)
     e3c:	6818      	ldr	r0, [r3, #0]
     e3e:	4906      	ldr	r1, [pc, #24]	; (e58 <dUART_WriteCallback+0x20>)
     e40:	4b06      	ldr	r3, [pc, #24]	; (e5c <dUART_WriteCallback+0x24>)
     e42:	4798      	blx	r3
     e44:	1c43      	adds	r3, r0, #1
     e46:	d004      	beq.n	e52 <dUART_WriteCallback+0x1a>
    {
        usart_write_buffer_job(&usart_instance, (uint8_t *)&latestTx, 1);
     e48:	2201      	movs	r2, #1
     e4a:	4903      	ldr	r1, [pc, #12]	; (e58 <dUART_WriteCallback+0x20>)
     e4c:	4804      	ldr	r0, [pc, #16]	; (e60 <dUART_WriteCallback+0x28>)
     e4e:	4b05      	ldr	r3, [pc, #20]	; (e64 <dUART_WriteCallback+0x2c>)
     e50:	4798      	blx	r3
    }
     e52:	bd10      	pop	{r4, pc}
     e54:	20003554 	.word	0x20003554
     e58:	20003550 	.word	0x20003550
     e5c:	00000509 	.word	0x00000509
     e60:	20003110 	.word	0x20003110
     e64:	00000921 	.word	0x00000921

00000e68 <dUART_WriteString>:
{
     e68:	b5f0      	push	{r4, r5, r6, r7, lr}
     e6a:	46c6      	mov	lr, r8
     e6c:	b500      	push	{lr}
     e6e:	0005      	movs	r5, r0
     e70:	2400      	movs	r4, #0
    if (string != NULL) {
     e72:	2800      	cmp	r0, #0
     e74:	d012      	beq.n	e9c <dUART_WriteString+0x34>
        for (size_t iter = 0; iter < strlen(string); iter++) {
     e76:	4e11      	ldr	r6, [pc, #68]	; (ebc <dUART_WriteString+0x54>)
            circular_buf_put(cbufTx, string[iter]);
     e78:	4f11      	ldr	r7, [pc, #68]	; (ec0 <dUART_WriteString+0x58>)
     e7a:	4b12      	ldr	r3, [pc, #72]	; (ec4 <dUART_WriteString+0x5c>)
     e7c:	4698      	mov	r8, r3
     e7e:	e003      	b.n	e88 <dUART_WriteString+0x20>
     e80:	5d29      	ldrb	r1, [r5, r4]
     e82:	6838      	ldr	r0, [r7, #0]
     e84:	47c0      	blx	r8
        for (size_t iter = 0; iter < strlen(string); iter++) {
     e86:	3401      	adds	r4, #1
     e88:	0028      	movs	r0, r5
     e8a:	47b0      	blx	r6
     e8c:	4284      	cmp	r4, r0
     e8e:	d3f7      	bcc.n	e80 <dUART_WriteString+0x18>
        if (usart_get_job_status(&usart_instance, USART_TRANSCEIVER_TX) == STATUS_OK) {
     e90:	2101      	movs	r1, #1
     e92:	480d      	ldr	r0, [pc, #52]	; (ec8 <dUART_WriteString+0x60>)
     e94:	4b0d      	ldr	r3, [pc, #52]	; (ecc <dUART_WriteString+0x64>)
     e96:	4798      	blx	r3
     e98:	2800      	cmp	r0, #0
     e9a:	d002      	beq.n	ea2 <dUART_WriteString+0x3a>
}
     e9c:	bc04      	pop	{r2}
     e9e:	4690      	mov	r8, r2
     ea0:	bdf0      	pop	{r4, r5, r6, r7, pc}
            circular_buf_get(cbufTx, (uint8_t *)&latestTx);  // Perform only if the SERCOM TX is free (not busy)
     ea2:	4c0b      	ldr	r4, [pc, #44]	; (ed0 <dUART_WriteString+0x68>)
     ea4:	4b06      	ldr	r3, [pc, #24]	; (ec0 <dUART_WriteString+0x58>)
     ea6:	6818      	ldr	r0, [r3, #0]
     ea8:	0021      	movs	r1, r4
     eaa:	4b0a      	ldr	r3, [pc, #40]	; (ed4 <dUART_WriteString+0x6c>)
     eac:	4798      	blx	r3
            usart_write_buffer_job(&usart_instance, (uint8_t *)&latestTx, 1);
     eae:	2201      	movs	r2, #1
     eb0:	0021      	movs	r1, r4
     eb2:	4805      	ldr	r0, [pc, #20]	; (ec8 <dUART_WriteString+0x60>)
     eb4:	4b08      	ldr	r3, [pc, #32]	; (ed8 <dUART_WriteString+0x70>)
     eb6:	4798      	blx	r3
}
     eb8:	e7f0      	b.n	e9c <dUART_WriteString+0x34>
     eba:	46c0      	nop			; (mov r8, r8)
     ebc:	00003245 	.word	0x00003245
     ec0:	20003554 	.word	0x20003554
     ec4:	000004dd 	.word	0x000004dd
     ec8:	20003110 	.word	0x20003110
     ecc:	00000961 	.word	0x00000961
     ed0:	20003550 	.word	0x20003550
     ed4:	00000509 	.word	0x00000509
     ed8:	00000921 	.word	0x00000921

00000edc <dUART_Task>:
void dUART_Task(void * parameter) {
     edc:	b5f0      	push	{r4, r5, r6, r7, lr}
     ede:	b087      	sub	sp, #28
		if(xQueueReceive(MsgQueue, (void*)&value, 0) == pdTRUE) {
     ee0:	4d10      	ldr	r5, [pc, #64]	; (f24 <dUART_Task+0x48>)
     ee2:	4c11      	ldr	r4, [pc, #68]	; (f28 <dUART_Task+0x4c>)
			if((uint8_t)latestRx == '\r') {
     ee4:	4f11      	ldr	r7, [pc, #68]	; (f2c <dUART_Task+0x50>)
     ee6:	e00b      	b.n	f00 <dUART_Task+0x24>
				dUART_WriteString((char *)"\r\n");
     ee8:	4811      	ldr	r0, [pc, #68]	; (f30 <dUART_Task+0x54>)
     eea:	4b12      	ldr	r3, [pc, #72]	; (f34 <dUART_Task+0x58>)
     eec:	4798      	blx	r3
				vTaskDelay(1000 / portTICK_PERIOD_MS);
     eee:	20fa      	movs	r0, #250	; 0xfa
     ef0:	0080      	lsls	r0, r0, #2
     ef2:	4b11      	ldr	r3, [pc, #68]	; (f38 <dUART_Task+0x5c>)
     ef4:	4798      	blx	r3
				memset(rxCharacterBuffer, 0x00, MAX_INPUT_LENGTH_CLI);
     ef6:	2214      	movs	r2, #20
     ef8:	2100      	movs	r1, #0
     efa:	4810      	ldr	r0, [pc, #64]	; (f3c <dUART_Task+0x60>)
     efc:	4b10      	ldr	r3, [pc, #64]	; (f40 <dUART_Task+0x64>)
     efe:	4798      	blx	r3
		if(xQueueReceive(MsgQueue, (void*)&value, 0) == pdTRUE) {
     f00:	2200      	movs	r2, #0
     f02:	a905      	add	r1, sp, #20
     f04:	6828      	ldr	r0, [r5, #0]
     f06:	47a0      	blx	r4
     f08:	2801      	cmp	r0, #1
     f0a:	d1f9      	bne.n	f00 <dUART_Task+0x24>
			if((uint8_t)latestRx == '\r') {
     f0c:	783b      	ldrb	r3, [r7, #0]
     f0e:	2b0d      	cmp	r3, #13
     f10:	d0ea      	beq.n	ee8 <dUART_Task+0xc>
				snprintf(str, sizeof(str), "%c", latestRx);
     f12:	4a0c      	ldr	r2, [pc, #48]	; (f44 <dUART_Task+0x68>)
     f14:	2114      	movs	r1, #20
     f16:	4668      	mov	r0, sp
     f18:	4e0b      	ldr	r6, [pc, #44]	; (f48 <dUART_Task+0x6c>)
     f1a:	47b0      	blx	r6
				dUART_WriteString(str);
     f1c:	4668      	mov	r0, sp
     f1e:	4b05      	ldr	r3, [pc, #20]	; (f34 <dUART_Task+0x58>)
     f20:	4798      	blx	r3
     f22:	e7ed      	b.n	f00 <dUART_Task+0x24>
     f24:	20003144 	.word	0x20003144
     f28:	00001669 	.word	0x00001669
     f2c:	2000314c 	.word	0x2000314c
     f30:	000038f0 	.word	0x000038f0
     f34:	00000e69 	.word	0x00000e69
     f38:	00001de9 	.word	0x00001de9
     f3c:	20003350 	.word	0x20003350
     f40:	0000305b 	.word	0x0000305b
     f44:	000038f4 	.word	0x000038f4
     f48:	000031e1 	.word	0x000031e1

00000f4c <dUART_ReadCallback>:
{
     f4c:	b510      	push	{r4, lr}
	circular_buf_put(cbufRx, (uint8_t)latestRx);
     f4e:	4c0c      	ldr	r4, [pc, #48]	; (f80 <dUART_ReadCallback+0x34>)
     f50:	7821      	ldrb	r1, [r4, #0]
     f52:	4b0c      	ldr	r3, [pc, #48]	; (f84 <dUART_ReadCallback+0x38>)
     f54:	6818      	ldr	r0, [r3, #0]
     f56:	4b0c      	ldr	r3, [pc, #48]	; (f88 <dUART_ReadCallback+0x3c>)
     f58:	4798      	blx	r3
	if(xQueueSendFromISR(MsgQueue, (const void* )&latestRx, pdFALSE) != pdTRUE) {
     f5a:	4b0c      	ldr	r3, [pc, #48]	; (f8c <dUART_ReadCallback+0x40>)
     f5c:	6818      	ldr	r0, [r3, #0]
     f5e:	2300      	movs	r3, #0
     f60:	2200      	movs	r2, #0
     f62:	0021      	movs	r1, r4
     f64:	4c0a      	ldr	r4, [pc, #40]	; (f90 <dUART_ReadCallback+0x44>)
     f66:	47a0      	blx	r4
     f68:	2801      	cmp	r0, #1
     f6a:	d002      	beq.n	f72 <dUART_ReadCallback+0x26>
		dUART_WriteString("Queue Full!!\r\n");
     f6c:	4809      	ldr	r0, [pc, #36]	; (f94 <dUART_ReadCallback+0x48>)
     f6e:	4b0a      	ldr	r3, [pc, #40]	; (f98 <dUART_ReadCallback+0x4c>)
     f70:	4798      	blx	r3
	usart_read_buffer_job(&usart_instance, (uint8_t *)&latestRx, 1);  
     f72:	2201      	movs	r2, #1
     f74:	4902      	ldr	r1, [pc, #8]	; (f80 <dUART_ReadCallback+0x34>)
     f76:	4809      	ldr	r0, [pc, #36]	; (f9c <dUART_ReadCallback+0x50>)
     f78:	4b09      	ldr	r3, [pc, #36]	; (fa0 <dUART_ReadCallback+0x54>)
     f7a:	4798      	blx	r3
}
     f7c:	bd10      	pop	{r4, pc}
     f7e:	46c0      	nop			; (mov r8, r8)
     f80:	2000314c 	.word	0x2000314c
     f84:	20003148 	.word	0x20003148
     f88:	000004dd 	.word	0x000004dd
     f8c:	20003144 	.word	0x20003144
     f90:	00001599 	.word	0x00001599
     f94:	000038e4 	.word	0x000038e4
     f98:	00000e69 	.word	0x00000e69
     f9c:	20003110 	.word	0x20003110
     fa0:	00000941 	.word	0x00000941

00000fa4 <dUART_Initialize>:
{
     fa4:	b530      	push	{r4, r5, lr}
     fa6:	b091      	sub	sp, #68	; 0x44
    cbufRx = circular_buf_init((uint8_t *)rxCharacterBuffer, RX_BUFFER_SIZE);
     fa8:	2580      	movs	r5, #128	; 0x80
     faa:	00ad      	lsls	r5, r5, #2
     fac:	0029      	movs	r1, r5
     fae:	4839      	ldr	r0, [pc, #228]	; (1094 <dUART_Initialize+0xf0>)
     fb0:	4c39      	ldr	r4, [pc, #228]	; (1098 <dUART_Initialize+0xf4>)
     fb2:	47a0      	blx	r4
     fb4:	4b39      	ldr	r3, [pc, #228]	; (109c <dUART_Initialize+0xf8>)
     fb6:	6018      	str	r0, [r3, #0]
    cbufTx = circular_buf_init((uint8_t *)txCharacterBuffer, RX_BUFFER_SIZE);
     fb8:	0029      	movs	r1, r5
     fba:	4839      	ldr	r0, [pc, #228]	; (10a0 <dUART_Initialize+0xfc>)
     fbc:	47a0      	blx	r4
     fbe:	4b39      	ldr	r3, [pc, #228]	; (10a4 <dUART_Initialize+0x100>)
     fc0:	6018      	str	r0, [r3, #0]
	MsgQueue = xQueueCreate(QUEUE_LENGTH, sizeof(char));
     fc2:	2200      	movs	r2, #0
     fc4:	2101      	movs	r1, #1
     fc6:	2005      	movs	r0, #5
     fc8:	4b37      	ldr	r3, [pc, #220]	; (10a8 <dUART_Initialize+0x104>)
     fca:	4798      	blx	r3
     fcc:	4b37      	ldr	r3, [pc, #220]	; (10ac <dUART_Initialize+0x108>)
     fce:	6018      	str	r0, [r3, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
     fd0:	2380      	movs	r3, #128	; 0x80
     fd2:	05db      	lsls	r3, r3, #23
     fd4:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
     fd6:	2300      	movs	r3, #0
     fd8:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
     fda:	22ff      	movs	r2, #255	; 0xff
     fdc:	4669      	mov	r1, sp
     fde:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
     fe0:	2200      	movs	r2, #0
     fe2:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
     fe4:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
	config->receiver_enable  = true;
     fe6:	2101      	movs	r1, #1
     fe8:	2024      	movs	r0, #36	; 0x24
     fea:	466c      	mov	r4, sp
     fec:	5421      	strb	r1, [r4, r0]
	config->transmitter_enable = true;
     fee:	3001      	adds	r0, #1
     ff0:	5421      	strb	r1, [r4, r0]
	config->clock_polarity_inverted = false;
     ff2:	3125      	adds	r1, #37	; 0x25
     ff4:	5463      	strb	r3, [r4, r1]
	config->use_external_clock = false;
     ff6:	3101      	adds	r1, #1
     ff8:	5463      	strb	r3, [r4, r1]
	config->ext_clock_freq   = 0;
     ffa:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
     ffc:	3105      	adds	r1, #5
     ffe:	5463      	strb	r3, [r4, r1]
	config->generator_source = GCLK_GENERATOR_0;
    1000:	3101      	adds	r1, #1
    1002:	5463      	strb	r3, [r4, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    1004:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    1006:	8223      	strh	r3, [r4, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    1008:	76e3      	strb	r3, [r4, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    100a:	7622      	strb	r2, [r4, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    100c:	7722      	strb	r2, [r4, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    100e:	7662      	strb	r2, [r4, #25]
	config->receive_pulse_length                    = 19;
    1010:	2313      	movs	r3, #19
    1012:	76a3      	strb	r3, [r4, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    1014:	7762      	strb	r2, [r4, #29]
    config_usart.baudrate = 115200;
    1016:	23e1      	movs	r3, #225	; 0xe1
    1018:	025b      	lsls	r3, r3, #9
    101a:	9308      	str	r3, [sp, #32]
    config_usart.mux_setting = EDBG_CDC_SERCOM_MUX_SETTING;
    101c:	23c4      	movs	r3, #196	; 0xc4
    101e:	039b      	lsls	r3, r3, #14
    1020:	9303      	str	r3, [sp, #12]
    config_usart.pinmux_pad0 = EDBG_CDC_SERCOM_PINMUX_PAD0;
    1022:	2301      	movs	r3, #1
    1024:	425b      	negs	r3, r3
    1026:	930c      	str	r3, [sp, #48]	; 0x30
    config_usart.pinmux_pad1 = EDBG_CDC_SERCOM_PINMUX_PAD1;
    1028:	930d      	str	r3, [sp, #52]	; 0x34
    config_usart.pinmux_pad2 = EDBG_CDC_SERCOM_PINMUX_PAD2;
    102a:	4b21      	ldr	r3, [pc, #132]	; (10b0 <dUART_Initialize+0x10c>)
    102c:	930e      	str	r3, [sp, #56]	; 0x38
    config_usart.pinmux_pad3 = EDBG_CDC_SERCOM_PINMUX_PAD3;
    102e:	4b21      	ldr	r3, [pc, #132]	; (10b4 <dUART_Initialize+0x110>)
    1030:	930f      	str	r3, [sp, #60]	; 0x3c
    while (usart_init(&usart_instance, EDBG_CDC_MODULE, &config_usart) != STATUS_OK) {
    1032:	4d21      	ldr	r5, [pc, #132]	; (10b8 <dUART_Initialize+0x114>)
    1034:	4c21      	ldr	r4, [pc, #132]	; (10bc <dUART_Initialize+0x118>)
    1036:	466a      	mov	r2, sp
    1038:	4921      	ldr	r1, [pc, #132]	; (10c0 <dUART_Initialize+0x11c>)
    103a:	0028      	movs	r0, r5
    103c:	47a0      	blx	r4
    103e:	2800      	cmp	r0, #0
    1040:	d1f9      	bne.n	1036 <dUART_Initialize+0x92>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1042:	4d1d      	ldr	r5, [pc, #116]	; (10b8 <dUART_Initialize+0x114>)
    1044:	682c      	ldr	r4, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    1046:	0020      	movs	r0, r4
    1048:	4b1e      	ldr	r3, [pc, #120]	; (10c4 <dUART_Initialize+0x120>)
    104a:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    104c:	231f      	movs	r3, #31
    104e:	4018      	ands	r0, r3
    1050:	3b1e      	subs	r3, #30
    1052:	4083      	lsls	r3, r0
    1054:	4a1c      	ldr	r2, [pc, #112]	; (10c8 <dUART_Initialize+0x124>)
    1056:	6013      	str	r3, [r2, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
    1058:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    105a:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    105c:	2b00      	cmp	r3, #0
    105e:	d1fc      	bne.n	105a <dUART_Initialize+0xb6>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    1060:	6823      	ldr	r3, [r4, #0]
    1062:	2202      	movs	r2, #2
    1064:	4313      	orrs	r3, r2
    1066:	6023      	str	r3, [r4, #0]
    usart_register_callback(&usart_instance, dUART_WriteCallback, USART_CALLBACK_BUFFER_TRANSMITTED);
    1068:	4c13      	ldr	r4, [pc, #76]	; (10b8 <dUART_Initialize+0x114>)
    106a:	2200      	movs	r2, #0
    106c:	4917      	ldr	r1, [pc, #92]	; (10cc <dUART_Initialize+0x128>)
    106e:	0020      	movs	r0, r4
    1070:	4d17      	ldr	r5, [pc, #92]	; (10d0 <dUART_Initialize+0x12c>)
    1072:	47a8      	blx	r5
    usart_register_callback(&usart_instance, dUART_ReadCallback, USART_CALLBACK_BUFFER_RECEIVED);
    1074:	2201      	movs	r2, #1
    1076:	4917      	ldr	r1, [pc, #92]	; (10d4 <dUART_Initialize+0x130>)
    1078:	0020      	movs	r0, r4
    107a:	47a8      	blx	r5
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
    107c:	2231      	movs	r2, #49	; 0x31
    107e:	5ca3      	ldrb	r3, [r4, r2]
    1080:	2103      	movs	r1, #3
    1082:	430b      	orrs	r3, r1
    1084:	54a3      	strb	r3, [r4, r2]
    usart_read_buffer_job(&usart_instance, (uint8_t *)&latestRx, 1);  // Kicks off constant reading of characters
    1086:	3a30      	subs	r2, #48	; 0x30
    1088:	4913      	ldr	r1, [pc, #76]	; (10d8 <dUART_Initialize+0x134>)
    108a:	0020      	movs	r0, r4
    108c:	4b13      	ldr	r3, [pc, #76]	; (10dc <dUART_Initialize+0x138>)
    108e:	4798      	blx	r3
}
    1090:	b011      	add	sp, #68	; 0x44
    1092:	bd30      	pop	{r4, r5, pc}
    1094:	20003350 	.word	0x20003350
    1098:	000004bd 	.word	0x000004bd
    109c:	20003148 	.word	0x20003148
    10a0:	20003150 	.word	0x20003150
    10a4:	20003554 	.word	0x20003554
    10a8:	000013c1 	.word	0x000013c1
    10ac:	20003144 	.word	0x20003144
    10b0:	002a0003 	.word	0x002a0003
    10b4:	002b0003 	.word	0x002b0003
    10b8:	20003110 	.word	0x20003110
    10bc:	00000541 	.word	0x00000541
    10c0:	42001800 	.word	0x42001800
    10c4:	00000b51 	.word	0x00000b51
    10c8:	e000e100 	.word	0xe000e100
    10cc:	00000e39 	.word	0x00000e39
    10d0:	00000909 	.word	0x00000909
    10d4:	00000f4d 	.word	0x00000f4d
    10d8:	2000314c 	.word	0x2000314c
    10dc:	00000941 	.word	0x00000941

000010e0 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    10e0:	0003      	movs	r3, r0
    10e2:	3308      	adds	r3, #8
    10e4:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
    10e6:	2201      	movs	r2, #1
    10e8:	4252      	negs	r2, r2
    10ea:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    10ec:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    10ee:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
    10f0:	2300      	movs	r3, #0
    10f2:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
    10f4:	4770      	bx	lr

000010f6 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
    10f6:	2300      	movs	r3, #0
    10f8:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
    10fa:	4770      	bx	lr

000010fc <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
    10fc:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
    10fe:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
    1100:	689a      	ldr	r2, [r3, #8]
    1102:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
    1104:	689a      	ldr	r2, [r3, #8]
    1106:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
    1108:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    110a:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
    110c:	6803      	ldr	r3, [r0, #0]
    110e:	3301      	adds	r3, #1
    1110:	6003      	str	r3, [r0, #0]
}
    1112:	4770      	bx	lr

00001114 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    1114:	b530      	push	{r4, r5, lr}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
    1116:	680c      	ldr	r4, [r1, #0]
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1118:	0002      	movs	r2, r0
    111a:	3208      	adds	r2, #8
	if( xValueOfInsertion == portMAX_DELAY )
    111c:	1c63      	adds	r3, r4, #1
    111e:	d102      	bne.n	1126 <vListInsert+0x12>
		pxIterator = pxList->xListEnd.pxPrevious;
    1120:	6902      	ldr	r2, [r0, #16]
    1122:	e004      	b.n	112e <vListInsert+0x1a>
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1124:	001a      	movs	r2, r3
    1126:	6853      	ldr	r3, [r2, #4]
    1128:	681d      	ldr	r5, [r3, #0]
    112a:	42ac      	cmp	r4, r5
    112c:	d2fa      	bcs.n	1124 <vListInsert+0x10>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
    112e:	6853      	ldr	r3, [r2, #4]
    1130:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
    1132:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
    1134:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
    1136:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    1138:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
    113a:	6803      	ldr	r3, [r0, #0]
    113c:	3301      	adds	r3, #1
    113e:	6003      	str	r3, [r0, #0]
}
    1140:	bd30      	pop	{r4, r5, pc}

00001142 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
    1142:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
    1144:	6842      	ldr	r2, [r0, #4]
    1146:	6881      	ldr	r1, [r0, #8]
    1148:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
    114a:	6882      	ldr	r2, [r0, #8]
    114c:	6841      	ldr	r1, [r0, #4]
    114e:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
    1150:	685a      	ldr	r2, [r3, #4]
    1152:	4290      	cmp	r0, r2
    1154:	d006      	beq.n	1164 <uxListRemove+0x22>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
    1156:	2200      	movs	r2, #0
    1158:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
    115a:	681a      	ldr	r2, [r3, #0]
    115c:	3a01      	subs	r2, #1
    115e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
    1160:	6818      	ldr	r0, [r3, #0]
}
    1162:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
    1164:	6882      	ldr	r2, [r0, #8]
    1166:	605a      	str	r2, [r3, #4]
    1168:	e7f5      	b.n	1156 <uxListRemove+0x14>
	...

0000116c <prvIsQueueEmpty>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
    116c:	b510      	push	{r4, lr}
    116e:	0004      	movs	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
    1170:	4b03      	ldr	r3, [pc, #12]	; (1180 <prvIsQueueEmpty+0x14>)
    1172:	4798      	blx	r3
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
    1174:	6ba4      	ldr	r4, [r4, #56]	; 0x38
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
    1176:	4b03      	ldr	r3, [pc, #12]	; (1184 <prvIsQueueEmpty+0x18>)
    1178:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
    117a:	4260      	negs	r0, r4
    117c:	4160      	adcs	r0, r4

	return xReturn;
}
    117e:	bd10      	pop	{r4, pc}
    1180:	00000cf9 	.word	0x00000cf9
    1184:	00000d11 	.word	0x00000d11

00001188 <prvCopyDataToQueue>:
{
    1188:	b570      	push	{r4, r5, r6, lr}
    118a:	0004      	movs	r4, r0
    118c:	0016      	movs	r6, r2
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
    118e:	6b85      	ldr	r5, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
    1190:	6c02      	ldr	r2, [r0, #64]	; 0x40
    1192:	2a00      	cmp	r2, #0
    1194:	d10b      	bne.n	11ae <prvCopyDataToQueue+0x26>
BaseType_t xReturn = pdFALSE;
    1196:	2000      	movs	r0, #0
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    1198:	6823      	ldr	r3, [r4, #0]
    119a:	4283      	cmp	r3, r0
    119c:	d104      	bne.n	11a8 <prvCopyDataToQueue+0x20>
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
    119e:	6860      	ldr	r0, [r4, #4]
    11a0:	4b16      	ldr	r3, [pc, #88]	; (11fc <prvCopyDataToQueue+0x74>)
    11a2:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
    11a4:	2300      	movs	r3, #0
    11a6:	6063      	str	r3, [r4, #4]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
    11a8:	3501      	adds	r5, #1
    11aa:	63a5      	str	r5, [r4, #56]	; 0x38
}
    11ac:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
    11ae:	2e00      	cmp	r6, #0
    11b0:	d10e      	bne.n	11d0 <prvCopyDataToQueue+0x48>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
    11b2:	6880      	ldr	r0, [r0, #8]
    11b4:	4b12      	ldr	r3, [pc, #72]	; (1200 <prvCopyDataToQueue+0x78>)
    11b6:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
    11b8:	68a3      	ldr	r3, [r4, #8]
    11ba:	6c22      	ldr	r2, [r4, #64]	; 0x40
    11bc:	4694      	mov	ip, r2
    11be:	4463      	add	r3, ip
    11c0:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
    11c2:	2000      	movs	r0, #0
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    11c4:	6862      	ldr	r2, [r4, #4]
    11c6:	4293      	cmp	r3, r2
    11c8:	d3ee      	bcc.n	11a8 <prvCopyDataToQueue+0x20>
			pxQueue->pcWriteTo = pxQueue->pcHead;
    11ca:	6823      	ldr	r3, [r4, #0]
    11cc:	60a3      	str	r3, [r4, #8]
    11ce:	e7eb      	b.n	11a8 <prvCopyDataToQueue+0x20>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    11d0:	68c0      	ldr	r0, [r0, #12]
    11d2:	4b0b      	ldr	r3, [pc, #44]	; (1200 <prvCopyDataToQueue+0x78>)
    11d4:	4798      	blx	r3
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
    11d6:	6c23      	ldr	r3, [r4, #64]	; 0x40
    11d8:	425b      	negs	r3, r3
    11da:	68e2      	ldr	r2, [r4, #12]
    11dc:	18d2      	adds	r2, r2, r3
    11de:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    11e0:	6821      	ldr	r1, [r4, #0]
    11e2:	428a      	cmp	r2, r1
    11e4:	d203      	bcs.n	11ee <prvCopyDataToQueue+0x66>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
    11e6:	6862      	ldr	r2, [r4, #4]
    11e8:	4694      	mov	ip, r2
    11ea:	4463      	add	r3, ip
    11ec:	60e3      	str	r3, [r4, #12]
BaseType_t xReturn = pdFALSE;
    11ee:	2000      	movs	r0, #0
		if( xPosition == queueOVERWRITE )
    11f0:	2e02      	cmp	r6, #2
    11f2:	d1d9      	bne.n	11a8 <prvCopyDataToQueue+0x20>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
    11f4:	4285      	cmp	r5, r0
    11f6:	d0d7      	beq.n	11a8 <prvCopyDataToQueue+0x20>
				--uxMessagesWaiting;
    11f8:	3d01      	subs	r5, #1
    11fa:	e7d5      	b.n	11a8 <prvCopyDataToQueue+0x20>
    11fc:	00002085 	.word	0x00002085
    1200:	00003049 	.word	0x00003049

00001204 <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
    1204:	b570      	push	{r4, r5, r6, lr}
    1206:	b082      	sub	sp, #8
    1208:	9001      	str	r0, [sp, #4]
    120a:	000a      	movs	r2, r1
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
    120c:	6c84      	ldr	r4, [r0, #72]	; 0x48
	BaseType_t xReturn = pdFALSE;

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
    120e:	2c00      	cmp	r4, #0
    1210:	d005      	beq.n	121e <prvNotifyQueueSetContainer+0x1a>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
    1212:	6ba1      	ldr	r1, [r4, #56]	; 0x38
    1214:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    1216:	4299      	cmp	r1, r3
    1218:	d303      	bcc.n	1222 <prvNotifyQueueSetContainer+0x1e>
    121a:	b672      	cpsid	i
    121c:	e7fe      	b.n	121c <prvNotifyQueueSetContainer+0x18>
		configASSERT( pxQueueSetContainer );
    121e:	b672      	cpsid	i
    1220:	e7fe      	b.n	1220 <prvNotifyQueueSetContainer+0x1c>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
    1222:	6ba1      	ldr	r1, [r4, #56]	; 0x38
	BaseType_t xReturn = pdFALSE;
    1224:	2600      	movs	r6, #0
		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
    1226:	428b      	cmp	r3, r1
    1228:	d802      	bhi.n	1230 <prvNotifyQueueSetContainer+0x2c>
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
    122a:	0030      	movs	r0, r6
    122c:	b002      	add	sp, #8
    122e:	bd70      	pop	{r4, r5, r6, pc}
			const int8_t cTxLock = pxQueueSetContainer->cTxLock;
    1230:	2345      	movs	r3, #69	; 0x45
    1232:	5ce5      	ldrb	r5, [r4, r3]
    1234:	b26d      	sxtb	r5, r5
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
    1236:	a901      	add	r1, sp, #4
    1238:	0020      	movs	r0, r4
    123a:	4b0a      	ldr	r3, [pc, #40]	; (1264 <prvNotifyQueueSetContainer+0x60>)
    123c:	4798      	blx	r3
    123e:	0006      	movs	r6, r0
			if( cTxLock == queueUNLOCKED )
    1240:	1c6b      	adds	r3, r5, #1
    1242:	d10a      	bne.n	125a <prvNotifyQueueSetContainer+0x56>
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
    1244:	6a63      	ldr	r3, [r4, #36]	; 0x24
    1246:	2b00      	cmp	r3, #0
    1248:	d0ef      	beq.n	122a <prvNotifyQueueSetContainer+0x26>
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
    124a:	0020      	movs	r0, r4
    124c:	3024      	adds	r0, #36	; 0x24
    124e:	4b06      	ldr	r3, [pc, #24]	; (1268 <prvNotifyQueueSetContainer+0x64>)
    1250:	4798      	blx	r3
    1252:	2800      	cmp	r0, #0
    1254:	d0e9      	beq.n	122a <prvNotifyQueueSetContainer+0x26>
						xReturn = pdTRUE;
    1256:	2601      	movs	r6, #1
    1258:	e7e7      	b.n	122a <prvNotifyQueueSetContainer+0x26>
				pxQueueSetContainer->cTxLock = ( int8_t ) ( cTxLock + 1 );
    125a:	3501      	adds	r5, #1
    125c:	b26d      	sxtb	r5, r5
    125e:	2345      	movs	r3, #69	; 0x45
    1260:	54e5      	strb	r5, [r4, r3]
    1262:	e7e2      	b.n	122a <prvNotifyQueueSetContainer+0x26>
    1264:	00001189 	.word	0x00001189
    1268:	00001f49 	.word	0x00001f49

0000126c <prvCopyDataFromQueue>:
{
    126c:	b510      	push	{r4, lr}
    126e:	000c      	movs	r4, r1
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
    1270:	6c02      	ldr	r2, [r0, #64]	; 0x40
    1272:	2a00      	cmp	r2, #0
    1274:	d00b      	beq.n	128e <prvCopyDataFromQueue+0x22>
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
    1276:	68c3      	ldr	r3, [r0, #12]
    1278:	189b      	adds	r3, r3, r2
    127a:	60c3      	str	r3, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
    127c:	6841      	ldr	r1, [r0, #4]
    127e:	428b      	cmp	r3, r1
    1280:	d301      	bcc.n	1286 <prvCopyDataFromQueue+0x1a>
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
    1282:	6803      	ldr	r3, [r0, #0]
    1284:	60c3      	str	r3, [r0, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
    1286:	68c1      	ldr	r1, [r0, #12]
    1288:	0020      	movs	r0, r4
    128a:	4b01      	ldr	r3, [pc, #4]	; (1290 <prvCopyDataFromQueue+0x24>)
    128c:	4798      	blx	r3
}
    128e:	bd10      	pop	{r4, pc}
    1290:	00003049 	.word	0x00003049

00001294 <prvUnlockQueue>:
{
    1294:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1296:	0007      	movs	r7, r0
	taskENTER_CRITICAL();
    1298:	4b25      	ldr	r3, [pc, #148]	; (1330 <prvUnlockQueue+0x9c>)
    129a:	4798      	blx	r3
		int8_t cTxLock = pxQueue->cTxLock;
    129c:	2345      	movs	r3, #69	; 0x45
    129e:	5cfc      	ldrb	r4, [r7, r3]
    12a0:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
    12a2:	2c00      	cmp	r4, #0
    12a4:	dd1c      	ble.n	12e0 <prvUnlockQueue+0x4c>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) != pdFALSE )
    12a6:	4e23      	ldr	r6, [pc, #140]	; (1334 <prvUnlockQueue+0xa0>)
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    12a8:	4d23      	ldr	r5, [pc, #140]	; (1338 <prvUnlockQueue+0xa4>)
    12aa:	e00b      	b.n	12c4 <prvUnlockQueue+0x30>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    12ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    12ae:	2b00      	cmp	r3, #0
    12b0:	d016      	beq.n	12e0 <prvUnlockQueue+0x4c>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    12b2:	0038      	movs	r0, r7
    12b4:	3024      	adds	r0, #36	; 0x24
    12b6:	47a8      	blx	r5
    12b8:	2800      	cmp	r0, #0
    12ba:	d10e      	bne.n	12da <prvUnlockQueue+0x46>
    12bc:	3c01      	subs	r4, #1
    12be:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
    12c0:	2c00      	cmp	r4, #0
    12c2:	d00d      	beq.n	12e0 <prvUnlockQueue+0x4c>
				if( pxQueue->pxQueueSetContainer != NULL )
    12c4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    12c6:	2b00      	cmp	r3, #0
    12c8:	d0f0      	beq.n	12ac <prvUnlockQueue+0x18>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) != pdFALSE )
    12ca:	2100      	movs	r1, #0
    12cc:	0038      	movs	r0, r7
    12ce:	47b0      	blx	r6
    12d0:	2800      	cmp	r0, #0
    12d2:	d0f3      	beq.n	12bc <prvUnlockQueue+0x28>
						vTaskMissedYield();
    12d4:	4b19      	ldr	r3, [pc, #100]	; (133c <prvUnlockQueue+0xa8>)
    12d6:	4798      	blx	r3
    12d8:	e7f0      	b.n	12bc <prvUnlockQueue+0x28>
							vTaskMissedYield();
    12da:	4b18      	ldr	r3, [pc, #96]	; (133c <prvUnlockQueue+0xa8>)
    12dc:	4798      	blx	r3
    12de:	e7ed      	b.n	12bc <prvUnlockQueue+0x28>
		pxQueue->cTxLock = queueUNLOCKED;
    12e0:	22ff      	movs	r2, #255	; 0xff
    12e2:	2345      	movs	r3, #69	; 0x45
    12e4:	54fa      	strb	r2, [r7, r3]
	taskEXIT_CRITICAL();
    12e6:	4b16      	ldr	r3, [pc, #88]	; (1340 <prvUnlockQueue+0xac>)
    12e8:	4798      	blx	r3
	taskENTER_CRITICAL();
    12ea:	4b11      	ldr	r3, [pc, #68]	; (1330 <prvUnlockQueue+0x9c>)
    12ec:	4798      	blx	r3
		int8_t cRxLock = pxQueue->cRxLock;
    12ee:	2344      	movs	r3, #68	; 0x44
    12f0:	5cfc      	ldrb	r4, [r7, r3]
    12f2:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
    12f4:	2c00      	cmp	r4, #0
    12f6:	dd14      	ble.n	1322 <prvUnlockQueue+0x8e>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    12f8:	693b      	ldr	r3, [r7, #16]
    12fa:	2b00      	cmp	r3, #0
    12fc:	d011      	beq.n	1322 <prvUnlockQueue+0x8e>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    12fe:	003d      	movs	r5, r7
    1300:	3510      	adds	r5, #16
    1302:	4e0d      	ldr	r6, [pc, #52]	; (1338 <prvUnlockQueue+0xa4>)
    1304:	e006      	b.n	1314 <prvUnlockQueue+0x80>
    1306:	3c01      	subs	r4, #1
    1308:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
    130a:	2c00      	cmp	r4, #0
    130c:	d009      	beq.n	1322 <prvUnlockQueue+0x8e>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    130e:	693b      	ldr	r3, [r7, #16]
    1310:	2b00      	cmp	r3, #0
    1312:	d006      	beq.n	1322 <prvUnlockQueue+0x8e>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    1314:	0028      	movs	r0, r5
    1316:	47b0      	blx	r6
    1318:	2800      	cmp	r0, #0
    131a:	d0f4      	beq.n	1306 <prvUnlockQueue+0x72>
					vTaskMissedYield();
    131c:	4b07      	ldr	r3, [pc, #28]	; (133c <prvUnlockQueue+0xa8>)
    131e:	4798      	blx	r3
    1320:	e7f1      	b.n	1306 <prvUnlockQueue+0x72>
		pxQueue->cRxLock = queueUNLOCKED;
    1322:	22ff      	movs	r2, #255	; 0xff
    1324:	2344      	movs	r3, #68	; 0x44
    1326:	54fa      	strb	r2, [r7, r3]
	taskEXIT_CRITICAL();
    1328:	4b05      	ldr	r3, [pc, #20]	; (1340 <prvUnlockQueue+0xac>)
    132a:	4798      	blx	r3
}
    132c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    132e:	46c0      	nop			; (mov r8, r8)
    1330:	00000cf9 	.word	0x00000cf9
    1334:	00001205 	.word	0x00001205
    1338:	00001f49 	.word	0x00001f49
    133c:	00002059 	.word	0x00002059
    1340:	00000d11 	.word	0x00000d11

00001344 <xQueueGenericReset>:
{
    1344:	b570      	push	{r4, r5, r6, lr}
    1346:	0004      	movs	r4, r0
    1348:	000d      	movs	r5, r1
	configASSERT( pxQueue );
    134a:	2800      	cmp	r0, #0
    134c:	d021      	beq.n	1392 <xQueueGenericReset+0x4e>
	taskENTER_CRITICAL();
    134e:	4b17      	ldr	r3, [pc, #92]	; (13ac <xQueueGenericReset+0x68>)
    1350:	4798      	blx	r3
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
    1352:	6822      	ldr	r2, [r4, #0]
    1354:	6c21      	ldr	r1, [r4, #64]	; 0x40
    1356:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    1358:	434b      	muls	r3, r1
    135a:	18d0      	adds	r0, r2, r3
    135c:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    135e:	2000      	movs	r0, #0
    1360:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
    1362:	60a2      	str	r2, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
    1364:	1a5b      	subs	r3, r3, r1
    1366:	18d3      	adds	r3, r2, r3
    1368:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
    136a:	23ff      	movs	r3, #255	; 0xff
    136c:	2244      	movs	r2, #68	; 0x44
    136e:	54a3      	strb	r3, [r4, r2]
		pxQueue->cTxLock = queueUNLOCKED;
    1370:	3201      	adds	r2, #1
    1372:	54a3      	strb	r3, [r4, r2]
		if( xNewQueue == pdFALSE )
    1374:	2d00      	cmp	r5, #0
    1376:	d111      	bne.n	139c <xQueueGenericReset+0x58>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    1378:	6923      	ldr	r3, [r4, #16]
    137a:	2b00      	cmp	r3, #0
    137c:	d005      	beq.n	138a <xQueueGenericReset+0x46>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    137e:	0020      	movs	r0, r4
    1380:	3010      	adds	r0, #16
    1382:	4b0b      	ldr	r3, [pc, #44]	; (13b0 <xQueueGenericReset+0x6c>)
    1384:	4798      	blx	r3
    1386:	2800      	cmp	r0, #0
    1388:	d105      	bne.n	1396 <xQueueGenericReset+0x52>
	taskEXIT_CRITICAL();
    138a:	4b0a      	ldr	r3, [pc, #40]	; (13b4 <xQueueGenericReset+0x70>)
    138c:	4798      	blx	r3
}
    138e:	2001      	movs	r0, #1
    1390:	bd70      	pop	{r4, r5, r6, pc}
	configASSERT( pxQueue );
    1392:	b672      	cpsid	i
    1394:	e7fe      	b.n	1394 <xQueueGenericReset+0x50>
					queueYIELD_IF_USING_PREEMPTION();
    1396:	4b08      	ldr	r3, [pc, #32]	; (13b8 <xQueueGenericReset+0x74>)
    1398:	4798      	blx	r3
    139a:	e7f6      	b.n	138a <xQueueGenericReset+0x46>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
    139c:	0020      	movs	r0, r4
    139e:	3010      	adds	r0, #16
    13a0:	4d06      	ldr	r5, [pc, #24]	; (13bc <xQueueGenericReset+0x78>)
    13a2:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
    13a4:	0020      	movs	r0, r4
    13a6:	3024      	adds	r0, #36	; 0x24
    13a8:	47a8      	blx	r5
    13aa:	e7ee      	b.n	138a <xQueueGenericReset+0x46>
    13ac:	00000cf9 	.word	0x00000cf9
    13b0:	00001f49 	.word	0x00001f49
    13b4:	00000d11 	.word	0x00000d11
    13b8:	00000ce1 	.word	0x00000ce1
    13bc:	000010e1 	.word	0x000010e1

000013c0 <xQueueGenericCreate>:
	{
    13c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    13c2:	0006      	movs	r6, r0
    13c4:	000d      	movs	r5, r1
    13c6:	0017      	movs	r7, r2
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
    13c8:	2800      	cmp	r0, #0
    13ca:	d101      	bne.n	13d0 <xQueueGenericCreate+0x10>
    13cc:	b672      	cpsid	i
    13ce:	e7fe      	b.n	13ce <xQueueGenericCreate+0xe>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    13d0:	0008      	movs	r0, r1
    13d2:	4370      	muls	r0, r6
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
    13d4:	3054      	adds	r0, #84	; 0x54
    13d6:	4b0b      	ldr	r3, [pc, #44]	; (1404 <xQueueGenericCreate+0x44>)
    13d8:	4798      	blx	r3
    13da:	1e04      	subs	r4, r0, #0
		if( pxNewQueue != NULL )
    13dc:	d010      	beq.n	1400 <xQueueGenericCreate+0x40>
	if( uxItemSize == ( UBaseType_t ) 0 )
    13de:	2d00      	cmp	r5, #0
    13e0:	d003      	beq.n	13ea <xQueueGenericCreate+0x2a>
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
    13e2:	0003      	movs	r3, r0
    13e4:	3354      	adds	r3, #84	; 0x54
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
    13e6:	6003      	str	r3, [r0, #0]
    13e8:	e000      	b.n	13ec <xQueueGenericCreate+0x2c>
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
    13ea:	6020      	str	r0, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
    13ec:	63e6      	str	r6, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
    13ee:	6425      	str	r5, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
    13f0:	2101      	movs	r1, #1
    13f2:	0020      	movs	r0, r4
    13f4:	4b04      	ldr	r3, [pc, #16]	; (1408 <xQueueGenericCreate+0x48>)
    13f6:	4798      	blx	r3
		pxNewQueue->ucQueueType = ucQueueType;
    13f8:	2350      	movs	r3, #80	; 0x50
    13fa:	54e7      	strb	r7, [r4, r3]
		pxNewQueue->pxQueueSetContainer = NULL;
    13fc:	2300      	movs	r3, #0
    13fe:	64a3      	str	r3, [r4, #72]	; 0x48
	}
    1400:	0020      	movs	r0, r4
    1402:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1404:	00000db5 	.word	0x00000db5
    1408:	00001345 	.word	0x00001345

0000140c <xQueueGenericSend>:
{
    140c:	b5f0      	push	{r4, r5, r6, r7, lr}
    140e:	46ce      	mov	lr, r9
    1410:	4647      	mov	r7, r8
    1412:	b580      	push	{r7, lr}
    1414:	b085      	sub	sp, #20
    1416:	0004      	movs	r4, r0
    1418:	000f      	movs	r7, r1
    141a:	9201      	str	r2, [sp, #4]
    141c:	001d      	movs	r5, r3
	configASSERT( pxQueue );
    141e:	2800      	cmp	r0, #0
    1420:	d00c      	beq.n	143c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
    1422:	2900      	cmp	r1, #0
    1424:	d00c      	beq.n	1440 <xQueueGenericSend+0x34>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
    1426:	2d02      	cmp	r5, #2
    1428:	d00f      	beq.n	144a <xQueueGenericSend+0x3e>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
    142a:	4b4e      	ldr	r3, [pc, #312]	; (1564 <xQueueGenericSend+0x158>)
    142c:	4798      	blx	r3
    142e:	2800      	cmp	r0, #0
    1430:	d110      	bne.n	1454 <xQueueGenericSend+0x48>
    1432:	9b01      	ldr	r3, [sp, #4]
    1434:	2b00      	cmp	r3, #0
    1436:	d011      	beq.n	145c <xQueueGenericSend+0x50>
    1438:	b672      	cpsid	i
    143a:	e7fe      	b.n	143a <xQueueGenericSend+0x2e>
	configASSERT( pxQueue );
    143c:	b672      	cpsid	i
    143e:	e7fe      	b.n	143e <xQueueGenericSend+0x32>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
    1440:	6c03      	ldr	r3, [r0, #64]	; 0x40
    1442:	2b00      	cmp	r3, #0
    1444:	d0ef      	beq.n	1426 <xQueueGenericSend+0x1a>
    1446:	b672      	cpsid	i
    1448:	e7fe      	b.n	1448 <xQueueGenericSend+0x3c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
    144a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    144c:	2b01      	cmp	r3, #1
    144e:	d0ec      	beq.n	142a <xQueueGenericSend+0x1e>
    1450:	b672      	cpsid	i
    1452:	e7fe      	b.n	1452 <xQueueGenericSend+0x46>
    1454:	2600      	movs	r6, #0
		taskENTER_CRITICAL();
    1456:	4b44      	ldr	r3, [pc, #272]	; (1568 <xQueueGenericSend+0x15c>)
    1458:	4698      	mov	r8, r3
    145a:	e04c      	b.n	14f6 <xQueueGenericSend+0xea>
    145c:	2600      	movs	r6, #0
    145e:	e7fa      	b.n	1456 <xQueueGenericSend+0x4a>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    1460:	002a      	movs	r2, r5
    1462:	0039      	movs	r1, r7
    1464:	0020      	movs	r0, r4
    1466:	4b41      	ldr	r3, [pc, #260]	; (156c <xQueueGenericSend+0x160>)
    1468:	4798      	blx	r3
					if( pxQueue->pxQueueSetContainer != NULL )
    146a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
    146c:	2b00      	cmp	r3, #0
    146e:	d00f      	beq.n	1490 <xQueueGenericSend+0x84>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) != pdFALSE )
    1470:	0029      	movs	r1, r5
    1472:	0020      	movs	r0, r4
    1474:	4b3e      	ldr	r3, [pc, #248]	; (1570 <xQueueGenericSend+0x164>)
    1476:	4798      	blx	r3
    1478:	2800      	cmp	r0, #0
    147a:	d001      	beq.n	1480 <xQueueGenericSend+0x74>
							queueYIELD_IF_USING_PREEMPTION();
    147c:	4b3d      	ldr	r3, [pc, #244]	; (1574 <xQueueGenericSend+0x168>)
    147e:	4798      	blx	r3
				taskEXIT_CRITICAL();
    1480:	4b3d      	ldr	r3, [pc, #244]	; (1578 <xQueueGenericSend+0x16c>)
    1482:	4798      	blx	r3
				return pdPASS;
    1484:	2001      	movs	r0, #1
}
    1486:	b005      	add	sp, #20
    1488:	bc0c      	pop	{r2, r3}
    148a:	4690      	mov	r8, r2
    148c:	4699      	mov	r9, r3
    148e:	bdf0      	pop	{r4, r5, r6, r7, pc}
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    1490:	6a63      	ldr	r3, [r4, #36]	; 0x24
    1492:	2b00      	cmp	r3, #0
    1494:	d008      	beq.n	14a8 <xQueueGenericSend+0x9c>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    1496:	0020      	movs	r0, r4
    1498:	3024      	adds	r0, #36	; 0x24
    149a:	4b38      	ldr	r3, [pc, #224]	; (157c <xQueueGenericSend+0x170>)
    149c:	4798      	blx	r3
    149e:	2800      	cmp	r0, #0
    14a0:	d0ee      	beq.n	1480 <xQueueGenericSend+0x74>
								queueYIELD_IF_USING_PREEMPTION();
    14a2:	4b34      	ldr	r3, [pc, #208]	; (1574 <xQueueGenericSend+0x168>)
    14a4:	4798      	blx	r3
    14a6:	e7eb      	b.n	1480 <xQueueGenericSend+0x74>
						else if( xYieldRequired != pdFALSE )
    14a8:	2800      	cmp	r0, #0
    14aa:	d0e9      	beq.n	1480 <xQueueGenericSend+0x74>
							queueYIELD_IF_USING_PREEMPTION();
    14ac:	4b31      	ldr	r3, [pc, #196]	; (1574 <xQueueGenericSend+0x168>)
    14ae:	4798      	blx	r3
    14b0:	e7e6      	b.n	1480 <xQueueGenericSend+0x74>
					taskEXIT_CRITICAL();
    14b2:	4b31      	ldr	r3, [pc, #196]	; (1578 <xQueueGenericSend+0x16c>)
    14b4:	4798      	blx	r3
					return errQUEUE_FULL;
    14b6:	2000      	movs	r0, #0
    14b8:	e7e5      	b.n	1486 <xQueueGenericSend+0x7a>
		prvLockQueue( pxQueue );
    14ba:	4b2f      	ldr	r3, [pc, #188]	; (1578 <xQueueGenericSend+0x16c>)
    14bc:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    14be:	a901      	add	r1, sp, #4
    14c0:	a802      	add	r0, sp, #8
    14c2:	4b2f      	ldr	r3, [pc, #188]	; (1580 <xQueueGenericSend+0x174>)
    14c4:	4798      	blx	r3
    14c6:	2800      	cmp	r0, #0
    14c8:	d144      	bne.n	1554 <xQueueGenericSend+0x148>
	taskENTER_CRITICAL();
    14ca:	4b27      	ldr	r3, [pc, #156]	; (1568 <xQueueGenericSend+0x15c>)
    14cc:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
    14ce:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    14d0:	4699      	mov	r9, r3
    14d2:	6be6      	ldr	r6, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
    14d4:	4b28      	ldr	r3, [pc, #160]	; (1578 <xQueueGenericSend+0x16c>)
    14d6:	4798      	blx	r3
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
    14d8:	45b1      	cmp	r9, r6
    14da:	d135      	bne.n	1548 <xQueueGenericSend+0x13c>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
    14dc:	0020      	movs	r0, r4
    14de:	3010      	adds	r0, #16
    14e0:	9901      	ldr	r1, [sp, #4]
    14e2:	4b28      	ldr	r3, [pc, #160]	; (1584 <xQueueGenericSend+0x178>)
    14e4:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
    14e6:	0020      	movs	r0, r4
    14e8:	4b27      	ldr	r3, [pc, #156]	; (1588 <xQueueGenericSend+0x17c>)
    14ea:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
    14ec:	4b27      	ldr	r3, [pc, #156]	; (158c <xQueueGenericSend+0x180>)
    14ee:	4798      	blx	r3
    14f0:	2800      	cmp	r0, #0
    14f2:	d026      	beq.n	1542 <xQueueGenericSend+0x136>
    14f4:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
    14f6:	47c0      	blx	r8
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    14f8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    14fa:	6be2      	ldr	r2, [r4, #60]	; 0x3c
    14fc:	4293      	cmp	r3, r2
    14fe:	d3af      	bcc.n	1460 <xQueueGenericSend+0x54>
    1500:	2d02      	cmp	r5, #2
    1502:	d0ad      	beq.n	1460 <xQueueGenericSend+0x54>
				if( xTicksToWait == ( TickType_t ) 0 )
    1504:	9b01      	ldr	r3, [sp, #4]
    1506:	2b00      	cmp	r3, #0
    1508:	d0d3      	beq.n	14b2 <xQueueGenericSend+0xa6>
				else if( xEntryTimeSet == pdFALSE )
    150a:	2e00      	cmp	r6, #0
    150c:	d102      	bne.n	1514 <xQueueGenericSend+0x108>
					vTaskInternalSetTimeOutState( &xTimeOut );
    150e:	a802      	add	r0, sp, #8
    1510:	4b1f      	ldr	r3, [pc, #124]	; (1590 <xQueueGenericSend+0x184>)
    1512:	4798      	blx	r3
		taskEXIT_CRITICAL();
    1514:	4b18      	ldr	r3, [pc, #96]	; (1578 <xQueueGenericSend+0x16c>)
    1516:	4798      	blx	r3
		vTaskSuspendAll();
    1518:	4b1e      	ldr	r3, [pc, #120]	; (1594 <xQueueGenericSend+0x188>)
    151a:	4798      	blx	r3
		prvLockQueue( pxQueue );
    151c:	4b12      	ldr	r3, [pc, #72]	; (1568 <xQueueGenericSend+0x15c>)
    151e:	4798      	blx	r3
    1520:	2344      	movs	r3, #68	; 0x44
    1522:	5ce3      	ldrb	r3, [r4, r3]
    1524:	b25b      	sxtb	r3, r3
    1526:	3301      	adds	r3, #1
    1528:	d102      	bne.n	1530 <xQueueGenericSend+0x124>
    152a:	2200      	movs	r2, #0
    152c:	2344      	movs	r3, #68	; 0x44
    152e:	54e2      	strb	r2, [r4, r3]
    1530:	2345      	movs	r3, #69	; 0x45
    1532:	5ce3      	ldrb	r3, [r4, r3]
    1534:	b25b      	sxtb	r3, r3
    1536:	3301      	adds	r3, #1
    1538:	d1bf      	bne.n	14ba <xQueueGenericSend+0xae>
    153a:	2200      	movs	r2, #0
    153c:	2345      	movs	r3, #69	; 0x45
    153e:	54e2      	strb	r2, [r4, r3]
    1540:	e7bb      	b.n	14ba <xQueueGenericSend+0xae>
					portYIELD_WITHIN_API();
    1542:	4b0c      	ldr	r3, [pc, #48]	; (1574 <xQueueGenericSend+0x168>)
    1544:	4798      	blx	r3
    1546:	e7d5      	b.n	14f4 <xQueueGenericSend+0xe8>
				prvUnlockQueue( pxQueue );
    1548:	0020      	movs	r0, r4
    154a:	4b0f      	ldr	r3, [pc, #60]	; (1588 <xQueueGenericSend+0x17c>)
    154c:	4798      	blx	r3
				( void ) xTaskResumeAll();
    154e:	4b0f      	ldr	r3, [pc, #60]	; (158c <xQueueGenericSend+0x180>)
    1550:	4798      	blx	r3
    1552:	e7cf      	b.n	14f4 <xQueueGenericSend+0xe8>
			prvUnlockQueue( pxQueue );
    1554:	0020      	movs	r0, r4
    1556:	4b0c      	ldr	r3, [pc, #48]	; (1588 <xQueueGenericSend+0x17c>)
    1558:	4798      	blx	r3
			( void ) xTaskResumeAll();
    155a:	4b0c      	ldr	r3, [pc, #48]	; (158c <xQueueGenericSend+0x180>)
    155c:	4798      	blx	r3
			return errQUEUE_FULL;
    155e:	2000      	movs	r0, #0
    1560:	e791      	b.n	1486 <xQueueGenericSend+0x7a>
    1562:	46c0      	nop			; (mov r8, r8)
    1564:	00002065 	.word	0x00002065
    1568:	00000cf9 	.word	0x00000cf9
    156c:	00001189 	.word	0x00001189
    1570:	00001205 	.word	0x00001205
    1574:	00000ce1 	.word	0x00000ce1
    1578:	00000d11 	.word	0x00000d11
    157c:	00001f49 	.word	0x00001f49
    1580:	00001fe9 	.word	0x00001fe9
    1584:	00001ee5 	.word	0x00001ee5
    1588:	00001295 	.word	0x00001295
    158c:	00001ce9 	.word	0x00001ce9
    1590:	00001fd1 	.word	0x00001fd1
    1594:	00001bad 	.word	0x00001bad

00001598 <xQueueGenericSendFromISR>:
{
    1598:	b5f0      	push	{r4, r5, r6, r7, lr}
    159a:	b083      	sub	sp, #12
    159c:	0004      	movs	r4, r0
    159e:	9101      	str	r1, [sp, #4]
    15a0:	0016      	movs	r6, r2
    15a2:	001d      	movs	r5, r3
	configASSERT( pxQueue );
    15a4:	2800      	cmp	r0, #0
    15a6:	d012      	beq.n	15ce <xQueueGenericSendFromISR+0x36>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
    15a8:	9b01      	ldr	r3, [sp, #4]
    15aa:	2b00      	cmp	r3, #0
    15ac:	d011      	beq.n	15d2 <xQueueGenericSendFromISR+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
    15ae:	2d02      	cmp	r5, #2
    15b0:	d014      	beq.n	15dc <xQueueGenericSendFromISR+0x44>
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    15b2:	4b28      	ldr	r3, [pc, #160]	; (1654 <xQueueGenericSendFromISR+0xbc>)
    15b4:	4798      	blx	r3
    15b6:	9000      	str	r0, [sp, #0]
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    15b8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    15ba:	6be2      	ldr	r2, [r4, #60]	; 0x3c
    15bc:	429a      	cmp	r2, r3
    15be:	d82f      	bhi.n	1620 <xQueueGenericSendFromISR+0x88>
			xReturn = errQUEUE_FULL;
    15c0:	2500      	movs	r5, #0
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
    15c2:	9800      	ldr	r0, [sp, #0]
    15c4:	4b24      	ldr	r3, [pc, #144]	; (1658 <xQueueGenericSendFromISR+0xc0>)
    15c6:	4798      	blx	r3
}
    15c8:	0028      	movs	r0, r5
    15ca:	b003      	add	sp, #12
    15cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
	configASSERT( pxQueue );
    15ce:	b672      	cpsid	i
    15d0:	e7fe      	b.n	15d0 <xQueueGenericSendFromISR+0x38>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
    15d2:	6c03      	ldr	r3, [r0, #64]	; 0x40
    15d4:	2b00      	cmp	r3, #0
    15d6:	d0ea      	beq.n	15ae <xQueueGenericSendFromISR+0x16>
    15d8:	b672      	cpsid	i
    15da:	e7fe      	b.n	15da <xQueueGenericSendFromISR+0x42>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
    15dc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    15de:	2b01      	cmp	r3, #1
    15e0:	d01a      	beq.n	1618 <xQueueGenericSendFromISR+0x80>
    15e2:	b672      	cpsid	i
    15e4:	e7fe      	b.n	15e4 <xQueueGenericSendFromISR+0x4c>
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    15e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
			xReturn = pdPASS;
    15e8:	2501      	movs	r5, #1
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    15ea:	2b00      	cmp	r3, #0
    15ec:	d0e9      	beq.n	15c2 <xQueueGenericSendFromISR+0x2a>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    15ee:	0020      	movs	r0, r4
    15f0:	3024      	adds	r0, #36	; 0x24
    15f2:	4b1a      	ldr	r3, [pc, #104]	; (165c <xQueueGenericSendFromISR+0xc4>)
    15f4:	4798      	blx	r3
    15f6:	2800      	cmp	r0, #0
    15f8:	d0e3      	beq.n	15c2 <xQueueGenericSendFromISR+0x2a>
								if( pxHigherPriorityTaskWoken != NULL )
    15fa:	2e00      	cmp	r6, #0
    15fc:	d00a      	beq.n	1614 <xQueueGenericSendFromISR+0x7c>
									*pxHigherPriorityTaskWoken = pdTRUE;
    15fe:	2301      	movs	r3, #1
    1600:	6033      	str	r3, [r6, #0]
    1602:	e7de      	b.n	15c2 <xQueueGenericSendFromISR+0x2a>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
    1604:	1c7b      	adds	r3, r7, #1
    1606:	b25b      	sxtb	r3, r3
    1608:	2245      	movs	r2, #69	; 0x45
    160a:	54a3      	strb	r3, [r4, r2]
			xReturn = pdPASS;
    160c:	2501      	movs	r5, #1
    160e:	e7d8      	b.n	15c2 <xQueueGenericSendFromISR+0x2a>
    1610:	2501      	movs	r5, #1
    1612:	e7d6      	b.n	15c2 <xQueueGenericSendFromISR+0x2a>
    1614:	2501      	movs	r5, #1
    1616:	e7d4      	b.n	15c2 <xQueueGenericSendFromISR+0x2a>
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    1618:	4b0e      	ldr	r3, [pc, #56]	; (1654 <xQueueGenericSendFromISR+0xbc>)
    161a:	4798      	blx	r3
    161c:	9000      	str	r0, [sp, #0]
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    161e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
			const int8_t cTxLock = pxQueue->cTxLock;
    1620:	2345      	movs	r3, #69	; 0x45
    1622:	5ce7      	ldrb	r7, [r4, r3]
    1624:	b27f      	sxtb	r7, r7
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    1626:	002a      	movs	r2, r5
    1628:	9901      	ldr	r1, [sp, #4]
    162a:	0020      	movs	r0, r4
    162c:	4b0c      	ldr	r3, [pc, #48]	; (1660 <xQueueGenericSendFromISR+0xc8>)
    162e:	4798      	blx	r3
			if( cTxLock == queueUNLOCKED )
    1630:	1c7b      	adds	r3, r7, #1
    1632:	d1e7      	bne.n	1604 <xQueueGenericSendFromISR+0x6c>
					if( pxQueue->pxQueueSetContainer != NULL )
    1634:	6ca3      	ldr	r3, [r4, #72]	; 0x48
    1636:	2b00      	cmp	r3, #0
    1638:	d0d5      	beq.n	15e6 <xQueueGenericSendFromISR+0x4e>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) != pdFALSE )
    163a:	0029      	movs	r1, r5
    163c:	0020      	movs	r0, r4
    163e:	4b09      	ldr	r3, [pc, #36]	; (1664 <xQueueGenericSendFromISR+0xcc>)
    1640:	4798      	blx	r3
			xReturn = pdPASS;
    1642:	2501      	movs	r5, #1
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) != pdFALSE )
    1644:	2800      	cmp	r0, #0
    1646:	d0bc      	beq.n	15c2 <xQueueGenericSendFromISR+0x2a>
							if( pxHigherPriorityTaskWoken != NULL )
    1648:	2e00      	cmp	r6, #0
    164a:	d0e1      	beq.n	1610 <xQueueGenericSendFromISR+0x78>
								*pxHigherPriorityTaskWoken = pdTRUE;
    164c:	2301      	movs	r3, #1
    164e:	6033      	str	r3, [r6, #0]
    1650:	e7b7      	b.n	15c2 <xQueueGenericSendFromISR+0x2a>
    1652:	46c0      	nop			; (mov r8, r8)
    1654:	00000d31 	.word	0x00000d31
    1658:	00000d39 	.word	0x00000d39
    165c:	00001f49 	.word	0x00001f49
    1660:	00001189 	.word	0x00001189
    1664:	00001205 	.word	0x00001205

00001668 <xQueueReceive>:
{
    1668:	b5f0      	push	{r4, r5, r6, r7, lr}
    166a:	46c6      	mov	lr, r8
    166c:	b500      	push	{lr}
    166e:	b084      	sub	sp, #16
    1670:	0004      	movs	r4, r0
    1672:	000f      	movs	r7, r1
    1674:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
    1676:	2800      	cmp	r0, #0
    1678:	d00a      	beq.n	1690 <xQueueReceive+0x28>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
    167a:	2900      	cmp	r1, #0
    167c:	d00a      	beq.n	1694 <xQueueReceive+0x2c>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
    167e:	4b42      	ldr	r3, [pc, #264]	; (1788 <xQueueReceive+0x120>)
    1680:	4798      	blx	r3
    1682:	2800      	cmp	r0, #0
    1684:	d10b      	bne.n	169e <xQueueReceive+0x36>
    1686:	9b01      	ldr	r3, [sp, #4]
    1688:	2b00      	cmp	r3, #0
    168a:	d00c      	beq.n	16a6 <xQueueReceive+0x3e>
    168c:	b672      	cpsid	i
    168e:	e7fe      	b.n	168e <xQueueReceive+0x26>
	configASSERT( ( pxQueue ) );
    1690:	b672      	cpsid	i
    1692:	e7fe      	b.n	1692 <xQueueReceive+0x2a>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
    1694:	6c03      	ldr	r3, [r0, #64]	; 0x40
    1696:	2b00      	cmp	r3, #0
    1698:	d0f1      	beq.n	167e <xQueueReceive+0x16>
    169a:	b672      	cpsid	i
    169c:	e7fe      	b.n	169c <xQueueReceive+0x34>
    169e:	2600      	movs	r6, #0
		taskENTER_CRITICAL();
    16a0:	4b3a      	ldr	r3, [pc, #232]	; (178c <xQueueReceive+0x124>)
    16a2:	4698      	mov	r8, r3
    16a4:	e02f      	b.n	1706 <xQueueReceive+0x9e>
    16a6:	2600      	movs	r6, #0
    16a8:	e7fa      	b.n	16a0 <xQueueReceive+0x38>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
    16aa:	0039      	movs	r1, r7
    16ac:	0020      	movs	r0, r4
    16ae:	4b38      	ldr	r3, [pc, #224]	; (1790 <xQueueReceive+0x128>)
    16b0:	4798      	blx	r3
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
    16b2:	3d01      	subs	r5, #1
    16b4:	63a5      	str	r5, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    16b6:	6923      	ldr	r3, [r4, #16]
    16b8:	2b00      	cmp	r3, #0
    16ba:	d007      	beq.n	16cc <xQueueReceive+0x64>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    16bc:	0020      	movs	r0, r4
    16be:	3010      	adds	r0, #16
    16c0:	4b34      	ldr	r3, [pc, #208]	; (1794 <xQueueReceive+0x12c>)
    16c2:	4798      	blx	r3
    16c4:	2800      	cmp	r0, #0
    16c6:	d001      	beq.n	16cc <xQueueReceive+0x64>
						queueYIELD_IF_USING_PREEMPTION();
    16c8:	4b33      	ldr	r3, [pc, #204]	; (1798 <xQueueReceive+0x130>)
    16ca:	4798      	blx	r3
				taskEXIT_CRITICAL();
    16cc:	4b33      	ldr	r3, [pc, #204]	; (179c <xQueueReceive+0x134>)
    16ce:	4798      	blx	r3
				return pdPASS;
    16d0:	2001      	movs	r0, #1
}
    16d2:	b004      	add	sp, #16
    16d4:	bc04      	pop	{r2}
    16d6:	4690      	mov	r8, r2
    16d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
					taskEXIT_CRITICAL();
    16da:	4b30      	ldr	r3, [pc, #192]	; (179c <xQueueReceive+0x134>)
    16dc:	4798      	blx	r3
					return errQUEUE_EMPTY;
    16de:	2000      	movs	r0, #0
    16e0:	e7f7      	b.n	16d2 <xQueueReceive+0x6a>
					vTaskInternalSetTimeOutState( &xTimeOut );
    16e2:	a802      	add	r0, sp, #8
    16e4:	4b2e      	ldr	r3, [pc, #184]	; (17a0 <xQueueReceive+0x138>)
    16e6:	4798      	blx	r3
    16e8:	e016      	b.n	1718 <xQueueReceive+0xb0>
		prvLockQueue( pxQueue );
    16ea:	2200      	movs	r2, #0
    16ec:	2344      	movs	r3, #68	; 0x44
    16ee:	54e2      	strb	r2, [r4, r3]
    16f0:	e01d      	b.n	172e <xQueueReceive+0xc6>
    16f2:	2200      	movs	r2, #0
    16f4:	2345      	movs	r3, #69	; 0x45
    16f6:	54e2      	strb	r2, [r4, r3]
    16f8:	e01e      	b.n	1738 <xQueueReceive+0xd0>
				prvUnlockQueue( pxQueue );
    16fa:	0020      	movs	r0, r4
    16fc:	4b29      	ldr	r3, [pc, #164]	; (17a4 <xQueueReceive+0x13c>)
    16fe:	4798      	blx	r3
				( void ) xTaskResumeAll();
    1700:	4b29      	ldr	r3, [pc, #164]	; (17a8 <xQueueReceive+0x140>)
    1702:	4798      	blx	r3
    1704:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
    1706:	47c0      	blx	r8
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
    1708:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
    170a:	2d00      	cmp	r5, #0
    170c:	d1cd      	bne.n	16aa <xQueueReceive+0x42>
				if( xTicksToWait == ( TickType_t ) 0 )
    170e:	9b01      	ldr	r3, [sp, #4]
    1710:	2b00      	cmp	r3, #0
    1712:	d0e2      	beq.n	16da <xQueueReceive+0x72>
				else if( xEntryTimeSet == pdFALSE )
    1714:	2e00      	cmp	r6, #0
    1716:	d0e4      	beq.n	16e2 <xQueueReceive+0x7a>
		taskEXIT_CRITICAL();
    1718:	4b20      	ldr	r3, [pc, #128]	; (179c <xQueueReceive+0x134>)
    171a:	4798      	blx	r3
		vTaskSuspendAll();
    171c:	4b23      	ldr	r3, [pc, #140]	; (17ac <xQueueReceive+0x144>)
    171e:	4798      	blx	r3
		prvLockQueue( pxQueue );
    1720:	4b1a      	ldr	r3, [pc, #104]	; (178c <xQueueReceive+0x124>)
    1722:	4798      	blx	r3
    1724:	2344      	movs	r3, #68	; 0x44
    1726:	5ce3      	ldrb	r3, [r4, r3]
    1728:	b25b      	sxtb	r3, r3
    172a:	3301      	adds	r3, #1
    172c:	d0dd      	beq.n	16ea <xQueueReceive+0x82>
    172e:	2345      	movs	r3, #69	; 0x45
    1730:	5ce3      	ldrb	r3, [r4, r3]
    1732:	b25b      	sxtb	r3, r3
    1734:	3301      	adds	r3, #1
    1736:	d0dc      	beq.n	16f2 <xQueueReceive+0x8a>
    1738:	4b18      	ldr	r3, [pc, #96]	; (179c <xQueueReceive+0x134>)
    173a:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    173c:	a901      	add	r1, sp, #4
    173e:	a802      	add	r0, sp, #8
    1740:	4b1b      	ldr	r3, [pc, #108]	; (17b0 <xQueueReceive+0x148>)
    1742:	4798      	blx	r3
    1744:	2800      	cmp	r0, #0
    1746:	d113      	bne.n	1770 <xQueueReceive+0x108>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    1748:	0020      	movs	r0, r4
    174a:	4b1a      	ldr	r3, [pc, #104]	; (17b4 <xQueueReceive+0x14c>)
    174c:	4798      	blx	r3
    174e:	2800      	cmp	r0, #0
    1750:	d0d3      	beq.n	16fa <xQueueReceive+0x92>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    1752:	0020      	movs	r0, r4
    1754:	3024      	adds	r0, #36	; 0x24
    1756:	9901      	ldr	r1, [sp, #4]
    1758:	4b17      	ldr	r3, [pc, #92]	; (17b8 <xQueueReceive+0x150>)
    175a:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
    175c:	0020      	movs	r0, r4
    175e:	4b11      	ldr	r3, [pc, #68]	; (17a4 <xQueueReceive+0x13c>)
    1760:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
    1762:	4b11      	ldr	r3, [pc, #68]	; (17a8 <xQueueReceive+0x140>)
    1764:	4798      	blx	r3
    1766:	2800      	cmp	r0, #0
    1768:	d1cc      	bne.n	1704 <xQueueReceive+0x9c>
					portYIELD_WITHIN_API();
    176a:	4b0b      	ldr	r3, [pc, #44]	; (1798 <xQueueReceive+0x130>)
    176c:	4798      	blx	r3
    176e:	e7c9      	b.n	1704 <xQueueReceive+0x9c>
			prvUnlockQueue( pxQueue );
    1770:	0020      	movs	r0, r4
    1772:	4b0c      	ldr	r3, [pc, #48]	; (17a4 <xQueueReceive+0x13c>)
    1774:	4798      	blx	r3
			( void ) xTaskResumeAll();
    1776:	4b0c      	ldr	r3, [pc, #48]	; (17a8 <xQueueReceive+0x140>)
    1778:	4798      	blx	r3
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    177a:	0020      	movs	r0, r4
    177c:	4b0d      	ldr	r3, [pc, #52]	; (17b4 <xQueueReceive+0x14c>)
    177e:	4798      	blx	r3
    1780:	2800      	cmp	r0, #0
    1782:	d0bf      	beq.n	1704 <xQueueReceive+0x9c>
				return errQUEUE_EMPTY;
    1784:	2000      	movs	r0, #0
    1786:	e7a4      	b.n	16d2 <xQueueReceive+0x6a>
    1788:	00002065 	.word	0x00002065
    178c:	00000cf9 	.word	0x00000cf9
    1790:	0000126d 	.word	0x0000126d
    1794:	00001f49 	.word	0x00001f49
    1798:	00000ce1 	.word	0x00000ce1
    179c:	00000d11 	.word	0x00000d11
    17a0:	00001fd1 	.word	0x00001fd1
    17a4:	00001295 	.word	0x00001295
    17a8:	00001ce9 	.word	0x00001ce9
    17ac:	00001bad 	.word	0x00001bad
    17b0:	00001fe9 	.word	0x00001fe9
    17b4:	0000116d 	.word	0x0000116d
    17b8:	00001ee5 	.word	0x00001ee5

000017bc <vQueueWaitForMessageRestricted>:
	{
    17bc:	b570      	push	{r4, r5, r6, lr}
    17be:	0004      	movs	r4, r0
    17c0:	000d      	movs	r5, r1
    17c2:	0016      	movs	r6, r2
		prvLockQueue( pxQueue );
    17c4:	4b11      	ldr	r3, [pc, #68]	; (180c <vQueueWaitForMessageRestricted+0x50>)
    17c6:	4798      	blx	r3
    17c8:	2344      	movs	r3, #68	; 0x44
    17ca:	5ce3      	ldrb	r3, [r4, r3]
    17cc:	b25b      	sxtb	r3, r3
    17ce:	3301      	adds	r3, #1
    17d0:	d00d      	beq.n	17ee <vQueueWaitForMessageRestricted+0x32>
    17d2:	2345      	movs	r3, #69	; 0x45
    17d4:	5ce3      	ldrb	r3, [r4, r3]
    17d6:	b25b      	sxtb	r3, r3
    17d8:	3301      	adds	r3, #1
    17da:	d00c      	beq.n	17f6 <vQueueWaitForMessageRestricted+0x3a>
    17dc:	4b0c      	ldr	r3, [pc, #48]	; (1810 <vQueueWaitForMessageRestricted+0x54>)
    17de:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
    17e0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    17e2:	2b00      	cmp	r3, #0
    17e4:	d00b      	beq.n	17fe <vQueueWaitForMessageRestricted+0x42>
		prvUnlockQueue( pxQueue );
    17e6:	0020      	movs	r0, r4
    17e8:	4b0a      	ldr	r3, [pc, #40]	; (1814 <vQueueWaitForMessageRestricted+0x58>)
    17ea:	4798      	blx	r3
	}
    17ec:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
    17ee:	2200      	movs	r2, #0
    17f0:	2344      	movs	r3, #68	; 0x44
    17f2:	54e2      	strb	r2, [r4, r3]
    17f4:	e7ed      	b.n	17d2 <vQueueWaitForMessageRestricted+0x16>
    17f6:	2200      	movs	r2, #0
    17f8:	2345      	movs	r3, #69	; 0x45
    17fa:	54e2      	strb	r2, [r4, r3]
    17fc:	e7ee      	b.n	17dc <vQueueWaitForMessageRestricted+0x20>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
    17fe:	0020      	movs	r0, r4
    1800:	3024      	adds	r0, #36	; 0x24
    1802:	0032      	movs	r2, r6
    1804:	0029      	movs	r1, r5
    1806:	4b04      	ldr	r3, [pc, #16]	; (1818 <vQueueWaitForMessageRestricted+0x5c>)
    1808:	4798      	blx	r3
    180a:	e7ec      	b.n	17e6 <vQueueWaitForMessageRestricted+0x2a>
    180c:	00000cf9 	.word	0x00000cf9
    1810:	00000d11 	.word	0x00000d11
    1814:	00001295 	.word	0x00001295
    1818:	00001f11 	.word	0x00001f11

0000181c <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    181c:	4b08      	ldr	r3, [pc, #32]	; (1840 <prvResetNextTaskUnblockTime+0x24>)
    181e:	681b      	ldr	r3, [r3, #0]
    1820:	681b      	ldr	r3, [r3, #0]
    1822:	2b00      	cmp	r3, #0
    1824:	d007      	beq.n	1836 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    1826:	4b06      	ldr	r3, [pc, #24]	; (1840 <prvResetNextTaskUnblockTime+0x24>)
    1828:	681b      	ldr	r3, [r3, #0]
    182a:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
    182c:	68db      	ldr	r3, [r3, #12]
    182e:	685a      	ldr	r2, [r3, #4]
    1830:	4b04      	ldr	r3, [pc, #16]	; (1844 <prvResetNextTaskUnblockTime+0x28>)
    1832:	601a      	str	r2, [r3, #0]
	}
}
    1834:	4770      	bx	lr
		xNextTaskUnblockTime = portMAX_DELAY;
    1836:	2201      	movs	r2, #1
    1838:	4252      	negs	r2, r2
    183a:	4b02      	ldr	r3, [pc, #8]	; (1844 <prvResetNextTaskUnblockTime+0x28>)
    183c:	601a      	str	r2, [r3, #0]
    183e:	e7f9      	b.n	1834 <prvResetNextTaskUnblockTime+0x18>
    1840:	20002f90 	.word	0x20002f90
    1844:	20003040 	.word	0x20003040

00001848 <prvIdleTask>:
{
    1848:	b5f0      	push	{r4, r5, r6, r7, lr}
    184a:	46d6      	mov	lr, sl
    184c:	464f      	mov	r7, r9
    184e:	4646      	mov	r6, r8
    1850:	b5c0      	push	{r6, r7, lr}
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
    1852:	4b14      	ldr	r3, [pc, #80]	; (18a4 <prvIdleTask+0x5c>)
    1854:	4699      	mov	r9, r3
			taskENTER_CRITICAL();
    1856:	4b14      	ldr	r3, [pc, #80]	; (18a8 <prvIdleTask+0x60>)
    1858:	4698      	mov	r8, r3
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
    185a:	4f14      	ldr	r7, [pc, #80]	; (18ac <prvIdleTask+0x64>)
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
    185c:	4b14      	ldr	r3, [pc, #80]	; (18b0 <prvIdleTask+0x68>)
    185e:	469a      	mov	sl, r3
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
    1860:	464b      	mov	r3, r9
    1862:	681b      	ldr	r3, [r3, #0]
    1864:	2b00      	cmp	r3, #0
    1866:	d016      	beq.n	1896 <prvIdleTask+0x4e>
			taskENTER_CRITICAL();
    1868:	47c0      	blx	r8
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
    186a:	68fb      	ldr	r3, [r7, #12]
    186c:	68dd      	ldr	r5, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
    186e:	1d28      	adds	r0, r5, #4
    1870:	47d0      	blx	sl
				--uxCurrentNumberOfTasks;
    1872:	4a10      	ldr	r2, [pc, #64]	; (18b4 <prvIdleTask+0x6c>)
    1874:	6813      	ldr	r3, [r2, #0]
    1876:	3b01      	subs	r3, #1
    1878:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
    187a:	4c0a      	ldr	r4, [pc, #40]	; (18a4 <prvIdleTask+0x5c>)
    187c:	6823      	ldr	r3, [r4, #0]
    187e:	3b01      	subs	r3, #1
    1880:	6023      	str	r3, [r4, #0]
			taskEXIT_CRITICAL();
    1882:	4b0d      	ldr	r3, [pc, #52]	; (18b8 <prvIdleTask+0x70>)
    1884:	4798      	blx	r3
			vPortFree( pxTCB->pxStack );
    1886:	6b28      	ldr	r0, [r5, #48]	; 0x30
    1888:	4e0c      	ldr	r6, [pc, #48]	; (18bc <prvIdleTask+0x74>)
    188a:	47b0      	blx	r6
			vPortFree( pxTCB );
    188c:	0028      	movs	r0, r5
    188e:	47b0      	blx	r6
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
    1890:	6823      	ldr	r3, [r4, #0]
    1892:	2b00      	cmp	r3, #0
    1894:	d1e8      	bne.n	1868 <prvIdleTask+0x20>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
    1896:	4b0a      	ldr	r3, [pc, #40]	; (18c0 <prvIdleTask+0x78>)
    1898:	681b      	ldr	r3, [r3, #0]
    189a:	2b01      	cmp	r3, #1
    189c:	d9e0      	bls.n	1860 <prvIdleTask+0x18>
				taskYIELD();
    189e:	4b09      	ldr	r3, [pc, #36]	; (18c4 <prvIdleTask+0x7c>)
    18a0:	4798      	blx	r3
    18a2:	e7dd      	b.n	1860 <prvIdleTask+0x18>
    18a4:	20003000 	.word	0x20003000
    18a8:	00000cf9 	.word	0x00000cf9
    18ac:	20003074 	.word	0x20003074
    18b0:	00001143 	.word	0x00001143
    18b4:	20002ffc 	.word	0x20002ffc
    18b8:	00000d11 	.word	0x00000d11
    18bc:	00000e2d 	.word	0x00000e2d
    18c0:	20002f98 	.word	0x20002f98
    18c4:	00000ce1 	.word	0x00000ce1

000018c8 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
    18c8:	b570      	push	{r4, r5, r6, lr}
    18ca:	0004      	movs	r4, r0
    18cc:	000d      	movs	r5, r1
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
    18ce:	4b17      	ldr	r3, [pc, #92]	; (192c <prvAddCurrentTaskToDelayedList+0x64>)
    18d0:	681e      	ldr	r6, [r3, #0]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
    18d2:	4b17      	ldr	r3, [pc, #92]	; (1930 <prvAddCurrentTaskToDelayedList+0x68>)
    18d4:	6818      	ldr	r0, [r3, #0]
    18d6:	3004      	adds	r0, #4
    18d8:	4b16      	ldr	r3, [pc, #88]	; (1934 <prvAddCurrentTaskToDelayedList+0x6c>)
    18da:	4798      	blx	r3
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
    18dc:	1c63      	adds	r3, r4, #1
    18de:	d013      	beq.n	1908 <prvAddCurrentTaskToDelayedList+0x40>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
    18e0:	1934      	adds	r4, r6, r4

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
    18e2:	4b13      	ldr	r3, [pc, #76]	; (1930 <prvAddCurrentTaskToDelayedList+0x68>)
    18e4:	681b      	ldr	r3, [r3, #0]
    18e6:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
    18e8:	42a6      	cmp	r6, r4
    18ea:	d816      	bhi.n	191a <prvAddCurrentTaskToDelayedList+0x52>
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
    18ec:	4b12      	ldr	r3, [pc, #72]	; (1938 <prvAddCurrentTaskToDelayedList+0x70>)
    18ee:	6818      	ldr	r0, [r3, #0]
    18f0:	4b0f      	ldr	r3, [pc, #60]	; (1930 <prvAddCurrentTaskToDelayedList+0x68>)
    18f2:	6819      	ldr	r1, [r3, #0]
    18f4:	3104      	adds	r1, #4
    18f6:	4b11      	ldr	r3, [pc, #68]	; (193c <prvAddCurrentTaskToDelayedList+0x74>)
    18f8:	4798      	blx	r3

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
    18fa:	4b11      	ldr	r3, [pc, #68]	; (1940 <prvAddCurrentTaskToDelayedList+0x78>)
    18fc:	681b      	ldr	r3, [r3, #0]
    18fe:	429c      	cmp	r4, r3
    1900:	d212      	bcs.n	1928 <prvAddCurrentTaskToDelayedList+0x60>
				{
					xNextTaskUnblockTime = xTimeToWake;
    1902:	4b0f      	ldr	r3, [pc, #60]	; (1940 <prvAddCurrentTaskToDelayedList+0x78>)
    1904:	601c      	str	r4, [r3, #0]

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
    1906:	e00f      	b.n	1928 <prvAddCurrentTaskToDelayedList+0x60>
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
    1908:	2d00      	cmp	r5, #0
    190a:	d0e9      	beq.n	18e0 <prvAddCurrentTaskToDelayedList+0x18>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
    190c:	4b08      	ldr	r3, [pc, #32]	; (1930 <prvAddCurrentTaskToDelayedList+0x68>)
    190e:	6819      	ldr	r1, [r3, #0]
    1910:	3104      	adds	r1, #4
    1912:	480c      	ldr	r0, [pc, #48]	; (1944 <prvAddCurrentTaskToDelayedList+0x7c>)
    1914:	4b0c      	ldr	r3, [pc, #48]	; (1948 <prvAddCurrentTaskToDelayedList+0x80>)
    1916:	4798      	blx	r3
    1918:	e006      	b.n	1928 <prvAddCurrentTaskToDelayedList+0x60>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
    191a:	4b0c      	ldr	r3, [pc, #48]	; (194c <prvAddCurrentTaskToDelayedList+0x84>)
    191c:	6818      	ldr	r0, [r3, #0]
    191e:	4b04      	ldr	r3, [pc, #16]	; (1930 <prvAddCurrentTaskToDelayedList+0x68>)
    1920:	6819      	ldr	r1, [r3, #0]
    1922:	3104      	adds	r1, #4
    1924:	4b05      	ldr	r3, [pc, #20]	; (193c <prvAddCurrentTaskToDelayedList+0x74>)
    1926:	4798      	blx	r3
}
    1928:	bd70      	pop	{r4, r5, r6, pc}
    192a:	46c0      	nop			; (mov r8, r8)
    192c:	20003088 	.word	0x20003088
    1930:	20002f8c 	.word	0x20002f8c
    1934:	00001143 	.word	0x00001143
    1938:	20002f90 	.word	0x20002f90
    193c:	00001115 	.word	0x00001115
    1940:	20003040 	.word	0x20003040
    1944:	20003060 	.word	0x20003060
    1948:	000010fd 	.word	0x000010fd
    194c:	20002f94 	.word	0x20002f94

00001950 <xTaskCreate>:
	{
    1950:	b5f0      	push	{r4, r5, r6, r7, lr}
    1952:	46c6      	mov	lr, r8
    1954:	b500      	push	{lr}
    1956:	b084      	sub	sp, #16
    1958:	9001      	str	r0, [sp, #4]
    195a:	000d      	movs	r5, r1
    195c:	9302      	str	r3, [sp, #8]
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    195e:	0097      	lsls	r7, r2, #2
    1960:	0038      	movs	r0, r7
    1962:	4b5f      	ldr	r3, [pc, #380]	; (1ae0 <xTaskCreate+0x190>)
    1964:	4798      	blx	r3
    1966:	1e06      	subs	r6, r0, #0
			if( pxStack != NULL )
    1968:	d100      	bne.n	196c <xTaskCreate+0x1c>
    196a:	e089      	b.n	1a80 <xTaskCreate+0x130>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
    196c:	2054      	movs	r0, #84	; 0x54
    196e:	4b5c      	ldr	r3, [pc, #368]	; (1ae0 <xTaskCreate+0x190>)
    1970:	4798      	blx	r3
    1972:	1e04      	subs	r4, r0, #0
				if( pxNewTCB != NULL )
    1974:	d100      	bne.n	1978 <xTaskCreate+0x28>
    1976:	e080      	b.n	1a7a <xTaskCreate+0x12a>
					pxNewTCB->pxStack = pxStack;
    1978:	6306      	str	r6, [r0, #48]	; 0x30
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
    197a:	003a      	movs	r2, r7
    197c:	21a5      	movs	r1, #165	; 0xa5
    197e:	0030      	movs	r0, r6
    1980:	4b58      	ldr	r3, [pc, #352]	; (1ae4 <xTaskCreate+0x194>)
    1982:	4798      	blx	r3
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    1984:	1f3a      	subs	r2, r7, #4
    1986:	6b23      	ldr	r3, [r4, #48]	; 0x30
    1988:	469c      	mov	ip, r3
    198a:	4462      	add	r2, ip
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
    198c:	2307      	movs	r3, #7
    198e:	439a      	bics	r2, r3
    1990:	4690      	mov	r8, r2
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
    1992:	782a      	ldrb	r2, [r5, #0]
    1994:	332d      	adds	r3, #45	; 0x2d
    1996:	54e2      	strb	r2, [r4, r3]
		if( pcName[ x ] == 0x00 )
    1998:	782b      	ldrb	r3, [r5, #0]
    199a:	2b00      	cmp	r3, #0
    199c:	d00d      	beq.n	19ba <xTaskCreate+0x6a>
    199e:	3501      	adds	r5, #1
    19a0:	0023      	movs	r3, r4
    19a2:	3335      	adds	r3, #53	; 0x35
    19a4:	0020      	movs	r0, r4
    19a6:	303c      	adds	r0, #60	; 0x3c
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
    19a8:	782a      	ldrb	r2, [r5, #0]
    19aa:	701a      	strb	r2, [r3, #0]
		if( pcName[ x ] == 0x00 )
    19ac:	782a      	ldrb	r2, [r5, #0]
    19ae:	2a00      	cmp	r2, #0
    19b0:	d003      	beq.n	19ba <xTaskCreate+0x6a>
    19b2:	3501      	adds	r5, #1
    19b4:	3301      	adds	r3, #1
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    19b6:	4283      	cmp	r3, r0
    19b8:	d1f6      	bne.n	19a8 <xTaskCreate+0x58>
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
    19ba:	2200      	movs	r2, #0
    19bc:	233b      	movs	r3, #59	; 0x3b
    19be:	54e2      	strb	r2, [r4, r3]
    19c0:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    19c2:	2f04      	cmp	r7, #4
    19c4:	d900      	bls.n	19c8 <xTaskCreate+0x78>
    19c6:	2704      	movs	r7, #4
	pxNewTCB->uxPriority = uxPriority;
    19c8:	62e7      	str	r7, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
    19ca:	6467      	str	r7, [r4, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
    19cc:	2600      	movs	r6, #0
    19ce:	64a6      	str	r6, [r4, #72]	; 0x48
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
    19d0:	1d23      	adds	r3, r4, #4
    19d2:	9303      	str	r3, [sp, #12]
    19d4:	0018      	movs	r0, r3
    19d6:	4d44      	ldr	r5, [pc, #272]	; (1ae8 <xTaskCreate+0x198>)
    19d8:	47a8      	blx	r5
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
    19da:	0020      	movs	r0, r4
    19dc:	3018      	adds	r0, #24
    19de:	47a8      	blx	r5
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
    19e0:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    19e2:	2305      	movs	r3, #5
    19e4:	1bdb      	subs	r3, r3, r7
    19e6:	61a3      	str	r3, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
    19e8:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ulNotifiedValue = 0;
    19ea:	64e6      	str	r6, [r4, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
    19ec:	2350      	movs	r3, #80	; 0x50
    19ee:	54e6      	strb	r6, [r4, r3]
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
    19f0:	9a02      	ldr	r2, [sp, #8]
    19f2:	9901      	ldr	r1, [sp, #4]
    19f4:	4640      	mov	r0, r8
    19f6:	4b3d      	ldr	r3, [pc, #244]	; (1aec <xTaskCreate+0x19c>)
    19f8:	4798      	blx	r3
    19fa:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
    19fc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    19fe:	2b00      	cmp	r3, #0
    1a00:	d000      	beq.n	1a04 <xTaskCreate+0xb4>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
    1a02:	601c      	str	r4, [r3, #0]
	taskENTER_CRITICAL();
    1a04:	4b3a      	ldr	r3, [pc, #232]	; (1af0 <xTaskCreate+0x1a0>)
    1a06:	4798      	blx	r3
		uxCurrentNumberOfTasks++;
    1a08:	4a3a      	ldr	r2, [pc, #232]	; (1af4 <xTaskCreate+0x1a4>)
    1a0a:	6813      	ldr	r3, [r2, #0]
    1a0c:	3301      	adds	r3, #1
    1a0e:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
    1a10:	4b39      	ldr	r3, [pc, #228]	; (1af8 <xTaskCreate+0x1a8>)
    1a12:	681b      	ldr	r3, [r3, #0]
    1a14:	2b00      	cmp	r3, #0
    1a16:	d036      	beq.n	1a86 <xTaskCreate+0x136>
			if( xSchedulerRunning == pdFALSE )
    1a18:	4b38      	ldr	r3, [pc, #224]	; (1afc <xTaskCreate+0x1ac>)
    1a1a:	681b      	ldr	r3, [r3, #0]
    1a1c:	2b00      	cmp	r3, #0
    1a1e:	d107      	bne.n	1a30 <xTaskCreate+0xe0>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
    1a20:	4b35      	ldr	r3, [pc, #212]	; (1af8 <xTaskCreate+0x1a8>)
    1a22:	681b      	ldr	r3, [r3, #0]
    1a24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    1a26:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    1a28:	4293      	cmp	r3, r2
    1a2a:	d801      	bhi.n	1a30 <xTaskCreate+0xe0>
					pxCurrentTCB = pxNewTCB;
    1a2c:	4b32      	ldr	r3, [pc, #200]	; (1af8 <xTaskCreate+0x1a8>)
    1a2e:	601c      	str	r4, [r3, #0]
		uxTaskNumber++;
    1a30:	4a33      	ldr	r2, [pc, #204]	; (1b00 <xTaskCreate+0x1b0>)
    1a32:	6813      	ldr	r3, [r2, #0]
    1a34:	3301      	adds	r3, #1
    1a36:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
    1a38:	63e3      	str	r3, [r4, #60]	; 0x3c
		prvAddTaskToReadyList( pxNewTCB );
    1a3a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    1a3c:	4a31      	ldr	r2, [pc, #196]	; (1b04 <xTaskCreate+0x1b4>)
    1a3e:	6812      	ldr	r2, [r2, #0]
    1a40:	4293      	cmp	r3, r2
    1a42:	d901      	bls.n	1a48 <xTaskCreate+0xf8>
    1a44:	4a2f      	ldr	r2, [pc, #188]	; (1b04 <xTaskCreate+0x1b4>)
    1a46:	6013      	str	r3, [r2, #0]
    1a48:	0098      	lsls	r0, r3, #2
    1a4a:	18c0      	adds	r0, r0, r3
    1a4c:	0080      	lsls	r0, r0, #2
    1a4e:	4b2e      	ldr	r3, [pc, #184]	; (1b08 <xTaskCreate+0x1b8>)
    1a50:	1818      	adds	r0, r3, r0
    1a52:	9903      	ldr	r1, [sp, #12]
    1a54:	4b2d      	ldr	r3, [pc, #180]	; (1b0c <xTaskCreate+0x1bc>)
    1a56:	4798      	blx	r3
	taskEXIT_CRITICAL();
    1a58:	4b2d      	ldr	r3, [pc, #180]	; (1b10 <xTaskCreate+0x1c0>)
    1a5a:	4798      	blx	r3
	if( xSchedulerRunning != pdFALSE )
    1a5c:	4b27      	ldr	r3, [pc, #156]	; (1afc <xTaskCreate+0x1ac>)
    1a5e:	681b      	ldr	r3, [r3, #0]
			xReturn = pdPASS;
    1a60:	2001      	movs	r0, #1
	if( xSchedulerRunning != pdFALSE )
    1a62:	2b00      	cmp	r3, #0
    1a64:	d005      	beq.n	1a72 <xTaskCreate+0x122>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
    1a66:	4b24      	ldr	r3, [pc, #144]	; (1af8 <xTaskCreate+0x1a8>)
    1a68:	681b      	ldr	r3, [r3, #0]
    1a6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    1a6c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    1a6e:	429a      	cmp	r2, r3
    1a70:	d331      	bcc.n	1ad6 <xTaskCreate+0x186>
	}
    1a72:	b004      	add	sp, #16
    1a74:	bc04      	pop	{r2}
    1a76:	4690      	mov	r8, r2
    1a78:	bdf0      	pop	{r4, r5, r6, r7, pc}
					vPortFree( pxStack );
    1a7a:	0030      	movs	r0, r6
    1a7c:	4b25      	ldr	r3, [pc, #148]	; (1b14 <xTaskCreate+0x1c4>)
    1a7e:	4798      	blx	r3
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
    1a80:	2001      	movs	r0, #1
    1a82:	4240      	negs	r0, r0
    1a84:	e7f5      	b.n	1a72 <xTaskCreate+0x122>
			pxCurrentTCB = pxNewTCB;
    1a86:	4b1c      	ldr	r3, [pc, #112]	; (1af8 <xTaskCreate+0x1a8>)
    1a88:	601c      	str	r4, [r3, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
    1a8a:	6813      	ldr	r3, [r2, #0]
    1a8c:	2b01      	cmp	r3, #1
    1a8e:	d1cf      	bne.n	1a30 <xTaskCreate+0xe0>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
    1a90:	4f1d      	ldr	r7, [pc, #116]	; (1b08 <xTaskCreate+0x1b8>)
    1a92:	0038      	movs	r0, r7
    1a94:	4e20      	ldr	r6, [pc, #128]	; (1b18 <xTaskCreate+0x1c8>)
    1a96:	47b0      	blx	r6
    1a98:	0038      	movs	r0, r7
    1a9a:	3014      	adds	r0, #20
    1a9c:	47b0      	blx	r6
    1a9e:	0038      	movs	r0, r7
    1aa0:	3028      	adds	r0, #40	; 0x28
    1aa2:	47b0      	blx	r6
    1aa4:	0038      	movs	r0, r7
    1aa6:	303c      	adds	r0, #60	; 0x3c
    1aa8:	47b0      	blx	r6
    1aaa:	0038      	movs	r0, r7
    1aac:	3050      	adds	r0, #80	; 0x50
    1aae:	47b0      	blx	r6
	vListInitialise( &xDelayedTaskList1 );
    1ab0:	4b1a      	ldr	r3, [pc, #104]	; (1b1c <xTaskCreate+0x1cc>)
    1ab2:	4698      	mov	r8, r3
    1ab4:	0018      	movs	r0, r3
    1ab6:	47b0      	blx	r6
	vListInitialise( &xDelayedTaskList2 );
    1ab8:	4f19      	ldr	r7, [pc, #100]	; (1b20 <xTaskCreate+0x1d0>)
    1aba:	0038      	movs	r0, r7
    1abc:	47b0      	blx	r6
	vListInitialise( &xPendingReadyList );
    1abe:	4819      	ldr	r0, [pc, #100]	; (1b24 <xTaskCreate+0x1d4>)
    1ac0:	47b0      	blx	r6
		vListInitialise( &xTasksWaitingTermination );
    1ac2:	4819      	ldr	r0, [pc, #100]	; (1b28 <xTaskCreate+0x1d8>)
    1ac4:	47b0      	blx	r6
		vListInitialise( &xSuspendedTaskList );
    1ac6:	4819      	ldr	r0, [pc, #100]	; (1b2c <xTaskCreate+0x1dc>)
    1ac8:	47b0      	blx	r6
	pxDelayedTaskList = &xDelayedTaskList1;
    1aca:	4b19      	ldr	r3, [pc, #100]	; (1b30 <xTaskCreate+0x1e0>)
    1acc:	4642      	mov	r2, r8
    1ace:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
    1ad0:	4b18      	ldr	r3, [pc, #96]	; (1b34 <xTaskCreate+0x1e4>)
    1ad2:	601f      	str	r7, [r3, #0]
    1ad4:	e7ac      	b.n	1a30 <xTaskCreate+0xe0>
			taskYIELD_IF_USING_PREEMPTION();
    1ad6:	4b18      	ldr	r3, [pc, #96]	; (1b38 <xTaskCreate+0x1e8>)
    1ad8:	4798      	blx	r3
			xReturn = pdPASS;
    1ada:	2001      	movs	r0, #1
    1adc:	e7c9      	b.n	1a72 <xTaskCreate+0x122>
    1ade:	46c0      	nop			; (mov r8, r8)
    1ae0:	00000db5 	.word	0x00000db5
    1ae4:	0000305b 	.word	0x0000305b
    1ae8:	000010f7 	.word	0x000010f7
    1aec:	00000c45 	.word	0x00000c45
    1af0:	00000cf9 	.word	0x00000cf9
    1af4:	20002ffc 	.word	0x20002ffc
    1af8:	20002f8c 	.word	0x20002f8c
    1afc:	2000305c 	.word	0x2000305c
    1b00:	2000300c 	.word	0x2000300c
    1b04:	20003010 	.word	0x20003010
    1b08:	20002f98 	.word	0x20002f98
    1b0c:	000010fd 	.word	0x000010fd
    1b10:	00000d11 	.word	0x00000d11
    1b14:	00000e2d 	.word	0x00000e2d
    1b18:	000010e1 	.word	0x000010e1
    1b1c:	20003014 	.word	0x20003014
    1b20:	20003028 	.word	0x20003028
    1b24:	20003048 	.word	0x20003048
    1b28:	20003074 	.word	0x20003074
    1b2c:	20003060 	.word	0x20003060
    1b30:	20002f90 	.word	0x20002f90
    1b34:	20002f94 	.word	0x20002f94
    1b38:	00000ce1 	.word	0x00000ce1

00001b3c <vTaskStartScheduler>:
{
    1b3c:	b510      	push	{r4, lr}
    1b3e:	b082      	sub	sp, #8
		xReturn = xTaskCreate(	prvIdleTask,
    1b40:	4b11      	ldr	r3, [pc, #68]	; (1b88 <vTaskStartScheduler+0x4c>)
    1b42:	9301      	str	r3, [sp, #4]
    1b44:	2300      	movs	r3, #0
    1b46:	9300      	str	r3, [sp, #0]
    1b48:	2264      	movs	r2, #100	; 0x64
    1b4a:	4910      	ldr	r1, [pc, #64]	; (1b8c <vTaskStartScheduler+0x50>)
    1b4c:	4810      	ldr	r0, [pc, #64]	; (1b90 <vTaskStartScheduler+0x54>)
    1b4e:	4c11      	ldr	r4, [pc, #68]	; (1b94 <vTaskStartScheduler+0x58>)
    1b50:	47a0      	blx	r4
		if( xReturn == pdPASS )
    1b52:	2801      	cmp	r0, #1
    1b54:	d003      	beq.n	1b5e <vTaskStartScheduler+0x22>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
    1b56:	1c43      	adds	r3, r0, #1
    1b58:	d013      	beq.n	1b82 <vTaskStartScheduler+0x46>
}
    1b5a:	b002      	add	sp, #8
    1b5c:	bd10      	pop	{r4, pc}
			xReturn = xTimerCreateTimerTask();
    1b5e:	4b0e      	ldr	r3, [pc, #56]	; (1b98 <vTaskStartScheduler+0x5c>)
    1b60:	4798      	blx	r3
	if( xReturn == pdPASS )
    1b62:	2801      	cmp	r0, #1
    1b64:	d1f7      	bne.n	1b56 <vTaskStartScheduler+0x1a>
		portDISABLE_INTERRUPTS();
    1b66:	b672      	cpsid	i
		xNextTaskUnblockTime = portMAX_DELAY;
    1b68:	2201      	movs	r2, #1
    1b6a:	4252      	negs	r2, r2
    1b6c:	4b0b      	ldr	r3, [pc, #44]	; (1b9c <vTaskStartScheduler+0x60>)
    1b6e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
    1b70:	3202      	adds	r2, #2
    1b72:	4b0b      	ldr	r3, [pc, #44]	; (1ba0 <vTaskStartScheduler+0x64>)
    1b74:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
    1b76:	2200      	movs	r2, #0
    1b78:	4b0a      	ldr	r3, [pc, #40]	; (1ba4 <vTaskStartScheduler+0x68>)
    1b7a:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
    1b7c:	4b0a      	ldr	r3, [pc, #40]	; (1ba8 <vTaskStartScheduler+0x6c>)
    1b7e:	4798      	blx	r3
    1b80:	e7eb      	b.n	1b5a <vTaskStartScheduler+0x1e>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
    1b82:	b672      	cpsid	i
    1b84:	e7fe      	b.n	1b84 <vTaskStartScheduler+0x48>
    1b86:	46c0      	nop			; (mov r8, r8)
    1b88:	2000303c 	.word	0x2000303c
    1b8c:	000038f8 	.word	0x000038f8
    1b90:	00001849 	.word	0x00001849
    1b94:	00001951 	.word	0x00001951
    1b98:	000021a9 	.word	0x000021a9
    1b9c:	20003040 	.word	0x20003040
    1ba0:	2000305c 	.word	0x2000305c
    1ba4:	20003088 	.word	0x20003088
    1ba8:	00000c69 	.word	0x00000c69

00001bac <vTaskSuspendAll>:
	++uxSchedulerSuspended;
    1bac:	4a02      	ldr	r2, [pc, #8]	; (1bb8 <vTaskSuspendAll+0xc>)
    1bae:	6813      	ldr	r3, [r2, #0]
    1bb0:	3301      	adds	r3, #1
    1bb2:	6013      	str	r3, [r2, #0]
}
    1bb4:	4770      	bx	lr
    1bb6:	46c0      	nop			; (mov r8, r8)
    1bb8:	20003008 	.word	0x20003008

00001bbc <xTaskGetTickCount>:
		xTicks = xTickCount;
    1bbc:	4b01      	ldr	r3, [pc, #4]	; (1bc4 <xTaskGetTickCount+0x8>)
    1bbe:	6818      	ldr	r0, [r3, #0]
}
    1bc0:	4770      	bx	lr
    1bc2:	46c0      	nop			; (mov r8, r8)
    1bc4:	20003088 	.word	0x20003088

00001bc8 <xTaskIncrementTick>:
{
    1bc8:	b5f0      	push	{r4, r5, r6, r7, lr}
    1bca:	b083      	sub	sp, #12
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    1bcc:	4b38      	ldr	r3, [pc, #224]	; (1cb0 <xTaskIncrementTick+0xe8>)
    1bce:	681b      	ldr	r3, [r3, #0]
    1bd0:	2b00      	cmp	r3, #0
    1bd2:	d160      	bne.n	1c96 <xTaskIncrementTick+0xce>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
    1bd4:	4b37      	ldr	r3, [pc, #220]	; (1cb4 <xTaskIncrementTick+0xec>)
    1bd6:	681d      	ldr	r5, [r3, #0]
    1bd8:	3501      	adds	r5, #1
		xTickCount = xConstTickCount;
    1bda:	601d      	str	r5, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
    1bdc:	2d00      	cmp	r5, #0
    1bde:	d112      	bne.n	1c06 <xTaskIncrementTick+0x3e>
			taskSWITCH_DELAYED_LISTS();
    1be0:	4b35      	ldr	r3, [pc, #212]	; (1cb8 <xTaskIncrementTick+0xf0>)
    1be2:	681b      	ldr	r3, [r3, #0]
    1be4:	681b      	ldr	r3, [r3, #0]
    1be6:	2b00      	cmp	r3, #0
    1be8:	d001      	beq.n	1bee <xTaskIncrementTick+0x26>
    1bea:	b672      	cpsid	i
    1bec:	e7fe      	b.n	1bec <xTaskIncrementTick+0x24>
    1bee:	4a32      	ldr	r2, [pc, #200]	; (1cb8 <xTaskIncrementTick+0xf0>)
    1bf0:	6811      	ldr	r1, [r2, #0]
    1bf2:	4b32      	ldr	r3, [pc, #200]	; (1cbc <xTaskIncrementTick+0xf4>)
    1bf4:	6818      	ldr	r0, [r3, #0]
    1bf6:	6010      	str	r0, [r2, #0]
    1bf8:	6019      	str	r1, [r3, #0]
    1bfa:	4a31      	ldr	r2, [pc, #196]	; (1cc0 <xTaskIncrementTick+0xf8>)
    1bfc:	6813      	ldr	r3, [r2, #0]
    1bfe:	3301      	adds	r3, #1
    1c00:	6013      	str	r3, [r2, #0]
    1c02:	4b30      	ldr	r3, [pc, #192]	; (1cc4 <xTaskIncrementTick+0xfc>)
    1c04:	4798      	blx	r3
		if( xConstTickCount >= xNextTaskUnblockTime )
    1c06:	4b30      	ldr	r3, [pc, #192]	; (1cc8 <xTaskIncrementTick+0x100>)
    1c08:	681b      	ldr	r3, [r3, #0]
BaseType_t xSwitchRequired = pdFALSE;
    1c0a:	2400      	movs	r4, #0
		if( xConstTickCount >= xNextTaskUnblockTime )
    1c0c:	429d      	cmp	r5, r3
    1c0e:	d333      	bcc.n	1c78 <xTaskIncrementTick+0xb0>
    1c10:	2400      	movs	r4, #0
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    1c12:	4f29      	ldr	r7, [pc, #164]	; (1cb8 <xTaskIncrementTick+0xf0>)
    1c14:	683b      	ldr	r3, [r7, #0]
    1c16:	681b      	ldr	r3, [r3, #0]
    1c18:	2b00      	cmp	r3, #0
    1c1a:	d029      	beq.n	1c70 <xTaskIncrementTick+0xa8>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    1c1c:	4b26      	ldr	r3, [pc, #152]	; (1cb8 <xTaskIncrementTick+0xf0>)
    1c1e:	681b      	ldr	r3, [r3, #0]
    1c20:	68db      	ldr	r3, [r3, #12]
    1c22:	68de      	ldr	r6, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
    1c24:	6873      	ldr	r3, [r6, #4]
					if( xConstTickCount < xItemValue )
    1c26:	429d      	cmp	r5, r3
    1c28:	d332      	bcc.n	1c90 <xTaskIncrementTick+0xc8>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
    1c2a:	1d33      	adds	r3, r6, #4
    1c2c:	9301      	str	r3, [sp, #4]
    1c2e:	0018      	movs	r0, r3
    1c30:	4b26      	ldr	r3, [pc, #152]	; (1ccc <xTaskIncrementTick+0x104>)
    1c32:	4798      	blx	r3
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    1c34:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    1c36:	2b00      	cmp	r3, #0
    1c38:	d003      	beq.n	1c42 <xTaskIncrementTick+0x7a>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    1c3a:	0030      	movs	r0, r6
    1c3c:	3018      	adds	r0, #24
    1c3e:	4b23      	ldr	r3, [pc, #140]	; (1ccc <xTaskIncrementTick+0x104>)
    1c40:	4798      	blx	r3
					prvAddTaskToReadyList( pxTCB );
    1c42:	6af3      	ldr	r3, [r6, #44]	; 0x2c
    1c44:	4a22      	ldr	r2, [pc, #136]	; (1cd0 <xTaskIncrementTick+0x108>)
    1c46:	6812      	ldr	r2, [r2, #0]
    1c48:	4293      	cmp	r3, r2
    1c4a:	d901      	bls.n	1c50 <xTaskIncrementTick+0x88>
    1c4c:	4a20      	ldr	r2, [pc, #128]	; (1cd0 <xTaskIncrementTick+0x108>)
    1c4e:	6013      	str	r3, [r2, #0]
    1c50:	0098      	lsls	r0, r3, #2
    1c52:	18c0      	adds	r0, r0, r3
    1c54:	0080      	lsls	r0, r0, #2
    1c56:	4b1f      	ldr	r3, [pc, #124]	; (1cd4 <xTaskIncrementTick+0x10c>)
    1c58:	1818      	adds	r0, r3, r0
    1c5a:	9901      	ldr	r1, [sp, #4]
    1c5c:	4b1e      	ldr	r3, [pc, #120]	; (1cd8 <xTaskIncrementTick+0x110>)
    1c5e:	4798      	blx	r3
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    1c60:	4b1e      	ldr	r3, [pc, #120]	; (1cdc <xTaskIncrementTick+0x114>)
    1c62:	681b      	ldr	r3, [r3, #0]
    1c64:	6af2      	ldr	r2, [r6, #44]	; 0x2c
    1c66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    1c68:	429a      	cmp	r2, r3
    1c6a:	d3d3      	bcc.n	1c14 <xTaskIncrementTick+0x4c>
							xSwitchRequired = pdTRUE;
    1c6c:	2401      	movs	r4, #1
    1c6e:	e7d1      	b.n	1c14 <xTaskIncrementTick+0x4c>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    1c70:	2201      	movs	r2, #1
    1c72:	4252      	negs	r2, r2
    1c74:	4b14      	ldr	r3, [pc, #80]	; (1cc8 <xTaskIncrementTick+0x100>)
    1c76:	601a      	str	r2, [r3, #0]
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
    1c78:	4b18      	ldr	r3, [pc, #96]	; (1cdc <xTaskIncrementTick+0x114>)
    1c7a:	681b      	ldr	r3, [r3, #0]
    1c7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    1c7e:	0093      	lsls	r3, r2, #2
    1c80:	189b      	adds	r3, r3, r2
    1c82:	009b      	lsls	r3, r3, #2
    1c84:	4a13      	ldr	r2, [pc, #76]	; (1cd4 <xTaskIncrementTick+0x10c>)
    1c86:	589b      	ldr	r3, [r3, r2]
    1c88:	2b01      	cmp	r3, #1
    1c8a:	d909      	bls.n	1ca0 <xTaskIncrementTick+0xd8>
				xSwitchRequired = pdTRUE;
    1c8c:	2401      	movs	r4, #1
    1c8e:	e007      	b.n	1ca0 <xTaskIncrementTick+0xd8>
						xNextTaskUnblockTime = xItemValue;
    1c90:	4a0d      	ldr	r2, [pc, #52]	; (1cc8 <xTaskIncrementTick+0x100>)
    1c92:	6013      	str	r3, [r2, #0]
						break;
    1c94:	e7f0      	b.n	1c78 <xTaskIncrementTick+0xb0>
		++uxPendedTicks;
    1c96:	4a12      	ldr	r2, [pc, #72]	; (1ce0 <xTaskIncrementTick+0x118>)
    1c98:	6813      	ldr	r3, [r2, #0]
    1c9a:	3301      	adds	r3, #1
    1c9c:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
    1c9e:	2400      	movs	r4, #0
		if( xYieldPending != pdFALSE )
    1ca0:	4b10      	ldr	r3, [pc, #64]	; (1ce4 <xTaskIncrementTick+0x11c>)
    1ca2:	681b      	ldr	r3, [r3, #0]
    1ca4:	2b00      	cmp	r3, #0
    1ca6:	d000      	beq.n	1caa <xTaskIncrementTick+0xe2>
			xSwitchRequired = pdTRUE;
    1ca8:	2401      	movs	r4, #1
}
    1caa:	0020      	movs	r0, r4
    1cac:	b003      	add	sp, #12
    1cae:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1cb0:	20003008 	.word	0x20003008
    1cb4:	20003088 	.word	0x20003088
    1cb8:	20002f90 	.word	0x20002f90
    1cbc:	20002f94 	.word	0x20002f94
    1cc0:	20003044 	.word	0x20003044
    1cc4:	0000181d 	.word	0x0000181d
    1cc8:	20003040 	.word	0x20003040
    1ccc:	00001143 	.word	0x00001143
    1cd0:	20003010 	.word	0x20003010
    1cd4:	20002f98 	.word	0x20002f98
    1cd8:	000010fd 	.word	0x000010fd
    1cdc:	20002f8c 	.word	0x20002f8c
    1ce0:	20003004 	.word	0x20003004
    1ce4:	2000308c 	.word	0x2000308c

00001ce8 <xTaskResumeAll>:
{
    1ce8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( uxSchedulerSuspended );
    1cea:	4b30      	ldr	r3, [pc, #192]	; (1dac <xTaskResumeAll+0xc4>)
    1cec:	681b      	ldr	r3, [r3, #0]
    1cee:	2b00      	cmp	r3, #0
    1cf0:	d101      	bne.n	1cf6 <xTaskResumeAll+0xe>
    1cf2:	b672      	cpsid	i
    1cf4:	e7fe      	b.n	1cf4 <xTaskResumeAll+0xc>
	taskENTER_CRITICAL();
    1cf6:	4b2e      	ldr	r3, [pc, #184]	; (1db0 <xTaskResumeAll+0xc8>)
    1cf8:	4798      	blx	r3
		--uxSchedulerSuspended;
    1cfa:	4b2c      	ldr	r3, [pc, #176]	; (1dac <xTaskResumeAll+0xc4>)
    1cfc:	681a      	ldr	r2, [r3, #0]
    1cfe:	3a01      	subs	r2, #1
    1d00:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    1d02:	681b      	ldr	r3, [r3, #0]
BaseType_t xAlreadyYielded = pdFALSE;
    1d04:	2400      	movs	r4, #0
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    1d06:	2b00      	cmp	r3, #0
    1d08:	d103      	bne.n	1d12 <xTaskResumeAll+0x2a>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
    1d0a:	4b2a      	ldr	r3, [pc, #168]	; (1db4 <xTaskResumeAll+0xcc>)
    1d0c:	681b      	ldr	r3, [r3, #0]
    1d0e:	2b00      	cmp	r3, #0
    1d10:	d103      	bne.n	1d1a <xTaskResumeAll+0x32>
	taskEXIT_CRITICAL();
    1d12:	4b29      	ldr	r3, [pc, #164]	; (1db8 <xTaskResumeAll+0xd0>)
    1d14:	4798      	blx	r3
}
    1d16:	0020      	movs	r0, r4
    1d18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    1d1a:	4d28      	ldr	r5, [pc, #160]	; (1dbc <xTaskResumeAll+0xd4>)
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
    1d1c:	002f      	movs	r7, r5
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    1d1e:	682b      	ldr	r3, [r5, #0]
    1d20:	2b00      	cmp	r3, #0
    1d22:	d022      	beq.n	1d6a <xTaskResumeAll+0x82>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
    1d24:	68fb      	ldr	r3, [r7, #12]
    1d26:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    1d28:	0020      	movs	r0, r4
    1d2a:	3018      	adds	r0, #24
    1d2c:	4b24      	ldr	r3, [pc, #144]	; (1dc0 <xTaskResumeAll+0xd8>)
    1d2e:	4798      	blx	r3
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
    1d30:	1d26      	adds	r6, r4, #4
    1d32:	0030      	movs	r0, r6
    1d34:	4b22      	ldr	r3, [pc, #136]	; (1dc0 <xTaskResumeAll+0xd8>)
    1d36:	4798      	blx	r3
					prvAddTaskToReadyList( pxTCB );
    1d38:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    1d3a:	4a22      	ldr	r2, [pc, #136]	; (1dc4 <xTaskResumeAll+0xdc>)
    1d3c:	6812      	ldr	r2, [r2, #0]
    1d3e:	4293      	cmp	r3, r2
    1d40:	d901      	bls.n	1d46 <xTaskResumeAll+0x5e>
    1d42:	4a20      	ldr	r2, [pc, #128]	; (1dc4 <xTaskResumeAll+0xdc>)
    1d44:	6013      	str	r3, [r2, #0]
    1d46:	0098      	lsls	r0, r3, #2
    1d48:	18c0      	adds	r0, r0, r3
    1d4a:	0080      	lsls	r0, r0, #2
    1d4c:	4b1e      	ldr	r3, [pc, #120]	; (1dc8 <xTaskResumeAll+0xe0>)
    1d4e:	1818      	adds	r0, r3, r0
    1d50:	0031      	movs	r1, r6
    1d52:	4b1e      	ldr	r3, [pc, #120]	; (1dcc <xTaskResumeAll+0xe4>)
    1d54:	4798      	blx	r3
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    1d56:	4b1e      	ldr	r3, [pc, #120]	; (1dd0 <xTaskResumeAll+0xe8>)
    1d58:	681b      	ldr	r3, [r3, #0]
    1d5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    1d5c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    1d5e:	429a      	cmp	r2, r3
    1d60:	d3dd      	bcc.n	1d1e <xTaskResumeAll+0x36>
						xYieldPending = pdTRUE;
    1d62:	2201      	movs	r2, #1
    1d64:	4b1b      	ldr	r3, [pc, #108]	; (1dd4 <xTaskResumeAll+0xec>)
    1d66:	601a      	str	r2, [r3, #0]
    1d68:	e7d9      	b.n	1d1e <xTaskResumeAll+0x36>
				if( pxTCB != NULL )
    1d6a:	2c00      	cmp	r4, #0
    1d6c:	d001      	beq.n	1d72 <xTaskResumeAll+0x8a>
					prvResetNextTaskUnblockTime();
    1d6e:	4b1a      	ldr	r3, [pc, #104]	; (1dd8 <xTaskResumeAll+0xf0>)
    1d70:	4798      	blx	r3
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
    1d72:	4b1a      	ldr	r3, [pc, #104]	; (1ddc <xTaskResumeAll+0xf4>)
    1d74:	681c      	ldr	r4, [r3, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
    1d76:	2c00      	cmp	r4, #0
    1d78:	d00e      	beq.n	1d98 <xTaskResumeAll+0xb0>
							if( xTaskIncrementTick() != pdFALSE )
    1d7a:	4f19      	ldr	r7, [pc, #100]	; (1de0 <xTaskResumeAll+0xf8>)
								xYieldPending = pdTRUE;
    1d7c:	4e15      	ldr	r6, [pc, #84]	; (1dd4 <xTaskResumeAll+0xec>)
    1d7e:	2501      	movs	r5, #1
    1d80:	e002      	b.n	1d88 <xTaskResumeAll+0xa0>
							--uxPendedCounts;
    1d82:	3c01      	subs	r4, #1
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
    1d84:	2c00      	cmp	r4, #0
    1d86:	d004      	beq.n	1d92 <xTaskResumeAll+0xaa>
							if( xTaskIncrementTick() != pdFALSE )
    1d88:	47b8      	blx	r7
    1d8a:	2800      	cmp	r0, #0
    1d8c:	d0f9      	beq.n	1d82 <xTaskResumeAll+0x9a>
								xYieldPending = pdTRUE;
    1d8e:	6035      	str	r5, [r6, #0]
    1d90:	e7f7      	b.n	1d82 <xTaskResumeAll+0x9a>
						uxPendedTicks = 0;
    1d92:	2200      	movs	r2, #0
    1d94:	4b11      	ldr	r3, [pc, #68]	; (1ddc <xTaskResumeAll+0xf4>)
    1d96:	601a      	str	r2, [r3, #0]
				if( xYieldPending != pdFALSE )
    1d98:	4b0e      	ldr	r3, [pc, #56]	; (1dd4 <xTaskResumeAll+0xec>)
    1d9a:	681b      	ldr	r3, [r3, #0]
BaseType_t xAlreadyYielded = pdFALSE;
    1d9c:	2400      	movs	r4, #0
				if( xYieldPending != pdFALSE )
    1d9e:	2b00      	cmp	r3, #0
    1da0:	d0b7      	beq.n	1d12 <xTaskResumeAll+0x2a>
					taskYIELD_IF_USING_PREEMPTION();
    1da2:	4b10      	ldr	r3, [pc, #64]	; (1de4 <xTaskResumeAll+0xfc>)
    1da4:	4798      	blx	r3
						xAlreadyYielded = pdTRUE;
    1da6:	3401      	adds	r4, #1
    1da8:	e7b3      	b.n	1d12 <xTaskResumeAll+0x2a>
    1daa:	46c0      	nop			; (mov r8, r8)
    1dac:	20003008 	.word	0x20003008
    1db0:	00000cf9 	.word	0x00000cf9
    1db4:	20002ffc 	.word	0x20002ffc
    1db8:	00000d11 	.word	0x00000d11
    1dbc:	20003048 	.word	0x20003048
    1dc0:	00001143 	.word	0x00001143
    1dc4:	20003010 	.word	0x20003010
    1dc8:	20002f98 	.word	0x20002f98
    1dcc:	000010fd 	.word	0x000010fd
    1dd0:	20002f8c 	.word	0x20002f8c
    1dd4:	2000308c 	.word	0x2000308c
    1dd8:	0000181d 	.word	0x0000181d
    1ddc:	20003004 	.word	0x20003004
    1de0:	00001bc9 	.word	0x00001bc9
    1de4:	00000ce1 	.word	0x00000ce1

00001de8 <vTaskDelay>:
	{
    1de8:	b510      	push	{r4, lr}
    1dea:	1e04      	subs	r4, r0, #0
		if( xTicksToDelay > ( TickType_t ) 0U )
    1dec:	d00f      	beq.n	1e0e <vTaskDelay+0x26>
			configASSERT( uxSchedulerSuspended == 0 );
    1dee:	4b09      	ldr	r3, [pc, #36]	; (1e14 <vTaskDelay+0x2c>)
    1df0:	681b      	ldr	r3, [r3, #0]
    1df2:	2b00      	cmp	r3, #0
    1df4:	d001      	beq.n	1dfa <vTaskDelay+0x12>
    1df6:	b672      	cpsid	i
    1df8:	e7fe      	b.n	1df8 <vTaskDelay+0x10>
			vTaskSuspendAll();
    1dfa:	4b07      	ldr	r3, [pc, #28]	; (1e18 <vTaskDelay+0x30>)
    1dfc:	4798      	blx	r3
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
    1dfe:	2100      	movs	r1, #0
    1e00:	0020      	movs	r0, r4
    1e02:	4b06      	ldr	r3, [pc, #24]	; (1e1c <vTaskDelay+0x34>)
    1e04:	4798      	blx	r3
			xAlreadyYielded = xTaskResumeAll();
    1e06:	4b06      	ldr	r3, [pc, #24]	; (1e20 <vTaskDelay+0x38>)
    1e08:	4798      	blx	r3
		if( xAlreadyYielded == pdFALSE )
    1e0a:	2800      	cmp	r0, #0
    1e0c:	d101      	bne.n	1e12 <vTaskDelay+0x2a>
			portYIELD_WITHIN_API();
    1e0e:	4b05      	ldr	r3, [pc, #20]	; (1e24 <vTaskDelay+0x3c>)
    1e10:	4798      	blx	r3
	}
    1e12:	bd10      	pop	{r4, pc}
    1e14:	20003008 	.word	0x20003008
    1e18:	00001bad 	.word	0x00001bad
    1e1c:	000018c9 	.word	0x000018c9
    1e20:	00001ce9 	.word	0x00001ce9
    1e24:	00000ce1 	.word	0x00000ce1

00001e28 <vTaskSwitchContext>:
{
    1e28:	b510      	push	{r4, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
    1e2a:	4b28      	ldr	r3, [pc, #160]	; (1ecc <vTaskSwitchContext+0xa4>)
    1e2c:	681b      	ldr	r3, [r3, #0]
    1e2e:	2b00      	cmp	r3, #0
    1e30:	d125      	bne.n	1e7e <vTaskSwitchContext+0x56>
		xYieldPending = pdFALSE;
    1e32:	2200      	movs	r2, #0
    1e34:	4b26      	ldr	r3, [pc, #152]	; (1ed0 <vTaskSwitchContext+0xa8>)
    1e36:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
    1e38:	4b26      	ldr	r3, [pc, #152]	; (1ed4 <vTaskSwitchContext+0xac>)
    1e3a:	681a      	ldr	r2, [r3, #0]
    1e3c:	681b      	ldr	r3, [r3, #0]
    1e3e:	6812      	ldr	r2, [r2, #0]
    1e40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    1e42:	429a      	cmp	r2, r3
    1e44:	d805      	bhi.n	1e52 <vTaskSwitchContext+0x2a>
    1e46:	4b23      	ldr	r3, [pc, #140]	; (1ed4 <vTaskSwitchContext+0xac>)
    1e48:	6818      	ldr	r0, [r3, #0]
    1e4a:	6819      	ldr	r1, [r3, #0]
    1e4c:	3134      	adds	r1, #52	; 0x34
    1e4e:	4b22      	ldr	r3, [pc, #136]	; (1ed8 <vTaskSwitchContext+0xb0>)
    1e50:	4798      	blx	r3
		taskSELECT_HIGHEST_PRIORITY_TASK();
    1e52:	4b22      	ldr	r3, [pc, #136]	; (1edc <vTaskSwitchContext+0xb4>)
    1e54:	681b      	ldr	r3, [r3, #0]
    1e56:	009a      	lsls	r2, r3, #2
    1e58:	18d2      	adds	r2, r2, r3
    1e5a:	0092      	lsls	r2, r2, #2
    1e5c:	4920      	ldr	r1, [pc, #128]	; (1ee0 <vTaskSwitchContext+0xb8>)
    1e5e:	5852      	ldr	r2, [r2, r1]
    1e60:	2a00      	cmp	r2, #0
    1e62:	d110      	bne.n	1e86 <vTaskSwitchContext+0x5e>
    1e64:	2b00      	cmp	r3, #0
    1e66:	d008      	beq.n	1e7a <vTaskSwitchContext+0x52>
    1e68:	3b01      	subs	r3, #1
    1e6a:	009a      	lsls	r2, r3, #2
    1e6c:	18d2      	adds	r2, r2, r3
    1e6e:	0092      	lsls	r2, r2, #2
    1e70:	5852      	ldr	r2, [r2, r1]
    1e72:	2a00      	cmp	r2, #0
    1e74:	d107      	bne.n	1e86 <vTaskSwitchContext+0x5e>
    1e76:	2b00      	cmp	r3, #0
    1e78:	d1f6      	bne.n	1e68 <vTaskSwitchContext+0x40>
    1e7a:	b672      	cpsid	i
    1e7c:	e7fe      	b.n	1e7c <vTaskSwitchContext+0x54>
		xYieldPending = pdTRUE;
    1e7e:	2201      	movs	r2, #1
    1e80:	4b13      	ldr	r3, [pc, #76]	; (1ed0 <vTaskSwitchContext+0xa8>)
    1e82:	601a      	str	r2, [r3, #0]
}
    1e84:	bd10      	pop	{r4, pc}
		taskSELECT_HIGHEST_PRIORITY_TASK();
    1e86:	4816      	ldr	r0, [pc, #88]	; (1ee0 <vTaskSwitchContext+0xb8>)
    1e88:	009a      	lsls	r2, r3, #2
    1e8a:	18d1      	adds	r1, r2, r3
    1e8c:	0089      	lsls	r1, r1, #2
    1e8e:	1841      	adds	r1, r0, r1
    1e90:	684c      	ldr	r4, [r1, #4]
    1e92:	6864      	ldr	r4, [r4, #4]
    1e94:	604c      	str	r4, [r1, #4]
    1e96:	18d2      	adds	r2, r2, r3
    1e98:	0092      	lsls	r2, r2, #2
    1e9a:	3208      	adds	r2, #8
    1e9c:	1882      	adds	r2, r0, r2
    1e9e:	4294      	cmp	r4, r2
    1ea0:	d00b      	beq.n	1eba <vTaskSwitchContext+0x92>
    1ea2:	009a      	lsls	r2, r3, #2
    1ea4:	18d2      	adds	r2, r2, r3
    1ea6:	0092      	lsls	r2, r2, #2
    1ea8:	490d      	ldr	r1, [pc, #52]	; (1ee0 <vTaskSwitchContext+0xb8>)
    1eaa:	188a      	adds	r2, r1, r2
    1eac:	6852      	ldr	r2, [r2, #4]
    1eae:	68d1      	ldr	r1, [r2, #12]
    1eb0:	4a08      	ldr	r2, [pc, #32]	; (1ed4 <vTaskSwitchContext+0xac>)
    1eb2:	6011      	str	r1, [r2, #0]
    1eb4:	4a09      	ldr	r2, [pc, #36]	; (1edc <vTaskSwitchContext+0xb4>)
    1eb6:	6013      	str	r3, [r2, #0]
}
    1eb8:	e7e4      	b.n	1e84 <vTaskSwitchContext+0x5c>
		taskSELECT_HIGHEST_PRIORITY_TASK();
    1eba:	6860      	ldr	r0, [r4, #4]
    1ebc:	009a      	lsls	r2, r3, #2
    1ebe:	18d2      	adds	r2, r2, r3
    1ec0:	0092      	lsls	r2, r2, #2
    1ec2:	4907      	ldr	r1, [pc, #28]	; (1ee0 <vTaskSwitchContext+0xb8>)
    1ec4:	188a      	adds	r2, r1, r2
    1ec6:	6050      	str	r0, [r2, #4]
    1ec8:	e7eb      	b.n	1ea2 <vTaskSwitchContext+0x7a>
    1eca:	46c0      	nop			; (mov r8, r8)
    1ecc:	20003008 	.word	0x20003008
    1ed0:	2000308c 	.word	0x2000308c
    1ed4:	20002f8c 	.word	0x20002f8c
    1ed8:	00002e7d 	.word	0x00002e7d
    1edc:	20003010 	.word	0x20003010
    1ee0:	20002f98 	.word	0x20002f98

00001ee4 <vTaskPlaceOnEventList>:
{
    1ee4:	b510      	push	{r4, lr}
    1ee6:	000c      	movs	r4, r1
	configASSERT( pxEventList );
    1ee8:	2800      	cmp	r0, #0
    1eea:	d101      	bne.n	1ef0 <vTaskPlaceOnEventList+0xc>
    1eec:	b672      	cpsid	i
    1eee:	e7fe      	b.n	1eee <vTaskPlaceOnEventList+0xa>
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    1ef0:	4b04      	ldr	r3, [pc, #16]	; (1f04 <vTaskPlaceOnEventList+0x20>)
    1ef2:	6819      	ldr	r1, [r3, #0]
    1ef4:	3118      	adds	r1, #24
    1ef6:	4b04      	ldr	r3, [pc, #16]	; (1f08 <vTaskPlaceOnEventList+0x24>)
    1ef8:	4798      	blx	r3
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
    1efa:	2101      	movs	r1, #1
    1efc:	0020      	movs	r0, r4
    1efe:	4b03      	ldr	r3, [pc, #12]	; (1f0c <vTaskPlaceOnEventList+0x28>)
    1f00:	4798      	blx	r3
}
    1f02:	bd10      	pop	{r4, pc}
    1f04:	20002f8c 	.word	0x20002f8c
    1f08:	00001115 	.word	0x00001115
    1f0c:	000018c9 	.word	0x000018c9

00001f10 <vTaskPlaceOnEventListRestricted>:
	{
    1f10:	b570      	push	{r4, r5, r6, lr}
    1f12:	000c      	movs	r4, r1
    1f14:	0015      	movs	r5, r2
		configASSERT( pxEventList );
    1f16:	2800      	cmp	r0, #0
    1f18:	d00d      	beq.n	1f36 <vTaskPlaceOnEventListRestricted+0x26>
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    1f1a:	4b08      	ldr	r3, [pc, #32]	; (1f3c <vTaskPlaceOnEventListRestricted+0x2c>)
    1f1c:	6819      	ldr	r1, [r3, #0]
    1f1e:	3118      	adds	r1, #24
    1f20:	4b07      	ldr	r3, [pc, #28]	; (1f40 <vTaskPlaceOnEventListRestricted+0x30>)
    1f22:	4798      	blx	r3
		if( xWaitIndefinitely != pdFALSE )
    1f24:	2d00      	cmp	r5, #0
    1f26:	d001      	beq.n	1f2c <vTaskPlaceOnEventListRestricted+0x1c>
			xTicksToWait = portMAX_DELAY;
    1f28:	2401      	movs	r4, #1
    1f2a:	4264      	negs	r4, r4
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
    1f2c:	0029      	movs	r1, r5
    1f2e:	0020      	movs	r0, r4
    1f30:	4b04      	ldr	r3, [pc, #16]	; (1f44 <vTaskPlaceOnEventListRestricted+0x34>)
    1f32:	4798      	blx	r3
	}
    1f34:	bd70      	pop	{r4, r5, r6, pc}
		configASSERT( pxEventList );
    1f36:	b672      	cpsid	i
    1f38:	e7fe      	b.n	1f38 <vTaskPlaceOnEventListRestricted+0x28>
    1f3a:	46c0      	nop			; (mov r8, r8)
    1f3c:	20002f8c 	.word	0x20002f8c
    1f40:	000010fd 	.word	0x000010fd
    1f44:	000018c9 	.word	0x000018c9

00001f48 <xTaskRemoveFromEventList>:
{
    1f48:	b570      	push	{r4, r5, r6, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
    1f4a:	68c3      	ldr	r3, [r0, #12]
    1f4c:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
    1f4e:	2c00      	cmp	r4, #0
    1f50:	d027      	beq.n	1fa2 <xTaskRemoveFromEventList+0x5a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
    1f52:	0025      	movs	r5, r4
    1f54:	3518      	adds	r5, #24
    1f56:	0028      	movs	r0, r5
    1f58:	4b15      	ldr	r3, [pc, #84]	; (1fb0 <xTaskRemoveFromEventList+0x68>)
    1f5a:	4798      	blx	r3
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    1f5c:	4b15      	ldr	r3, [pc, #84]	; (1fb4 <xTaskRemoveFromEventList+0x6c>)
    1f5e:	681b      	ldr	r3, [r3, #0]
    1f60:	2b00      	cmp	r3, #0
    1f62:	d120      	bne.n	1fa6 <xTaskRemoveFromEventList+0x5e>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
    1f64:	1d25      	adds	r5, r4, #4
    1f66:	0028      	movs	r0, r5
    1f68:	4b11      	ldr	r3, [pc, #68]	; (1fb0 <xTaskRemoveFromEventList+0x68>)
    1f6a:	4798      	blx	r3
		prvAddTaskToReadyList( pxUnblockedTCB );
    1f6c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    1f6e:	4a12      	ldr	r2, [pc, #72]	; (1fb8 <xTaskRemoveFromEventList+0x70>)
    1f70:	6812      	ldr	r2, [r2, #0]
    1f72:	4293      	cmp	r3, r2
    1f74:	d901      	bls.n	1f7a <xTaskRemoveFromEventList+0x32>
    1f76:	4a10      	ldr	r2, [pc, #64]	; (1fb8 <xTaskRemoveFromEventList+0x70>)
    1f78:	6013      	str	r3, [r2, #0]
    1f7a:	0098      	lsls	r0, r3, #2
    1f7c:	18c0      	adds	r0, r0, r3
    1f7e:	0080      	lsls	r0, r0, #2
    1f80:	4b0e      	ldr	r3, [pc, #56]	; (1fbc <xTaskRemoveFromEventList+0x74>)
    1f82:	1818      	adds	r0, r3, r0
    1f84:	0029      	movs	r1, r5
    1f86:	4b0e      	ldr	r3, [pc, #56]	; (1fc0 <xTaskRemoveFromEventList+0x78>)
    1f88:	4798      	blx	r3
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    1f8a:	4b0e      	ldr	r3, [pc, #56]	; (1fc4 <xTaskRemoveFromEventList+0x7c>)
    1f8c:	681b      	ldr	r3, [r3, #0]
    1f8e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    1f90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
		xReturn = pdFALSE;
    1f92:	2000      	movs	r0, #0
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    1f94:	429a      	cmp	r2, r3
    1f96:	d903      	bls.n	1fa0 <xTaskRemoveFromEventList+0x58>
		xYieldPending = pdTRUE;
    1f98:	2201      	movs	r2, #1
    1f9a:	4b0b      	ldr	r3, [pc, #44]	; (1fc8 <xTaskRemoveFromEventList+0x80>)
    1f9c:	601a      	str	r2, [r3, #0]
		xReturn = pdTRUE;
    1f9e:	3001      	adds	r0, #1
}
    1fa0:	bd70      	pop	{r4, r5, r6, pc}
	configASSERT( pxUnblockedTCB );
    1fa2:	b672      	cpsid	i
    1fa4:	e7fe      	b.n	1fa4 <xTaskRemoveFromEventList+0x5c>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
    1fa6:	0029      	movs	r1, r5
    1fa8:	4808      	ldr	r0, [pc, #32]	; (1fcc <xTaskRemoveFromEventList+0x84>)
    1faa:	4b05      	ldr	r3, [pc, #20]	; (1fc0 <xTaskRemoveFromEventList+0x78>)
    1fac:	4798      	blx	r3
    1fae:	e7ec      	b.n	1f8a <xTaskRemoveFromEventList+0x42>
    1fb0:	00001143 	.word	0x00001143
    1fb4:	20003008 	.word	0x20003008
    1fb8:	20003010 	.word	0x20003010
    1fbc:	20002f98 	.word	0x20002f98
    1fc0:	000010fd 	.word	0x000010fd
    1fc4:	20002f8c 	.word	0x20002f8c
    1fc8:	2000308c 	.word	0x2000308c
    1fcc:	20003048 	.word	0x20003048

00001fd0 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
    1fd0:	4b03      	ldr	r3, [pc, #12]	; (1fe0 <vTaskInternalSetTimeOutState+0x10>)
    1fd2:	681b      	ldr	r3, [r3, #0]
    1fd4:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
    1fd6:	4b03      	ldr	r3, [pc, #12]	; (1fe4 <vTaskInternalSetTimeOutState+0x14>)
    1fd8:	681b      	ldr	r3, [r3, #0]
    1fda:	6043      	str	r3, [r0, #4]
}
    1fdc:	4770      	bx	lr
    1fde:	46c0      	nop			; (mov r8, r8)
    1fe0:	20003044 	.word	0x20003044
    1fe4:	20003088 	.word	0x20003088

00001fe8 <xTaskCheckForTimeOut>:
{
    1fe8:	b570      	push	{r4, r5, r6, lr}
    1fea:	0006      	movs	r6, r0
    1fec:	000d      	movs	r5, r1
	configASSERT( pxTimeOut );
    1fee:	2800      	cmp	r0, #0
    1ff0:	d01b      	beq.n	202a <STACK_SIZE+0x2a>
	configASSERT( pxTicksToWait );
    1ff2:	2900      	cmp	r1, #0
    1ff4:	d01b      	beq.n	202e <STACK_SIZE+0x2e>
	taskENTER_CRITICAL();
    1ff6:	4b13      	ldr	r3, [pc, #76]	; (2044 <STACK_SIZE+0x44>)
    1ff8:	4798      	blx	r3
		const TickType_t xConstTickCount = xTickCount;
    1ffa:	4b13      	ldr	r3, [pc, #76]	; (2048 <STACK_SIZE+0x48>)
    1ffc:	681a      	ldr	r2, [r3, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
    1ffe:	6871      	ldr	r1, [r6, #4]
			if( *pxTicksToWait == portMAX_DELAY )
    2000:	682b      	ldr	r3, [r5, #0]
    2002:	1c58      	adds	r0, r3, #1
    2004:	d01c      	beq.n	2040 <STACK_SIZE+0x40>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
    2006:	4811      	ldr	r0, [pc, #68]	; (204c <STACK_SIZE+0x4c>)
    2008:	6800      	ldr	r0, [r0, #0]
    200a:	6834      	ldr	r4, [r6, #0]
    200c:	4284      	cmp	r4, r0
    200e:	d002      	beq.n	2016 <STACK_SIZE+0x16>
			xReturn = pdTRUE;
    2010:	2401      	movs	r4, #1
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
    2012:	428a      	cmp	r2, r1
    2014:	d205      	bcs.n	2022 <STACK_SIZE+0x22>
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
    2016:	1a52      	subs	r2, r2, r1
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
    2018:	429a      	cmp	r2, r3
    201a:	d30a      	bcc.n	2032 <STACK_SIZE+0x32>
			*pxTicksToWait = 0;
    201c:	2300      	movs	r3, #0
    201e:	602b      	str	r3, [r5, #0]
			xReturn = pdTRUE;
    2020:	2401      	movs	r4, #1
	taskEXIT_CRITICAL();
    2022:	4b0b      	ldr	r3, [pc, #44]	; (2050 <STACK_SIZE+0x50>)
    2024:	4798      	blx	r3
}
    2026:	0020      	movs	r0, r4
    2028:	bd70      	pop	{r4, r5, r6, pc}
	configASSERT( pxTimeOut );
    202a:	b672      	cpsid	i
    202c:	e7fe      	b.n	202c <STACK_SIZE+0x2c>
	configASSERT( pxTicksToWait );
    202e:	b672      	cpsid	i
    2030:	e7fe      	b.n	2030 <STACK_SIZE+0x30>
			*pxTicksToWait -= xElapsedTime;
    2032:	1a9b      	subs	r3, r3, r2
    2034:	602b      	str	r3, [r5, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
    2036:	0030      	movs	r0, r6
    2038:	4b06      	ldr	r3, [pc, #24]	; (2054 <STACK_SIZE+0x54>)
    203a:	4798      	blx	r3
			xReturn = pdFALSE;
    203c:	2400      	movs	r4, #0
    203e:	e7f0      	b.n	2022 <STACK_SIZE+0x22>
				xReturn = pdFALSE;
    2040:	2400      	movs	r4, #0
    2042:	e7ee      	b.n	2022 <STACK_SIZE+0x22>
    2044:	00000cf9 	.word	0x00000cf9
    2048:	20003088 	.word	0x20003088
    204c:	20003044 	.word	0x20003044
    2050:	00000d11 	.word	0x00000d11
    2054:	00001fd1 	.word	0x00001fd1

00002058 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
    2058:	2201      	movs	r2, #1
    205a:	4b01      	ldr	r3, [pc, #4]	; (2060 <vTaskMissedYield+0x8>)
    205c:	601a      	str	r2, [r3, #0]
}
    205e:	4770      	bx	lr
    2060:	2000308c 	.word	0x2000308c

00002064 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
    2064:	4b05      	ldr	r3, [pc, #20]	; (207c <xTaskGetSchedulerState+0x18>)
    2066:	681b      	ldr	r3, [r3, #0]
			xReturn = taskSCHEDULER_NOT_STARTED;
    2068:	2001      	movs	r0, #1
		if( xSchedulerRunning == pdFALSE )
    206a:	2b00      	cmp	r3, #0
    206c:	d004      	beq.n	2078 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    206e:	4b04      	ldr	r3, [pc, #16]	; (2080 <xTaskGetSchedulerState+0x1c>)
    2070:	6818      	ldr	r0, [r3, #0]
				xReturn = taskSCHEDULER_SUSPENDED;
    2072:	4243      	negs	r3, r0
    2074:	4158      	adcs	r0, r3
    2076:	0040      	lsls	r0, r0, #1
	}
    2078:	4770      	bx	lr
    207a:	46c0      	nop			; (mov r8, r8)
    207c:	2000305c 	.word	0x2000305c
    2080:	20003008 	.word	0x20003008

00002084 <xTaskPriorityDisinherit>:
	{
    2084:	b570      	push	{r4, r5, r6, lr}
    2086:	1e04      	subs	r4, r0, #0
		if( pxMutexHolder != NULL )
    2088:	d02c      	beq.n	20e4 <xTaskPriorityDisinherit+0x60>
			configASSERT( pxTCB == pxCurrentTCB );
    208a:	4b18      	ldr	r3, [pc, #96]	; (20ec <xTaskPriorityDisinherit+0x68>)
    208c:	681b      	ldr	r3, [r3, #0]
    208e:	4298      	cmp	r0, r3
    2090:	d001      	beq.n	2096 <xTaskPriorityDisinherit+0x12>
    2092:	b672      	cpsid	i
    2094:	e7fe      	b.n	2094 <xTaskPriorityDisinherit+0x10>
			configASSERT( pxTCB->uxMutexesHeld );
    2096:	6c83      	ldr	r3, [r0, #72]	; 0x48
    2098:	2b00      	cmp	r3, #0
    209a:	d101      	bne.n	20a0 <xTaskPriorityDisinherit+0x1c>
    209c:	b672      	cpsid	i
    209e:	e7fe      	b.n	209e <xTaskPriorityDisinherit+0x1a>
			( pxTCB->uxMutexesHeld )--;
    20a0:	3b01      	subs	r3, #1
    20a2:	6483      	str	r3, [r0, #72]	; 0x48
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
    20a4:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
    20a6:	6c41      	ldr	r1, [r0, #68]	; 0x44
    20a8:	428a      	cmp	r2, r1
    20aa:	d01d      	beq.n	20e8 <xTaskPriorityDisinherit+0x64>
	BaseType_t xReturn = pdFALSE;
    20ac:	2000      	movs	r0, #0
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
    20ae:	2b00      	cmp	r3, #0
    20b0:	d117      	bne.n	20e2 <xTaskPriorityDisinherit+0x5e>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
    20b2:	1d25      	adds	r5, r4, #4
    20b4:	0028      	movs	r0, r5
    20b6:	4b0e      	ldr	r3, [pc, #56]	; (20f0 <xTaskPriorityDisinherit+0x6c>)
    20b8:	4798      	blx	r3
					pxTCB->uxPriority = pxTCB->uxBasePriority;
    20ba:	6c63      	ldr	r3, [r4, #68]	; 0x44
    20bc:	62e3      	str	r3, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    20be:	2205      	movs	r2, #5
    20c0:	1ad2      	subs	r2, r2, r3
    20c2:	61a2      	str	r2, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
    20c4:	4a0b      	ldr	r2, [pc, #44]	; (20f4 <xTaskPriorityDisinherit+0x70>)
    20c6:	6812      	ldr	r2, [r2, #0]
    20c8:	4293      	cmp	r3, r2
    20ca:	d901      	bls.n	20d0 <xTaskPriorityDisinherit+0x4c>
    20cc:	4a09      	ldr	r2, [pc, #36]	; (20f4 <xTaskPriorityDisinherit+0x70>)
    20ce:	6013      	str	r3, [r2, #0]
    20d0:	009a      	lsls	r2, r3, #2
    20d2:	18d3      	adds	r3, r2, r3
    20d4:	009b      	lsls	r3, r3, #2
    20d6:	4808      	ldr	r0, [pc, #32]	; (20f8 <xTaskPriorityDisinherit+0x74>)
    20d8:	18c0      	adds	r0, r0, r3
    20da:	0029      	movs	r1, r5
    20dc:	4b07      	ldr	r3, [pc, #28]	; (20fc <xTaskPriorityDisinherit+0x78>)
    20de:	4798      	blx	r3
					xReturn = pdTRUE;
    20e0:	2001      	movs	r0, #1
	}
    20e2:	bd70      	pop	{r4, r5, r6, pc}
	BaseType_t xReturn = pdFALSE;
    20e4:	2000      	movs	r0, #0
    20e6:	e7fc      	b.n	20e2 <xTaskPriorityDisinherit+0x5e>
    20e8:	2000      	movs	r0, #0
    20ea:	e7fa      	b.n	20e2 <xTaskPriorityDisinherit+0x5e>
    20ec:	20002f8c 	.word	0x20002f8c
    20f0:	00001143 	.word	0x00001143
    20f4:	20003010 	.word	0x20003010
    20f8:	20002f98 	.word	0x20002f98
    20fc:	000010fd 	.word	0x000010fd

00002100 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
    2100:	b510      	push	{r4, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
    2102:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    2104:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
    2106:	4291      	cmp	r1, r2
    2108:	d80b      	bhi.n	2122 <prvInsertTimerInActiveList+0x22>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    210a:	1ad2      	subs	r2, r2, r3
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
    210c:	2401      	movs	r4, #1
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    210e:	6983      	ldr	r3, [r0, #24]
    2110:	429a      	cmp	r2, r3
    2112:	d211      	bcs.n	2138 <prvInsertTimerInActiveList+0x38>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
    2114:	1d01      	adds	r1, r0, #4
    2116:	4b09      	ldr	r3, [pc, #36]	; (213c <prvInsertTimerInActiveList+0x3c>)
    2118:	6818      	ldr	r0, [r3, #0]
    211a:	4b09      	ldr	r3, [pc, #36]	; (2140 <prvInsertTimerInActiveList+0x40>)
    211c:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
    211e:	2400      	movs	r4, #0
    2120:	e00a      	b.n	2138 <prvInsertTimerInActiveList+0x38>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
    2122:	429a      	cmp	r2, r3
    2124:	d202      	bcs.n	212c <prvInsertTimerInActiveList+0x2c>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
    2126:	2401      	movs	r4, #1
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
    2128:	4299      	cmp	r1, r3
    212a:	d205      	bcs.n	2138 <prvInsertTimerInActiveList+0x38>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    212c:	1d01      	adds	r1, r0, #4
    212e:	4b05      	ldr	r3, [pc, #20]	; (2144 <prvInsertTimerInActiveList+0x44>)
    2130:	6818      	ldr	r0, [r3, #0]
    2132:	4b03      	ldr	r3, [pc, #12]	; (2140 <prvInsertTimerInActiveList+0x40>)
    2134:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
    2136:	2400      	movs	r4, #0
		}
	}

	return xProcessTimerNow;
}
    2138:	0020      	movs	r0, r4
    213a:	bd10      	pop	{r4, pc}
    213c:	20003094 	.word	0x20003094
    2140:	00001115 	.word	0x00001115
    2144:	20003090 	.word	0x20003090

00002148 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
    2148:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
    214a:	4b0e      	ldr	r3, [pc, #56]	; (2184 <prvCheckForValidListAndQueue+0x3c>)
    214c:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
    214e:	4b0e      	ldr	r3, [pc, #56]	; (2188 <prvCheckForValidListAndQueue+0x40>)
    2150:	681b      	ldr	r3, [r3, #0]
    2152:	2b00      	cmp	r3, #0
    2154:	d002      	beq.n	215c <prvCheckForValidListAndQueue+0x14>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    2156:	4b0d      	ldr	r3, [pc, #52]	; (218c <prvCheckForValidListAndQueue+0x44>)
    2158:	4798      	blx	r3
}
    215a:	bd70      	pop	{r4, r5, r6, pc}
			vListInitialise( &xActiveTimerList1 );
    215c:	4d0c      	ldr	r5, [pc, #48]	; (2190 <prvCheckForValidListAndQueue+0x48>)
    215e:	0028      	movs	r0, r5
    2160:	4e0c      	ldr	r6, [pc, #48]	; (2194 <prvCheckForValidListAndQueue+0x4c>)
    2162:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
    2164:	4c0c      	ldr	r4, [pc, #48]	; (2198 <prvCheckForValidListAndQueue+0x50>)
    2166:	0020      	movs	r0, r4
    2168:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
    216a:	4b0c      	ldr	r3, [pc, #48]	; (219c <prvCheckForValidListAndQueue+0x54>)
    216c:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
    216e:	4b0c      	ldr	r3, [pc, #48]	; (21a0 <prvCheckForValidListAndQueue+0x58>)
    2170:	601c      	str	r4, [r3, #0]
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
    2172:	2200      	movs	r2, #0
    2174:	210c      	movs	r1, #12
    2176:	2005      	movs	r0, #5
    2178:	4b0a      	ldr	r3, [pc, #40]	; (21a4 <prvCheckForValidListAndQueue+0x5c>)
    217a:	4798      	blx	r3
    217c:	4b02      	ldr	r3, [pc, #8]	; (2188 <prvCheckForValidListAndQueue+0x40>)
    217e:	6018      	str	r0, [r3, #0]
    2180:	e7e9      	b.n	2156 <prvCheckForValidListAndQueue+0xe>
    2182:	46c0      	nop			; (mov r8, r8)
    2184:	00000cf9 	.word	0x00000cf9
    2188:	200030c4 	.word	0x200030c4
    218c:	00000d11 	.word	0x00000d11
    2190:	20003098 	.word	0x20003098
    2194:	000010e1 	.word	0x000010e1
    2198:	200030ac 	.word	0x200030ac
    219c:	20003090 	.word	0x20003090
    21a0:	20003094 	.word	0x20003094
    21a4:	000013c1 	.word	0x000013c1

000021a8 <xTimerCreateTimerTask>:
{
    21a8:	b510      	push	{r4, lr}
    21aa:	b082      	sub	sp, #8
	prvCheckForValidListAndQueue();
    21ac:	4b0a      	ldr	r3, [pc, #40]	; (21d8 <xTimerCreateTimerTask+0x30>)
    21ae:	4798      	blx	r3
	if( xTimerQueue != NULL )
    21b0:	4b0a      	ldr	r3, [pc, #40]	; (21dc <xTimerCreateTimerTask+0x34>)
    21b2:	681b      	ldr	r3, [r3, #0]
    21b4:	2b00      	cmp	r3, #0
    21b6:	d00d      	beq.n	21d4 <xTimerCreateTimerTask+0x2c>
			xReturn = xTaskCreate(	prvTimerTask,
    21b8:	4b09      	ldr	r3, [pc, #36]	; (21e0 <xTimerCreateTimerTask+0x38>)
    21ba:	9301      	str	r3, [sp, #4]
    21bc:	2302      	movs	r3, #2
    21be:	9300      	str	r3, [sp, #0]
    21c0:	2300      	movs	r3, #0
    21c2:	2280      	movs	r2, #128	; 0x80
    21c4:	4907      	ldr	r1, [pc, #28]	; (21e4 <xTimerCreateTimerTask+0x3c>)
    21c6:	4808      	ldr	r0, [pc, #32]	; (21e8 <xTimerCreateTimerTask+0x40>)
    21c8:	4c08      	ldr	r4, [pc, #32]	; (21ec <xTimerCreateTimerTask+0x44>)
    21ca:	47a0      	blx	r4
	configASSERT( xReturn );
    21cc:	2800      	cmp	r0, #0
    21ce:	d001      	beq.n	21d4 <xTimerCreateTimerTask+0x2c>
}
    21d0:	b002      	add	sp, #8
    21d2:	bd10      	pop	{r4, pc}
	configASSERT( xReturn );
    21d4:	b672      	cpsid	i
    21d6:	e7fe      	b.n	21d6 <xTimerCreateTimerTask+0x2e>
    21d8:	00002149 	.word	0x00002149
    21dc:	200030c4 	.word	0x200030c4
    21e0:	200030c8 	.word	0x200030c8
    21e4:	00003928 	.word	0x00003928
    21e8:	00002315 	.word	0x00002315
    21ec:	00001951 	.word	0x00001951

000021f0 <xTimerGenericCommand>:
{
    21f0:	b530      	push	{r4, r5, lr}
    21f2:	b085      	sub	sp, #20
    21f4:	0004      	movs	r4, r0
    21f6:	001d      	movs	r5, r3
	configASSERT( xTimer );
    21f8:	2800      	cmp	r0, #0
    21fa:	d014      	beq.n	2226 <xTimerGenericCommand+0x36>
	if( xTimerQueue != NULL )
    21fc:	4b13      	ldr	r3, [pc, #76]	; (224c <xTimerGenericCommand+0x5c>)
    21fe:	6818      	ldr	r0, [r3, #0]
    2200:	2800      	cmp	r0, #0
    2202:	d021      	beq.n	2248 <xTimerGenericCommand+0x58>
		xMessage.xMessageID = xCommandID;
    2204:	9101      	str	r1, [sp, #4]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
    2206:	9202      	str	r2, [sp, #8]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
    2208:	9403      	str	r4, [sp, #12]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
    220a:	2905      	cmp	r1, #5
    220c:	dc15      	bgt.n	223a <xTimerGenericCommand+0x4a>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
    220e:	4b10      	ldr	r3, [pc, #64]	; (2250 <xTimerGenericCommand+0x60>)
    2210:	4798      	blx	r3
    2212:	2802      	cmp	r0, #2
    2214:	d009      	beq.n	222a <xTimerGenericCommand+0x3a>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
    2216:	4b0d      	ldr	r3, [pc, #52]	; (224c <xTimerGenericCommand+0x5c>)
    2218:	6818      	ldr	r0, [r3, #0]
    221a:	2300      	movs	r3, #0
    221c:	2200      	movs	r2, #0
    221e:	a901      	add	r1, sp, #4
    2220:	4c0c      	ldr	r4, [pc, #48]	; (2254 <xTimerGenericCommand+0x64>)
    2222:	47a0      	blx	r4
    2224:	e00e      	b.n	2244 <xTimerGenericCommand+0x54>
	configASSERT( xTimer );
    2226:	b672      	cpsid	i
    2228:	e7fe      	b.n	2228 <xTimerGenericCommand+0x38>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
    222a:	4b08      	ldr	r3, [pc, #32]	; (224c <xTimerGenericCommand+0x5c>)
    222c:	6818      	ldr	r0, [r3, #0]
    222e:	2300      	movs	r3, #0
    2230:	9a08      	ldr	r2, [sp, #32]
    2232:	a901      	add	r1, sp, #4
    2234:	4c07      	ldr	r4, [pc, #28]	; (2254 <xTimerGenericCommand+0x64>)
    2236:	47a0      	blx	r4
    2238:	e004      	b.n	2244 <xTimerGenericCommand+0x54>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
    223a:	2300      	movs	r3, #0
    223c:	002a      	movs	r2, r5
    223e:	a901      	add	r1, sp, #4
    2240:	4c05      	ldr	r4, [pc, #20]	; (2258 <xTimerGenericCommand+0x68>)
    2242:	47a0      	blx	r4
}
    2244:	b005      	add	sp, #20
    2246:	bd30      	pop	{r4, r5, pc}
BaseType_t xReturn = pdFAIL;
    2248:	2000      	movs	r0, #0
	return xReturn;
    224a:	e7fb      	b.n	2244 <xTimerGenericCommand+0x54>
    224c:	200030c4 	.word	0x200030c4
    2250:	00002065 	.word	0x00002065
    2254:	0000140d 	.word	0x0000140d
    2258:	00001599 	.word	0x00001599

0000225c <prvSampleTimeNow>:
{
    225c:	b5f0      	push	{r4, r5, r6, r7, lr}
    225e:	46d6      	mov	lr, sl
    2260:	464f      	mov	r7, r9
    2262:	4646      	mov	r6, r8
    2264:	b5c0      	push	{r6, r7, lr}
    2266:	b082      	sub	sp, #8
    2268:	4680      	mov	r8, r0
	xTimeNow = xTaskGetTickCount();
    226a:	4b23      	ldr	r3, [pc, #140]	; (22f8 <prvSampleTimeNow+0x9c>)
    226c:	4798      	blx	r3
    226e:	4682      	mov	sl, r0
	if( xTimeNow < xLastTime )
    2270:	4b22      	ldr	r3, [pc, #136]	; (22fc <prvSampleTimeNow+0xa0>)
    2272:	681b      	ldr	r3, [r3, #0]
    2274:	4298      	cmp	r0, r3
    2276:	d317      	bcc.n	22a8 <prvSampleTimeNow+0x4c>
		*pxTimerListsWereSwitched = pdFALSE;
    2278:	2300      	movs	r3, #0
    227a:	4642      	mov	r2, r8
    227c:	6013      	str	r3, [r2, #0]
	xLastTime = xTimeNow;
    227e:	4b1f      	ldr	r3, [pc, #124]	; (22fc <prvSampleTimeNow+0xa0>)
    2280:	4652      	mov	r2, sl
    2282:	601a      	str	r2, [r3, #0]
}
    2284:	4650      	mov	r0, sl
    2286:	b002      	add	sp, #8
    2288:	bc1c      	pop	{r2, r3, r4}
    228a:	4690      	mov	r8, r2
    228c:	4699      	mov	r9, r3
    228e:	46a2      	mov	sl, r4
    2290:	bdf0      	pop	{r4, r5, r6, r7, pc}
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    2292:	2300      	movs	r3, #0
    2294:	9300      	str	r3, [sp, #0]
    2296:	003a      	movs	r2, r7
    2298:	2100      	movs	r1, #0
    229a:	0020      	movs	r0, r4
    229c:	4c18      	ldr	r4, [pc, #96]	; (2300 <prvSampleTimeNow+0xa4>)
    229e:	47a0      	blx	r4
				configASSERT( xResult );
    22a0:	2800      	cmp	r0, #0
    22a2:	d104      	bne.n	22ae <prvSampleTimeNow+0x52>
    22a4:	b672      	cpsid	i
    22a6:	e7fe      	b.n	22a6 <prvSampleTimeNow+0x4a>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    22a8:	4d16      	ldr	r5, [pc, #88]	; (2304 <prvSampleTimeNow+0xa8>)
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    22aa:	4b17      	ldr	r3, [pc, #92]	; (2308 <prvSampleTimeNow+0xac>)
    22ac:	4699      	mov	r9, r3
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    22ae:	682b      	ldr	r3, [r5, #0]
    22b0:	681a      	ldr	r2, [r3, #0]
    22b2:	2a00      	cmp	r2, #0
    22b4:	d017      	beq.n	22e6 <prvSampleTimeNow+0x8a>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    22b6:	68db      	ldr	r3, [r3, #12]
    22b8:	681f      	ldr	r7, [r3, #0]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    22ba:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    22bc:	1d26      	adds	r6, r4, #4
    22be:	0030      	movs	r0, r6
    22c0:	47c8      	blx	r9
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    22c2:	0020      	movs	r0, r4
    22c4:	6a63      	ldr	r3, [r4, #36]	; 0x24
    22c6:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    22c8:	69e3      	ldr	r3, [r4, #28]
    22ca:	2b01      	cmp	r3, #1
    22cc:	d1ef      	bne.n	22ae <prvSampleTimeNow+0x52>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
    22ce:	69a3      	ldr	r3, [r4, #24]
    22d0:	18fb      	adds	r3, r7, r3
			if( xReloadTime > xNextExpireTime )
    22d2:	429f      	cmp	r7, r3
    22d4:	d2dd      	bcs.n	2292 <prvSampleTimeNow+0x36>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
    22d6:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    22d8:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    22da:	4b0a      	ldr	r3, [pc, #40]	; (2304 <prvSampleTimeNow+0xa8>)
    22dc:	6818      	ldr	r0, [r3, #0]
    22de:	0031      	movs	r1, r6
    22e0:	4b0a      	ldr	r3, [pc, #40]	; (230c <prvSampleTimeNow+0xb0>)
    22e2:	4798      	blx	r3
    22e4:	e7e3      	b.n	22ae <prvSampleTimeNow+0x52>
	pxCurrentTimerList = pxOverflowTimerList;
    22e6:	4a0a      	ldr	r2, [pc, #40]	; (2310 <prvSampleTimeNow+0xb4>)
    22e8:	4906      	ldr	r1, [pc, #24]	; (2304 <prvSampleTimeNow+0xa8>)
    22ea:	6810      	ldr	r0, [r2, #0]
    22ec:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
    22ee:	6013      	str	r3, [r2, #0]
		*pxTimerListsWereSwitched = pdTRUE;
    22f0:	2301      	movs	r3, #1
    22f2:	4642      	mov	r2, r8
    22f4:	6013      	str	r3, [r2, #0]
    22f6:	e7c2      	b.n	227e <prvSampleTimeNow+0x22>
    22f8:	00001bbd 	.word	0x00001bbd
    22fc:	200030c0 	.word	0x200030c0
    2300:	000021f1 	.word	0x000021f1
    2304:	20003090 	.word	0x20003090
    2308:	00001143 	.word	0x00001143
    230c:	00001115 	.word	0x00001115
    2310:	20003094 	.word	0x20003094

00002314 <prvTimerTask>:
{
    2314:	b5f0      	push	{r4, r5, r6, r7, lr}
    2316:	b089      	sub	sp, #36	; 0x24
		vApplicationDaemonTaskStartupHook();
    2318:	4b53      	ldr	r3, [pc, #332]	; (2468 <prvTimerTask+0x154>)
    231a:	4798      	blx	r3
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    231c:	4f53      	ldr	r7, [pc, #332]	; (246c <prvTimerTask+0x158>)
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
    231e:	4b54      	ldr	r3, [pc, #336]	; (2470 <prvTimerTask+0x15c>)
    2320:	681b      	ldr	r3, [r3, #0]
    2322:	681a      	ldr	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
    2324:	2a00      	cmp	r2, #0
    2326:	d00e      	beq.n	2346 <prvTimerTask+0x32>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    2328:	68db      	ldr	r3, [r3, #12]
    232a:	681c      	ldr	r4, [r3, #0]
	vTaskSuspendAll();
    232c:	4b51      	ldr	r3, [pc, #324]	; (2474 <prvTimerTask+0x160>)
    232e:	4798      	blx	r3
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    2330:	a805      	add	r0, sp, #20
    2332:	4b51      	ldr	r3, [pc, #324]	; (2478 <prvTimerTask+0x164>)
    2334:	4798      	blx	r3
    2336:	0005      	movs	r5, r0
		if( xTimerListsWereSwitched == pdFALSE )
    2338:	9b05      	ldr	r3, [sp, #20]
    233a:	2b00      	cmp	r3, #0
    233c:	d15f      	bne.n	23fe <prvTimerTask+0xea>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
    233e:	4284      	cmp	r4, r0
    2340:	d936      	bls.n	23b0 <prvTimerTask+0x9c>
    2342:	2200      	movs	r2, #0
    2344:	e00f      	b.n	2366 <prvTimerTask+0x52>
	vTaskSuspendAll();
    2346:	4b4b      	ldr	r3, [pc, #300]	; (2474 <prvTimerTask+0x160>)
    2348:	4798      	blx	r3
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    234a:	a805      	add	r0, sp, #20
    234c:	4b4a      	ldr	r3, [pc, #296]	; (2478 <prvTimerTask+0x164>)
    234e:	4798      	blx	r3
    2350:	0005      	movs	r5, r0
		if( xTimerListsWereSwitched == pdFALSE )
    2352:	9b05      	ldr	r3, [sp, #20]
    2354:	2b00      	cmp	r3, #0
    2356:	d152      	bne.n	23fe <prvTimerTask+0xea>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
    2358:	4b48      	ldr	r3, [pc, #288]	; (247c <prvTimerTask+0x168>)
    235a:	681b      	ldr	r3, [r3, #0]
    235c:	681b      	ldr	r3, [r3, #0]
    235e:	425a      	negs	r2, r3
    2360:	415a      	adcs	r2, r3
    2362:	b2d2      	uxtb	r2, r2
    2364:	2400      	movs	r4, #0
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
    2366:	1b61      	subs	r1, r4, r5
    2368:	4b45      	ldr	r3, [pc, #276]	; (2480 <prvTimerTask+0x16c>)
    236a:	6818      	ldr	r0, [r3, #0]
    236c:	4b45      	ldr	r3, [pc, #276]	; (2484 <prvTimerTask+0x170>)
    236e:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
    2370:	4b45      	ldr	r3, [pc, #276]	; (2488 <prvTimerTask+0x174>)
    2372:	4798      	blx	r3
    2374:	2800      	cmp	r0, #0
    2376:	d03f      	beq.n	23f8 <prvTimerTask+0xe4>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    2378:	4d41      	ldr	r5, [pc, #260]	; (2480 <prvTimerTask+0x16c>)
    237a:	4c44      	ldr	r4, [pc, #272]	; (248c <prvTimerTask+0x178>)
    237c:	2200      	movs	r2, #0
    237e:	a905      	add	r1, sp, #20
    2380:	6828      	ldr	r0, [r5, #0]
    2382:	47a0      	blx	r4
    2384:	2800      	cmp	r0, #0
    2386:	d0ca      	beq.n	231e <prvTimerTask+0xa>
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
    2388:	9b05      	ldr	r3, [sp, #20]
    238a:	9303      	str	r3, [sp, #12]
    238c:	2b00      	cmp	r3, #0
    238e:	dbf5      	blt.n	237c <prvTimerTask+0x68>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
    2390:	9e07      	ldr	r6, [sp, #28]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
    2392:	6973      	ldr	r3, [r6, #20]
    2394:	2b00      	cmp	r3, #0
    2396:	d001      	beq.n	239c <prvTimerTask+0x88>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    2398:	1d30      	adds	r0, r6, #4
    239a:	47b8      	blx	r7
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    239c:	a804      	add	r0, sp, #16
    239e:	4b36      	ldr	r3, [pc, #216]	; (2478 <prvTimerTask+0x164>)
    23a0:	4798      	blx	r3
			switch( xMessage.xMessageID )
    23a2:	9b05      	ldr	r3, [sp, #20]
    23a4:	2b09      	cmp	r3, #9
    23a6:	d8e9      	bhi.n	237c <prvTimerTask+0x68>
    23a8:	009b      	lsls	r3, r3, #2
    23aa:	4a39      	ldr	r2, [pc, #228]	; (2490 <prvTimerTask+0x17c>)
    23ac:	58d3      	ldr	r3, [r2, r3]
    23ae:	469f      	mov	pc, r3
				( void ) xTaskResumeAll();
    23b0:	4b35      	ldr	r3, [pc, #212]	; (2488 <prvTimerTask+0x174>)
    23b2:	4798      	blx	r3
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    23b4:	4b2e      	ldr	r3, [pc, #184]	; (2470 <prvTimerTask+0x15c>)
    23b6:	681b      	ldr	r3, [r3, #0]
    23b8:	68db      	ldr	r3, [r3, #12]
    23ba:	68de      	ldr	r6, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    23bc:	1d30      	adds	r0, r6, #4
    23be:	4b2b      	ldr	r3, [pc, #172]	; (246c <prvTimerTask+0x158>)
    23c0:	4798      	blx	r3
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    23c2:	69f3      	ldr	r3, [r6, #28]
    23c4:	2b01      	cmp	r3, #1
    23c6:	d003      	beq.n	23d0 <prvTimerTask+0xbc>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    23c8:	6a73      	ldr	r3, [r6, #36]	; 0x24
    23ca:	0030      	movs	r0, r6
    23cc:	4798      	blx	r3
    23ce:	e7d3      	b.n	2378 <prvTimerTask+0x64>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
    23d0:	69b3      	ldr	r3, [r6, #24]
    23d2:	18e1      	adds	r1, r4, r3
    23d4:	0023      	movs	r3, r4
    23d6:	002a      	movs	r2, r5
    23d8:	0030      	movs	r0, r6
    23da:	4d2e      	ldr	r5, [pc, #184]	; (2494 <prvTimerTask+0x180>)
    23dc:	47a8      	blx	r5
    23de:	2800      	cmp	r0, #0
    23e0:	d0f2      	beq.n	23c8 <prvTimerTask+0xb4>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    23e2:	2300      	movs	r3, #0
    23e4:	9300      	str	r3, [sp, #0]
    23e6:	0022      	movs	r2, r4
    23e8:	2100      	movs	r1, #0
    23ea:	0030      	movs	r0, r6
    23ec:	4c2a      	ldr	r4, [pc, #168]	; (2498 <prvTimerTask+0x184>)
    23ee:	47a0      	blx	r4
			configASSERT( xResult );
    23f0:	2800      	cmp	r0, #0
    23f2:	d1e9      	bne.n	23c8 <prvTimerTask+0xb4>
    23f4:	b672      	cpsid	i
    23f6:	e7fe      	b.n	23f6 <prvTimerTask+0xe2>
					portYIELD_WITHIN_API();
    23f8:	4b28      	ldr	r3, [pc, #160]	; (249c <prvTimerTask+0x188>)
    23fa:	4798      	blx	r3
    23fc:	e7bc      	b.n	2378 <prvTimerTask+0x64>
			( void ) xTaskResumeAll();
    23fe:	4b22      	ldr	r3, [pc, #136]	; (2488 <prvTimerTask+0x174>)
    2400:	4798      	blx	r3
    2402:	e7b9      	b.n	2378 <prvTimerTask+0x64>
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
    2404:	9b06      	ldr	r3, [sp, #24]
    2406:	69b2      	ldr	r2, [r6, #24]
    2408:	4694      	mov	ip, r2
    240a:	4463      	add	r3, ip
    240c:	0019      	movs	r1, r3
    240e:	9b06      	ldr	r3, [sp, #24]
    2410:	0002      	movs	r2, r0
    2412:	0030      	movs	r0, r6
    2414:	4c1f      	ldr	r4, [pc, #124]	; (2494 <prvTimerTask+0x180>)
    2416:	47a0      	blx	r4
    2418:	2800      	cmp	r0, #0
    241a:	d0ae      	beq.n	237a <prvTimerTask+0x66>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    241c:	0030      	movs	r0, r6
    241e:	6a73      	ldr	r3, [r6, #36]	; 0x24
    2420:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    2422:	69f3      	ldr	r3, [r6, #28]
    2424:	2b01      	cmp	r3, #1
    2426:	d1a8      	bne.n	237a <prvTimerTask+0x66>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
    2428:	9b06      	ldr	r3, [sp, #24]
    242a:	69b1      	ldr	r1, [r6, #24]
    242c:	468c      	mov	ip, r1
    242e:	4463      	add	r3, ip
    2430:	001a      	movs	r2, r3
    2432:	2300      	movs	r3, #0
    2434:	9300      	str	r3, [sp, #0]
    2436:	2100      	movs	r1, #0
    2438:	0030      	movs	r0, r6
    243a:	4c17      	ldr	r4, [pc, #92]	; (2498 <prvTimerTask+0x184>)
    243c:	47a0      	blx	r4
							configASSERT( xResult );
    243e:	2800      	cmp	r0, #0
    2440:	d19b      	bne.n	237a <prvTimerTask+0x66>
    2442:	b672      	cpsid	i
    2444:	e7fe      	b.n	2444 <prvTimerTask+0x130>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
    2446:	9906      	ldr	r1, [sp, #24]
    2448:	61b1      	str	r1, [r6, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
    244a:	2900      	cmp	r1, #0
    244c:	d006      	beq.n	245c <prvTimerTask+0x148>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
    244e:	1841      	adds	r1, r0, r1
    2450:	0003      	movs	r3, r0
    2452:	0002      	movs	r2, r0
    2454:	0030      	movs	r0, r6
    2456:	4c0f      	ldr	r4, [pc, #60]	; (2494 <prvTimerTask+0x180>)
    2458:	47a0      	blx	r4
    245a:	e78e      	b.n	237a <prvTimerTask+0x66>
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
    245c:	b672      	cpsid	i
    245e:	e7fe      	b.n	245e <prvTimerTask+0x14a>
						vPortFree( pxTimer );
    2460:	0030      	movs	r0, r6
    2462:	4b0f      	ldr	r3, [pc, #60]	; (24a0 <prvTimerTask+0x18c>)
    2464:	4798      	blx	r3
    2466:	e788      	b.n	237a <prvTimerTask+0x66>
    2468:	00002e79 	.word	0x00002e79
    246c:	00001143 	.word	0x00001143
    2470:	20003090 	.word	0x20003090
    2474:	00001bad 	.word	0x00001bad
    2478:	0000225d 	.word	0x0000225d
    247c:	20003094 	.word	0x20003094
    2480:	200030c4 	.word	0x200030c4
    2484:	000017bd 	.word	0x000017bd
    2488:	00001ce9 	.word	0x00001ce9
    248c:	00001669 	.word	0x00001669
    2490:	00003900 	.word	0x00003900
    2494:	00002101 	.word	0x00002101
    2498:	000021f1 	.word	0x000021f1
    249c:	00000ce1 	.word	0x00000ce1
    24a0:	00000e2d 	.word	0x00000e2d

000024a4 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    24a4:	4b0c      	ldr	r3, [pc, #48]	; (24d8 <cpu_irq_enter_critical+0x34>)
    24a6:	681b      	ldr	r3, [r3, #0]
    24a8:	2b00      	cmp	r3, #0
    24aa:	d106      	bne.n	24ba <cpu_irq_enter_critical+0x16>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    24ac:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    24b0:	2b00      	cmp	r3, #0
    24b2:	d007      	beq.n	24c4 <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    24b4:	2200      	movs	r2, #0
    24b6:	4b09      	ldr	r3, [pc, #36]	; (24dc <cpu_irq_enter_critical+0x38>)
    24b8:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    24ba:	4a07      	ldr	r2, [pc, #28]	; (24d8 <cpu_irq_enter_critical+0x34>)
    24bc:	6813      	ldr	r3, [r2, #0]
    24be:	3301      	adds	r3, #1
    24c0:	6013      	str	r3, [r2, #0]
}
    24c2:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
    24c4:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
    24c6:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    24ca:	2200      	movs	r2, #0
    24cc:	4b04      	ldr	r3, [pc, #16]	; (24e0 <cpu_irq_enter_critical+0x3c>)
    24ce:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    24d0:	3201      	adds	r2, #1
    24d2:	4b02      	ldr	r3, [pc, #8]	; (24dc <cpu_irq_enter_critical+0x38>)
    24d4:	701a      	strb	r2, [r3, #0]
    24d6:	e7f0      	b.n	24ba <cpu_irq_enter_critical+0x16>
    24d8:	200030cc 	.word	0x200030cc
    24dc:	200030d0 	.word	0x200030d0
    24e0:	20000004 	.word	0x20000004

000024e4 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    24e4:	4b08      	ldr	r3, [pc, #32]	; (2508 <cpu_irq_leave_critical+0x24>)
    24e6:	681a      	ldr	r2, [r3, #0]
    24e8:	3a01      	subs	r2, #1
    24ea:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    24ec:	681b      	ldr	r3, [r3, #0]
    24ee:	2b00      	cmp	r3, #0
    24f0:	d109      	bne.n	2506 <cpu_irq_leave_critical+0x22>
    24f2:	4b06      	ldr	r3, [pc, #24]	; (250c <cpu_irq_leave_critical+0x28>)
    24f4:	781b      	ldrb	r3, [r3, #0]
    24f6:	2b00      	cmp	r3, #0
    24f8:	d005      	beq.n	2506 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    24fa:	2201      	movs	r2, #1
    24fc:	4b04      	ldr	r3, [pc, #16]	; (2510 <cpu_irq_leave_critical+0x2c>)
    24fe:	701a      	strb	r2, [r3, #0]
    2500:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    2504:	b662      	cpsie	i
	}
}
    2506:	4770      	bx	lr
    2508:	200030cc 	.word	0x200030cc
    250c:	200030d0 	.word	0x200030d0
    2510:	20000004 	.word	0x20000004

00002514 <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
    2514:	b5f0      	push	{r4, r5, r6, r7, lr}
    2516:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    2518:	ac01      	add	r4, sp, #4
    251a:	2501      	movs	r5, #1
    251c:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
    251e:	2700      	movs	r7, #0
    2520:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    2522:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
    2524:	0021      	movs	r1, r4
    2526:	2017      	movs	r0, #23
    2528:	4e06      	ldr	r6, [pc, #24]	; (2544 <system_board_init+0x30>)
    252a:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    252c:	2280      	movs	r2, #128	; 0x80
    252e:	0412      	lsls	r2, r2, #16
    2530:	4b05      	ldr	r3, [pc, #20]	; (2548 <system_board_init+0x34>)
    2532:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    2534:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
    2536:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
    2538:	0021      	movs	r1, r4
    253a:	2037      	movs	r0, #55	; 0x37
    253c:	47b0      	blx	r6
}
    253e:	b003      	add	sp, #12
    2540:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2542:	46c0      	nop			; (mov r8, r8)
    2544:	0000254d 	.word	0x0000254d
    2548:	41004400 	.word	0x41004400

0000254c <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    254c:	b500      	push	{lr}
    254e:	b083      	sub	sp, #12
	config->mux_position = SYSTEM_PINMUX_GPIO;
    2550:	ab01      	add	r3, sp, #4
    2552:	2280      	movs	r2, #128	; 0x80
    2554:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    2556:	780a      	ldrb	r2, [r1, #0]
    2558:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    255a:	784a      	ldrb	r2, [r1, #1]
    255c:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    255e:	788a      	ldrb	r2, [r1, #2]
    2560:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    2562:	0019      	movs	r1, r3
    2564:	4b01      	ldr	r3, [pc, #4]	; (256c <port_pin_set_config+0x20>)
    2566:	4798      	blx	r3
}
    2568:	b003      	add	sp, #12
    256a:	bd00      	pop	{pc}
    256c:	00002cb1 	.word	0x00002cb1

00002570 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    2570:	b510      	push	{r4, lr}
	switch (clock_source) {
    2572:	2808      	cmp	r0, #8
    2574:	d803      	bhi.n	257e <system_clock_source_get_hz+0xe>
    2576:	0080      	lsls	r0, r0, #2
    2578:	4b1c      	ldr	r3, [pc, #112]	; (25ec <system_clock_source_get_hz+0x7c>)
    257a:	581b      	ldr	r3, [r3, r0]
    257c:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    257e:	2000      	movs	r0, #0
    2580:	e032      	b.n	25e8 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc.frequency;
    2582:	4b1b      	ldr	r3, [pc, #108]	; (25f0 <system_clock_source_get_hz+0x80>)
    2584:	6918      	ldr	r0, [r3, #16]
    2586:	e02f      	b.n	25e8 <system_clock_source_get_hz+0x78>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    2588:	4b1a      	ldr	r3, [pc, #104]	; (25f4 <system_clock_source_get_hz+0x84>)
    258a:	6a1b      	ldr	r3, [r3, #32]
    258c:	059b      	lsls	r3, r3, #22
    258e:	0f9b      	lsrs	r3, r3, #30
    2590:	4819      	ldr	r0, [pc, #100]	; (25f8 <system_clock_source_get_hz+0x88>)
    2592:	40d8      	lsrs	r0, r3
    2594:	e028      	b.n	25e8 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc32k.frequency;
    2596:	4b16      	ldr	r3, [pc, #88]	; (25f0 <system_clock_source_get_hz+0x80>)
    2598:	6958      	ldr	r0, [r3, #20]
    259a:	e025      	b.n	25e8 <system_clock_source_get_hz+0x78>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    259c:	4b14      	ldr	r3, [pc, #80]	; (25f0 <system_clock_source_get_hz+0x80>)
    259e:	681b      	ldr	r3, [r3, #0]
			return 0;
    25a0:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    25a2:	079b      	lsls	r3, r3, #30
    25a4:	d520      	bpl.n	25e8 <system_clock_source_get_hz+0x78>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    25a6:	4913      	ldr	r1, [pc, #76]	; (25f4 <system_clock_source_get_hz+0x84>)
    25a8:	2210      	movs	r2, #16
    25aa:	68cb      	ldr	r3, [r1, #12]
    25ac:	421a      	tst	r2, r3
    25ae:	d0fc      	beq.n	25aa <system_clock_source_get_hz+0x3a>
		switch(_system_clock_inst.dfll.control &
    25b0:	4b0f      	ldr	r3, [pc, #60]	; (25f0 <system_clock_source_get_hz+0x80>)
    25b2:	681a      	ldr	r2, [r3, #0]
    25b4:	2324      	movs	r3, #36	; 0x24
    25b6:	4013      	ands	r3, r2
    25b8:	2b04      	cmp	r3, #4
    25ba:	d001      	beq.n	25c0 <system_clock_source_get_hz+0x50>
			return 48000000UL;
    25bc:	480f      	ldr	r0, [pc, #60]	; (25fc <system_clock_source_get_hz+0x8c>)
    25be:	e013      	b.n	25e8 <system_clock_source_get_hz+0x78>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    25c0:	2000      	movs	r0, #0
    25c2:	4b0f      	ldr	r3, [pc, #60]	; (2600 <system_clock_source_get_hz+0x90>)
    25c4:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    25c6:	4b0a      	ldr	r3, [pc, #40]	; (25f0 <system_clock_source_get_hz+0x80>)
    25c8:	689b      	ldr	r3, [r3, #8]
    25ca:	041b      	lsls	r3, r3, #16
    25cc:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    25ce:	4358      	muls	r0, r3
    25d0:	e00a      	b.n	25e8 <system_clock_source_get_hz+0x78>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    25d2:	2350      	movs	r3, #80	; 0x50
    25d4:	4a07      	ldr	r2, [pc, #28]	; (25f4 <system_clock_source_get_hz+0x84>)
    25d6:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    25d8:	2000      	movs	r0, #0
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    25da:	075b      	lsls	r3, r3, #29
    25dc:	d504      	bpl.n	25e8 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.dpll.frequency;
    25de:	4b04      	ldr	r3, [pc, #16]	; (25f0 <system_clock_source_get_hz+0x80>)
    25e0:	68d8      	ldr	r0, [r3, #12]
    25e2:	e001      	b.n	25e8 <system_clock_source_get_hz+0x78>
		return 32768UL;
    25e4:	2080      	movs	r0, #128	; 0x80
    25e6:	0200      	lsls	r0, r0, #8
	}
}
    25e8:	bd10      	pop	{r4, pc}
    25ea:	46c0      	nop			; (mov r8, r8)
    25ec:	00003930 	.word	0x00003930
    25f0:	200030d4 	.word	0x200030d4
    25f4:	40000800 	.word	0x40000800
    25f8:	007a1200 	.word	0x007a1200
    25fc:	02dc6c00 	.word	0x02dc6c00
    2600:	00002bd5 	.word	0x00002bd5

00002604 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    2604:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    2606:	490c      	ldr	r1, [pc, #48]	; (2638 <system_clock_source_osc8m_set_config+0x34>)
    2608:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    260a:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    260c:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    260e:	7840      	ldrb	r0, [r0, #1]
    2610:	2201      	movs	r2, #1
    2612:	4010      	ands	r0, r2
    2614:	0180      	lsls	r0, r0, #6
    2616:	2640      	movs	r6, #64	; 0x40
    2618:	43b3      	bics	r3, r6
    261a:	4303      	orrs	r3, r0
    261c:	402a      	ands	r2, r5
    261e:	01d2      	lsls	r2, r2, #7
    2620:	2080      	movs	r0, #128	; 0x80
    2622:	4383      	bics	r3, r0
    2624:	4313      	orrs	r3, r2
    2626:	2203      	movs	r2, #3
    2628:	4022      	ands	r2, r4
    262a:	0212      	lsls	r2, r2, #8
    262c:	4803      	ldr	r0, [pc, #12]	; (263c <system_clock_source_osc8m_set_config+0x38>)
    262e:	4003      	ands	r3, r0
    2630:	4313      	orrs	r3, r2
    2632:	620b      	str	r3, [r1, #32]
}
    2634:	bd70      	pop	{r4, r5, r6, pc}
    2636:	46c0      	nop			; (mov r8, r8)
    2638:	40000800 	.word	0x40000800
    263c:	fffffcff 	.word	0xfffffcff

00002640 <system_clock_source_xosc32k_set_config>:
 *
 * \param[in] config  XOSC32K configuration structure containing the new config
 */
void system_clock_source_xosc32k_set_config(
		struct system_clock_source_xosc32k_config *const config)
{
    2640:	b5f0      	push	{r4, r5, r6, r7, lr}
    2642:	46de      	mov	lr, fp
    2644:	4657      	mov	r7, sl
    2646:	464e      	mov	r6, r9
    2648:	4645      	mov	r5, r8
    264a:	b5e0      	push	{r5, r6, r7, lr}
    264c:	0001      	movs	r1, r0
	SYSCTRL_XOSC32K_Type temp = SYSCTRL->XOSC32K;
    264e:	4b26      	ldr	r3, [pc, #152]	; (26e8 <system_clock_source_xosc32k_set_config+0xa8>)
    2650:	469b      	mov	fp, r3
    2652:	8a9b      	ldrh	r3, [r3, #20]

	temp.bit.STARTUP = config->startup_time;
    2654:	7845      	ldrb	r5, [r0, #1]

	if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) {
    2656:	7800      	ldrb	r0, [r0, #0]
    2658:	4242      	negs	r2, r0
    265a:	4142      	adcs	r2, r0
    265c:	4691      	mov	r9, r2
		temp.bit.XTALEN = 1;
	} else {
		temp.bit.XTALEN = 0;
	}

	temp.bit.AAMPEN = config->auto_gain_control;
    265e:	7888      	ldrb	r0, [r1, #2]
	temp.bit.EN1K = config->enable_1khz_output;
    2660:	78ca      	ldrb	r2, [r1, #3]
    2662:	4694      	mov	ip, r2
	temp.bit.EN32K = config->enable_32khz_output;
    2664:	790a      	ldrb	r2, [r1, #4]
    2666:	4690      	mov	r8, r2

	temp.bit.ONDEMAND = config->on_demand;
    2668:	7b4e      	ldrb	r6, [r1, #13]
	temp.bit.RUNSTDBY = config->run_in_standby;
    266a:	7b0f      	ldrb	r7, [r1, #12]
	temp.bit.WRTLOCK  = config->write_once;
    266c:	7b8c      	ldrb	r4, [r1, #14]

	/* Cache the new frequency in case the user needs to check the current
	 * operating frequency later */
	_system_clock_inst.xosc32k.frequency = config->frequency;
    266e:	688a      	ldr	r2, [r1, #8]
    2670:	491e      	ldr	r1, [pc, #120]	; (26ec <system_clock_source_xosc32k_set_config+0xac>)
    2672:	614a      	str	r2, [r1, #20]

	SYSCTRL->XOSC32K = temp;
    2674:	2101      	movs	r1, #1
    2676:	464a      	mov	r2, r9
    2678:	0092      	lsls	r2, r2, #2
    267a:	4691      	mov	r9, r2
    267c:	2204      	movs	r2, #4
    267e:	4393      	bics	r3, r2
    2680:	464a      	mov	r2, r9
    2682:	4313      	orrs	r3, r2
    2684:	4642      	mov	r2, r8
    2686:	400a      	ands	r2, r1
    2688:	00d2      	lsls	r2, r2, #3
    268a:	4690      	mov	r8, r2
    268c:	2208      	movs	r2, #8
    268e:	4393      	bics	r3, r2
    2690:	4642      	mov	r2, r8
    2692:	4313      	orrs	r3, r2
    2694:	4662      	mov	r2, ip
    2696:	400a      	ands	r2, r1
    2698:	0112      	lsls	r2, r2, #4
    269a:	4694      	mov	ip, r2
    269c:	2210      	movs	r2, #16
    269e:	4393      	bics	r3, r2
    26a0:	4662      	mov	r2, ip
    26a2:	4313      	orrs	r3, r2
    26a4:	4008      	ands	r0, r1
    26a6:	0140      	lsls	r0, r0, #5
    26a8:	2220      	movs	r2, #32
    26aa:	4393      	bics	r3, r2
    26ac:	4303      	orrs	r3, r0
    26ae:	400f      	ands	r7, r1
    26b0:	01bf      	lsls	r7, r7, #6
    26b2:	2040      	movs	r0, #64	; 0x40
    26b4:	4383      	bics	r3, r0
    26b6:	433b      	orrs	r3, r7
    26b8:	400e      	ands	r6, r1
    26ba:	01f6      	lsls	r6, r6, #7
    26bc:	3040      	adds	r0, #64	; 0x40
    26be:	4383      	bics	r3, r0
    26c0:	4333      	orrs	r3, r6
    26c2:	3879      	subs	r0, #121	; 0x79
    26c4:	4005      	ands	r5, r0
    26c6:	022d      	lsls	r5, r5, #8
    26c8:	4809      	ldr	r0, [pc, #36]	; (26f0 <system_clock_source_xosc32k_set_config+0xb0>)
    26ca:	4003      	ands	r3, r0
    26cc:	432b      	orrs	r3, r5
    26ce:	4021      	ands	r1, r4
    26d0:	0309      	lsls	r1, r1, #12
    26d2:	4808      	ldr	r0, [pc, #32]	; (26f4 <system_clock_source_xosc32k_set_config+0xb4>)
    26d4:	4003      	ands	r3, r0
    26d6:	430b      	orrs	r3, r1
    26d8:	465a      	mov	r2, fp
    26da:	8293      	strh	r3, [r2, #20]
}
    26dc:	bc3c      	pop	{r2, r3, r4, r5}
    26de:	4690      	mov	r8, r2
    26e0:	4699      	mov	r9, r3
    26e2:	46a2      	mov	sl, r4
    26e4:	46ab      	mov	fp, r5
    26e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    26e8:	40000800 	.word	0x40000800
    26ec:	200030d4 	.word	0x200030d4
    26f0:	fffff8ff 	.word	0xfffff8ff
    26f4:	ffffefff 	.word	0xffffefff

000026f8 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    26f8:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    26fa:	7a03      	ldrb	r3, [r0, #8]
    26fc:	069b      	lsls	r3, r3, #26
    26fe:	0c1b      	lsrs	r3, r3, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    2700:	8942      	ldrh	r2, [r0, #10]
    2702:	0592      	lsls	r2, r2, #22
    2704:	0d92      	lsrs	r2, r2, #22
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    2706:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.val =
    2708:	4918      	ldr	r1, [pc, #96]	; (276c <system_clock_source_dfll_set_config+0x74>)
    270a:	604b      	str	r3, [r1, #4]

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    270c:	7983      	ldrb	r3, [r0, #6]
    270e:	79c2      	ldrb	r2, [r0, #7]
    2710:	4313      	orrs	r3, r2
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    2712:	8842      	ldrh	r2, [r0, #2]
    2714:	8884      	ldrh	r4, [r0, #4]
    2716:	4322      	orrs	r2, r4
    2718:	4313      	orrs	r3, r2
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    271a:	7842      	ldrb	r2, [r0, #1]
    271c:	01d2      	lsls	r2, r2, #7
			(uint32_t)config->chill_cycle     |
    271e:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.control =
    2720:	600b      	str	r3, [r1, #0]

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    2722:	7803      	ldrb	r3, [r0, #0]
    2724:	2b04      	cmp	r3, #4
    2726:	d011      	beq.n	274c <system_clock_source_dfll_set_config+0x54>
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    2728:	2b20      	cmp	r3, #32
    272a:	d10e      	bne.n	274a <system_clock_source_dfll_set_config+0x52>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    272c:	7b03      	ldrb	r3, [r0, #12]
    272e:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    2730:	8a02      	ldrh	r2, [r0, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    2732:	4313      	orrs	r3, r2
    2734:	89c2      	ldrh	r2, [r0, #14]
    2736:	0412      	lsls	r2, r2, #16
    2738:	490d      	ldr	r1, [pc, #52]	; (2770 <system_clock_source_dfll_set_config+0x78>)
    273a:	400a      	ands	r2, r1
    273c:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    273e:	4a0b      	ldr	r2, [pc, #44]	; (276c <system_clock_source_dfll_set_config+0x74>)
    2740:	6093      	str	r3, [r2, #8]

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    2742:	6811      	ldr	r1, [r2, #0]
    2744:	4b0b      	ldr	r3, [pc, #44]	; (2774 <system_clock_source_dfll_set_config+0x7c>)
    2746:	430b      	orrs	r3, r1
    2748:	6013      	str	r3, [r2, #0]
				SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    274a:	bd10      	pop	{r4, pc}
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    274c:	7b03      	ldrb	r3, [r0, #12]
    274e:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    2750:	8a02      	ldrh	r2, [r0, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    2752:	4313      	orrs	r3, r2
    2754:	89c2      	ldrh	r2, [r0, #14]
    2756:	0412      	lsls	r2, r2, #16
    2758:	4905      	ldr	r1, [pc, #20]	; (2770 <system_clock_source_dfll_set_config+0x78>)
    275a:	400a      	ands	r2, r1
    275c:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    275e:	4a03      	ldr	r2, [pc, #12]	; (276c <system_clock_source_dfll_set_config+0x74>)
    2760:	6093      	str	r3, [r2, #8]
		_system_clock_inst.dfll.control |= config->loop_mode;
    2762:	6813      	ldr	r3, [r2, #0]
    2764:	2104      	movs	r1, #4
    2766:	430b      	orrs	r3, r1
    2768:	6013      	str	r3, [r2, #0]
    276a:	e7ee      	b.n	274a <system_clock_source_dfll_set_config+0x52>
    276c:	200030d4 	.word	0x200030d4
    2770:	03ff0000 	.word	0x03ff0000
    2774:	00000424 	.word	0x00000424

00002778 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    2778:	2808      	cmp	r0, #8
    277a:	d803      	bhi.n	2784 <system_clock_source_enable+0xc>
    277c:	0080      	lsls	r0, r0, #2
    277e:	4b25      	ldr	r3, [pc, #148]	; (2814 <system_clock_source_enable+0x9c>)
    2780:	581b      	ldr	r3, [r3, r0]
    2782:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    2784:	2017      	movs	r0, #23
    2786:	e044      	b.n	2812 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    2788:	4a23      	ldr	r2, [pc, #140]	; (2818 <system_clock_source_enable+0xa0>)
    278a:	6a13      	ldr	r3, [r2, #32]
    278c:	2102      	movs	r1, #2
    278e:	430b      	orrs	r3, r1
    2790:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    2792:	2000      	movs	r0, #0
    2794:	e03d      	b.n	2812 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    2796:	4a20      	ldr	r2, [pc, #128]	; (2818 <system_clock_source_enable+0xa0>)
    2798:	6993      	ldr	r3, [r2, #24]
    279a:	2102      	movs	r1, #2
    279c:	430b      	orrs	r3, r1
    279e:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
    27a0:	2000      	movs	r0, #0
		break;
    27a2:	e036      	b.n	2812 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    27a4:	4a1c      	ldr	r2, [pc, #112]	; (2818 <system_clock_source_enable+0xa0>)
    27a6:	8a13      	ldrh	r3, [r2, #16]
    27a8:	2102      	movs	r1, #2
    27aa:	430b      	orrs	r3, r1
    27ac:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    27ae:	2000      	movs	r0, #0
		break;
    27b0:	e02f      	b.n	2812 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    27b2:	4a19      	ldr	r2, [pc, #100]	; (2818 <system_clock_source_enable+0xa0>)
    27b4:	8a93      	ldrh	r3, [r2, #20]
    27b6:	2102      	movs	r1, #2
    27b8:	430b      	orrs	r3, r1
    27ba:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
    27bc:	2000      	movs	r0, #0
		break;
    27be:	e028      	b.n	2812 <system_clock_source_enable+0x9a>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    27c0:	4916      	ldr	r1, [pc, #88]	; (281c <system_clock_source_enable+0xa4>)
    27c2:	680b      	ldr	r3, [r1, #0]
    27c4:	2202      	movs	r2, #2
    27c6:	4313      	orrs	r3, r2
    27c8:	600b      	str	r3, [r1, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    27ca:	4b13      	ldr	r3, [pc, #76]	; (2818 <system_clock_source_enable+0xa0>)
    27cc:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    27ce:	0019      	movs	r1, r3
    27d0:	320e      	adds	r2, #14
    27d2:	68cb      	ldr	r3, [r1, #12]
    27d4:	421a      	tst	r2, r3
    27d6:	d0fc      	beq.n	27d2 <system_clock_source_enable+0x5a>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    27d8:	4a10      	ldr	r2, [pc, #64]	; (281c <system_clock_source_enable+0xa4>)
    27da:	6891      	ldr	r1, [r2, #8]
    27dc:	4b0e      	ldr	r3, [pc, #56]	; (2818 <system_clock_source_enable+0xa0>)
    27de:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    27e0:	6852      	ldr	r2, [r2, #4]
    27e2:	629a      	str	r2, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
    27e4:	2200      	movs	r2, #0
    27e6:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    27e8:	0019      	movs	r1, r3
    27ea:	3210      	adds	r2, #16
    27ec:	68cb      	ldr	r3, [r1, #12]
    27ee:	421a      	tst	r2, r3
    27f0:	d0fc      	beq.n	27ec <system_clock_source_enable+0x74>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    27f2:	4b0a      	ldr	r3, [pc, #40]	; (281c <system_clock_source_enable+0xa4>)
    27f4:	681b      	ldr	r3, [r3, #0]
    27f6:	b29b      	uxth	r3, r3
    27f8:	4a07      	ldr	r2, [pc, #28]	; (2818 <system_clock_source_enable+0xa0>)
    27fa:	8493      	strh	r3, [r2, #36]	; 0x24
	return STATUS_OK;
    27fc:	2000      	movs	r0, #0
    27fe:	e008      	b.n	2812 <system_clock_source_enable+0x9a>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    2800:	4905      	ldr	r1, [pc, #20]	; (2818 <system_clock_source_enable+0xa0>)
    2802:	2244      	movs	r2, #68	; 0x44
    2804:	5c8b      	ldrb	r3, [r1, r2]
    2806:	2002      	movs	r0, #2
    2808:	4303      	orrs	r3, r0
    280a:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
    280c:	2000      	movs	r0, #0
		break;
    280e:	e000      	b.n	2812 <system_clock_source_enable+0x9a>
		return STATUS_OK;
    2810:	2000      	movs	r0, #0
}
    2812:	4770      	bx	lr
    2814:	00003954 	.word	0x00003954
    2818:	40000800 	.word	0x40000800
    281c:	200030d4 	.word	0x200030d4

00002820 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    2820:	b5f0      	push	{r4, r5, r6, r7, lr}
    2822:	b08f      	sub	sp, #60	; 0x3c
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    2824:	22c2      	movs	r2, #194	; 0xc2
    2826:	00d2      	lsls	r2, r2, #3
    2828:	4b47      	ldr	r3, [pc, #284]	; (2948 <system_clock_init+0x128>)
    282a:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    282c:	4a47      	ldr	r2, [pc, #284]	; (294c <system_clock_init+0x12c>)
    282e:	6853      	ldr	r3, [r2, #4]
    2830:	211e      	movs	r1, #30
    2832:	438b      	bics	r3, r1
    2834:	391a      	subs	r1, #26
    2836:	430b      	orrs	r3, r1
    2838:	6053      	str	r3, [r2, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_2;
    283a:	2202      	movs	r2, #2
    283c:	ab01      	add	r3, sp, #4
    283e:	701a      	strb	r2, [r3, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    2840:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    2842:	4d43      	ldr	r5, [pc, #268]	; (2950 <system_clock_init+0x130>)
    2844:	b2e0      	uxtb	r0, r4
    2846:	a901      	add	r1, sp, #4
    2848:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    284a:	3401      	adds	r4, #1
    284c:	2c25      	cmp	r4, #37	; 0x25
    284e:	d1f9      	bne.n	2844 <system_clock_init+0x24>
	config->external_clock      = SYSTEM_CLOCK_EXTERNAL_CRYSTAL;
    2850:	a80a      	add	r0, sp, #40	; 0x28
    2852:	2300      	movs	r3, #0
    2854:	7003      	strb	r3, [r0, #0]
	config->auto_gain_control   = false;
    2856:	7083      	strb	r3, [r0, #2]
	config->frequency           = 32768UL;
    2858:	2280      	movs	r2, #128	; 0x80
    285a:	0212      	lsls	r2, r2, #8
    285c:	6082      	str	r2, [r0, #8]
	config->enable_1khz_output  = false;
    285e:	70c3      	strb	r3, [r0, #3]
	config->enable_32khz_output = true;
    2860:	2201      	movs	r2, #1
    2862:	7102      	strb	r2, [r0, #4]
	config->run_in_standby      = false;
    2864:	7303      	strb	r3, [r0, #12]
	config->write_once          = false;
    2866:	7383      	strb	r3, [r0, #14]
	struct system_clock_source_xosc32k_config xosc32k_conf;
	system_clock_source_xosc32k_get_config_defaults(&xosc32k_conf);

	xosc32k_conf.frequency           = 32768UL;
	xosc32k_conf.external_clock      = CONF_CLOCK_XOSC32K_EXTERNAL_CRYSTAL;
	xosc32k_conf.startup_time        = CONF_CLOCK_XOSC32K_STARTUP_TIME;
    2868:	3202      	adds	r2, #2
    286a:	7042      	strb	r2, [r0, #1]
	xosc32k_conf.auto_gain_control   = CONF_CLOCK_XOSC32K_AUTO_AMPLITUDE_CONTROL;
	xosc32k_conf.enable_1khz_output  = CONF_CLOCK_XOSC32K_ENABLE_1KHZ_OUPUT;
	xosc32k_conf.enable_32khz_output = CONF_CLOCK_XOSC32K_ENABLE_32KHZ_OUTPUT;
	xosc32k_conf.on_demand           = false;
    286c:	7343      	strb	r3, [r0, #13]
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
    286e:	4b39      	ldr	r3, [pc, #228]	; (2954 <system_clock_init+0x134>)
    2870:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
    2872:	2005      	movs	r0, #5
    2874:	4b38      	ldr	r3, [pc, #224]	; (2958 <system_clock_init+0x138>)
    2876:	4798      	blx	r3
	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    2878:	4933      	ldr	r1, [pc, #204]	; (2948 <system_clock_init+0x128>)
    287a:	2202      	movs	r2, #2
    287c:	68cb      	ldr	r3, [r1, #12]
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
    287e:	421a      	tst	r2, r3
    2880:	d0fc      	beq.n	287c <system_clock_init+0x5c>
	if (CONF_CLOCK_XOSC32K_ON_DEMAND) {
		SYSCTRL->XOSC32K.bit.ONDEMAND = 1;
    2882:	4a31      	ldr	r2, [pc, #196]	; (2948 <system_clock_init+0x128>)
    2884:	8a93      	ldrh	r3, [r2, #20]
    2886:	2180      	movs	r1, #128	; 0x80
    2888:	430b      	orrs	r3, r1
    288a:	8293      	strh	r3, [r2, #20]
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    288c:	ab05      	add	r3, sp, #20
    288e:	2100      	movs	r1, #0
    2890:	2200      	movs	r2, #0
    2892:	8059      	strh	r1, [r3, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    2894:	8099      	strh	r1, [r3, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    2896:	719a      	strb	r2, [r3, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    2898:	71da      	strb	r2, [r3, #7]
	config->fine_value      = 0xff / 4; /* Midpoint */
    289a:	313f      	adds	r1, #63	; 0x3f
    289c:	8159      	strh	r1, [r3, #10]
	/* DFLL Config (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
    289e:	393b      	subs	r1, #59	; 0x3b
    28a0:	7019      	strb	r1, [r3, #0]
	dfll_conf.on_demand      = false;
    28a2:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    58 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4)
    28a4:	4b2d      	ldr	r3, [pc, #180]	; (295c <system_clock_init+0x13c>)
    28a6:	681b      	ldr	r3, [r3, #0]
    28a8:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the coarse calibration value is not correct. */
	if (coarse == 0x3f) {
    28aa:	2b3f      	cmp	r3, #63	; 0x3f
    28ac:	d04a      	beq.n	2944 <system_clock_init+0x124>
		coarse = 0x1f;
	}
	dfll_conf.coarse_value = coarse;
    28ae:	a805      	add	r0, sp, #20
    28b0:	7203      	strb	r3, [r0, #8]
#  else
	dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;
#  endif

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
    28b2:	4b2b      	ldr	r3, [pc, #172]	; (2960 <system_clock_init+0x140>)
    28b4:	8203      	strh	r3, [r0, #16]
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    28b6:	2307      	movs	r3, #7
    28b8:	7303      	strb	r3, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    28ba:	3338      	adds	r3, #56	; 0x38
    28bc:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    28be:	4b29      	ldr	r3, [pc, #164]	; (2964 <system_clock_init+0x144>)
    28c0:	4798      	blx	r3
	config->run_in_standby  = false;
    28c2:	a804      	add	r0, sp, #16
    28c4:	2500      	movs	r5, #0
    28c6:	7045      	strb	r5, [r0, #1]
	config->on_demand       = true;
    28c8:	2601      	movs	r6, #1
    28ca:	7086      	strb	r6, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    28cc:	7005      	strb	r5, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    28ce:	4b26      	ldr	r3, [pc, #152]	; (2968 <system_clock_init+0x148>)
    28d0:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    28d2:	2006      	movs	r0, #6
    28d4:	4f20      	ldr	r7, [pc, #128]	; (2958 <system_clock_init+0x138>)
    28d6:	47b8      	blx	r7


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    28d8:	4b24      	ldr	r3, [pc, #144]	; (296c <system_clock_init+0x14c>)
    28da:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    28dc:	ac01      	add	r4, sp, #4
    28de:	9602      	str	r6, [sp, #8]
	config->high_when_disabled = false;
    28e0:	7065      	strb	r5, [r4, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    28e2:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    28e4:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    28e6:	2305      	movs	r3, #5
    28e8:	7023      	strb	r3, [r4, #0]
    28ea:	0021      	movs	r1, r4
    28ec:	2001      	movs	r0, #1
    28ee:	4b20      	ldr	r3, [pc, #128]	; (2970 <system_clock_init+0x150>)
    28f0:	4798      	blx	r3
    28f2:	2001      	movs	r0, #1
    28f4:	4b1f      	ldr	r3, [pc, #124]	; (2974 <system_clock_init+0x154>)
    28f6:	4798      	blx	r3
	/* Enable DFLL reference clock if in closed loop mode */
	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		struct system_gclk_chan_config dfll_gclk_chan_conf;

		system_gclk_chan_get_config_defaults(&dfll_gclk_chan_conf);
		dfll_gclk_chan_conf.source_generator = CONF_CLOCK_DFLL_SOURCE_GCLK_GENERATOR;
    28f8:	7026      	strb	r6, [r4, #0]
		system_gclk_chan_set_config(SYSCTRL_GCLK_ID_DFLL48, &dfll_gclk_chan_conf);
    28fa:	0021      	movs	r1, r4
    28fc:	2000      	movs	r0, #0
    28fe:	4b14      	ldr	r3, [pc, #80]	; (2950 <system_clock_init+0x130>)
    2900:	4798      	blx	r3
		system_gclk_chan_enable(SYSCTRL_GCLK_ID_DFLL48);
    2902:	2000      	movs	r0, #0
    2904:	4b1c      	ldr	r3, [pc, #112]	; (2978 <system_clock_init+0x158>)
    2906:	4798      	blx	r3
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    2908:	2007      	movs	r0, #7
    290a:	47b8      	blx	r7
	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    290c:	490e      	ldr	r1, [pc, #56]	; (2948 <system_clock_init+0x128>)
    290e:	22d0      	movs	r2, #208	; 0xd0
    2910:	68cb      	ldr	r3, [r1, #12]
    2912:	4013      	ands	r3, r2
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    2914:	2bd0      	cmp	r3, #208	; 0xd0
    2916:	d1fb      	bne.n	2910 <system_clock_init+0xf0>
	PM->CPUSEL.reg = (uint32_t)divider;
    2918:	4a18      	ldr	r2, [pc, #96]	; (297c <system_clock_init+0x15c>)
    291a:	2300      	movs	r3, #0
    291c:	7213      	strb	r3, [r2, #8]
			PM->APBASEL.reg = (uint32_t)divider;
    291e:	7253      	strb	r3, [r2, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
    2920:	7293      	strb	r3, [r2, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
    2922:	72d3      	strb	r3, [r2, #11]
	config->division_factor    = 1;
    2924:	a901      	add	r1, sp, #4
    2926:	2201      	movs	r2, #1
    2928:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    292a:	704b      	strb	r3, [r1, #1]
	config->run_in_standby     = false;
    292c:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    292e:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    2930:	3307      	adds	r3, #7
    2932:	700b      	strb	r3, [r1, #0]
    2934:	2000      	movs	r0, #0
    2936:	4b0e      	ldr	r3, [pc, #56]	; (2970 <system_clock_init+0x150>)
    2938:	4798      	blx	r3
    293a:	2000      	movs	r0, #0
    293c:	4b0d      	ldr	r3, [pc, #52]	; (2974 <system_clock_init+0x154>)
    293e:	4798      	blx	r3
#endif
}
    2940:	b00f      	add	sp, #60	; 0x3c
    2942:	bdf0      	pop	{r4, r5, r6, r7, pc}
		coarse = 0x1f;
    2944:	3b20      	subs	r3, #32
    2946:	e7b2      	b.n	28ae <system_clock_init+0x8e>
    2948:	40000800 	.word	0x40000800
    294c:	41004000 	.word	0x41004000
    2950:	00002bb9 	.word	0x00002bb9
    2954:	00002641 	.word	0x00002641
    2958:	00002779 	.word	0x00002779
    295c:	00806024 	.word	0x00806024
    2960:	000005b9 	.word	0x000005b9
    2964:	000026f9 	.word	0x000026f9
    2968:	00002605 	.word	0x00002605
    296c:	00002981 	.word	0x00002981
    2970:	000029a5 	.word	0x000029a5
    2974:	00002a5d 	.word	0x00002a5d
    2978:	00002b2d 	.word	0x00002b2d
    297c:	40000400 	.word	0x40000400

00002980 <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
    2980:	4a06      	ldr	r2, [pc, #24]	; (299c <system_gclk_init+0x1c>)
    2982:	6993      	ldr	r3, [r2, #24]
    2984:	2108      	movs	r1, #8
    2986:	430b      	orrs	r3, r1
    2988:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    298a:	2201      	movs	r2, #1
    298c:	4b04      	ldr	r3, [pc, #16]	; (29a0 <system_gclk_init+0x20>)
    298e:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    2990:	0019      	movs	r1, r3
    2992:	780b      	ldrb	r3, [r1, #0]
    2994:	4213      	tst	r3, r2
    2996:	d1fc      	bne.n	2992 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    2998:	4770      	bx	lr
    299a:	46c0      	nop			; (mov r8, r8)
    299c:	40000400 	.word	0x40000400
    29a0:	40000c00 	.word	0x40000c00

000029a4 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    29a4:	b570      	push	{r4, r5, r6, lr}
    29a6:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    29a8:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    29aa:	780d      	ldrb	r5, [r1, #0]
    29ac:	022d      	lsls	r5, r5, #8
    29ae:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    29b0:	784b      	ldrb	r3, [r1, #1]
    29b2:	2b00      	cmp	r3, #0
    29b4:	d002      	beq.n	29bc <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    29b6:	2380      	movs	r3, #128	; 0x80
    29b8:	02db      	lsls	r3, r3, #11
    29ba:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    29bc:	7a4b      	ldrb	r3, [r1, #9]
    29be:	2b00      	cmp	r3, #0
    29c0:	d002      	beq.n	29c8 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    29c2:	2380      	movs	r3, #128	; 0x80
    29c4:	031b      	lsls	r3, r3, #12
    29c6:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    29c8:	6848      	ldr	r0, [r1, #4]
    29ca:	2801      	cmp	r0, #1
    29cc:	d910      	bls.n	29f0 <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    29ce:	1e43      	subs	r3, r0, #1
    29d0:	4218      	tst	r0, r3
    29d2:	d134      	bne.n	2a3e <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    29d4:	2802      	cmp	r0, #2
    29d6:	d930      	bls.n	2a3a <system_gclk_gen_set_config+0x96>
    29d8:	2302      	movs	r3, #2
    29da:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    29dc:	3201      	adds	r2, #1
						mask <<= 1) {
    29de:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    29e0:	4298      	cmp	r0, r3
    29e2:	d8fb      	bhi.n	29dc <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    29e4:	0212      	lsls	r2, r2, #8
    29e6:	4332      	orrs	r2, r6
    29e8:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    29ea:	2380      	movs	r3, #128	; 0x80
    29ec:	035b      	lsls	r3, r3, #13
    29ee:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    29f0:	7a0b      	ldrb	r3, [r1, #8]
    29f2:	2b00      	cmp	r3, #0
    29f4:	d002      	beq.n	29fc <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    29f6:	2380      	movs	r3, #128	; 0x80
    29f8:	039b      	lsls	r3, r3, #14
    29fa:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    29fc:	4a13      	ldr	r2, [pc, #76]	; (2a4c <system_gclk_gen_set_config+0xa8>)
    29fe:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
    2a00:	b25b      	sxtb	r3, r3
    2a02:	2b00      	cmp	r3, #0
    2a04:	dbfb      	blt.n	29fe <system_gclk_gen_set_config+0x5a>
	cpu_irq_enter_critical();
    2a06:	4b12      	ldr	r3, [pc, #72]	; (2a50 <system_gclk_gen_set_config+0xac>)
    2a08:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    2a0a:	4b12      	ldr	r3, [pc, #72]	; (2a54 <system_gclk_gen_set_config+0xb0>)
    2a0c:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2a0e:	4a0f      	ldr	r2, [pc, #60]	; (2a4c <system_gclk_gen_set_config+0xa8>)
    2a10:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    2a12:	b25b      	sxtb	r3, r3
    2a14:	2b00      	cmp	r3, #0
    2a16:	dbfb      	blt.n	2a10 <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    2a18:	4b0c      	ldr	r3, [pc, #48]	; (2a4c <system_gclk_gen_set_config+0xa8>)
    2a1a:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2a1c:	001a      	movs	r2, r3
    2a1e:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
    2a20:	b25b      	sxtb	r3, r3
    2a22:	2b00      	cmp	r3, #0
    2a24:	dbfb      	blt.n	2a1e <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    2a26:	4a09      	ldr	r2, [pc, #36]	; (2a4c <system_gclk_gen_set_config+0xa8>)
    2a28:	6853      	ldr	r3, [r2, #4]
    2a2a:	2180      	movs	r1, #128	; 0x80
    2a2c:	0249      	lsls	r1, r1, #9
    2a2e:	400b      	ands	r3, r1
    2a30:	431d      	orrs	r5, r3
    2a32:	6055      	str	r5, [r2, #4]
	cpu_irq_leave_critical();
    2a34:	4b08      	ldr	r3, [pc, #32]	; (2a58 <system_gclk_gen_set_config+0xb4>)
    2a36:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2a38:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    2a3a:	2200      	movs	r2, #0
    2a3c:	e7d2      	b.n	29e4 <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    2a3e:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
    2a40:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    2a42:	2380      	movs	r3, #128	; 0x80
    2a44:	029b      	lsls	r3, r3, #10
    2a46:	431d      	orrs	r5, r3
    2a48:	e7d2      	b.n	29f0 <system_gclk_gen_set_config+0x4c>
    2a4a:	46c0      	nop			; (mov r8, r8)
    2a4c:	40000c00 	.word	0x40000c00
    2a50:	000024a5 	.word	0x000024a5
    2a54:	40000c08 	.word	0x40000c08
    2a58:	000024e5 	.word	0x000024e5

00002a5c <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    2a5c:	b510      	push	{r4, lr}
    2a5e:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2a60:	4a0b      	ldr	r2, [pc, #44]	; (2a90 <system_gclk_gen_enable+0x34>)
    2a62:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    2a64:	b25b      	sxtb	r3, r3
    2a66:	2b00      	cmp	r3, #0
    2a68:	dbfb      	blt.n	2a62 <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
    2a6a:	4b0a      	ldr	r3, [pc, #40]	; (2a94 <system_gclk_gen_enable+0x38>)
    2a6c:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2a6e:	4b0a      	ldr	r3, [pc, #40]	; (2a98 <system_gclk_gen_enable+0x3c>)
    2a70:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2a72:	4a07      	ldr	r2, [pc, #28]	; (2a90 <system_gclk_gen_enable+0x34>)
    2a74:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    2a76:	b25b      	sxtb	r3, r3
    2a78:	2b00      	cmp	r3, #0
    2a7a:	dbfb      	blt.n	2a74 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    2a7c:	4a04      	ldr	r2, [pc, #16]	; (2a90 <system_gclk_gen_enable+0x34>)
    2a7e:	6851      	ldr	r1, [r2, #4]
    2a80:	2380      	movs	r3, #128	; 0x80
    2a82:	025b      	lsls	r3, r3, #9
    2a84:	430b      	orrs	r3, r1
    2a86:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
    2a88:	4b04      	ldr	r3, [pc, #16]	; (2a9c <system_gclk_gen_enable+0x40>)
    2a8a:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2a8c:	bd10      	pop	{r4, pc}
    2a8e:	46c0      	nop			; (mov r8, r8)
    2a90:	40000c00 	.word	0x40000c00
    2a94:	000024a5 	.word	0x000024a5
    2a98:	40000c04 	.word	0x40000c04
    2a9c:	000024e5 	.word	0x000024e5

00002aa0 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    2aa0:	b570      	push	{r4, r5, r6, lr}
    2aa2:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2aa4:	4a1a      	ldr	r2, [pc, #104]	; (2b10 <system_gclk_gen_get_hz+0x70>)
    2aa6:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    2aa8:	b25b      	sxtb	r3, r3
    2aaa:	2b00      	cmp	r3, #0
    2aac:	dbfb      	blt.n	2aa6 <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
    2aae:	4b19      	ldr	r3, [pc, #100]	; (2b14 <system_gclk_gen_get_hz+0x74>)
    2ab0:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2ab2:	4b19      	ldr	r3, [pc, #100]	; (2b18 <system_gclk_gen_get_hz+0x78>)
    2ab4:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2ab6:	4a16      	ldr	r2, [pc, #88]	; (2b10 <system_gclk_gen_get_hz+0x70>)
    2ab8:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    2aba:	b25b      	sxtb	r3, r3
    2abc:	2b00      	cmp	r3, #0
    2abe:	dbfb      	blt.n	2ab8 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    2ac0:	4e13      	ldr	r6, [pc, #76]	; (2b10 <system_gclk_gen_get_hz+0x70>)
    2ac2:	6870      	ldr	r0, [r6, #4]
    2ac4:	04c0      	lsls	r0, r0, #19
    2ac6:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
    2ac8:	4b14      	ldr	r3, [pc, #80]	; (2b1c <system_gclk_gen_get_hz+0x7c>)
    2aca:	4798      	blx	r3
    2acc:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2ace:	4b12      	ldr	r3, [pc, #72]	; (2b18 <system_gclk_gen_get_hz+0x78>)
    2ad0:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    2ad2:	6876      	ldr	r6, [r6, #4]
    2ad4:	02f6      	lsls	r6, r6, #11
    2ad6:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    2ad8:	4b11      	ldr	r3, [pc, #68]	; (2b20 <system_gclk_gen_get_hz+0x80>)
    2ada:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2adc:	4a0c      	ldr	r2, [pc, #48]	; (2b10 <system_gclk_gen_get_hz+0x70>)
    2ade:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    2ae0:	b25b      	sxtb	r3, r3
    2ae2:	2b00      	cmp	r3, #0
    2ae4:	dbfb      	blt.n	2ade <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    2ae6:	4b0a      	ldr	r3, [pc, #40]	; (2b10 <system_gclk_gen_get_hz+0x70>)
    2ae8:	689c      	ldr	r4, [r3, #8]
    2aea:	0224      	lsls	r4, r4, #8
    2aec:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    2aee:	4b0d      	ldr	r3, [pc, #52]	; (2b24 <system_gclk_gen_get_hz+0x84>)
    2af0:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    2af2:	2e00      	cmp	r6, #0
    2af4:	d107      	bne.n	2b06 <system_gclk_gen_get_hz+0x66>
    2af6:	2c01      	cmp	r4, #1
    2af8:	d907      	bls.n	2b0a <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    2afa:	0021      	movs	r1, r4
    2afc:	0028      	movs	r0, r5
    2afe:	4b0a      	ldr	r3, [pc, #40]	; (2b28 <system_gclk_gen_get_hz+0x88>)
    2b00:	4798      	blx	r3
    2b02:	0005      	movs	r5, r0
    2b04:	e001      	b.n	2b0a <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    2b06:	3401      	adds	r4, #1
    2b08:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    2b0a:	0028      	movs	r0, r5
    2b0c:	bd70      	pop	{r4, r5, r6, pc}
    2b0e:	46c0      	nop			; (mov r8, r8)
    2b10:	40000c00 	.word	0x40000c00
    2b14:	000024a5 	.word	0x000024a5
    2b18:	40000c04 	.word	0x40000c04
    2b1c:	00002571 	.word	0x00002571
    2b20:	40000c08 	.word	0x40000c08
    2b24:	000024e5 	.word	0x000024e5
    2b28:	00002e81 	.word	0x00002e81

00002b2c <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    2b2c:	b510      	push	{r4, lr}
    2b2e:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    2b30:	4b06      	ldr	r3, [pc, #24]	; (2b4c <system_gclk_chan_enable+0x20>)
    2b32:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2b34:	4b06      	ldr	r3, [pc, #24]	; (2b50 <system_gclk_chan_enable+0x24>)
    2b36:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    2b38:	4a06      	ldr	r2, [pc, #24]	; (2b54 <system_gclk_chan_enable+0x28>)
    2b3a:	8853      	ldrh	r3, [r2, #2]
    2b3c:	2180      	movs	r1, #128	; 0x80
    2b3e:	01c9      	lsls	r1, r1, #7
    2b40:	430b      	orrs	r3, r1
    2b42:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    2b44:	4b04      	ldr	r3, [pc, #16]	; (2b58 <system_gclk_chan_enable+0x2c>)
    2b46:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2b48:	bd10      	pop	{r4, pc}
    2b4a:	46c0      	nop			; (mov r8, r8)
    2b4c:	000024a5 	.word	0x000024a5
    2b50:	40000c02 	.word	0x40000c02
    2b54:	40000c00 	.word	0x40000c00
    2b58:	000024e5 	.word	0x000024e5

00002b5c <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    2b5c:	b510      	push	{r4, lr}
    2b5e:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    2b60:	4b0f      	ldr	r3, [pc, #60]	; (2ba0 <system_gclk_chan_disable+0x44>)
    2b62:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2b64:	4b0f      	ldr	r3, [pc, #60]	; (2ba4 <system_gclk_chan_disable+0x48>)
    2b66:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    2b68:	4a0f      	ldr	r2, [pc, #60]	; (2ba8 <system_gclk_chan_disable+0x4c>)
    2b6a:	8853      	ldrh	r3, [r2, #2]
    2b6c:	051b      	lsls	r3, r3, #20
    2b6e:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    2b70:	8853      	ldrh	r3, [r2, #2]
    2b72:	490e      	ldr	r1, [pc, #56]	; (2bac <system_gclk_chan_disable+0x50>)
    2b74:	400b      	ands	r3, r1
    2b76:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    2b78:	8853      	ldrh	r3, [r2, #2]
    2b7a:	490d      	ldr	r1, [pc, #52]	; (2bb0 <system_gclk_chan_disable+0x54>)
    2b7c:	400b      	ands	r3, r1
    2b7e:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    2b80:	0011      	movs	r1, r2
    2b82:	2280      	movs	r2, #128	; 0x80
    2b84:	01d2      	lsls	r2, r2, #7
    2b86:	884b      	ldrh	r3, [r1, #2]
    2b88:	4213      	tst	r3, r2
    2b8a:	d1fc      	bne.n	2b86 <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    2b8c:	4906      	ldr	r1, [pc, #24]	; (2ba8 <system_gclk_chan_disable+0x4c>)
    2b8e:	884a      	ldrh	r2, [r1, #2]
    2b90:	0203      	lsls	r3, r0, #8
    2b92:	4806      	ldr	r0, [pc, #24]	; (2bac <system_gclk_chan_disable+0x50>)
    2b94:	4002      	ands	r2, r0
    2b96:	4313      	orrs	r3, r2
    2b98:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
    2b9a:	4b06      	ldr	r3, [pc, #24]	; (2bb4 <system_gclk_chan_disable+0x58>)
    2b9c:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2b9e:	bd10      	pop	{r4, pc}
    2ba0:	000024a5 	.word	0x000024a5
    2ba4:	40000c02 	.word	0x40000c02
    2ba8:	40000c00 	.word	0x40000c00
    2bac:	fffff0ff 	.word	0xfffff0ff
    2bb0:	ffffbfff 	.word	0xffffbfff
    2bb4:	000024e5 	.word	0x000024e5

00002bb8 <system_gclk_chan_set_config>:
{
    2bb8:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    2bba:	780c      	ldrb	r4, [r1, #0]
    2bbc:	0224      	lsls	r4, r4, #8
    2bbe:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    2bc0:	4b02      	ldr	r3, [pc, #8]	; (2bcc <system_gclk_chan_set_config+0x14>)
    2bc2:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    2bc4:	b2a4      	uxth	r4, r4
    2bc6:	4b02      	ldr	r3, [pc, #8]	; (2bd0 <system_gclk_chan_set_config+0x18>)
    2bc8:	805c      	strh	r4, [r3, #2]
}
    2bca:	bd10      	pop	{r4, pc}
    2bcc:	00002b5d 	.word	0x00002b5d
    2bd0:	40000c00 	.word	0x40000c00

00002bd4 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    2bd4:	b510      	push	{r4, lr}
    2bd6:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    2bd8:	4b06      	ldr	r3, [pc, #24]	; (2bf4 <system_gclk_chan_get_hz+0x20>)
    2bda:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2bdc:	4b06      	ldr	r3, [pc, #24]	; (2bf8 <system_gclk_chan_get_hz+0x24>)
    2bde:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    2be0:	4b06      	ldr	r3, [pc, #24]	; (2bfc <system_gclk_chan_get_hz+0x28>)
    2be2:	885c      	ldrh	r4, [r3, #2]
    2be4:	0524      	lsls	r4, r4, #20
    2be6:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    2be8:	4b05      	ldr	r3, [pc, #20]	; (2c00 <system_gclk_chan_get_hz+0x2c>)
    2bea:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    2bec:	0020      	movs	r0, r4
    2bee:	4b05      	ldr	r3, [pc, #20]	; (2c04 <system_gclk_chan_get_hz+0x30>)
    2bf0:	4798      	blx	r3
}
    2bf2:	bd10      	pop	{r4, pc}
    2bf4:	000024a5 	.word	0x000024a5
    2bf8:	40000c02 	.word	0x40000c02
    2bfc:	40000c00 	.word	0x40000c00
    2c00:	000024e5 	.word	0x000024e5
    2c04:	00002aa1 	.word	0x00002aa1

00002c08 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    2c08:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    2c0a:	78d3      	ldrb	r3, [r2, #3]
    2c0c:	2b00      	cmp	r3, #0
    2c0e:	d135      	bne.n	2c7c <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    2c10:	7813      	ldrb	r3, [r2, #0]
    2c12:	2b80      	cmp	r3, #128	; 0x80
    2c14:	d029      	beq.n	2c6a <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    2c16:	061b      	lsls	r3, r3, #24
    2c18:	2480      	movs	r4, #128	; 0x80
    2c1a:	0264      	lsls	r4, r4, #9
    2c1c:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    2c1e:	7854      	ldrb	r4, [r2, #1]
    2c20:	2502      	movs	r5, #2
    2c22:	43ac      	bics	r4, r5
    2c24:	d106      	bne.n	2c34 <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    2c26:	7894      	ldrb	r4, [r2, #2]
    2c28:	2c00      	cmp	r4, #0
    2c2a:	d120      	bne.n	2c6e <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    2c2c:	2480      	movs	r4, #128	; 0x80
    2c2e:	02a4      	lsls	r4, r4, #10
    2c30:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    2c32:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2c34:	7854      	ldrb	r4, [r2, #1]
    2c36:	3c01      	subs	r4, #1
    2c38:	2c01      	cmp	r4, #1
    2c3a:	d91c      	bls.n	2c76 <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    2c3c:	040d      	lsls	r5, r1, #16
    2c3e:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    2c40:	24a0      	movs	r4, #160	; 0xa0
    2c42:	05e4      	lsls	r4, r4, #23
    2c44:	432c      	orrs	r4, r5
    2c46:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2c48:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    2c4a:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    2c4c:	24d0      	movs	r4, #208	; 0xd0
    2c4e:	0624      	lsls	r4, r4, #24
    2c50:	432c      	orrs	r4, r5
    2c52:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2c54:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    2c56:	78d4      	ldrb	r4, [r2, #3]
    2c58:	2c00      	cmp	r4, #0
    2c5a:	d122      	bne.n	2ca2 <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    2c5c:	035b      	lsls	r3, r3, #13
    2c5e:	d51c      	bpl.n	2c9a <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    2c60:	7893      	ldrb	r3, [r2, #2]
    2c62:	2b01      	cmp	r3, #1
    2c64:	d01e      	beq.n	2ca4 <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    2c66:	6141      	str	r1, [r0, #20]
    2c68:	e017      	b.n	2c9a <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    2c6a:	2300      	movs	r3, #0
    2c6c:	e7d7      	b.n	2c1e <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    2c6e:	24c0      	movs	r4, #192	; 0xc0
    2c70:	02e4      	lsls	r4, r4, #11
    2c72:	4323      	orrs	r3, r4
    2c74:	e7dd      	b.n	2c32 <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    2c76:	4c0d      	ldr	r4, [pc, #52]	; (2cac <_system_pinmux_config+0xa4>)
    2c78:	4023      	ands	r3, r4
    2c7a:	e7df      	b.n	2c3c <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    2c7c:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    2c7e:	040c      	lsls	r4, r1, #16
    2c80:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    2c82:	23a0      	movs	r3, #160	; 0xa0
    2c84:	05db      	lsls	r3, r3, #23
    2c86:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2c88:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    2c8a:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    2c8c:	23d0      	movs	r3, #208	; 0xd0
    2c8e:	061b      	lsls	r3, r3, #24
    2c90:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2c92:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    2c94:	78d3      	ldrb	r3, [r2, #3]
    2c96:	2b00      	cmp	r3, #0
    2c98:	d103      	bne.n	2ca2 <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2c9a:	7853      	ldrb	r3, [r2, #1]
    2c9c:	3b01      	subs	r3, #1
    2c9e:	2b01      	cmp	r3, #1
    2ca0:	d902      	bls.n	2ca8 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    2ca2:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    2ca4:	6181      	str	r1, [r0, #24]
    2ca6:	e7f8      	b.n	2c9a <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    2ca8:	6081      	str	r1, [r0, #8]
}
    2caa:	e7fa      	b.n	2ca2 <_system_pinmux_config+0x9a>
    2cac:	fffbffff 	.word	0xfffbffff

00002cb0 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    2cb0:	b510      	push	{r4, lr}
    2cb2:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2cb4:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    2cb6:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    2cb8:	2900      	cmp	r1, #0
    2cba:	d104      	bne.n	2cc6 <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    2cbc:	0943      	lsrs	r3, r0, #5
    2cbe:	01db      	lsls	r3, r3, #7
    2cc0:	4905      	ldr	r1, [pc, #20]	; (2cd8 <system_pinmux_pin_set_config+0x28>)
    2cc2:	468c      	mov	ip, r1
    2cc4:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    2cc6:	241f      	movs	r4, #31
    2cc8:	4020      	ands	r0, r4
    2cca:	2101      	movs	r1, #1
    2ccc:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    2cce:	0018      	movs	r0, r3
    2cd0:	4b02      	ldr	r3, [pc, #8]	; (2cdc <system_pinmux_pin_set_config+0x2c>)
    2cd2:	4798      	blx	r3
}
    2cd4:	bd10      	pop	{r4, pc}
    2cd6:	46c0      	nop			; (mov r8, r8)
    2cd8:	41004400 	.word	0x41004400
    2cdc:	00002c09 	.word	0x00002c09

00002ce0 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    2ce0:	4770      	bx	lr
	...

00002ce4 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    2ce4:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    2ce6:	4b05      	ldr	r3, [pc, #20]	; (2cfc <system_init+0x18>)
    2ce8:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    2cea:	4b05      	ldr	r3, [pc, #20]	; (2d00 <system_init+0x1c>)
    2cec:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    2cee:	4b05      	ldr	r3, [pc, #20]	; (2d04 <system_init+0x20>)
    2cf0:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    2cf2:	4b05      	ldr	r3, [pc, #20]	; (2d08 <system_init+0x24>)
    2cf4:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    2cf6:	4b05      	ldr	r3, [pc, #20]	; (2d0c <system_init+0x28>)
    2cf8:	4798      	blx	r3
}
    2cfa:	bd10      	pop	{r4, pc}
    2cfc:	00002821 	.word	0x00002821
    2d00:	00002515 	.word	0x00002515
    2d04:	00002ce1 	.word	0x00002ce1
    2d08:	00002ce1 	.word	0x00002ce1
    2d0c:	00002ce1 	.word	0x00002ce1

00002d10 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    2d10:	e7fe      	b.n	2d10 <Dummy_Handler>
	...

00002d14 <Reset_Handler>:
{
    2d14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
    2d16:	4a2a      	ldr	r2, [pc, #168]	; (2dc0 <Reset_Handler+0xac>)
    2d18:	4b2a      	ldr	r3, [pc, #168]	; (2dc4 <Reset_Handler+0xb0>)
    2d1a:	429a      	cmp	r2, r3
    2d1c:	d011      	beq.n	2d42 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
    2d1e:	001a      	movs	r2, r3
    2d20:	4b29      	ldr	r3, [pc, #164]	; (2dc8 <Reset_Handler+0xb4>)
    2d22:	429a      	cmp	r2, r3
    2d24:	d20d      	bcs.n	2d42 <Reset_Handler+0x2e>
    2d26:	4a29      	ldr	r2, [pc, #164]	; (2dcc <Reset_Handler+0xb8>)
    2d28:	3303      	adds	r3, #3
    2d2a:	1a9b      	subs	r3, r3, r2
    2d2c:	089b      	lsrs	r3, r3, #2
    2d2e:	3301      	adds	r3, #1
    2d30:	009b      	lsls	r3, r3, #2
    2d32:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    2d34:	4823      	ldr	r0, [pc, #140]	; (2dc4 <Reset_Handler+0xb0>)
    2d36:	4922      	ldr	r1, [pc, #136]	; (2dc0 <Reset_Handler+0xac>)
    2d38:	588c      	ldr	r4, [r1, r2]
    2d3a:	5084      	str	r4, [r0, r2]
    2d3c:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    2d3e:	429a      	cmp	r2, r3
    2d40:	d1fa      	bne.n	2d38 <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
    2d42:	4a23      	ldr	r2, [pc, #140]	; (2dd0 <Reset_Handler+0xbc>)
    2d44:	4b23      	ldr	r3, [pc, #140]	; (2dd4 <Reset_Handler+0xc0>)
    2d46:	429a      	cmp	r2, r3
    2d48:	d20a      	bcs.n	2d60 <Reset_Handler+0x4c>
    2d4a:	43d3      	mvns	r3, r2
    2d4c:	4921      	ldr	r1, [pc, #132]	; (2dd4 <Reset_Handler+0xc0>)
    2d4e:	185b      	adds	r3, r3, r1
    2d50:	2103      	movs	r1, #3
    2d52:	438b      	bics	r3, r1
    2d54:	3304      	adds	r3, #4
    2d56:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    2d58:	2100      	movs	r1, #0
    2d5a:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    2d5c:	4293      	cmp	r3, r2
    2d5e:	d1fc      	bne.n	2d5a <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    2d60:	4a1d      	ldr	r2, [pc, #116]	; (2dd8 <Reset_Handler+0xc4>)
    2d62:	21ff      	movs	r1, #255	; 0xff
    2d64:	4b1d      	ldr	r3, [pc, #116]	; (2ddc <Reset_Handler+0xc8>)
    2d66:	438b      	bics	r3, r1
    2d68:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    2d6a:	39fd      	subs	r1, #253	; 0xfd
    2d6c:	2390      	movs	r3, #144	; 0x90
    2d6e:	005b      	lsls	r3, r3, #1
    2d70:	4a1b      	ldr	r2, [pc, #108]	; (2de0 <Reset_Handler+0xcc>)
    2d72:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    2d74:	4a1b      	ldr	r2, [pc, #108]	; (2de4 <Reset_Handler+0xd0>)
    2d76:	78d3      	ldrb	r3, [r2, #3]
    2d78:	2503      	movs	r5, #3
    2d7a:	43ab      	bics	r3, r5
    2d7c:	2402      	movs	r4, #2
    2d7e:	4323      	orrs	r3, r4
    2d80:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    2d82:	78d3      	ldrb	r3, [r2, #3]
    2d84:	270c      	movs	r7, #12
    2d86:	43bb      	bics	r3, r7
    2d88:	2608      	movs	r6, #8
    2d8a:	4333      	orrs	r3, r6
    2d8c:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    2d8e:	4b16      	ldr	r3, [pc, #88]	; (2de8 <Reset_Handler+0xd4>)
    2d90:	7b98      	ldrb	r0, [r3, #14]
    2d92:	2230      	movs	r2, #48	; 0x30
    2d94:	4390      	bics	r0, r2
    2d96:	2220      	movs	r2, #32
    2d98:	4310      	orrs	r0, r2
    2d9a:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    2d9c:	7b99      	ldrb	r1, [r3, #14]
    2d9e:	43b9      	bics	r1, r7
    2da0:	4331      	orrs	r1, r6
    2da2:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    2da4:	7b9a      	ldrb	r2, [r3, #14]
    2da6:	43aa      	bics	r2, r5
    2da8:	4322      	orrs	r2, r4
    2daa:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
    2dac:	4a0f      	ldr	r2, [pc, #60]	; (2dec <Reset_Handler+0xd8>)
    2dae:	6853      	ldr	r3, [r2, #4]
    2db0:	2180      	movs	r1, #128	; 0x80
    2db2:	430b      	orrs	r3, r1
    2db4:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    2db6:	4b0e      	ldr	r3, [pc, #56]	; (2df0 <Reset_Handler+0xdc>)
    2db8:	4798      	blx	r3
        main();
    2dba:	4b0e      	ldr	r3, [pc, #56]	; (2df4 <Reset_Handler+0xe0>)
    2dbc:	4798      	blx	r3
    2dbe:	e7fe      	b.n	2dbe <Reset_Handler+0xaa>
    2dc0:	000039e8 	.word	0x000039e8
    2dc4:	20000000 	.word	0x20000000
    2dc8:	2000006c 	.word	0x2000006c
    2dcc:	20000004 	.word	0x20000004
    2dd0:	2000006c 	.word	0x2000006c
    2dd4:	2000355c 	.word	0x2000355c
    2dd8:	e000ed00 	.word	0xe000ed00
    2ddc:	00000000 	.word	0x00000000
    2de0:	41007000 	.word	0x41007000
    2de4:	41005000 	.word	0x41005000
    2de8:	41004800 	.word	0x41004800
    2dec:	41004000 	.word	0x41004000
    2df0:	00002fed 	.word	0x00002fed
    2df4:	00002e45 	.word	0x00002e45

00002df8 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    2df8:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    2dfa:	4a06      	ldr	r2, [pc, #24]	; (2e14 <_sbrk+0x1c>)
    2dfc:	6812      	ldr	r2, [r2, #0]
    2dfe:	2a00      	cmp	r2, #0
    2e00:	d004      	beq.n	2e0c <_sbrk+0x14>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    2e02:	4a04      	ldr	r2, [pc, #16]	; (2e14 <_sbrk+0x1c>)
    2e04:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    2e06:	18c3      	adds	r3, r0, r3
    2e08:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    2e0a:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    2e0c:	4902      	ldr	r1, [pc, #8]	; (2e18 <_sbrk+0x20>)
    2e0e:	4a01      	ldr	r2, [pc, #4]	; (2e14 <_sbrk+0x1c>)
    2e10:	6011      	str	r1, [r2, #0]
    2e12:	e7f6      	b.n	2e02 <_sbrk+0xa>
    2e14:	200030ec 	.word	0x200030ec
    2e18:	20005560 	.word	0x20005560

00002e1c <CreateTasks>:
		vTaskDelay(300/portTICK_PERIOD_MS);
	}
}
#endif

BaseType_t CreateTasks(void) {
    2e1c:	b510      	push	{r4, lr}
    2e1e:	b082      	sub	sp, #8
						1,
						NULL);
#endif

#if (CURRENT_TASK == QUEUE_TASK)
	xReturn = xTaskCreate(dUART_Task,
    2e20:	2300      	movs	r3, #0
    2e22:	9301      	str	r3, [sp, #4]
    2e24:	3301      	adds	r3, #1
    2e26:	9300      	str	r3, [sp, #0]
    2e28:	2300      	movs	r3, #0
    2e2a:	2282      	movs	r2, #130	; 0x82
    2e2c:	4902      	ldr	r1, [pc, #8]	; (2e38 <CreateTasks+0x1c>)
    2e2e:	4803      	ldr	r0, [pc, #12]	; (2e3c <CreateTasks+0x20>)
    2e30:	4c03      	ldr	r4, [pc, #12]	; (2e40 <CreateTasks+0x24>)
    2e32:	47a0      	blx	r4
				1,
				NULL);

#endif
	return xReturn;
}
    2e34:	b002      	add	sp, #8
    2e36:	bd10      	pop	{r4, pc}
    2e38:	00003978 	.word	0x00003978
    2e3c:	00000edd 	.word	0x00000edd
    2e40:	00001951 	.word	0x00001951

00002e44 <main>:

int main (void)
{
    2e44:	b510      	push	{r4, lr}
	system_init();
    2e46:	4b06      	ldr	r3, [pc, #24]	; (2e60 <main+0x1c>)
    2e48:	4798      	blx	r3
	
	/* Initialize the UART console. */
	dUART_Initialize();
    2e4a:	4b06      	ldr	r3, [pc, #24]	; (2e64 <main+0x20>)
    2e4c:	4798      	blx	r3
	
	dUART_WriteString("Hello World\r\n");
    2e4e:	4806      	ldr	r0, [pc, #24]	; (2e68 <main+0x24>)
    2e50:	4b06      	ldr	r3, [pc, #24]	; (2e6c <main+0x28>)
    2e52:	4798      	blx	r3

	CreateTasks();
    2e54:	4b06      	ldr	r3, [pc, #24]	; (2e70 <main+0x2c>)
    2e56:	4798      	blx	r3
				
	vTaskStartScheduler();
    2e58:	4b06      	ldr	r3, [pc, #24]	; (2e74 <main+0x30>)
    2e5a:	4798      	blx	r3
}
    2e5c:	2000      	movs	r0, #0
    2e5e:	bd10      	pop	{r4, pc}
    2e60:	00002ce5 	.word	0x00002ce5
    2e64:	00000fa5 	.word	0x00000fa5
    2e68:	00003984 	.word	0x00003984
    2e6c:	00000e69 	.word	0x00000e69
    2e70:	00002e1d 	.word	0x00002e1d
    2e74:	00001b3d 	.word	0x00001b3d

00002e78 <vApplicationDaemonTaskStartupHook>:

void vApplicationDaemonTaskStartupHook(void)
{
}
    2e78:	4770      	bx	lr

00002e7a <vApplicationMallocFailedHook>:

void vApplicationMallocFailedHook(void)
{
    2e7a:	e7fe      	b.n	2e7a <vApplicationMallocFailedHook>

00002e7c <vApplicationStackOverflowHook>:
	while(1);
}

void vApplicationStackOverflowHook(void)
{
    2e7c:	e7fe      	b.n	2e7c <vApplicationStackOverflowHook>
	...

00002e80 <__udivsi3>:
    2e80:	2200      	movs	r2, #0
    2e82:	0843      	lsrs	r3, r0, #1
    2e84:	428b      	cmp	r3, r1
    2e86:	d374      	bcc.n	2f72 <__udivsi3+0xf2>
    2e88:	0903      	lsrs	r3, r0, #4
    2e8a:	428b      	cmp	r3, r1
    2e8c:	d35f      	bcc.n	2f4e <__udivsi3+0xce>
    2e8e:	0a03      	lsrs	r3, r0, #8
    2e90:	428b      	cmp	r3, r1
    2e92:	d344      	bcc.n	2f1e <__udivsi3+0x9e>
    2e94:	0b03      	lsrs	r3, r0, #12
    2e96:	428b      	cmp	r3, r1
    2e98:	d328      	bcc.n	2eec <__udivsi3+0x6c>
    2e9a:	0c03      	lsrs	r3, r0, #16
    2e9c:	428b      	cmp	r3, r1
    2e9e:	d30d      	bcc.n	2ebc <__udivsi3+0x3c>
    2ea0:	22ff      	movs	r2, #255	; 0xff
    2ea2:	0209      	lsls	r1, r1, #8
    2ea4:	ba12      	rev	r2, r2
    2ea6:	0c03      	lsrs	r3, r0, #16
    2ea8:	428b      	cmp	r3, r1
    2eaa:	d302      	bcc.n	2eb2 <__udivsi3+0x32>
    2eac:	1212      	asrs	r2, r2, #8
    2eae:	0209      	lsls	r1, r1, #8
    2eb0:	d065      	beq.n	2f7e <__udivsi3+0xfe>
    2eb2:	0b03      	lsrs	r3, r0, #12
    2eb4:	428b      	cmp	r3, r1
    2eb6:	d319      	bcc.n	2eec <__udivsi3+0x6c>
    2eb8:	e000      	b.n	2ebc <__udivsi3+0x3c>
    2eba:	0a09      	lsrs	r1, r1, #8
    2ebc:	0bc3      	lsrs	r3, r0, #15
    2ebe:	428b      	cmp	r3, r1
    2ec0:	d301      	bcc.n	2ec6 <__udivsi3+0x46>
    2ec2:	03cb      	lsls	r3, r1, #15
    2ec4:	1ac0      	subs	r0, r0, r3
    2ec6:	4152      	adcs	r2, r2
    2ec8:	0b83      	lsrs	r3, r0, #14
    2eca:	428b      	cmp	r3, r1
    2ecc:	d301      	bcc.n	2ed2 <__udivsi3+0x52>
    2ece:	038b      	lsls	r3, r1, #14
    2ed0:	1ac0      	subs	r0, r0, r3
    2ed2:	4152      	adcs	r2, r2
    2ed4:	0b43      	lsrs	r3, r0, #13
    2ed6:	428b      	cmp	r3, r1
    2ed8:	d301      	bcc.n	2ede <__udivsi3+0x5e>
    2eda:	034b      	lsls	r3, r1, #13
    2edc:	1ac0      	subs	r0, r0, r3
    2ede:	4152      	adcs	r2, r2
    2ee0:	0b03      	lsrs	r3, r0, #12
    2ee2:	428b      	cmp	r3, r1
    2ee4:	d301      	bcc.n	2eea <__udivsi3+0x6a>
    2ee6:	030b      	lsls	r3, r1, #12
    2ee8:	1ac0      	subs	r0, r0, r3
    2eea:	4152      	adcs	r2, r2
    2eec:	0ac3      	lsrs	r3, r0, #11
    2eee:	428b      	cmp	r3, r1
    2ef0:	d301      	bcc.n	2ef6 <__udivsi3+0x76>
    2ef2:	02cb      	lsls	r3, r1, #11
    2ef4:	1ac0      	subs	r0, r0, r3
    2ef6:	4152      	adcs	r2, r2
    2ef8:	0a83      	lsrs	r3, r0, #10
    2efa:	428b      	cmp	r3, r1
    2efc:	d301      	bcc.n	2f02 <__udivsi3+0x82>
    2efe:	028b      	lsls	r3, r1, #10
    2f00:	1ac0      	subs	r0, r0, r3
    2f02:	4152      	adcs	r2, r2
    2f04:	0a43      	lsrs	r3, r0, #9
    2f06:	428b      	cmp	r3, r1
    2f08:	d301      	bcc.n	2f0e <__udivsi3+0x8e>
    2f0a:	024b      	lsls	r3, r1, #9
    2f0c:	1ac0      	subs	r0, r0, r3
    2f0e:	4152      	adcs	r2, r2
    2f10:	0a03      	lsrs	r3, r0, #8
    2f12:	428b      	cmp	r3, r1
    2f14:	d301      	bcc.n	2f1a <__udivsi3+0x9a>
    2f16:	020b      	lsls	r3, r1, #8
    2f18:	1ac0      	subs	r0, r0, r3
    2f1a:	4152      	adcs	r2, r2
    2f1c:	d2cd      	bcs.n	2eba <__udivsi3+0x3a>
    2f1e:	09c3      	lsrs	r3, r0, #7
    2f20:	428b      	cmp	r3, r1
    2f22:	d301      	bcc.n	2f28 <__udivsi3+0xa8>
    2f24:	01cb      	lsls	r3, r1, #7
    2f26:	1ac0      	subs	r0, r0, r3
    2f28:	4152      	adcs	r2, r2
    2f2a:	0983      	lsrs	r3, r0, #6
    2f2c:	428b      	cmp	r3, r1
    2f2e:	d301      	bcc.n	2f34 <__udivsi3+0xb4>
    2f30:	018b      	lsls	r3, r1, #6
    2f32:	1ac0      	subs	r0, r0, r3
    2f34:	4152      	adcs	r2, r2
    2f36:	0943      	lsrs	r3, r0, #5
    2f38:	428b      	cmp	r3, r1
    2f3a:	d301      	bcc.n	2f40 <__udivsi3+0xc0>
    2f3c:	014b      	lsls	r3, r1, #5
    2f3e:	1ac0      	subs	r0, r0, r3
    2f40:	4152      	adcs	r2, r2
    2f42:	0903      	lsrs	r3, r0, #4
    2f44:	428b      	cmp	r3, r1
    2f46:	d301      	bcc.n	2f4c <__udivsi3+0xcc>
    2f48:	010b      	lsls	r3, r1, #4
    2f4a:	1ac0      	subs	r0, r0, r3
    2f4c:	4152      	adcs	r2, r2
    2f4e:	08c3      	lsrs	r3, r0, #3
    2f50:	428b      	cmp	r3, r1
    2f52:	d301      	bcc.n	2f58 <__udivsi3+0xd8>
    2f54:	00cb      	lsls	r3, r1, #3
    2f56:	1ac0      	subs	r0, r0, r3
    2f58:	4152      	adcs	r2, r2
    2f5a:	0883      	lsrs	r3, r0, #2
    2f5c:	428b      	cmp	r3, r1
    2f5e:	d301      	bcc.n	2f64 <__udivsi3+0xe4>
    2f60:	008b      	lsls	r3, r1, #2
    2f62:	1ac0      	subs	r0, r0, r3
    2f64:	4152      	adcs	r2, r2
    2f66:	0843      	lsrs	r3, r0, #1
    2f68:	428b      	cmp	r3, r1
    2f6a:	d301      	bcc.n	2f70 <__udivsi3+0xf0>
    2f6c:	004b      	lsls	r3, r1, #1
    2f6e:	1ac0      	subs	r0, r0, r3
    2f70:	4152      	adcs	r2, r2
    2f72:	1a41      	subs	r1, r0, r1
    2f74:	d200      	bcs.n	2f78 <__udivsi3+0xf8>
    2f76:	4601      	mov	r1, r0
    2f78:	4152      	adcs	r2, r2
    2f7a:	4610      	mov	r0, r2
    2f7c:	4770      	bx	lr
    2f7e:	e7ff      	b.n	2f80 <__udivsi3+0x100>
    2f80:	b501      	push	{r0, lr}
    2f82:	2000      	movs	r0, #0
    2f84:	f000 f806 	bl	2f94 <__aeabi_idiv0>
    2f88:	bd02      	pop	{r1, pc}
    2f8a:	46c0      	nop			; (mov r8, r8)

00002f8c <__aeabi_uidivmod>:
    2f8c:	2900      	cmp	r1, #0
    2f8e:	d0f7      	beq.n	2f80 <__udivsi3+0x100>
    2f90:	e776      	b.n	2e80 <__udivsi3>
    2f92:	4770      	bx	lr

00002f94 <__aeabi_idiv0>:
    2f94:	4770      	bx	lr
    2f96:	46c0      	nop			; (mov r8, r8)

00002f98 <__aeabi_lmul>:
    2f98:	b5f0      	push	{r4, r5, r6, r7, lr}
    2f9a:	46ce      	mov	lr, r9
    2f9c:	4647      	mov	r7, r8
    2f9e:	0415      	lsls	r5, r2, #16
    2fa0:	0c2d      	lsrs	r5, r5, #16
    2fa2:	002e      	movs	r6, r5
    2fa4:	b580      	push	{r7, lr}
    2fa6:	0407      	lsls	r7, r0, #16
    2fa8:	0c14      	lsrs	r4, r2, #16
    2faa:	0c3f      	lsrs	r7, r7, #16
    2fac:	4699      	mov	r9, r3
    2fae:	0c03      	lsrs	r3, r0, #16
    2fb0:	437e      	muls	r6, r7
    2fb2:	435d      	muls	r5, r3
    2fb4:	4367      	muls	r7, r4
    2fb6:	4363      	muls	r3, r4
    2fb8:	197f      	adds	r7, r7, r5
    2fba:	0c34      	lsrs	r4, r6, #16
    2fbc:	19e4      	adds	r4, r4, r7
    2fbe:	469c      	mov	ip, r3
    2fc0:	42a5      	cmp	r5, r4
    2fc2:	d903      	bls.n	2fcc <__aeabi_lmul+0x34>
    2fc4:	2380      	movs	r3, #128	; 0x80
    2fc6:	025b      	lsls	r3, r3, #9
    2fc8:	4698      	mov	r8, r3
    2fca:	44c4      	add	ip, r8
    2fcc:	464b      	mov	r3, r9
    2fce:	4351      	muls	r1, r2
    2fd0:	4343      	muls	r3, r0
    2fd2:	0436      	lsls	r6, r6, #16
    2fd4:	0c36      	lsrs	r6, r6, #16
    2fd6:	0c25      	lsrs	r5, r4, #16
    2fd8:	0424      	lsls	r4, r4, #16
    2fda:	4465      	add	r5, ip
    2fdc:	19a4      	adds	r4, r4, r6
    2fde:	1859      	adds	r1, r3, r1
    2fe0:	1949      	adds	r1, r1, r5
    2fe2:	0020      	movs	r0, r4
    2fe4:	bc0c      	pop	{r2, r3}
    2fe6:	4690      	mov	r8, r2
    2fe8:	4699      	mov	r9, r3
    2fea:	bdf0      	pop	{r4, r5, r6, r7, pc}

00002fec <__libc_init_array>:
    2fec:	b570      	push	{r4, r5, r6, lr}
    2fee:	2600      	movs	r6, #0
    2ff0:	4d0c      	ldr	r5, [pc, #48]	; (3024 <__libc_init_array+0x38>)
    2ff2:	4c0d      	ldr	r4, [pc, #52]	; (3028 <__libc_init_array+0x3c>)
    2ff4:	1b64      	subs	r4, r4, r5
    2ff6:	10a4      	asrs	r4, r4, #2
    2ff8:	42a6      	cmp	r6, r4
    2ffa:	d109      	bne.n	3010 <__libc_init_array+0x24>
    2ffc:	2600      	movs	r6, #0
    2ffe:	f000 fce3 	bl	39c8 <_init>
    3002:	4d0a      	ldr	r5, [pc, #40]	; (302c <__libc_init_array+0x40>)
    3004:	4c0a      	ldr	r4, [pc, #40]	; (3030 <__libc_init_array+0x44>)
    3006:	1b64      	subs	r4, r4, r5
    3008:	10a4      	asrs	r4, r4, #2
    300a:	42a6      	cmp	r6, r4
    300c:	d105      	bne.n	301a <__libc_init_array+0x2e>
    300e:	bd70      	pop	{r4, r5, r6, pc}
    3010:	00b3      	lsls	r3, r6, #2
    3012:	58eb      	ldr	r3, [r5, r3]
    3014:	4798      	blx	r3
    3016:	3601      	adds	r6, #1
    3018:	e7ee      	b.n	2ff8 <__libc_init_array+0xc>
    301a:	00b3      	lsls	r3, r6, #2
    301c:	58eb      	ldr	r3, [r5, r3]
    301e:	4798      	blx	r3
    3020:	3601      	adds	r6, #1
    3022:	e7f2      	b.n	300a <__libc_init_array+0x1e>
    3024:	000039d4 	.word	0x000039d4
    3028:	000039d4 	.word	0x000039d4
    302c:	000039d4 	.word	0x000039d4
    3030:	000039d8 	.word	0x000039d8

00003034 <malloc>:
    3034:	b510      	push	{r4, lr}
    3036:	4b03      	ldr	r3, [pc, #12]	; (3044 <malloc+0x10>)
    3038:	0001      	movs	r1, r0
    303a:	6818      	ldr	r0, [r3, #0]
    303c:	f000 f860 	bl	3100 <_malloc_r>
    3040:	bd10      	pop	{r4, pc}
    3042:	46c0      	nop			; (mov r8, r8)
    3044:	20000008 	.word	0x20000008

00003048 <memcpy>:
    3048:	2300      	movs	r3, #0
    304a:	b510      	push	{r4, lr}
    304c:	429a      	cmp	r2, r3
    304e:	d100      	bne.n	3052 <memcpy+0xa>
    3050:	bd10      	pop	{r4, pc}
    3052:	5ccc      	ldrb	r4, [r1, r3]
    3054:	54c4      	strb	r4, [r0, r3]
    3056:	3301      	adds	r3, #1
    3058:	e7f8      	b.n	304c <memcpy+0x4>

0000305a <memset>:
    305a:	0003      	movs	r3, r0
    305c:	1882      	adds	r2, r0, r2
    305e:	4293      	cmp	r3, r2
    3060:	d100      	bne.n	3064 <memset+0xa>
    3062:	4770      	bx	lr
    3064:	7019      	strb	r1, [r3, #0]
    3066:	3301      	adds	r3, #1
    3068:	e7f9      	b.n	305e <memset+0x4>
	...

0000306c <_free_r>:
    306c:	b570      	push	{r4, r5, r6, lr}
    306e:	0005      	movs	r5, r0
    3070:	2900      	cmp	r1, #0
    3072:	d010      	beq.n	3096 <_free_r+0x2a>
    3074:	1f0c      	subs	r4, r1, #4
    3076:	6823      	ldr	r3, [r4, #0]
    3078:	2b00      	cmp	r3, #0
    307a:	da00      	bge.n	307e <_free_r+0x12>
    307c:	18e4      	adds	r4, r4, r3
    307e:	0028      	movs	r0, r5
    3080:	f000 f8e7 	bl	3252 <__malloc_lock>
    3084:	4a1d      	ldr	r2, [pc, #116]	; (30fc <_free_r+0x90>)
    3086:	6813      	ldr	r3, [r2, #0]
    3088:	2b00      	cmp	r3, #0
    308a:	d105      	bne.n	3098 <_free_r+0x2c>
    308c:	6063      	str	r3, [r4, #4]
    308e:	6014      	str	r4, [r2, #0]
    3090:	0028      	movs	r0, r5
    3092:	f000 f8df 	bl	3254 <__malloc_unlock>
    3096:	bd70      	pop	{r4, r5, r6, pc}
    3098:	42a3      	cmp	r3, r4
    309a:	d909      	bls.n	30b0 <_free_r+0x44>
    309c:	6821      	ldr	r1, [r4, #0]
    309e:	1860      	adds	r0, r4, r1
    30a0:	4283      	cmp	r3, r0
    30a2:	d1f3      	bne.n	308c <_free_r+0x20>
    30a4:	6818      	ldr	r0, [r3, #0]
    30a6:	685b      	ldr	r3, [r3, #4]
    30a8:	1841      	adds	r1, r0, r1
    30aa:	6021      	str	r1, [r4, #0]
    30ac:	e7ee      	b.n	308c <_free_r+0x20>
    30ae:	0013      	movs	r3, r2
    30b0:	685a      	ldr	r2, [r3, #4]
    30b2:	2a00      	cmp	r2, #0
    30b4:	d001      	beq.n	30ba <_free_r+0x4e>
    30b6:	42a2      	cmp	r2, r4
    30b8:	d9f9      	bls.n	30ae <_free_r+0x42>
    30ba:	6819      	ldr	r1, [r3, #0]
    30bc:	1858      	adds	r0, r3, r1
    30be:	42a0      	cmp	r0, r4
    30c0:	d10b      	bne.n	30da <_free_r+0x6e>
    30c2:	6820      	ldr	r0, [r4, #0]
    30c4:	1809      	adds	r1, r1, r0
    30c6:	1858      	adds	r0, r3, r1
    30c8:	6019      	str	r1, [r3, #0]
    30ca:	4282      	cmp	r2, r0
    30cc:	d1e0      	bne.n	3090 <_free_r+0x24>
    30ce:	6810      	ldr	r0, [r2, #0]
    30d0:	6852      	ldr	r2, [r2, #4]
    30d2:	1841      	adds	r1, r0, r1
    30d4:	6019      	str	r1, [r3, #0]
    30d6:	605a      	str	r2, [r3, #4]
    30d8:	e7da      	b.n	3090 <_free_r+0x24>
    30da:	42a0      	cmp	r0, r4
    30dc:	d902      	bls.n	30e4 <_free_r+0x78>
    30de:	230c      	movs	r3, #12
    30e0:	602b      	str	r3, [r5, #0]
    30e2:	e7d5      	b.n	3090 <_free_r+0x24>
    30e4:	6821      	ldr	r1, [r4, #0]
    30e6:	1860      	adds	r0, r4, r1
    30e8:	4282      	cmp	r2, r0
    30ea:	d103      	bne.n	30f4 <_free_r+0x88>
    30ec:	6810      	ldr	r0, [r2, #0]
    30ee:	6852      	ldr	r2, [r2, #4]
    30f0:	1841      	adds	r1, r0, r1
    30f2:	6021      	str	r1, [r4, #0]
    30f4:	6062      	str	r2, [r4, #4]
    30f6:	605c      	str	r4, [r3, #4]
    30f8:	e7ca      	b.n	3090 <_free_r+0x24>
    30fa:	46c0      	nop			; (mov r8, r8)
    30fc:	200030f0 	.word	0x200030f0

00003100 <_malloc_r>:
    3100:	2303      	movs	r3, #3
    3102:	b570      	push	{r4, r5, r6, lr}
    3104:	1ccd      	adds	r5, r1, #3
    3106:	439d      	bics	r5, r3
    3108:	3508      	adds	r5, #8
    310a:	0006      	movs	r6, r0
    310c:	2d0c      	cmp	r5, #12
    310e:	d21e      	bcs.n	314e <_malloc_r+0x4e>
    3110:	250c      	movs	r5, #12
    3112:	42a9      	cmp	r1, r5
    3114:	d81d      	bhi.n	3152 <_malloc_r+0x52>
    3116:	0030      	movs	r0, r6
    3118:	f000 f89b 	bl	3252 <__malloc_lock>
    311c:	4a25      	ldr	r2, [pc, #148]	; (31b4 <_malloc_r+0xb4>)
    311e:	6814      	ldr	r4, [r2, #0]
    3120:	0021      	movs	r1, r4
    3122:	2900      	cmp	r1, #0
    3124:	d119      	bne.n	315a <_malloc_r+0x5a>
    3126:	4c24      	ldr	r4, [pc, #144]	; (31b8 <_malloc_r+0xb8>)
    3128:	6823      	ldr	r3, [r4, #0]
    312a:	2b00      	cmp	r3, #0
    312c:	d103      	bne.n	3136 <_malloc_r+0x36>
    312e:	0030      	movs	r0, r6
    3130:	f000 f844 	bl	31bc <_sbrk_r>
    3134:	6020      	str	r0, [r4, #0]
    3136:	0029      	movs	r1, r5
    3138:	0030      	movs	r0, r6
    313a:	f000 f83f 	bl	31bc <_sbrk_r>
    313e:	1c43      	adds	r3, r0, #1
    3140:	d12c      	bne.n	319c <_malloc_r+0x9c>
    3142:	230c      	movs	r3, #12
    3144:	0030      	movs	r0, r6
    3146:	6033      	str	r3, [r6, #0]
    3148:	f000 f884 	bl	3254 <__malloc_unlock>
    314c:	e003      	b.n	3156 <_malloc_r+0x56>
    314e:	2d00      	cmp	r5, #0
    3150:	dadf      	bge.n	3112 <_malloc_r+0x12>
    3152:	230c      	movs	r3, #12
    3154:	6033      	str	r3, [r6, #0]
    3156:	2000      	movs	r0, #0
    3158:	bd70      	pop	{r4, r5, r6, pc}
    315a:	680b      	ldr	r3, [r1, #0]
    315c:	1b5b      	subs	r3, r3, r5
    315e:	d41a      	bmi.n	3196 <_malloc_r+0x96>
    3160:	2b0b      	cmp	r3, #11
    3162:	d903      	bls.n	316c <_malloc_r+0x6c>
    3164:	600b      	str	r3, [r1, #0]
    3166:	18cc      	adds	r4, r1, r3
    3168:	6025      	str	r5, [r4, #0]
    316a:	e003      	b.n	3174 <_malloc_r+0x74>
    316c:	428c      	cmp	r4, r1
    316e:	d10e      	bne.n	318e <_malloc_r+0x8e>
    3170:	6863      	ldr	r3, [r4, #4]
    3172:	6013      	str	r3, [r2, #0]
    3174:	0030      	movs	r0, r6
    3176:	f000 f86d 	bl	3254 <__malloc_unlock>
    317a:	0020      	movs	r0, r4
    317c:	2207      	movs	r2, #7
    317e:	300b      	adds	r0, #11
    3180:	1d23      	adds	r3, r4, #4
    3182:	4390      	bics	r0, r2
    3184:	1ac3      	subs	r3, r0, r3
    3186:	d0e7      	beq.n	3158 <_malloc_r+0x58>
    3188:	425a      	negs	r2, r3
    318a:	50e2      	str	r2, [r4, r3]
    318c:	e7e4      	b.n	3158 <_malloc_r+0x58>
    318e:	684b      	ldr	r3, [r1, #4]
    3190:	6063      	str	r3, [r4, #4]
    3192:	000c      	movs	r4, r1
    3194:	e7ee      	b.n	3174 <_malloc_r+0x74>
    3196:	000c      	movs	r4, r1
    3198:	6849      	ldr	r1, [r1, #4]
    319a:	e7c2      	b.n	3122 <_malloc_r+0x22>
    319c:	2303      	movs	r3, #3
    319e:	1cc4      	adds	r4, r0, #3
    31a0:	439c      	bics	r4, r3
    31a2:	42a0      	cmp	r0, r4
    31a4:	d0e0      	beq.n	3168 <_malloc_r+0x68>
    31a6:	1a21      	subs	r1, r4, r0
    31a8:	0030      	movs	r0, r6
    31aa:	f000 f807 	bl	31bc <_sbrk_r>
    31ae:	1c43      	adds	r3, r0, #1
    31b0:	d1da      	bne.n	3168 <_malloc_r+0x68>
    31b2:	e7c6      	b.n	3142 <_malloc_r+0x42>
    31b4:	200030f0 	.word	0x200030f0
    31b8:	200030f4 	.word	0x200030f4

000031bc <_sbrk_r>:
    31bc:	2300      	movs	r3, #0
    31be:	b570      	push	{r4, r5, r6, lr}
    31c0:	4c06      	ldr	r4, [pc, #24]	; (31dc <_sbrk_r+0x20>)
    31c2:	0005      	movs	r5, r0
    31c4:	0008      	movs	r0, r1
    31c6:	6023      	str	r3, [r4, #0]
    31c8:	f7ff fe16 	bl	2df8 <_sbrk>
    31cc:	1c43      	adds	r3, r0, #1
    31ce:	d103      	bne.n	31d8 <_sbrk_r+0x1c>
    31d0:	6823      	ldr	r3, [r4, #0]
    31d2:	2b00      	cmp	r3, #0
    31d4:	d000      	beq.n	31d8 <_sbrk_r+0x1c>
    31d6:	602b      	str	r3, [r5, #0]
    31d8:	bd70      	pop	{r4, r5, r6, pc}
    31da:	46c0      	nop			; (mov r8, r8)
    31dc:	20003558 	.word	0x20003558

000031e0 <sniprintf>:
    31e0:	b40c      	push	{r2, r3}
    31e2:	b530      	push	{r4, r5, lr}
    31e4:	4b16      	ldr	r3, [pc, #88]	; (3240 <sniprintf+0x60>)
    31e6:	b09d      	sub	sp, #116	; 0x74
    31e8:	1e0c      	subs	r4, r1, #0
    31ea:	681d      	ldr	r5, [r3, #0]
    31ec:	da08      	bge.n	3200 <sniprintf+0x20>
    31ee:	238b      	movs	r3, #139	; 0x8b
    31f0:	2001      	movs	r0, #1
    31f2:	602b      	str	r3, [r5, #0]
    31f4:	4240      	negs	r0, r0
    31f6:	b01d      	add	sp, #116	; 0x74
    31f8:	bc30      	pop	{r4, r5}
    31fa:	bc08      	pop	{r3}
    31fc:	b002      	add	sp, #8
    31fe:	4718      	bx	r3
    3200:	2382      	movs	r3, #130	; 0x82
    3202:	a902      	add	r1, sp, #8
    3204:	009b      	lsls	r3, r3, #2
    3206:	818b      	strh	r3, [r1, #12]
    3208:	2300      	movs	r3, #0
    320a:	9002      	str	r0, [sp, #8]
    320c:	6108      	str	r0, [r1, #16]
    320e:	429c      	cmp	r4, r3
    3210:	d000      	beq.n	3214 <sniprintf+0x34>
    3212:	1e63      	subs	r3, r4, #1
    3214:	608b      	str	r3, [r1, #8]
    3216:	614b      	str	r3, [r1, #20]
    3218:	2301      	movs	r3, #1
    321a:	425b      	negs	r3, r3
    321c:	81cb      	strh	r3, [r1, #14]
    321e:	9a20      	ldr	r2, [sp, #128]	; 0x80
    3220:	ab21      	add	r3, sp, #132	; 0x84
    3222:	0028      	movs	r0, r5
    3224:	9301      	str	r3, [sp, #4]
    3226:	f000 f879 	bl	331c <_svfiprintf_r>
    322a:	1c43      	adds	r3, r0, #1
    322c:	da01      	bge.n	3232 <sniprintf+0x52>
    322e:	238b      	movs	r3, #139	; 0x8b
    3230:	602b      	str	r3, [r5, #0]
    3232:	2c00      	cmp	r4, #0
    3234:	d0df      	beq.n	31f6 <sniprintf+0x16>
    3236:	2300      	movs	r3, #0
    3238:	9a02      	ldr	r2, [sp, #8]
    323a:	7013      	strb	r3, [r2, #0]
    323c:	e7db      	b.n	31f6 <sniprintf+0x16>
    323e:	46c0      	nop			; (mov r8, r8)
    3240:	20000008 	.word	0x20000008

00003244 <strlen>:
    3244:	2300      	movs	r3, #0
    3246:	5cc2      	ldrb	r2, [r0, r3]
    3248:	3301      	adds	r3, #1
    324a:	2a00      	cmp	r2, #0
    324c:	d1fb      	bne.n	3246 <strlen+0x2>
    324e:	1e58      	subs	r0, r3, #1
    3250:	4770      	bx	lr

00003252 <__malloc_lock>:
    3252:	4770      	bx	lr

00003254 <__malloc_unlock>:
    3254:	4770      	bx	lr
	...

00003258 <__ssputs_r>:
    3258:	b5f0      	push	{r4, r5, r6, r7, lr}
    325a:	688e      	ldr	r6, [r1, #8]
    325c:	b085      	sub	sp, #20
    325e:	0007      	movs	r7, r0
    3260:	000c      	movs	r4, r1
    3262:	9203      	str	r2, [sp, #12]
    3264:	9301      	str	r3, [sp, #4]
    3266:	429e      	cmp	r6, r3
    3268:	d839      	bhi.n	32de <__ssputs_r+0x86>
    326a:	2390      	movs	r3, #144	; 0x90
    326c:	898a      	ldrh	r2, [r1, #12]
    326e:	00db      	lsls	r3, r3, #3
    3270:	421a      	tst	r2, r3
    3272:	d034      	beq.n	32de <__ssputs_r+0x86>
    3274:	2503      	movs	r5, #3
    3276:	6909      	ldr	r1, [r1, #16]
    3278:	6823      	ldr	r3, [r4, #0]
    327a:	1a5b      	subs	r3, r3, r1
    327c:	9302      	str	r3, [sp, #8]
    327e:	6963      	ldr	r3, [r4, #20]
    3280:	9802      	ldr	r0, [sp, #8]
    3282:	435d      	muls	r5, r3
    3284:	0feb      	lsrs	r3, r5, #31
    3286:	195d      	adds	r5, r3, r5
    3288:	9b01      	ldr	r3, [sp, #4]
    328a:	106d      	asrs	r5, r5, #1
    328c:	3301      	adds	r3, #1
    328e:	181b      	adds	r3, r3, r0
    3290:	42ab      	cmp	r3, r5
    3292:	d900      	bls.n	3296 <__ssputs_r+0x3e>
    3294:	001d      	movs	r5, r3
    3296:	0553      	lsls	r3, r2, #21
    3298:	d532      	bpl.n	3300 <__ssputs_r+0xa8>
    329a:	0029      	movs	r1, r5
    329c:	0038      	movs	r0, r7
    329e:	f7ff ff2f 	bl	3100 <_malloc_r>
    32a2:	1e06      	subs	r6, r0, #0
    32a4:	d109      	bne.n	32ba <__ssputs_r+0x62>
    32a6:	230c      	movs	r3, #12
    32a8:	603b      	str	r3, [r7, #0]
    32aa:	2340      	movs	r3, #64	; 0x40
    32ac:	2001      	movs	r0, #1
    32ae:	89a2      	ldrh	r2, [r4, #12]
    32b0:	4240      	negs	r0, r0
    32b2:	4313      	orrs	r3, r2
    32b4:	81a3      	strh	r3, [r4, #12]
    32b6:	b005      	add	sp, #20
    32b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    32ba:	9a02      	ldr	r2, [sp, #8]
    32bc:	6921      	ldr	r1, [r4, #16]
    32be:	f7ff fec3 	bl	3048 <memcpy>
    32c2:	89a3      	ldrh	r3, [r4, #12]
    32c4:	4a14      	ldr	r2, [pc, #80]	; (3318 <__ssputs_r+0xc0>)
    32c6:	401a      	ands	r2, r3
    32c8:	2380      	movs	r3, #128	; 0x80
    32ca:	4313      	orrs	r3, r2
    32cc:	81a3      	strh	r3, [r4, #12]
    32ce:	9b02      	ldr	r3, [sp, #8]
    32d0:	6126      	str	r6, [r4, #16]
    32d2:	18f6      	adds	r6, r6, r3
    32d4:	6026      	str	r6, [r4, #0]
    32d6:	6165      	str	r5, [r4, #20]
    32d8:	9e01      	ldr	r6, [sp, #4]
    32da:	1aed      	subs	r5, r5, r3
    32dc:	60a5      	str	r5, [r4, #8]
    32de:	9b01      	ldr	r3, [sp, #4]
    32e0:	42b3      	cmp	r3, r6
    32e2:	d200      	bcs.n	32e6 <__ssputs_r+0x8e>
    32e4:	001e      	movs	r6, r3
    32e6:	0032      	movs	r2, r6
    32e8:	9903      	ldr	r1, [sp, #12]
    32ea:	6820      	ldr	r0, [r4, #0]
    32ec:	f000 faad 	bl	384a <memmove>
    32f0:	68a3      	ldr	r3, [r4, #8]
    32f2:	2000      	movs	r0, #0
    32f4:	1b9b      	subs	r3, r3, r6
    32f6:	60a3      	str	r3, [r4, #8]
    32f8:	6823      	ldr	r3, [r4, #0]
    32fa:	199e      	adds	r6, r3, r6
    32fc:	6026      	str	r6, [r4, #0]
    32fe:	e7da      	b.n	32b6 <__ssputs_r+0x5e>
    3300:	002a      	movs	r2, r5
    3302:	0038      	movs	r0, r7
    3304:	f000 fab3 	bl	386e <_realloc_r>
    3308:	1e06      	subs	r6, r0, #0
    330a:	d1e0      	bne.n	32ce <__ssputs_r+0x76>
    330c:	6921      	ldr	r1, [r4, #16]
    330e:	0038      	movs	r0, r7
    3310:	f7ff feac 	bl	306c <_free_r>
    3314:	e7c7      	b.n	32a6 <__ssputs_r+0x4e>
    3316:	46c0      	nop			; (mov r8, r8)
    3318:	fffffb7f 	.word	0xfffffb7f

0000331c <_svfiprintf_r>:
    331c:	b5f0      	push	{r4, r5, r6, r7, lr}
    331e:	b09f      	sub	sp, #124	; 0x7c
    3320:	9002      	str	r0, [sp, #8]
    3322:	9305      	str	r3, [sp, #20]
    3324:	898b      	ldrh	r3, [r1, #12]
    3326:	000f      	movs	r7, r1
    3328:	0016      	movs	r6, r2
    332a:	061b      	lsls	r3, r3, #24
    332c:	d511      	bpl.n	3352 <_svfiprintf_r+0x36>
    332e:	690b      	ldr	r3, [r1, #16]
    3330:	2b00      	cmp	r3, #0
    3332:	d10e      	bne.n	3352 <_svfiprintf_r+0x36>
    3334:	2140      	movs	r1, #64	; 0x40
    3336:	f7ff fee3 	bl	3100 <_malloc_r>
    333a:	6038      	str	r0, [r7, #0]
    333c:	6138      	str	r0, [r7, #16]
    333e:	2800      	cmp	r0, #0
    3340:	d105      	bne.n	334e <_svfiprintf_r+0x32>
    3342:	230c      	movs	r3, #12
    3344:	9a02      	ldr	r2, [sp, #8]
    3346:	3801      	subs	r0, #1
    3348:	6013      	str	r3, [r2, #0]
    334a:	b01f      	add	sp, #124	; 0x7c
    334c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    334e:	2340      	movs	r3, #64	; 0x40
    3350:	617b      	str	r3, [r7, #20]
    3352:	2300      	movs	r3, #0
    3354:	ad06      	add	r5, sp, #24
    3356:	616b      	str	r3, [r5, #20]
    3358:	3320      	adds	r3, #32
    335a:	766b      	strb	r3, [r5, #25]
    335c:	3310      	adds	r3, #16
    335e:	76ab      	strb	r3, [r5, #26]
    3360:	0034      	movs	r4, r6
    3362:	7823      	ldrb	r3, [r4, #0]
    3364:	2b00      	cmp	r3, #0
    3366:	d147      	bne.n	33f8 <_svfiprintf_r+0xdc>
    3368:	1ba3      	subs	r3, r4, r6
    336a:	9304      	str	r3, [sp, #16]
    336c:	d00d      	beq.n	338a <_svfiprintf_r+0x6e>
    336e:	1ba3      	subs	r3, r4, r6
    3370:	0032      	movs	r2, r6
    3372:	0039      	movs	r1, r7
    3374:	9802      	ldr	r0, [sp, #8]
    3376:	f7ff ff6f 	bl	3258 <__ssputs_r>
    337a:	1c43      	adds	r3, r0, #1
    337c:	d100      	bne.n	3380 <_svfiprintf_r+0x64>
    337e:	e0b5      	b.n	34ec <_svfiprintf_r+0x1d0>
    3380:	696a      	ldr	r2, [r5, #20]
    3382:	9b04      	ldr	r3, [sp, #16]
    3384:	4694      	mov	ip, r2
    3386:	4463      	add	r3, ip
    3388:	616b      	str	r3, [r5, #20]
    338a:	7823      	ldrb	r3, [r4, #0]
    338c:	2b00      	cmp	r3, #0
    338e:	d100      	bne.n	3392 <_svfiprintf_r+0x76>
    3390:	e0ac      	b.n	34ec <_svfiprintf_r+0x1d0>
    3392:	2201      	movs	r2, #1
    3394:	2300      	movs	r3, #0
    3396:	4252      	negs	r2, r2
    3398:	606a      	str	r2, [r5, #4]
    339a:	a902      	add	r1, sp, #8
    339c:	3254      	adds	r2, #84	; 0x54
    339e:	1852      	adds	r2, r2, r1
    33a0:	3401      	adds	r4, #1
    33a2:	602b      	str	r3, [r5, #0]
    33a4:	60eb      	str	r3, [r5, #12]
    33a6:	60ab      	str	r3, [r5, #8]
    33a8:	7013      	strb	r3, [r2, #0]
    33aa:	65ab      	str	r3, [r5, #88]	; 0x58
    33ac:	4e58      	ldr	r6, [pc, #352]	; (3510 <_svfiprintf_r+0x1f4>)
    33ae:	2205      	movs	r2, #5
    33b0:	7821      	ldrb	r1, [r4, #0]
    33b2:	0030      	movs	r0, r6
    33b4:	f000 fa3e 	bl	3834 <memchr>
    33b8:	1c62      	adds	r2, r4, #1
    33ba:	2800      	cmp	r0, #0
    33bc:	d120      	bne.n	3400 <_svfiprintf_r+0xe4>
    33be:	6829      	ldr	r1, [r5, #0]
    33c0:	06cb      	lsls	r3, r1, #27
    33c2:	d504      	bpl.n	33ce <_svfiprintf_r+0xb2>
    33c4:	2353      	movs	r3, #83	; 0x53
    33c6:	ae02      	add	r6, sp, #8
    33c8:	3020      	adds	r0, #32
    33ca:	199b      	adds	r3, r3, r6
    33cc:	7018      	strb	r0, [r3, #0]
    33ce:	070b      	lsls	r3, r1, #28
    33d0:	d504      	bpl.n	33dc <_svfiprintf_r+0xc0>
    33d2:	2353      	movs	r3, #83	; 0x53
    33d4:	202b      	movs	r0, #43	; 0x2b
    33d6:	ae02      	add	r6, sp, #8
    33d8:	199b      	adds	r3, r3, r6
    33da:	7018      	strb	r0, [r3, #0]
    33dc:	7823      	ldrb	r3, [r4, #0]
    33de:	2b2a      	cmp	r3, #42	; 0x2a
    33e0:	d016      	beq.n	3410 <_svfiprintf_r+0xf4>
    33e2:	2000      	movs	r0, #0
    33e4:	210a      	movs	r1, #10
    33e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
    33e8:	7822      	ldrb	r2, [r4, #0]
    33ea:	3a30      	subs	r2, #48	; 0x30
    33ec:	2a09      	cmp	r2, #9
    33ee:	d955      	bls.n	349c <_svfiprintf_r+0x180>
    33f0:	2800      	cmp	r0, #0
    33f2:	d015      	beq.n	3420 <_svfiprintf_r+0x104>
    33f4:	9309      	str	r3, [sp, #36]	; 0x24
    33f6:	e013      	b.n	3420 <_svfiprintf_r+0x104>
    33f8:	2b25      	cmp	r3, #37	; 0x25
    33fa:	d0b5      	beq.n	3368 <_svfiprintf_r+0x4c>
    33fc:	3401      	adds	r4, #1
    33fe:	e7b0      	b.n	3362 <_svfiprintf_r+0x46>
    3400:	2301      	movs	r3, #1
    3402:	1b80      	subs	r0, r0, r6
    3404:	4083      	lsls	r3, r0
    3406:	6829      	ldr	r1, [r5, #0]
    3408:	0014      	movs	r4, r2
    340a:	430b      	orrs	r3, r1
    340c:	602b      	str	r3, [r5, #0]
    340e:	e7cd      	b.n	33ac <_svfiprintf_r+0x90>
    3410:	9b05      	ldr	r3, [sp, #20]
    3412:	1d18      	adds	r0, r3, #4
    3414:	681b      	ldr	r3, [r3, #0]
    3416:	9005      	str	r0, [sp, #20]
    3418:	2b00      	cmp	r3, #0
    341a:	db39      	blt.n	3490 <_svfiprintf_r+0x174>
    341c:	9309      	str	r3, [sp, #36]	; 0x24
    341e:	0014      	movs	r4, r2
    3420:	7823      	ldrb	r3, [r4, #0]
    3422:	2b2e      	cmp	r3, #46	; 0x2e
    3424:	d10b      	bne.n	343e <_svfiprintf_r+0x122>
    3426:	7863      	ldrb	r3, [r4, #1]
    3428:	1c62      	adds	r2, r4, #1
    342a:	2b2a      	cmp	r3, #42	; 0x2a
    342c:	d13e      	bne.n	34ac <_svfiprintf_r+0x190>
    342e:	9b05      	ldr	r3, [sp, #20]
    3430:	3402      	adds	r4, #2
    3432:	1d1a      	adds	r2, r3, #4
    3434:	681b      	ldr	r3, [r3, #0]
    3436:	9205      	str	r2, [sp, #20]
    3438:	2b00      	cmp	r3, #0
    343a:	db34      	blt.n	34a6 <_svfiprintf_r+0x18a>
    343c:	9307      	str	r3, [sp, #28]
    343e:	4e35      	ldr	r6, [pc, #212]	; (3514 <_svfiprintf_r+0x1f8>)
    3440:	7821      	ldrb	r1, [r4, #0]
    3442:	2203      	movs	r2, #3
    3444:	0030      	movs	r0, r6
    3446:	f000 f9f5 	bl	3834 <memchr>
    344a:	2800      	cmp	r0, #0
    344c:	d006      	beq.n	345c <_svfiprintf_r+0x140>
    344e:	2340      	movs	r3, #64	; 0x40
    3450:	1b80      	subs	r0, r0, r6
    3452:	4083      	lsls	r3, r0
    3454:	682a      	ldr	r2, [r5, #0]
    3456:	3401      	adds	r4, #1
    3458:	4313      	orrs	r3, r2
    345a:	602b      	str	r3, [r5, #0]
    345c:	7821      	ldrb	r1, [r4, #0]
    345e:	2206      	movs	r2, #6
    3460:	482d      	ldr	r0, [pc, #180]	; (3518 <_svfiprintf_r+0x1fc>)
    3462:	1c66      	adds	r6, r4, #1
    3464:	7629      	strb	r1, [r5, #24]
    3466:	f000 f9e5 	bl	3834 <memchr>
    346a:	2800      	cmp	r0, #0
    346c:	d046      	beq.n	34fc <_svfiprintf_r+0x1e0>
    346e:	4b2b      	ldr	r3, [pc, #172]	; (351c <_svfiprintf_r+0x200>)
    3470:	2b00      	cmp	r3, #0
    3472:	d12f      	bne.n	34d4 <_svfiprintf_r+0x1b8>
    3474:	6829      	ldr	r1, [r5, #0]
    3476:	9b05      	ldr	r3, [sp, #20]
    3478:	2207      	movs	r2, #7
    347a:	05c9      	lsls	r1, r1, #23
    347c:	d528      	bpl.n	34d0 <_svfiprintf_r+0x1b4>
    347e:	189b      	adds	r3, r3, r2
    3480:	4393      	bics	r3, r2
    3482:	3308      	adds	r3, #8
    3484:	9305      	str	r3, [sp, #20]
    3486:	696b      	ldr	r3, [r5, #20]
    3488:	9a03      	ldr	r2, [sp, #12]
    348a:	189b      	adds	r3, r3, r2
    348c:	616b      	str	r3, [r5, #20]
    348e:	e767      	b.n	3360 <_svfiprintf_r+0x44>
    3490:	425b      	negs	r3, r3
    3492:	60eb      	str	r3, [r5, #12]
    3494:	2302      	movs	r3, #2
    3496:	430b      	orrs	r3, r1
    3498:	602b      	str	r3, [r5, #0]
    349a:	e7c0      	b.n	341e <_svfiprintf_r+0x102>
    349c:	434b      	muls	r3, r1
    349e:	3401      	adds	r4, #1
    34a0:	189b      	adds	r3, r3, r2
    34a2:	2001      	movs	r0, #1
    34a4:	e7a0      	b.n	33e8 <_svfiprintf_r+0xcc>
    34a6:	2301      	movs	r3, #1
    34a8:	425b      	negs	r3, r3
    34aa:	e7c7      	b.n	343c <_svfiprintf_r+0x120>
    34ac:	2300      	movs	r3, #0
    34ae:	0014      	movs	r4, r2
    34b0:	200a      	movs	r0, #10
    34b2:	001a      	movs	r2, r3
    34b4:	606b      	str	r3, [r5, #4]
    34b6:	7821      	ldrb	r1, [r4, #0]
    34b8:	3930      	subs	r1, #48	; 0x30
    34ba:	2909      	cmp	r1, #9
    34bc:	d903      	bls.n	34c6 <_svfiprintf_r+0x1aa>
    34be:	2b00      	cmp	r3, #0
    34c0:	d0bd      	beq.n	343e <_svfiprintf_r+0x122>
    34c2:	9207      	str	r2, [sp, #28]
    34c4:	e7bb      	b.n	343e <_svfiprintf_r+0x122>
    34c6:	4342      	muls	r2, r0
    34c8:	3401      	adds	r4, #1
    34ca:	1852      	adds	r2, r2, r1
    34cc:	2301      	movs	r3, #1
    34ce:	e7f2      	b.n	34b6 <_svfiprintf_r+0x19a>
    34d0:	3307      	adds	r3, #7
    34d2:	e7d5      	b.n	3480 <_svfiprintf_r+0x164>
    34d4:	ab05      	add	r3, sp, #20
    34d6:	9300      	str	r3, [sp, #0]
    34d8:	003a      	movs	r2, r7
    34da:	4b11      	ldr	r3, [pc, #68]	; (3520 <_svfiprintf_r+0x204>)
    34dc:	0029      	movs	r1, r5
    34de:	9802      	ldr	r0, [sp, #8]
    34e0:	e000      	b.n	34e4 <_svfiprintf_r+0x1c8>
    34e2:	bf00      	nop
    34e4:	9003      	str	r0, [sp, #12]
    34e6:	9b03      	ldr	r3, [sp, #12]
    34e8:	3301      	adds	r3, #1
    34ea:	d1cc      	bne.n	3486 <_svfiprintf_r+0x16a>
    34ec:	89bb      	ldrh	r3, [r7, #12]
    34ee:	980b      	ldr	r0, [sp, #44]	; 0x2c
    34f0:	065b      	lsls	r3, r3, #25
    34f2:	d400      	bmi.n	34f6 <_svfiprintf_r+0x1da>
    34f4:	e729      	b.n	334a <_svfiprintf_r+0x2e>
    34f6:	2001      	movs	r0, #1
    34f8:	4240      	negs	r0, r0
    34fa:	e726      	b.n	334a <_svfiprintf_r+0x2e>
    34fc:	ab05      	add	r3, sp, #20
    34fe:	9300      	str	r3, [sp, #0]
    3500:	003a      	movs	r2, r7
    3502:	4b07      	ldr	r3, [pc, #28]	; (3520 <_svfiprintf_r+0x204>)
    3504:	0029      	movs	r1, r5
    3506:	9802      	ldr	r0, [sp, #8]
    3508:	f000 f87a 	bl	3600 <_printf_i>
    350c:	e7ea      	b.n	34e4 <_svfiprintf_r+0x1c8>
    350e:	46c0      	nop			; (mov r8, r8)
    3510:	00003994 	.word	0x00003994
    3514:	0000399a 	.word	0x0000399a
    3518:	0000399e 	.word	0x0000399e
    351c:	00000000 	.word	0x00000000
    3520:	00003259 	.word	0x00003259

00003524 <_printf_common>:
    3524:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    3526:	0015      	movs	r5, r2
    3528:	9301      	str	r3, [sp, #4]
    352a:	688a      	ldr	r2, [r1, #8]
    352c:	690b      	ldr	r3, [r1, #16]
    352e:	9000      	str	r0, [sp, #0]
    3530:	000c      	movs	r4, r1
    3532:	4293      	cmp	r3, r2
    3534:	da00      	bge.n	3538 <_printf_common+0x14>
    3536:	0013      	movs	r3, r2
    3538:	0022      	movs	r2, r4
    353a:	602b      	str	r3, [r5, #0]
    353c:	3243      	adds	r2, #67	; 0x43
    353e:	7812      	ldrb	r2, [r2, #0]
    3540:	2a00      	cmp	r2, #0
    3542:	d001      	beq.n	3548 <_printf_common+0x24>
    3544:	3301      	adds	r3, #1
    3546:	602b      	str	r3, [r5, #0]
    3548:	6823      	ldr	r3, [r4, #0]
    354a:	069b      	lsls	r3, r3, #26
    354c:	d502      	bpl.n	3554 <_printf_common+0x30>
    354e:	682b      	ldr	r3, [r5, #0]
    3550:	3302      	adds	r3, #2
    3552:	602b      	str	r3, [r5, #0]
    3554:	2706      	movs	r7, #6
    3556:	6823      	ldr	r3, [r4, #0]
    3558:	401f      	ands	r7, r3
    355a:	d027      	beq.n	35ac <_printf_common+0x88>
    355c:	0023      	movs	r3, r4
    355e:	3343      	adds	r3, #67	; 0x43
    3560:	781b      	ldrb	r3, [r3, #0]
    3562:	1e5a      	subs	r2, r3, #1
    3564:	4193      	sbcs	r3, r2
    3566:	6822      	ldr	r2, [r4, #0]
    3568:	0692      	lsls	r2, r2, #26
    356a:	d430      	bmi.n	35ce <_printf_common+0xaa>
    356c:	0022      	movs	r2, r4
    356e:	9901      	ldr	r1, [sp, #4]
    3570:	3243      	adds	r2, #67	; 0x43
    3572:	9800      	ldr	r0, [sp, #0]
    3574:	9e08      	ldr	r6, [sp, #32]
    3576:	47b0      	blx	r6
    3578:	1c43      	adds	r3, r0, #1
    357a:	d025      	beq.n	35c8 <_printf_common+0xa4>
    357c:	2306      	movs	r3, #6
    357e:	6820      	ldr	r0, [r4, #0]
    3580:	682a      	ldr	r2, [r5, #0]
    3582:	68e1      	ldr	r1, [r4, #12]
    3584:	4003      	ands	r3, r0
    3586:	2500      	movs	r5, #0
    3588:	2b04      	cmp	r3, #4
    358a:	d103      	bne.n	3594 <_printf_common+0x70>
    358c:	1a8d      	subs	r5, r1, r2
    358e:	43eb      	mvns	r3, r5
    3590:	17db      	asrs	r3, r3, #31
    3592:	401d      	ands	r5, r3
    3594:	68a3      	ldr	r3, [r4, #8]
    3596:	6922      	ldr	r2, [r4, #16]
    3598:	4293      	cmp	r3, r2
    359a:	dd01      	ble.n	35a0 <_printf_common+0x7c>
    359c:	1a9b      	subs	r3, r3, r2
    359e:	18ed      	adds	r5, r5, r3
    35a0:	2700      	movs	r7, #0
    35a2:	42bd      	cmp	r5, r7
    35a4:	d120      	bne.n	35e8 <_printf_common+0xc4>
    35a6:	2000      	movs	r0, #0
    35a8:	e010      	b.n	35cc <_printf_common+0xa8>
    35aa:	3701      	adds	r7, #1
    35ac:	68e3      	ldr	r3, [r4, #12]
    35ae:	682a      	ldr	r2, [r5, #0]
    35b0:	1a9b      	subs	r3, r3, r2
    35b2:	429f      	cmp	r7, r3
    35b4:	dad2      	bge.n	355c <_printf_common+0x38>
    35b6:	0022      	movs	r2, r4
    35b8:	2301      	movs	r3, #1
    35ba:	3219      	adds	r2, #25
    35bc:	9901      	ldr	r1, [sp, #4]
    35be:	9800      	ldr	r0, [sp, #0]
    35c0:	9e08      	ldr	r6, [sp, #32]
    35c2:	47b0      	blx	r6
    35c4:	1c43      	adds	r3, r0, #1
    35c6:	d1f0      	bne.n	35aa <_printf_common+0x86>
    35c8:	2001      	movs	r0, #1
    35ca:	4240      	negs	r0, r0
    35cc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    35ce:	2030      	movs	r0, #48	; 0x30
    35d0:	18e1      	adds	r1, r4, r3
    35d2:	3143      	adds	r1, #67	; 0x43
    35d4:	7008      	strb	r0, [r1, #0]
    35d6:	0021      	movs	r1, r4
    35d8:	1c5a      	adds	r2, r3, #1
    35da:	3145      	adds	r1, #69	; 0x45
    35dc:	7809      	ldrb	r1, [r1, #0]
    35de:	18a2      	adds	r2, r4, r2
    35e0:	3243      	adds	r2, #67	; 0x43
    35e2:	3302      	adds	r3, #2
    35e4:	7011      	strb	r1, [r2, #0]
    35e6:	e7c1      	b.n	356c <_printf_common+0x48>
    35e8:	0022      	movs	r2, r4
    35ea:	2301      	movs	r3, #1
    35ec:	321a      	adds	r2, #26
    35ee:	9901      	ldr	r1, [sp, #4]
    35f0:	9800      	ldr	r0, [sp, #0]
    35f2:	9e08      	ldr	r6, [sp, #32]
    35f4:	47b0      	blx	r6
    35f6:	1c43      	adds	r3, r0, #1
    35f8:	d0e6      	beq.n	35c8 <_printf_common+0xa4>
    35fa:	3701      	adds	r7, #1
    35fc:	e7d1      	b.n	35a2 <_printf_common+0x7e>
	...

00003600 <_printf_i>:
    3600:	b5f0      	push	{r4, r5, r6, r7, lr}
    3602:	b08b      	sub	sp, #44	; 0x2c
    3604:	9206      	str	r2, [sp, #24]
    3606:	000a      	movs	r2, r1
    3608:	3243      	adds	r2, #67	; 0x43
    360a:	9307      	str	r3, [sp, #28]
    360c:	9005      	str	r0, [sp, #20]
    360e:	9204      	str	r2, [sp, #16]
    3610:	7e0a      	ldrb	r2, [r1, #24]
    3612:	000c      	movs	r4, r1
    3614:	9b10      	ldr	r3, [sp, #64]	; 0x40
    3616:	2a6e      	cmp	r2, #110	; 0x6e
    3618:	d100      	bne.n	361c <_printf_i+0x1c>
    361a:	e08f      	b.n	373c <_printf_i+0x13c>
    361c:	d817      	bhi.n	364e <_printf_i+0x4e>
    361e:	2a63      	cmp	r2, #99	; 0x63
    3620:	d02c      	beq.n	367c <_printf_i+0x7c>
    3622:	d808      	bhi.n	3636 <_printf_i+0x36>
    3624:	2a00      	cmp	r2, #0
    3626:	d100      	bne.n	362a <_printf_i+0x2a>
    3628:	e099      	b.n	375e <_printf_i+0x15e>
    362a:	2a58      	cmp	r2, #88	; 0x58
    362c:	d054      	beq.n	36d8 <_printf_i+0xd8>
    362e:	0026      	movs	r6, r4
    3630:	3642      	adds	r6, #66	; 0x42
    3632:	7032      	strb	r2, [r6, #0]
    3634:	e029      	b.n	368a <_printf_i+0x8a>
    3636:	2a64      	cmp	r2, #100	; 0x64
    3638:	d001      	beq.n	363e <_printf_i+0x3e>
    363a:	2a69      	cmp	r2, #105	; 0x69
    363c:	d1f7      	bne.n	362e <_printf_i+0x2e>
    363e:	6821      	ldr	r1, [r4, #0]
    3640:	681a      	ldr	r2, [r3, #0]
    3642:	0608      	lsls	r0, r1, #24
    3644:	d523      	bpl.n	368e <_printf_i+0x8e>
    3646:	1d11      	adds	r1, r2, #4
    3648:	6019      	str	r1, [r3, #0]
    364a:	6815      	ldr	r5, [r2, #0]
    364c:	e025      	b.n	369a <_printf_i+0x9a>
    364e:	2a73      	cmp	r2, #115	; 0x73
    3650:	d100      	bne.n	3654 <_printf_i+0x54>
    3652:	e088      	b.n	3766 <_printf_i+0x166>
    3654:	d808      	bhi.n	3668 <_printf_i+0x68>
    3656:	2a6f      	cmp	r2, #111	; 0x6f
    3658:	d029      	beq.n	36ae <_printf_i+0xae>
    365a:	2a70      	cmp	r2, #112	; 0x70
    365c:	d1e7      	bne.n	362e <_printf_i+0x2e>
    365e:	2220      	movs	r2, #32
    3660:	6809      	ldr	r1, [r1, #0]
    3662:	430a      	orrs	r2, r1
    3664:	6022      	str	r2, [r4, #0]
    3666:	e003      	b.n	3670 <_printf_i+0x70>
    3668:	2a75      	cmp	r2, #117	; 0x75
    366a:	d020      	beq.n	36ae <_printf_i+0xae>
    366c:	2a78      	cmp	r2, #120	; 0x78
    366e:	d1de      	bne.n	362e <_printf_i+0x2e>
    3670:	0022      	movs	r2, r4
    3672:	2178      	movs	r1, #120	; 0x78
    3674:	3245      	adds	r2, #69	; 0x45
    3676:	7011      	strb	r1, [r2, #0]
    3678:	4a6c      	ldr	r2, [pc, #432]	; (382c <_printf_i+0x22c>)
    367a:	e030      	b.n	36de <_printf_i+0xde>
    367c:	000e      	movs	r6, r1
    367e:	681a      	ldr	r2, [r3, #0]
    3680:	3642      	adds	r6, #66	; 0x42
    3682:	1d11      	adds	r1, r2, #4
    3684:	6019      	str	r1, [r3, #0]
    3686:	6813      	ldr	r3, [r2, #0]
    3688:	7033      	strb	r3, [r6, #0]
    368a:	2301      	movs	r3, #1
    368c:	e079      	b.n	3782 <_printf_i+0x182>
    368e:	0649      	lsls	r1, r1, #25
    3690:	d5d9      	bpl.n	3646 <_printf_i+0x46>
    3692:	1d11      	adds	r1, r2, #4
    3694:	6019      	str	r1, [r3, #0]
    3696:	2300      	movs	r3, #0
    3698:	5ed5      	ldrsh	r5, [r2, r3]
    369a:	2d00      	cmp	r5, #0
    369c:	da03      	bge.n	36a6 <_printf_i+0xa6>
    369e:	232d      	movs	r3, #45	; 0x2d
    36a0:	9a04      	ldr	r2, [sp, #16]
    36a2:	426d      	negs	r5, r5
    36a4:	7013      	strb	r3, [r2, #0]
    36a6:	4b62      	ldr	r3, [pc, #392]	; (3830 <_printf_i+0x230>)
    36a8:	270a      	movs	r7, #10
    36aa:	9303      	str	r3, [sp, #12]
    36ac:	e02f      	b.n	370e <_printf_i+0x10e>
    36ae:	6820      	ldr	r0, [r4, #0]
    36b0:	6819      	ldr	r1, [r3, #0]
    36b2:	0605      	lsls	r5, r0, #24
    36b4:	d503      	bpl.n	36be <_printf_i+0xbe>
    36b6:	1d08      	adds	r0, r1, #4
    36b8:	6018      	str	r0, [r3, #0]
    36ba:	680d      	ldr	r5, [r1, #0]
    36bc:	e005      	b.n	36ca <_printf_i+0xca>
    36be:	0640      	lsls	r0, r0, #25
    36c0:	d5f9      	bpl.n	36b6 <_printf_i+0xb6>
    36c2:	680d      	ldr	r5, [r1, #0]
    36c4:	1d08      	adds	r0, r1, #4
    36c6:	6018      	str	r0, [r3, #0]
    36c8:	b2ad      	uxth	r5, r5
    36ca:	4b59      	ldr	r3, [pc, #356]	; (3830 <_printf_i+0x230>)
    36cc:	2708      	movs	r7, #8
    36ce:	9303      	str	r3, [sp, #12]
    36d0:	2a6f      	cmp	r2, #111	; 0x6f
    36d2:	d018      	beq.n	3706 <_printf_i+0x106>
    36d4:	270a      	movs	r7, #10
    36d6:	e016      	b.n	3706 <_printf_i+0x106>
    36d8:	3145      	adds	r1, #69	; 0x45
    36da:	700a      	strb	r2, [r1, #0]
    36dc:	4a54      	ldr	r2, [pc, #336]	; (3830 <_printf_i+0x230>)
    36de:	9203      	str	r2, [sp, #12]
    36e0:	681a      	ldr	r2, [r3, #0]
    36e2:	6821      	ldr	r1, [r4, #0]
    36e4:	1d10      	adds	r0, r2, #4
    36e6:	6018      	str	r0, [r3, #0]
    36e8:	6815      	ldr	r5, [r2, #0]
    36ea:	0608      	lsls	r0, r1, #24
    36ec:	d522      	bpl.n	3734 <_printf_i+0x134>
    36ee:	07cb      	lsls	r3, r1, #31
    36f0:	d502      	bpl.n	36f8 <_printf_i+0xf8>
    36f2:	2320      	movs	r3, #32
    36f4:	4319      	orrs	r1, r3
    36f6:	6021      	str	r1, [r4, #0]
    36f8:	2710      	movs	r7, #16
    36fa:	2d00      	cmp	r5, #0
    36fc:	d103      	bne.n	3706 <_printf_i+0x106>
    36fe:	2320      	movs	r3, #32
    3700:	6822      	ldr	r2, [r4, #0]
    3702:	439a      	bics	r2, r3
    3704:	6022      	str	r2, [r4, #0]
    3706:	0023      	movs	r3, r4
    3708:	2200      	movs	r2, #0
    370a:	3343      	adds	r3, #67	; 0x43
    370c:	701a      	strb	r2, [r3, #0]
    370e:	6863      	ldr	r3, [r4, #4]
    3710:	60a3      	str	r3, [r4, #8]
    3712:	2b00      	cmp	r3, #0
    3714:	db5c      	blt.n	37d0 <_printf_i+0x1d0>
    3716:	2204      	movs	r2, #4
    3718:	6821      	ldr	r1, [r4, #0]
    371a:	4391      	bics	r1, r2
    371c:	6021      	str	r1, [r4, #0]
    371e:	2d00      	cmp	r5, #0
    3720:	d158      	bne.n	37d4 <_printf_i+0x1d4>
    3722:	9e04      	ldr	r6, [sp, #16]
    3724:	2b00      	cmp	r3, #0
    3726:	d064      	beq.n	37f2 <_printf_i+0x1f2>
    3728:	0026      	movs	r6, r4
    372a:	9b03      	ldr	r3, [sp, #12]
    372c:	3642      	adds	r6, #66	; 0x42
    372e:	781b      	ldrb	r3, [r3, #0]
    3730:	7033      	strb	r3, [r6, #0]
    3732:	e05e      	b.n	37f2 <_printf_i+0x1f2>
    3734:	0648      	lsls	r0, r1, #25
    3736:	d5da      	bpl.n	36ee <_printf_i+0xee>
    3738:	b2ad      	uxth	r5, r5
    373a:	e7d8      	b.n	36ee <_printf_i+0xee>
    373c:	6809      	ldr	r1, [r1, #0]
    373e:	681a      	ldr	r2, [r3, #0]
    3740:	0608      	lsls	r0, r1, #24
    3742:	d505      	bpl.n	3750 <_printf_i+0x150>
    3744:	1d11      	adds	r1, r2, #4
    3746:	6019      	str	r1, [r3, #0]
    3748:	6813      	ldr	r3, [r2, #0]
    374a:	6962      	ldr	r2, [r4, #20]
    374c:	601a      	str	r2, [r3, #0]
    374e:	e006      	b.n	375e <_printf_i+0x15e>
    3750:	0649      	lsls	r1, r1, #25
    3752:	d5f7      	bpl.n	3744 <_printf_i+0x144>
    3754:	1d11      	adds	r1, r2, #4
    3756:	6019      	str	r1, [r3, #0]
    3758:	6813      	ldr	r3, [r2, #0]
    375a:	8aa2      	ldrh	r2, [r4, #20]
    375c:	801a      	strh	r2, [r3, #0]
    375e:	2300      	movs	r3, #0
    3760:	9e04      	ldr	r6, [sp, #16]
    3762:	6123      	str	r3, [r4, #16]
    3764:	e054      	b.n	3810 <_printf_i+0x210>
    3766:	681a      	ldr	r2, [r3, #0]
    3768:	1d11      	adds	r1, r2, #4
    376a:	6019      	str	r1, [r3, #0]
    376c:	6816      	ldr	r6, [r2, #0]
    376e:	2100      	movs	r1, #0
    3770:	6862      	ldr	r2, [r4, #4]
    3772:	0030      	movs	r0, r6
    3774:	f000 f85e 	bl	3834 <memchr>
    3778:	2800      	cmp	r0, #0
    377a:	d001      	beq.n	3780 <_printf_i+0x180>
    377c:	1b80      	subs	r0, r0, r6
    377e:	6060      	str	r0, [r4, #4]
    3780:	6863      	ldr	r3, [r4, #4]
    3782:	6123      	str	r3, [r4, #16]
    3784:	2300      	movs	r3, #0
    3786:	9a04      	ldr	r2, [sp, #16]
    3788:	7013      	strb	r3, [r2, #0]
    378a:	e041      	b.n	3810 <_printf_i+0x210>
    378c:	6923      	ldr	r3, [r4, #16]
    378e:	0032      	movs	r2, r6
    3790:	9906      	ldr	r1, [sp, #24]
    3792:	9805      	ldr	r0, [sp, #20]
    3794:	9d07      	ldr	r5, [sp, #28]
    3796:	47a8      	blx	r5
    3798:	1c43      	adds	r3, r0, #1
    379a:	d043      	beq.n	3824 <_printf_i+0x224>
    379c:	6823      	ldr	r3, [r4, #0]
    379e:	2500      	movs	r5, #0
    37a0:	079b      	lsls	r3, r3, #30
    37a2:	d40f      	bmi.n	37c4 <_printf_i+0x1c4>
    37a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
    37a6:	68e0      	ldr	r0, [r4, #12]
    37a8:	4298      	cmp	r0, r3
    37aa:	da3d      	bge.n	3828 <_printf_i+0x228>
    37ac:	0018      	movs	r0, r3
    37ae:	e03b      	b.n	3828 <_printf_i+0x228>
    37b0:	0022      	movs	r2, r4
    37b2:	2301      	movs	r3, #1
    37b4:	3219      	adds	r2, #25
    37b6:	9906      	ldr	r1, [sp, #24]
    37b8:	9805      	ldr	r0, [sp, #20]
    37ba:	9e07      	ldr	r6, [sp, #28]
    37bc:	47b0      	blx	r6
    37be:	1c43      	adds	r3, r0, #1
    37c0:	d030      	beq.n	3824 <_printf_i+0x224>
    37c2:	3501      	adds	r5, #1
    37c4:	68e3      	ldr	r3, [r4, #12]
    37c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
    37c8:	1a9b      	subs	r3, r3, r2
    37ca:	429d      	cmp	r5, r3
    37cc:	dbf0      	blt.n	37b0 <_printf_i+0x1b0>
    37ce:	e7e9      	b.n	37a4 <_printf_i+0x1a4>
    37d0:	2d00      	cmp	r5, #0
    37d2:	d0a9      	beq.n	3728 <_printf_i+0x128>
    37d4:	9e04      	ldr	r6, [sp, #16]
    37d6:	0028      	movs	r0, r5
    37d8:	0039      	movs	r1, r7
    37da:	f7ff fbd7 	bl	2f8c <__aeabi_uidivmod>
    37de:	9b03      	ldr	r3, [sp, #12]
    37e0:	3e01      	subs	r6, #1
    37e2:	5c5b      	ldrb	r3, [r3, r1]
    37e4:	0028      	movs	r0, r5
    37e6:	7033      	strb	r3, [r6, #0]
    37e8:	0039      	movs	r1, r7
    37ea:	f7ff fb49 	bl	2e80 <__udivsi3>
    37ee:	1e05      	subs	r5, r0, #0
    37f0:	d1f1      	bne.n	37d6 <_printf_i+0x1d6>
    37f2:	2f08      	cmp	r7, #8
    37f4:	d109      	bne.n	380a <_printf_i+0x20a>
    37f6:	6823      	ldr	r3, [r4, #0]
    37f8:	07db      	lsls	r3, r3, #31
    37fa:	d506      	bpl.n	380a <_printf_i+0x20a>
    37fc:	6863      	ldr	r3, [r4, #4]
    37fe:	6922      	ldr	r2, [r4, #16]
    3800:	4293      	cmp	r3, r2
    3802:	dc02      	bgt.n	380a <_printf_i+0x20a>
    3804:	2330      	movs	r3, #48	; 0x30
    3806:	3e01      	subs	r6, #1
    3808:	7033      	strb	r3, [r6, #0]
    380a:	9b04      	ldr	r3, [sp, #16]
    380c:	1b9b      	subs	r3, r3, r6
    380e:	6123      	str	r3, [r4, #16]
    3810:	9b07      	ldr	r3, [sp, #28]
    3812:	aa09      	add	r2, sp, #36	; 0x24
    3814:	9300      	str	r3, [sp, #0]
    3816:	0021      	movs	r1, r4
    3818:	9b06      	ldr	r3, [sp, #24]
    381a:	9805      	ldr	r0, [sp, #20]
    381c:	f7ff fe82 	bl	3524 <_printf_common>
    3820:	1c43      	adds	r3, r0, #1
    3822:	d1b3      	bne.n	378c <_printf_i+0x18c>
    3824:	2001      	movs	r0, #1
    3826:	4240      	negs	r0, r0
    3828:	b00b      	add	sp, #44	; 0x2c
    382a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    382c:	000039b6 	.word	0x000039b6
    3830:	000039a5 	.word	0x000039a5

00003834 <memchr>:
    3834:	b2c9      	uxtb	r1, r1
    3836:	1882      	adds	r2, r0, r2
    3838:	4290      	cmp	r0, r2
    383a:	d101      	bne.n	3840 <memchr+0xc>
    383c:	2000      	movs	r0, #0
    383e:	4770      	bx	lr
    3840:	7803      	ldrb	r3, [r0, #0]
    3842:	428b      	cmp	r3, r1
    3844:	d0fb      	beq.n	383e <memchr+0xa>
    3846:	3001      	adds	r0, #1
    3848:	e7f6      	b.n	3838 <memchr+0x4>

0000384a <memmove>:
    384a:	b510      	push	{r4, lr}
    384c:	4288      	cmp	r0, r1
    384e:	d902      	bls.n	3856 <memmove+0xc>
    3850:	188b      	adds	r3, r1, r2
    3852:	4298      	cmp	r0, r3
    3854:	d308      	bcc.n	3868 <memmove+0x1e>
    3856:	2300      	movs	r3, #0
    3858:	429a      	cmp	r2, r3
    385a:	d007      	beq.n	386c <memmove+0x22>
    385c:	5ccc      	ldrb	r4, [r1, r3]
    385e:	54c4      	strb	r4, [r0, r3]
    3860:	3301      	adds	r3, #1
    3862:	e7f9      	b.n	3858 <memmove+0xe>
    3864:	5c8b      	ldrb	r3, [r1, r2]
    3866:	5483      	strb	r3, [r0, r2]
    3868:	3a01      	subs	r2, #1
    386a:	d2fb      	bcs.n	3864 <memmove+0x1a>
    386c:	bd10      	pop	{r4, pc}

0000386e <_realloc_r>:
    386e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3870:	0007      	movs	r7, r0
    3872:	000d      	movs	r5, r1
    3874:	0016      	movs	r6, r2
    3876:	2900      	cmp	r1, #0
    3878:	d105      	bne.n	3886 <_realloc_r+0x18>
    387a:	0011      	movs	r1, r2
    387c:	f7ff fc40 	bl	3100 <_malloc_r>
    3880:	0004      	movs	r4, r0
    3882:	0020      	movs	r0, r4
    3884:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3886:	2a00      	cmp	r2, #0
    3888:	d103      	bne.n	3892 <_realloc_r+0x24>
    388a:	f7ff fbef 	bl	306c <_free_r>
    388e:	0034      	movs	r4, r6
    3890:	e7f7      	b.n	3882 <_realloc_r+0x14>
    3892:	f000 f812 	bl	38ba <_malloc_usable_size_r>
    3896:	002c      	movs	r4, r5
    3898:	4286      	cmp	r6, r0
    389a:	d9f2      	bls.n	3882 <_realloc_r+0x14>
    389c:	0031      	movs	r1, r6
    389e:	0038      	movs	r0, r7
    38a0:	f7ff fc2e 	bl	3100 <_malloc_r>
    38a4:	1e04      	subs	r4, r0, #0
    38a6:	d0ec      	beq.n	3882 <_realloc_r+0x14>
    38a8:	0029      	movs	r1, r5
    38aa:	0032      	movs	r2, r6
    38ac:	f7ff fbcc 	bl	3048 <memcpy>
    38b0:	0029      	movs	r1, r5
    38b2:	0038      	movs	r0, r7
    38b4:	f7ff fbda 	bl	306c <_free_r>
    38b8:	e7e3      	b.n	3882 <_realloc_r+0x14>

000038ba <_malloc_usable_size_r>:
    38ba:	1f0b      	subs	r3, r1, #4
    38bc:	681b      	ldr	r3, [r3, #0]
    38be:	1f18      	subs	r0, r3, #4
    38c0:	2b00      	cmp	r3, #0
    38c2:	da01      	bge.n	38c8 <_malloc_usable_size_r+0xe>
    38c4:	580b      	ldr	r3, [r1, r0]
    38c6:	18c0      	adds	r0, r0, r3
    38c8:	4770      	bx	lr
    38ca:	0000      	movs	r0, r0
    38cc:	42000800 	.word	0x42000800
    38d0:	42000c00 	.word	0x42000c00
    38d4:	42001000 	.word	0x42001000
    38d8:	42001400 	.word	0x42001400
    38dc:	42001800 	.word	0x42001800
    38e0:	42001c00 	.word	0x42001c00
    38e4:	75657551 	.word	0x75657551
    38e8:	75462065 	.word	0x75462065
    38ec:	21216c6c 	.word	0x21216c6c
    38f0:	00000a0d 	.word	0x00000a0d
    38f4:	00006325 	.word	0x00006325
    38f8:	454c4449 	.word	0x454c4449
    38fc:	00000000 	.word	0x00000000
    3900:	00002404 	.word	0x00002404
    3904:	00002404 	.word	0x00002404
    3908:	00002404 	.word	0x00002404
    390c:	0000237c 	.word	0x0000237c
    3910:	00002446 	.word	0x00002446
    3914:	00002460 	.word	0x00002460
    3918:	00002404 	.word	0x00002404
    391c:	00002404 	.word	0x00002404
    3920:	0000237c 	.word	0x0000237c
    3924:	00002446 	.word	0x00002446
    3928:	20726d54 	.word	0x20726d54
    392c:	00637653 	.word	0x00637653
    3930:	00002582 	.word	0x00002582
    3934:	0000257e 	.word	0x0000257e
    3938:	0000257e 	.word	0x0000257e
    393c:	000025e4 	.word	0x000025e4
    3940:	000025e4 	.word	0x000025e4
    3944:	00002596 	.word	0x00002596
    3948:	00002588 	.word	0x00002588
    394c:	0000259c 	.word	0x0000259c
    3950:	000025d2 	.word	0x000025d2
    3954:	000027a4 	.word	0x000027a4
    3958:	00002784 	.word	0x00002784
    395c:	00002784 	.word	0x00002784
    3960:	00002810 	.word	0x00002810
    3964:	00002796 	.word	0x00002796
    3968:	000027b2 	.word	0x000027b2
    396c:	00002788 	.word	0x00002788
    3970:	000027c0 	.word	0x000027c0
    3974:	00002800 	.word	0x00002800
    3978:	54524155 	.word	0x54524155
    397c:	73615420 	.word	0x73615420
    3980:	0000006b 	.word	0x0000006b
    3984:	6c6c6548 	.word	0x6c6c6548
    3988:	6f57206f 	.word	0x6f57206f
    398c:	0d646c72 	.word	0x0d646c72
    3990:	0000000a 	.word	0x0000000a
    3994:	2b302d23 	.word	0x2b302d23
    3998:	6c680020 	.word	0x6c680020
    399c:	6665004c 	.word	0x6665004c
    39a0:	47464567 	.word	0x47464567
    39a4:	00          	.byte	0x00
    39a5:	30          	.byte	0x30
    39a6:	3231      	.short	0x3231
    39a8:	36353433 	.word	0x36353433
    39ac:	41393837 	.word	0x41393837
    39b0:	45444342 	.word	0x45444342
    39b4:	31300046 	.word	0x31300046
    39b8:	35343332 	.word	0x35343332
    39bc:	39383736 	.word	0x39383736
    39c0:	64636261 	.word	0x64636261
    39c4:	00006665 	.word	0x00006665

000039c8 <_init>:
    39c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    39ca:	46c0      	nop			; (mov r8, r8)
    39cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
    39ce:	bc08      	pop	{r3}
    39d0:	469e      	mov	lr, r3
    39d2:	4770      	bx	lr

000039d4 <__init_array_start>:
    39d4:	000000dd 	.word	0x000000dd

000039d8 <_fini>:
    39d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    39da:	46c0      	nop			; (mov r8, r8)
    39dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
    39de:	bc08      	pop	{r3}
    39e0:	469e      	mov	lr, r3
    39e2:	4770      	bx	lr

000039e4 <__fini_array_start>:
    39e4:	000000b5 	.word	0x000000b5
