Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.4.2 (win64) Build 1494164 Fri Feb 26 04:18:56 MST 2016
| Date              : Thu Mar 30 15:34:43 2017
| Host              : DESKTOP-I4NF4M6 running 64-bit major release  (build 9200)
| Command           : report_clock_utilization -file top_clock_utilization_routed.rpt
| Design            : top
| Device            : 7a35t-csg324
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
-------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X1Y0
9. Net wise resources used in clock region X1Y1

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |    3 |        32 |         0 |
| BUFH  |    0 |        72 |         0 |
| BUFIO |    0 |        20 |         0 |
| MMCM  |    0 |         5 |         0 |
| PLL   |    0 |         5 |         0 |
| BUFR  |    0 |        20 |         0 |
| BUFMR |    0 |        10 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+--------------------------+---------------------+--------------+-------+
|       |                          |                     |   Num Loads  |       |
+-------+--------------------------+---------------------+------+-------+-------+
| Index | BUFG Cell                | Net Name            | BELs | Sites | Fixed |
+-------+--------------------------+---------------------+------+-------+-------+
|     1 | clk_190Hz_BUFG_inst      | clk_190Hz_BUFG      |   32 |    10 |    no |
|     2 | clk100mhz_IBUF_BUFG_inst | clk100mhz_IBUF_BUFG |   68 |    18 |    no |
|     3 | clk3hz_BUFG_inst         | clk3hz_BUFG         |   83 |    30 |    no |
+-------+--------------------------+---------------------+------+-------+-------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

+-------+-------------------+----------+--------------+-------+
|       |                   |          |   Num Loads  |       |
+-------+-------------------+----------+------+-------+-------+
| Index | Local Clk Src     | Net Name | BELs | Sites | Fixed |
+-------+-------------------+----------+------+-------+-------+
|     1 | U1/count2_reg[23] | U1/O15   |    7 |     4 |    no |
+-------+-------------------+----------+------+-------+-------+


7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  9600 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   44 | 12000 |    0 |  1800 |    0 |    40 |    0 |    20 |    0 |    20 |
| X0Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  9600 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    3 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  145 | 12000 |    0 |  1800 |    0 |    40 |    0 |    20 |    0 |    20 |
| X0Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 14400 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |  7600 |    0 |  1200 |    0 |    10 |    0 |     5 |    0 |    20 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites.


8. Net wise resources used in clock region X1Y0
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |    Clock Net Name   |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------+
| BUFG        | BUFHCE_X1Y8 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  44 |     0 |        0 | clk100mhz_IBUF_BUFG |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------+


9. Net wise resources used in clock region X1Y1
-----------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |    Clock Net Name   |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------+
| BUFG        | BUFHCE_X1Y21 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  24 |     0 |        0 | clk100mhz_IBUF_BUFG |
| BUFG        | BUFHCE_X1Y22 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  32 |     0 |        0 | clk_190Hz_BUFG      |
| BUFG        | BUFHCE_X1Y20 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  83 |     0 |        0 | clk3hz_BUFG         |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y1 [get_cells clk100mhz_IBUF_BUFG_inst]
set_property LOC BUFGCTRL_X0Y0 [get_cells clk3hz_BUFG_inst]
set_property LOC BUFGCTRL_X0Y2 [get_cells clk_190Hz_BUFG_inst]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X0Y26 [get_ports clk100mhz]

# Clock net "U1/O15" driven by instance "U1/count2_reg[23]" located at site "SLICE_X63Y71"
#startgroup
create_pblock {CLKAG_U1/O15}
add_cells_to_pblock [get_pblocks  {CLKAG_U1/O15}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="U1/O15"}]]]
resize_pblock [get_pblocks {CLKAG_U1/O15}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "clk100mhz_IBUF_BUFG" driven by instance "clk100mhz_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock {CLKAG_clk100mhz_IBUF_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_clk100mhz_IBUF_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk100mhz_IBUF_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_clk100mhz_IBUF_BUFG}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "clk3hz_BUFG" driven by instance "clk3hz_BUFG_inst" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_clk3hz_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_clk3hz_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk3hz_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_clk3hz_BUFG}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "clk_190Hz_BUFG" driven by instance "clk_190Hz_BUFG_inst" located at site "BUFGCTRL_X0Y2"
#startgroup
create_pblock {CLKAG_clk_190Hz_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_clk_190Hz_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_190Hz_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_clk_190Hz_BUFG}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup
