Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Apr 19 13:07:38 2024
| Host         : ECE-PHO115-112 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TopModule_timing_summary_routed.rpt -pb TopModule_timing_summary_routed.pb -rpx TopModule_timing_summary_routed.rpx -warn_on_violation
| Design       : TopModule
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  53          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (53)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (99)
5. checking no_input_delay (13)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (53)
-------------------------
 There are 43 register/latch pins with no clock driven by root clock pin: clock (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: DUT1/out_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (99)
-------------------------------------------------
 There are 99 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  111          inf        0.000                      0                  111           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           111 Endpoints
Min Delay           111 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            DUT3/temp_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.180ns  (logic 2.513ns (24.682%)  route 7.667ns (75.318%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT2=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  B_IBUF[0]_inst/O
                         net (fo=48, routed)          5.501     6.968    DUT3/B_IBUF[0]
    SLICE_X7Y71          LUT6 (Prop_lut6_I5_O)        0.124     7.092 r  DUT3/aout0__1_carry__0_i_8/O
                         net (fo=1, routed)           0.473     7.565    DUT3/aout0__1_carry__0_i_8_n_0
    SLICE_X7Y71          LUT6 (Prop_lut6_I4_O)        0.124     7.689 r  DUT3/aout0__1_carry__0_i_2/O
                         net (fo=2, routed)           0.806     8.495    DUT3/aout0__1_carry__0_i_2_n_0
    SLICE_X7Y73          LUT2 (Prop_lut2_I0_O)        0.124     8.619 r  DUT3/aout0__1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.619    DUT3/aout0__1_carry__0_i_5_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.169 r  DUT3/aout0__1_carry__0/CO[3]
                         net (fo=1, routed)           0.887    10.056    DUT3/data4[7]
    SLICE_X5Y74          LUT6 (Prop_lut6_I4_O)        0.124    10.180 r  DUT3/temp[7]_i_1/O
                         net (fo=1, routed)           0.000    10.180    DUT3/temp_0[7]
    SLICE_X5Y74          FDCE                                         r  DUT3/temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            DUT3/temp_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.145ns  (logic 2.721ns (26.817%)  route 7.424ns (73.183%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT2=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  B_IBUF[0]_inst/O
                         net (fo=48, routed)          5.501     6.968    DUT3/B_IBUF[0]
    SLICE_X7Y71          LUT6 (Prop_lut6_I5_O)        0.124     7.092 r  DUT3/aout0__1_carry__0_i_8/O
                         net (fo=1, routed)           0.473     7.565    DUT3/aout0__1_carry__0_i_8_n_0
    SLICE_X7Y71          LUT6 (Prop_lut6_I4_O)        0.124     7.689 r  DUT3/aout0__1_carry__0_i_2/O
                         net (fo=2, routed)           0.806     8.495    DUT3/aout0__1_carry__0_i_2_n_0
    SLICE_X7Y73          LUT2 (Prop_lut2_I0_O)        0.124     8.619 r  DUT3/aout0__1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.619    DUT3/aout0__1_carry__0_i_5_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.199 r  DUT3/aout0__1_carry__0/O[2]
                         net (fo=1, routed)           0.644     9.843    DUT3/data4[6]
    SLICE_X5Y74          LUT6 (Prop_lut6_I4_O)        0.302    10.145 r  DUT3/temp[6]_i_1/O
                         net (fo=1, routed)           0.000    10.145    DUT3/temp_0[6]
    SLICE_X5Y74          FDCE                                         r  DUT3/temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            DUT3/aout_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.904ns  (logic 2.283ns (23.047%)  route 7.621ns (76.953%))
  Logic Levels:           6  (IBUF=1 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  B_IBUF[0]_inst/O
                         net (fo=48, routed)          5.341     6.808    DUT3/B_IBUF[0]
    SLICE_X6Y72          LUT6 (Prop_lut6_I1_O)        0.124     6.932 r  DUT3/aout[2]_i_14/O
                         net (fo=1, routed)           0.483     7.415    DUT3/aout[2]_i_14_n_0
    SLICE_X6Y72          LUT5 (Prop_lut5_I0_O)        0.116     7.531 r  DUT3/aout[2]_i_10/O
                         net (fo=1, routed)           0.793     8.324    DUT3/aout[2]_i_10_n_0
    SLICE_X5Y72          LUT5 (Prop_lut5_I2_O)        0.328     8.652 r  DUT3/aout[2]_i_5/O
                         net (fo=1, routed)           0.571     9.223    DUT3/aout[2]_i_5_n_0
    SLICE_X5Y73          LUT6 (Prop_lut6_I5_O)        0.124     9.347 r  DUT3/aout[2]_i_2/O
                         net (fo=1, routed)           0.433     9.780    DUT3/aout[2]_i_2_n_0
    SLICE_X5Y73          LUT5 (Prop_lut5_I0_O)        0.124     9.904 r  DUT3/aout[2]_i_1/O
                         net (fo=1, routed)           0.000     9.904    DUT3/temp_0[2]
    SLICE_X5Y73          FDCE                                         r  DUT3/aout_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            DUT3/temp_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.655ns  (logic 2.761ns (28.591%)  route 6.895ns (71.409%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  B_IBUF[0]_inst/O
                         net (fo=48, routed)          5.503     6.970    DUT3/B_IBUF[0]
    SLICE_X7Y71          LUT6 (Prop_lut6_I5_O)        0.124     7.094 r  DUT3/aout0__1_carry_i_9/O
                         net (fo=1, routed)           0.636     7.730    DUT3/aout0__1_carry_i_9_n_0
    SLICE_X7Y72          LUT6 (Prop_lut6_I5_O)        0.124     7.854 r  DUT3/aout0__1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.854    DUT3/aout0__1_carry_i_4_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.255 r  DUT3/aout0__1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.255    DUT3/aout0__1_carry_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.477 r  DUT3/aout0__1_carry__0/O[0]
                         net (fo=1, routed)           0.594     9.070    DUT3/data4[4]
    SLICE_X6Y74          LUT6 (Prop_lut6_I2_O)        0.299     9.369 r  DUT3/temp[4]_i_2/O
                         net (fo=1, routed)           0.162     9.531    DUT3/temp[4]_i_2_n_0
    SLICE_X6Y74          LUT6 (Prop_lut6_I5_O)        0.124     9.655 r  DUT3/temp[4]_i_1/O
                         net (fo=1, routed)           0.000     9.655    DUT3/temp_0[4]
    SLICE_X6Y74          FDCE                                         r  DUT3/temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            DUT3/aout_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.623ns  (logic 2.350ns (24.415%)  route 7.274ns (75.585%))
  Logic Levels:           6  (IBUF=1 LUT5=2 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  B_IBUF[0]_inst/O
                         net (fo=48, routed)          5.235     6.701    DUT3/B_IBUF[0]
    SLICE_X2Y73          LUT6 (Prop_lut6_I1_O)        0.124     6.825 r  DUT3/aout[1]_i_9/O
                         net (fo=1, routed)           0.000     6.825    DUT3/aout[1]_i_9_n_0
    SLICE_X2Y73          MUXF7 (Prop_muxf7_I1_O)      0.214     7.039 r  DUT3/aout_reg[1]_i_6/O
                         net (fo=1, routed)           0.452     7.492    DUT3/aout_reg[1]_i_6_n_0
    SLICE_X2Y73          LUT5 (Prop_lut5_I0_O)        0.297     7.789 r  DUT3/aout[1]_i_5/O
                         net (fo=1, routed)           0.788     8.576    DUT3/aout[1]_i_5_n_0
    SLICE_X1Y73          LUT6 (Prop_lut6_I5_O)        0.124     8.700 r  DUT3/aout[1]_i_2/O
                         net (fo=1, routed)           0.799     9.499    DUT3/aout[1]_i_2_n_0
    SLICE_X4Y74          LUT5 (Prop_lut5_I0_O)        0.124     9.623 r  DUT3/aout[1]_i_1/O
                         net (fo=1, routed)           0.000     9.623    DUT3/temp_0[1]
    SLICE_X4Y74          FDCE                                         r  DUT3/aout_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            DUT3/aout_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.622ns  (logic 2.549ns (26.487%)  route 7.073ns (73.513%))
  Logic Levels:           7  (IBUF=1 LUT6=3 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  B_IBUF[0]_inst/O
                         net (fo=48, routed)          5.603     7.070    DUT3/B_IBUF[0]
    SLICE_X3Y71          LUT6 (Prop_lut6_I1_O)        0.124     7.194 r  DUT3/aout[3]_i_24/O
                         net (fo=1, routed)           0.000     7.194    DUT3/aout[3]_i_24_n_0
    SLICE_X3Y71          MUXF7 (Prop_muxf7_I0_O)      0.212     7.406 r  DUT3/aout_reg[3]_i_15/O
                         net (fo=1, routed)           0.000     7.406    DUT3/aout_reg[3]_i_15_n_0
    SLICE_X3Y71          MUXF8 (Prop_muxf8_I1_O)      0.094     7.500 r  DUT3/aout_reg[3]_i_7/O
                         net (fo=1, routed)           0.803     8.303    DUT3/aout_reg[3]_i_7_n_0
    SLICE_X3Y72          LUT6 (Prop_lut6_I1_O)        0.316     8.619 r  DUT3/aout[3]_i_4/O
                         net (fo=1, routed)           0.667     9.286    DUT3/aout[3]_i_4_n_0
    SLICE_X3Y72          LUT6 (Prop_lut6_I5_O)        0.124     9.410 r  DUT3/aout[3]_i_2/O
                         net (fo=1, routed)           0.000     9.410    DUT3/aout[3]_i_2_n_0
    SLICE_X3Y72          MUXF7 (Prop_muxf7_I0_O)      0.212     9.622 r  DUT3/aout_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     9.622    DUT3/temp_0[3]
    SLICE_X3Y72          FDCE                                         r  DUT3/aout_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            DUT3/temp_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.617ns  (logic 2.369ns (24.630%)  route 7.248ns (75.370%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT2=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  B_IBUF[0]_inst/O
                         net (fo=48, routed)          5.501     6.968    DUT3/B_IBUF[0]
    SLICE_X7Y71          LUT6 (Prop_lut6_I5_O)        0.124     7.092 r  DUT3/aout0__1_carry__0_i_8/O
                         net (fo=1, routed)           0.473     7.565    DUT3/aout0__1_carry__0_i_8_n_0
    SLICE_X7Y71          LUT6 (Prop_lut6_I4_O)        0.124     7.689 r  DUT3/aout0__1_carry__0_i_2/O
                         net (fo=2, routed)           0.806     8.495    DUT3/aout0__1_carry__0_i_2_n_0
    SLICE_X7Y73          LUT2 (Prop_lut2_I0_O)        0.124     8.619 r  DUT3/aout0__1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.619    DUT3/aout0__1_carry__0_i_5_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.846 r  DUT3/aout0__1_carry__0/O[1]
                         net (fo=1, routed)           0.468     9.314    DUT3/data4[5]
    SLICE_X6Y74          LUT6 (Prop_lut6_I4_O)        0.303     9.617 r  DUT3/temp[5]_i_1/O
                         net (fo=1, routed)           0.000     9.617    DUT3/temp_0[5]
    SLICE_X6Y74          FDCE                                         r  DUT3/temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT3/temp_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            overflow
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.382ns  (logic 5.310ns (56.602%)  route 4.072ns (43.398%))
  Logic Levels:           6  (CARRY4=3 FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDCE                         0.000     0.000 r  DUT3/temp_reg[5]/C
    SLICE_X6Y74          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  DUT3/temp_reg[5]/Q
                         net (fo=1, routed)           1.196     1.714    DUT3/temp[5]
    SLICE_X6Y75          LUT2 (Prop_lut2_I1_O)        0.124     1.838 r  DUT3/overflow1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.838    DUT3/overflow1_carry_i_3_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.371 r  DUT3/overflow1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.371    DUT3/overflow1_carry_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.488 r  DUT3/overflow1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.488    DUT3/overflow1_carry__0_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.803 r  DUT3/overflow1_carry__1/O[3]
                         net (fo=1, routed)           2.876     5.679    overflow_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.703     9.382 r  overflow_OBUF_inst/O
                         net (fo=0)                   0.000     9.382    overflow
    H17                                                               r  overflow (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            DUT3/aout_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.076ns  (logic 2.473ns (27.243%)  route 6.604ns (72.757%))
  Logic Levels:           6  (IBUF=1 LUT6=2 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  B_IBUF[0]_inst/O
                         net (fo=48, routed)          5.778     7.244    DUT3/B_IBUF[0]
    SLICE_X4Y71          LUT6 (Prop_lut6_I4_O)        0.124     7.368 r  DUT3/aout[0]_i_9/O
                         net (fo=1, routed)           0.000     7.368    DUT3/aout[0]_i_9_n_0
    SLICE_X4Y71          MUXF7 (Prop_muxf7_I1_O)      0.245     7.613 r  DUT3/aout_reg[0]_i_6/O
                         net (fo=1, routed)           0.000     7.613    DUT3/aout_reg[0]_i_6_n_0
    SLICE_X4Y71          MUXF8 (Prop_muxf8_I0_O)      0.104     7.717 r  DUT3/aout_reg[0]_i_5/O
                         net (fo=1, routed)           0.826     8.543    DUT3/aout_reg[0]_i_5_n_0
    SLICE_X4Y73          LUT6 (Prop_lut6_I4_O)        0.316     8.859 r  DUT3/aout[0]_i_3/O
                         net (fo=1, routed)           0.000     8.859    DUT3/aout[0]_i_3_n_0
    SLICE_X4Y73          MUXF7 (Prop_muxf7_I1_O)      0.217     9.076 r  DUT3/aout_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     9.076    DUT3/temp_0[0]
    SLICE_X4Y73          FDCE                                         r  DUT3/aout_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT5/anode_reg[6]/C
                            (rising edge-triggered cell FDSE)
  Destination:            anode[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.929ns  (logic 3.974ns (44.500%)  route 4.956ns (55.500%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDSE                         0.000     0.000 r  DUT5/anode_reg[6]/C
    SLICE_X3Y76          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  DUT5/anode_reg[6]/Q
                         net (fo=1, routed)           4.956     5.412    anode_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     8.929 r  anode_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.929    anode[6]
    K2                                                                r  anode[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DUT5/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DUT5/four_bit_number_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.186ns (57.886%)  route 0.135ns (42.114%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE                         0.000     0.000 r  DUT5/FSM_sequential_state_reg[1]/C
    SLICE_X3Y74          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DUT5/FSM_sequential_state_reg[1]/Q
                         net (fo=8, routed)           0.135     0.276    DUT3/Q[1]
    SLICE_X1Y74          LUT6 (Prop_lut6_I5_O)        0.045     0.321 r  DUT3/four_bit_number[2]_i_1/O
                         net (fo=1, routed)           0.000     0.321    DUT5/D[2]
    SLICE_X1Y74          FDRE                                         r  DUT5/four_bit_number_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT5/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DUT5/four_bit_number_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.186ns (57.706%)  route 0.136ns (42.294%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE                         0.000     0.000 r  DUT5/FSM_sequential_state_reg[1]/C
    SLICE_X3Y74          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DUT5/FSM_sequential_state_reg[1]/Q
                         net (fo=8, routed)           0.136     0.277    DUT3/Q[1]
    SLICE_X1Y74          LUT6 (Prop_lut6_I5_O)        0.045     0.322 r  DUT3/four_bit_number[1]_i_1/O
                         net (fo=1, routed)           0.000     0.322    DUT5/D[1]
    SLICE_X1Y74          FDRE                                         r  DUT5/four_bit_number_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT3/aout_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DUT5/four_bit_number_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.186ns (56.597%)  route 0.143ns (43.403%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDCE                         0.000     0.000 r  DUT3/aout_reg[1]/C
    SLICE_X4Y74          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  DUT3/aout_reg[1]/Q
                         net (fo=4, routed)           0.143     0.284    DUT3/aout_reg_n_0_[1]
    SLICE_X1Y74          LUT6 (Prop_lut6_I3_O)        0.045     0.329 r  DUT3/four_bit_number[3]_i_1/O
                         net (fo=1, routed)           0.000     0.329    DUT5/D[3]
    SLICE_X1Y74          FDRE                                         r  DUT5/four_bit_number_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT3/aout_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DUT5/four_bit_number_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.186ns (55.690%)  route 0.148ns (44.310%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDCE                         0.000     0.000 r  DUT3/aout_reg[0]/C
    SLICE_X4Y73          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  DUT3/aout_reg[0]/Q
                         net (fo=1, routed)           0.148     0.289    DUT3/aout_reg_n_0_[0]
    SLICE_X1Y73          LUT6 (Prop_lut6_I4_O)        0.045     0.334 r  DUT3/four_bit_number[0]_i_1/O
                         net (fo=1, routed)           0.000     0.334    DUT5/D[0]
    SLICE_X1Y73          FDRE                                         r  DUT5/four_bit_number_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT1/out_clk_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DUT1/out_clk_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.191ns (49.236%)  route 0.197ns (50.764%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE                         0.000     0.000 r  DUT1/out_clk_reg/C
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  DUT1/out_clk_reg/Q
                         net (fo=11, routed)          0.197     0.343    DUT1/fsm_clock
    SLICE_X4Y76          LUT2 (Prop_lut2_I1_O)        0.045     0.388 r  DUT1/out_clk_i_1/O
                         net (fo=1, routed)           0.000     0.388    DUT1/out_clk_i_1_n_0
    SLICE_X4Y76          FDRE                                         r  DUT1/out_clk_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT1/count_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DUT1/count_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.277ns (68.823%)  route 0.125ns (31.177%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE                         0.000     0.000 r  DUT1/count_reg[10]/C
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  DUT1/count_reg[10]/Q
                         net (fo=2, routed)           0.125     0.292    DUT1/count_reg[10]
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.402 r  DUT1/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.402    DUT1/count_reg[8]_i_1_n_5
    SLICE_X2Y76          FDRE                                         r  DUT1/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT1/count_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DUT1/count_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.277ns (68.823%)  route 0.125ns (31.177%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE                         0.000     0.000 r  DUT1/count_reg[14]/C
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  DUT1/count_reg[14]/Q
                         net (fo=2, routed)           0.125     0.292    DUT1/count_reg[14]
    SLICE_X2Y77          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.402 r  DUT1/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.402    DUT1/count_reg[12]_i_1_n_5
    SLICE_X2Y77          FDRE                                         r  DUT1/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT1/count_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DUT1/count_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.277ns (68.823%)  route 0.125ns (31.177%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE                         0.000     0.000 r  DUT1/count_reg[18]/C
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  DUT1/count_reg[18]/Q
                         net (fo=2, routed)           0.125     0.292    DUT1/count_reg[18]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.402 r  DUT1/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.402    DUT1/count_reg[16]_i_1_n_5
    SLICE_X2Y78          FDRE                                         r  DUT1/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT1/count_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DUT1/count_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.277ns (68.823%)  route 0.125ns (31.177%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE                         0.000     0.000 r  DUT1/count_reg[22]/C
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  DUT1/count_reg[22]/Q
                         net (fo=2, routed)           0.125     0.292    DUT1/count_reg[22]
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.402 r  DUT1/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.402    DUT1/count_reg[20]_i_1_n_5
    SLICE_X2Y79          FDRE                                         r  DUT1/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT1/count_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DUT1/count_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.277ns (68.823%)  route 0.125ns (31.177%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE                         0.000     0.000 r  DUT1/count_reg[26]/C
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  DUT1/count_reg[26]/Q
                         net (fo=2, routed)           0.125     0.292    DUT1/count_reg[26]
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.402 r  DUT1/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.402    DUT1/count_reg[24]_i_1_n_5
    SLICE_X2Y80          FDRE                                         r  DUT1/count_reg[26]/D
  -------------------------------------------------------------------    -------------------





