Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d1b8fe637dd44f6f8cda01759fd05b63 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'sync' might have multiple concurrent drivers [C:/Users/Kacper/Desktop/JOS/GeneratorSPI/SPI_Dac/SPI_Dac.srcs/sim_1/new/tb.sv:38]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Kacper/Desktop/JOS/GeneratorSPI/SPI_Dac/SPI_Dac.srcs/sources_1/new/SPI.sv" Line 1. Module SPI_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kacper/Desktop/JOS/GeneratorSPI/SPI_Dac/SPI_Dac.srcs/sources_1/new/SPI.sv" Line 1. Module SPI_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SPI_default
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
