{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651415962372 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651415962372 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 01 20:09:22 2022 " "Processing started: Sun May 01 20:09:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651415962372 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651415962372 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ha -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off ha -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651415962372 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651415962765 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651415962765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file test.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-arc " "Found design unit 1: test-arc" {  } { { "test.VHDL" "" { Text "D:/Projects/Haha/test.VHDL" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979035 ""} { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.VHDL" "" { Text "D:/Projects/Haha/test.VHDL" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651415979035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se.vhdl 5 2 " "Found 5 design units, including 2 entities, in source file se.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend " "Found design unit 1: sign_extend" {  } { { "se.VHDL" "" { Text "D:/Projects/Haha/se.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979035 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 se6-arc " "Found design unit 2: se6-arc" {  } { { "se.VHDL" "" { Text "D:/Projects/Haha/se.VHDL" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979035 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 se9-arc " "Found design unit 3: se9-arc" {  } { { "se.VHDL" "" { Text "D:/Projects/Haha/se.VHDL" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979035 ""} { "Info" "ISGN_ENTITY_NAME" "1 se6 " "Found entity 1: se6" {  } { { "se.VHDL" "" { Text "D:/Projects/Haha/se.VHDL" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979035 ""} { "Info" "ISGN_ENTITY_NAME" "2 se9 " "Found entity 2: se9" {  } { { "se.VHDL" "" { Text "D:/Projects/Haha/se.VHDL" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651415979035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file rf.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file " "Found design unit 1: register_file" {  } { { "rf.VHDL" "" { Text "D:/Projects/Haha/rf.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979039 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 rf-arc " "Found design unit 2: rf-arc" {  } { { "rf.VHDL" "" { Text "D:/Projects/Haha/rf.VHDL" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979039 ""} { "Info" "ISGN_ENTITY_NAME" "1 rf " "Found entity 1: rf" {  } { { "rf.VHDL" "" { Text "D:/Projects/Haha/rf.VHDL" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651415979039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_16.vhdl 7 3 " "Found 7 design units, including 3 entities, in source file reg_16.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg " "Found design unit 1: reg" {  } { { "reg_16.VHDL" "" { Text "D:/Projects/Haha/reg_16.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979039 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 tr-arc " "Found design unit 2: tr-arc" {  } { { "reg_16.VHDL" "" { Text "D:/Projects/Haha/reg_16.VHDL" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979039 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 pc-arc " "Found design unit 3: pc-arc" {  } { { "reg_16.VHDL" "" { Text "D:/Projects/Haha/reg_16.VHDL" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979039 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 ir-arc " "Found design unit 4: ir-arc" {  } { { "reg_16.VHDL" "" { Text "D:/Projects/Haha/reg_16.VHDL" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979039 ""} { "Info" "ISGN_ENTITY_NAME" "1 tr " "Found entity 1: tr" {  } { { "reg_16.VHDL" "" { Text "D:/Projects/Haha/reg_16.VHDL" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979039 ""} { "Info" "ISGN_ENTITY_NAME" "2 pc " "Found entity 2: pc" {  } { { "reg_16.VHDL" "" { Text "D:/Projects/Haha/reg_16.VHDL" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979039 ""} { "Info" "ISGN_ENTITY_NAME" "3 ir " "Found entity 3: ir" {  } { { "reg_16.VHDL" "" { Text "D:/Projects/Haha/reg_16.VHDL" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651415979039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file mux_3.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3 " "Found design unit 1: mux3" {  } { { "mux_3.VHDL" "" { Text "D:/Projects/Haha/mux_3.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979039 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux_3-arc " "Found design unit 2: mux_3-arc" {  } { { "mux_3.VHDL" "" { Text "D:/Projects/Haha/mux_3.VHDL" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979039 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_3 " "Found entity 1: mux_3" {  } { { "mux_3.VHDL" "" { Text "D:/Projects/Haha/mux_3.VHDL" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651415979039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2.vhdl 5 2 " "Found 5 design units, including 2 entities, in source file mux_2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2 " "Found design unit 1: mux2" {  } { { "mux_2.VHDL" "" { Text "D:/Projects/Haha/mux_2.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979039 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux_2_16-arc " "Found design unit 2: mux_2_16-arc" {  } { { "mux_2.VHDL" "" { Text "D:/Projects/Haha/mux_2.VHDL" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979039 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 mux_2_3-arc " "Found design unit 3: mux_2_3-arc" {  } { { "mux_2.VHDL" "" { Text "D:/Projects/Haha/mux_2.VHDL" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979039 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2_16 " "Found entity 1: mux_2_16" {  } { { "mux_2.VHDL" "" { Text "D:/Projects/Haha/mux_2.VHDL" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979039 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_2_3 " "Found entity 2: mux_2_3" {  } { { "mux_2.VHDL" "" { Text "D:/Projects/Haha/mux_2.VHDL" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651415979039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_1.vhdl 5 2 " "Found 5 design units, including 2 entities, in source file mux_1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux1 " "Found design unit 1: mux1" {  } { { "mux_1.VHDL" "" { Text "D:/Projects/Haha/mux_1.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979043 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux_1_16-arc " "Found design unit 2: mux_1_16-arc" {  } { { "mux_1.VHDL" "" { Text "D:/Projects/Haha/mux_1.VHDL" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979043 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 mux_1_3-arc " "Found design unit 3: mux_1_3-arc" {  } { { "mux_1.VHDL" "" { Text "D:/Projects/Haha/mux_1.VHDL" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979043 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_1_16 " "Found entity 1: mux_1_16" {  } { { "mux_1.VHDL" "" { Text "D:/Projects/Haha/mux_1.VHDL" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979043 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_1_3 " "Found entity 2: mux_1_3" {  } { { "mux_1.VHDL" "" { Text "D:/Projects/Haha/mux_1.VHDL" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651415979043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ls.vhdl 5 2 " "Found 5 design units, including 2 entities, in source file ls.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 left_shift " "Found design unit 1: left_shift" {  } { { "ls.VHDL" "" { Text "D:/Projects/Haha/ls.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979043 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ls7-arc " "Found design unit 2: ls7-arc" {  } { { "ls.VHDL" "" { Text "D:/Projects/Haha/ls.VHDL" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979043 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ls1-arc " "Found design unit 3: ls1-arc" {  } { { "ls.VHDL" "" { Text "D:/Projects/Haha/ls.VHDL" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979043 ""} { "Info" "ISGN_ENTITY_NAME" "1 ls7 " "Found entity 1: ls7" {  } { { "ls.VHDL" "" { Text "D:/Projects/Haha/ls.VHDL" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979043 ""} { "Info" "ISGN_ENTITY_NAME" "2 ls1 " "Found entity 2: ls1" {  } { { "ls.VHDL" "" { Text "D:/Projects/Haha/ls.VHDL" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651415979043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file fsm.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller " "Found design unit 1: controller" {  } { { "fsm.VHDL" "" { Text "D:/Projects/Haha/fsm.VHDL" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979043 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fsm-arc " "Found design unit 2: fsm-arc" {  } { { "fsm.VHDL" "" { Text "D:/Projects/Haha/fsm.VHDL" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979043 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.VHDL" "" { Text "D:/Projects/Haha/fsm.VHDL" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651415979043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-arc " "Found design unit 1: DUT-arc" {  } { { "DUT.VHDL" "" { Text "D:/Projects/Haha/DUT.VHDL" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979043 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.VHDL" "" { Text "D:/Projects/Haha/DUT.VHDL" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651415979043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux_3.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file demux_3.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux " "Found design unit 1: demux" {  } { { "demux_3.VHDL" "" { Text "D:/Projects/Haha/demux_3.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979047 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 demux_3-arc " "Found design unit 2: demux_3-arc" {  } { { "demux_3.VHDL" "" { Text "D:/Projects/Haha/demux_3.VHDL" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979047 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux_3 " "Found entity 1: demux_3" {  } { { "demux_3.VHDL" "" { Text "D:/Projects/Haha/demux_3.VHDL" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651415979047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file data_path.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DP " "Found design unit 1: DP" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979047 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 data_path-arc " "Found design unit 2: data_path-arc" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979047 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651415979047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check_reg.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file check_reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 check_register " "Found design unit 1: check_register" {  } { { "check_reg.VHDL" "" { Text "D:/Projects/Haha/check_reg.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979047 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 check_reg-arc " "Found design unit 2: check_reg-arc" {  } { { "check_reg.VHDL" "" { Text "D:/Projects/Haha/check_reg.VHDL" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979047 ""} { "Info" "ISGN_ENTITY_NAME" "1 check_reg " "Found entity 1: check_reg" {  } { { "check_reg.VHDL" "" { Text "D:/Projects/Haha/check_reg.VHDL" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651415979047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file check.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 checker " "Found design unit 1: checker" {  } { { "check.VHDL" "" { Text "D:/Projects/Haha/check.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979047 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 check-arc " "Found design unit 2: check-arc" {  } { { "check.VHDL" "" { Text "D:/Projects/Haha/check.VHDL" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979047 ""} { "Info" "ISGN_ENTITY_NAME" "1 check " "Found entity 1: check" {  } { { "check.VHDL" "" { Text "D:/Projects/Haha/check.VHDL" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651415979047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ccr.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file ccr.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 condition_code_register " "Found design unit 1: condition_code_register" {  } { { "ccr.VHDL" "" { Text "D:/Projects/Haha/ccr.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979051 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ccr-arc " "Found design unit 2: ccr-arc" {  } { { "ccr.VHDL" "" { Text "D:/Projects/Haha/ccr.VHDL" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979051 ""} { "Info" "ISGN_ENTITY_NAME" "1 ccr " "Found entity 1: ccr" {  } { { "ccr.VHDL" "" { Text "D:/Projects/Haha/ccr.VHDL" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651415979051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arithmetic_logical_unit " "Found design unit 1: arithmetic_logical_unit" {  } { { "alu.VHDL" "" { Text "D:/Projects/Haha/alu.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979051 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alu-arc " "Found design unit 2: alu-arc" {  } { { "alu.VHDL" "" { Text "D:/Projects/Haha/alu.VHDL" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979051 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.VHDL" "" { Text "D:/Projects/Haha/alu.VHDL" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651415979051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADDER " "Found design unit 1: ADDER" {  } { { "adder.vhdl" "" { Text "D:/Projects/Haha/adder.vhdl" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979051 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 addr-arc " "Found design unit 2: addr-arc" {  } { { "adder.vhdl" "" { Text "D:/Projects/Haha/adder.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979051 ""} { "Info" "ISGN_ENTITY_NAME" "1 addr " "Found entity 1: addr" {  } { { "adder.vhdl" "" { Text "D:/Projects/Haha/adder.vhdl" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651415979051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_dm.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file mem_dm.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_dm " "Found design unit 1: memory_dm" {  } { { "mem_dm.vhdl" "" { Text "D:/Projects/Haha/mem_dm.vhdl" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979051 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mem_dm-arc " "Found design unit 2: mem_dm-arc" {  } { { "mem_dm.vhdl" "" { Text "D:/Projects/Haha/mem_dm.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979051 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_dm " "Found entity 1: mem_dm" {  } { { "mem_dm.vhdl" "" { Text "D:/Projects/Haha/mem_dm.vhdl" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651415979051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_im.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file mem_im.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_im " "Found design unit 1: memory_im" {  } { { "mem_im.vhdl" "" { Text "D:/Projects/Haha/mem_im.vhdl" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979055 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mem_im-arc " "Found design unit 2: mem_im-arc" {  } { { "mem_im.vhdl" "" { Text "D:/Projects/Haha/mem_im.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979055 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_im " "Found entity 1: mem_im" {  } { { "mem_im.vhdl" "" { Text "D:/Projects/Haha/mem_im.vhdl" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651415979055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_66.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file reg_66.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_66 " "Found design unit 1: reg_66" {  } { { "reg_66.vhdl" "" { Text "D:/Projects/Haha/reg_66.vhdl" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979055 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 s1-arc " "Found design unit 2: s1-arc" {  } { { "reg_66.vhdl" "" { Text "D:/Projects/Haha/reg_66.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979055 ""} { "Info" "ISGN_ENTITY_NAME" "1 s1 " "Found entity 1: s1" {  } { { "reg_66.vhdl" "" { Text "D:/Projects/Haha/reg_66.vhdl" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651415979055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_86.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file reg_86.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_86 " "Found design unit 1: reg_86" {  } { { "reg_86.vhdl" "" { Text "D:/Projects/Haha/reg_86.vhdl" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979059 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 s2-arc " "Found design unit 2: s2-arc" {  } { { "reg_86.vhdl" "" { Text "D:/Projects/Haha/reg_86.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979059 ""} { "Info" "ISGN_ENTITY_NAME" "1 s2 " "Found entity 1: s2" {  } { { "reg_86.vhdl" "" { Text "D:/Projects/Haha/reg_86.vhdl" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651415979059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651415979059 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651415979108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:FSM0 " "Elaborating entity \"fsm\" for hierarchy \"fsm:FSM0\"" {  } { { "DUT.VHDL" "FSM0" { Text "D:/Projects/Haha/DUT.VHDL" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651415979116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_path data_path:DATA_PATH0 " "Elaborating entity \"data_path\" for hierarchy \"data_path:DATA_PATH0\"" {  } { { "DUT.VHDL" "DATA_PATH0" { Text "D:/Projects/Haha/DUT.VHDL" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651415979120 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pcw data_path.VHDL(34) " "Verilog HDL or VHDL warning at data_path.VHDL(34): object \"pcw\" assigned a value but never read" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651415979120 "|DUT|data_path:DATA_PATH0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mw data_path.VHDL(34) " "Verilog HDL or VHDL warning at data_path.VHDL(34): object \"mw\" assigned a value but never read" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651415979120 "|DUT|data_path:DATA_PATH0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mr data_path.VHDL(34) " "Verilog HDL or VHDL warning at data_path.VHDL(34): object \"mr\" assigned a value but never read" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651415979120 "|DUT|data_path:DATA_PATH0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_a data_path.VHDL(34) " "Verilog HDL or VHDL warning at data_path.VHDL(34): object \"mem_a\" assigned a value but never read" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651415979120 "|DUT|data_path:DATA_PATH0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rf_a1 data_path.VHDL(34) " "Verilog HDL or VHDL warning at data_path.VHDL(34): object \"rf_a1\" assigned a value but never read" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651415979120 "|DUT|data_path:DATA_PATH0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t1 data_path.VHDL(34) " "Verilog HDL or VHDL warning at data_path.VHDL(34): object \"t1\" assigned a value but never read" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651415979120 "|DUT|data_path:DATA_PATH0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t3 data_path.VHDL(34) " "Verilog HDL or VHDL warning at data_path.VHDL(34): object \"t3\" assigned a value but never read" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651415979120 "|DUT|data_path:DATA_PATH0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rf_a2 data_path.VHDL(35) " "Verilog HDL or VHDL warning at data_path.VHDL(35): object \"rf_a2\" assigned a value but never read" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651415979120 "|DUT|data_path:DATA_PATH0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rf_a3 data_path.VHDL(35) " "Verilog HDL or VHDL warning at data_path.VHDL(35): object \"rf_a3\" assigned a value but never read" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651415979120 "|DUT|data_path:DATA_PATH0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rf_d3 data_path.VHDL(35) " "Verilog HDL or VHDL warning at data_path.VHDL(35): object \"rf_d3\" assigned a value but never read" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651415979120 "|DUT|data_path:DATA_PATH0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alu_B data_path.VHDL(35) " "Verilog HDL or VHDL warning at data_path.VHDL(35): object \"alu_B\" assigned a value but never read" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651415979120 "|DUT|data_path:DATA_PATH0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alu_OP data_path.VHDL(35) " "Verilog HDL or VHDL warning at data_path.VHDL(35): object \"alu_OP\" assigned a value but never read" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651415979120 "|DUT|data_path:DATA_PATH0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alu_A data_path.VHDL(36) " "Verilog HDL or VHDL warning at data_path.VHDL(36): object \"alu_A\" assigned a value but never read" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651415979120 "|DUT|data_path:DATA_PATH0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aluc data_path.VHDL(37) " "Verilog HDL or VHDL warning at data_path.VHDL(37): object \"aluc\" assigned a value but never read" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651415979120 "|DUT|data_path:DATA_PATH0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pcy data_path.VHDL(37) " "VHDL Signal Declaration warning at data_path.VHDL(37): used implicit default value for signal \"pcy\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651415979120 "|DUT|data_path:DATA_PATH0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rfd3 data_path.VHDL(37) " "VHDL Signal Declaration warning at data_path.VHDL(37): used implicit default value for signal \"rfd3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651415979120 "|DUT|data_path:DATA_PATH0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "alua data_path.VHDL(37) " "VHDL Signal Declaration warning at data_path.VHDL(37): used implicit default value for signal \"alua\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651415979120 "|DUT|data_path:DATA_PATH0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "alub data_path.VHDL(37) " "VHDL Signal Declaration warning at data_path.VHDL(37): used implicit default value for signal \"alub\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651415979120 "|DUT|data_path:DATA_PATH0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ctf data_path.VHDL(38) " "VHDL Signal Declaration warning at data_path.VHDL(38): used implicit default value for signal \"ctf\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651415979120 "|DUT|data_path:DATA_PATH0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "chf data_path.VHDL(38) " "VHDL Signal Declaration warning at data_path.VHDL(38): used implicit default value for signal \"chf\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651415979120 "|DUT|data_path:DATA_PATH0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c data_path.VHDL(38) " "Verilog HDL or VHDL warning at data_path.VHDL(38): object \"c\" assigned a value but never read" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651415979120 "|DUT|data_path:DATA_PATH0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "z data_path.VHDL(38) " "Verilog HDL or VHDL warning at data_path.VHDL(38): object \"z\" assigned a value but never read" {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651415979120 "|DUT|data_path:DATA_PATH0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cf data_path.VHDL(38) " "VHDL Signal Declaration warning at data_path.VHDL(38): used implicit default value for signal \"cf\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651415979120 "|DUT|data_path:DATA_PATH0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "zf data_path.VHDL(38) " "VHDL Signal Declaration warning at data_path.VHDL(38): used implicit default value for signal \"zf\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651415979120 "|DUT|data_path:DATA_PATH0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rfa3 data_path.VHDL(39) " "VHDL Signal Declaration warning at data_path.VHDL(39): used implicit default value for signal \"rfa3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "data_path.VHDL" "" { Text "D:/Projects/Haha/data_path.VHDL" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651415979120 "|DUT|data_path:DATA_PATH0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_im data_path:DATA_PATH0\|mem_im:MEM1 " "Elaborating entity \"mem_im\" for hierarchy \"data_path:DATA_PATH0\|mem_im:MEM1\"" {  } { { "data_path.VHDL" "MEM1" { Text "D:/Projects/Haha/data_path.VHDL" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651415979136 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m mem_im.vhdl(20) " "VHDL Signal Declaration warning at mem_im.vhdl(20): used implicit default value for signal \"m\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mem_im.vhdl" "" { Text "D:/Projects/Haha/mem_im.vhdl" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651415979136 "|DUT|data_path:DATA_PATH0|mem_im:MEM1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m mem_im.vhdl(32) " "VHDL Process Statement warning at mem_im.vhdl(32): signal \"m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mem_im.vhdl" "" { Text "D:/Projects/Haha/mem_im.vhdl" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651415979136 "|DUT|data_path:DATA_PATH0|mem_im:MEM1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir data_path:DATA_PATH0\|ir:IR0 " "Elaborating entity \"ir\" for hierarchy \"data_path:DATA_PATH0\|ir:IR0\"" {  } { { "data_path.VHDL" "IR0" { Text "D:/Projects/Haha/data_path.VHDL" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651415979136 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "irw reg_16.VHDL(63) " "VHDL Process Statement warning at reg_16.VHDL(63): signal \"irw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_16.VHDL" "" { Text "D:/Projects/Haha/reg_16.VHDL" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651415979136 "|DUT|data_path:DATA_PATH0|ir:IR0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s1 data_path:DATA_PATH0\|s1:s10 " "Elaborating entity \"s1\" for hierarchy \"data_path:DATA_PATH0\|s1:s10\"" {  } { { "data_path.VHDL" "s10" { Text "D:/Projects/Haha/data_path.VHDL" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651415979136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s2 data_path:DATA_PATH0\|s2:s20 " "Elaborating entity \"s2\" for hierarchy \"data_path:DATA_PATH0\|s2:s20\"" {  } { { "data_path.VHDL" "s20" { Text "D:/Projects/Haha/data_path.VHDL" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651415979144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "se9 data_path:DATA_PATH0\|se9:SE90 " "Elaborating entity \"se9\" for hierarchy \"data_path:DATA_PATH0\|se9:SE90\"" {  } { { "data_path.VHDL" "SE90" { Text "D:/Projects/Haha/data_path.VHDL" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651415979144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ls7 data_path:DATA_PATH0\|ls7:LS70 " "Elaborating entity \"ls7\" for hierarchy \"data_path:DATA_PATH0\|ls7:LS70\"" {  } { { "data_path.VHDL" "LS70" { Text "D:/Projects/Haha/data_path.VHDL" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651415979144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "se6 data_path:DATA_PATH0\|se6:SE60 " "Elaborating entity \"se6\" for hierarchy \"data_path:DATA_PATH0\|se6:SE60\"" {  } { { "data_path.VHDL" "SE60" { Text "D:/Projects/Haha/data_path.VHDL" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651415979144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rf data_path:DATA_PATH0\|rf:RF0 " "Elaborating entity \"rf\" for hierarchy \"data_path:DATA_PATH0\|rf:RF0\"" {  } { { "data_path.VHDL" "RF0" { Text "D:/Projects/Haha/data_path.VHDL" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651415979144 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r rf.VHDL(33) " "VHDL Process Statement warning at rf.VHDL(33): signal \"r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rf.VHDL" "" { Text "D:/Projects/Haha/rf.VHDL" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651415979154 "|DUT|data_path:DATA_PATH0|rf:RF0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r rf.VHDL(34) " "VHDL Process Statement warning at rf.VHDL(34): signal \"r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rf.VHDL" "" { Text "D:/Projects/Haha/rf.VHDL" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651415979154 "|DUT|data_path:DATA_PATH0|rf:RF0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu data_path:DATA_PATH0\|alu:ALU0 " "Elaborating entity \"alu\" for hierarchy \"data_path:DATA_PATH0\|alu:ALU0\"" {  } { { "data_path.VHDL" "ALU0" { Text "D:/Projects/Haha/data_path.VHDL" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651415979154 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Y alu.VHDL(33) " "VHDL Process Statement warning at alu.VHDL(33): inferring latch(es) for signal or variable \"Y\", which holds its previous value in one or more paths through the process" {  } { { "alu.VHDL" "" { Text "D:/Projects/Haha/alu.VHDL" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651415979154 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C alu.VHDL(33) " "VHDL Process Statement warning at alu.VHDL(33): inferring latch(es) for signal or variable \"C\", which holds its previous value in one or more paths through the process" {  } { { "alu.VHDL" "" { Text "D:/Projects/Haha/alu.VHDL" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651415979154 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z alu.VHDL(33) " "VHDL Process Statement warning at alu.VHDL(33): inferring latch(es) for signal or variable \"Z\", which holds its previous value in one or more paths through the process" {  } { { "alu.VHDL" "" { Text "D:/Projects/Haha/alu.VHDL" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651415979154 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z alu.VHDL(33) " "Inferred latch for \"Z\" at alu.VHDL(33)" {  } { { "alu.VHDL" "" { Text "D:/Projects/Haha/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651415979154 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C alu.VHDL(33) " "Inferred latch for \"C\" at alu.VHDL(33)" {  } { { "alu.VHDL" "" { Text "D:/Projects/Haha/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651415979154 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[0\] alu.VHDL(33) " "Inferred latch for \"Y\[0\]\" at alu.VHDL(33)" {  } { { "alu.VHDL" "" { Text "D:/Projects/Haha/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651415979154 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[1\] alu.VHDL(33) " "Inferred latch for \"Y\[1\]\" at alu.VHDL(33)" {  } { { "alu.VHDL" "" { Text "D:/Projects/Haha/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651415979154 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[2\] alu.VHDL(33) " "Inferred latch for \"Y\[2\]\" at alu.VHDL(33)" {  } { { "alu.VHDL" "" { Text "D:/Projects/Haha/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651415979154 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[3\] alu.VHDL(33) " "Inferred latch for \"Y\[3\]\" at alu.VHDL(33)" {  } { { "alu.VHDL" "" { Text "D:/Projects/Haha/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651415979154 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[4\] alu.VHDL(33) " "Inferred latch for \"Y\[4\]\" at alu.VHDL(33)" {  } { { "alu.VHDL" "" { Text "D:/Projects/Haha/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651415979154 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[5\] alu.VHDL(33) " "Inferred latch for \"Y\[5\]\" at alu.VHDL(33)" {  } { { "alu.VHDL" "" { Text "D:/Projects/Haha/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651415979154 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[6\] alu.VHDL(33) " "Inferred latch for \"Y\[6\]\" at alu.VHDL(33)" {  } { { "alu.VHDL" "" { Text "D:/Projects/Haha/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651415979154 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[7\] alu.VHDL(33) " "Inferred latch for \"Y\[7\]\" at alu.VHDL(33)" {  } { { "alu.VHDL" "" { Text "D:/Projects/Haha/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651415979154 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[8\] alu.VHDL(33) " "Inferred latch for \"Y\[8\]\" at alu.VHDL(33)" {  } { { "alu.VHDL" "" { Text "D:/Projects/Haha/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651415979154 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[9\] alu.VHDL(33) " "Inferred latch for \"Y\[9\]\" at alu.VHDL(33)" {  } { { "alu.VHDL" "" { Text "D:/Projects/Haha/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651415979154 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[10\] alu.VHDL(33) " "Inferred latch for \"Y\[10\]\" at alu.VHDL(33)" {  } { { "alu.VHDL" "" { Text "D:/Projects/Haha/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651415979154 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[11\] alu.VHDL(33) " "Inferred latch for \"Y\[11\]\" at alu.VHDL(33)" {  } { { "alu.VHDL" "" { Text "D:/Projects/Haha/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651415979154 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[12\] alu.VHDL(33) " "Inferred latch for \"Y\[12\]\" at alu.VHDL(33)" {  } { { "alu.VHDL" "" { Text "D:/Projects/Haha/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651415979154 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[13\] alu.VHDL(33) " "Inferred latch for \"Y\[13\]\" at alu.VHDL(33)" {  } { { "alu.VHDL" "" { Text "D:/Projects/Haha/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651415979154 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[14\] alu.VHDL(33) " "Inferred latch for \"Y\[14\]\" at alu.VHDL(33)" {  } { { "alu.VHDL" "" { Text "D:/Projects/Haha/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651415979154 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[15\] alu.VHDL(33) " "Inferred latch for \"Y\[15\]\" at alu.VHDL(33)" {  } { { "alu.VHDL" "" { Text "D:/Projects/Haha/alu.VHDL" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651415979154 "|DUT|data_path:DATA_PATH0|alu:ALU0"}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651415979534 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[0\] " "No output dependent on input pin \"I\[0\]\"" {  } { { "DUT.VHDL" "" { Text "D:/Projects/Haha/DUT.VHDL" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651415979534 "|DUT|I[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[1\] " "No output dependent on input pin \"I\[1\]\"" {  } { { "DUT.VHDL" "" { Text "D:/Projects/Haha/DUT.VHDL" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651415979534 "|DUT|I[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[2\] " "No output dependent on input pin \"I\[2\]\"" {  } { { "DUT.VHDL" "" { Text "D:/Projects/Haha/DUT.VHDL" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651415979534 "|DUT|I[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[3\] " "No output dependent on input pin \"I\[3\]\"" {  } { { "DUT.VHDL" "" { Text "D:/Projects/Haha/DUT.VHDL" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651415979534 "|DUT|I[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[4\] " "No output dependent on input pin \"I\[4\]\"" {  } { { "DUT.VHDL" "" { Text "D:/Projects/Haha/DUT.VHDL" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651415979534 "|DUT|I[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[5\] " "No output dependent on input pin \"I\[5\]\"" {  } { { "DUT.VHDL" "" { Text "D:/Projects/Haha/DUT.VHDL" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651415979534 "|DUT|I[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[6\] " "No output dependent on input pin \"I\[6\]\"" {  } { { "DUT.VHDL" "" { Text "D:/Projects/Haha/DUT.VHDL" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651415979534 "|DUT|I[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[7\] " "No output dependent on input pin \"I\[7\]\"" {  } { { "DUT.VHDL" "" { Text "D:/Projects/Haha/DUT.VHDL" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651415979534 "|DUT|I[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[8\] " "No output dependent on input pin \"I\[8\]\"" {  } { { "DUT.VHDL" "" { Text "D:/Projects/Haha/DUT.VHDL" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651415979534 "|DUT|I[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[9\] " "No output dependent on input pin \"I\[9\]\"" {  } { { "DUT.VHDL" "" { Text "D:/Projects/Haha/DUT.VHDL" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651415979534 "|DUT|I[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[10\] " "No output dependent on input pin \"I\[10\]\"" {  } { { "DUT.VHDL" "" { Text "D:/Projects/Haha/DUT.VHDL" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651415979534 "|DUT|I[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[11\] " "No output dependent on input pin \"I\[11\]\"" {  } { { "DUT.VHDL" "" { Text "D:/Projects/Haha/DUT.VHDL" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651415979534 "|DUT|I[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[12\] " "No output dependent on input pin \"I\[12\]\"" {  } { { "DUT.VHDL" "" { Text "D:/Projects/Haha/DUT.VHDL" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651415979534 "|DUT|I[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[13\] " "No output dependent on input pin \"I\[13\]\"" {  } { { "DUT.VHDL" "" { Text "D:/Projects/Haha/DUT.VHDL" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651415979534 "|DUT|I[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[14\] " "No output dependent on input pin \"I\[14\]\"" {  } { { "DUT.VHDL" "" { Text "D:/Projects/Haha/DUT.VHDL" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651415979534 "|DUT|I[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[15\] " "No output dependent on input pin \"I\[15\]\"" {  } { { "DUT.VHDL" "" { Text "D:/Projects/Haha/DUT.VHDL" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651415979534 "|DUT|I[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Iw " "No output dependent on input pin \"Iw\"" {  } { { "DUT.VHDL" "" { Text "D:/Projects/Haha/DUT.VHDL" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651415979534 "|DUT|Iw"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iclk " "No output dependent on input pin \"iclk\"" {  } { { "DUT.VHDL" "" { Text "D:/Projects/Haha/DUT.VHDL" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651415979534 "|DUT|iclk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "DUT.VHDL" "" { Text "D:/Projects/Haha/DUT.VHDL" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651415979534 "|DUT|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1651415979534 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651415979534 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651415979534 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651415979534 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 54 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651415979609 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 01 20:09:39 2022 " "Processing ended: Sun May 01 20:09:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651415979609 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651415979609 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651415979609 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651415979609 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1651415993127 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651415993127 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 01 20:09:52 2022 " "Processing started: Sun May 01 20:09:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651415993127 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1651415993127 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ha -c DUT " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ha -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1651415993127 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1651415993315 ""}
{ "Info" "0" "" "Project  = ha" {  } {  } 0 0 "Project  = ha" 0 0 "Fitter" 0 0 1651415993315 ""}
{ "Info" "0" "" "Revision = DUT" {  } {  } 0 0 "Revision = DUT" 0 0 "Fitter" 0 0 1651415993315 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1651415993435 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1651415993439 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DUT 5M1270ZT144C5 " "Selected device 5M1270ZT144C5 for design \"DUT\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1651415993444 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651415993614 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651415993614 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1651415993708 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1651415993720 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144C5 " "Device 5M240ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651415993855 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144I5 " "Device 5M240ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651415993855 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144C5 " "Device 5M570ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651415993855 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144I5 " "Device 5M570ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651415993855 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZT144I5 " "Device 5M1270ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651415993855 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1651415993855 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "19 19 " "No exact pin location assignment(s) for 19 pins of 19 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1651415993884 ""}
{ "Warning" "WSTA_NETLIST_IS_EMPTY" "" "Timing netlist is empty. No timing reports will be generated." {  } {  } 0 332046 "Timing netlist is empty. No timing reports will be generated." 0 0 "Fitter" 0 -1 1651415993909 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DUT.sdc " "Synopsys Design Constraints File file not found: 'DUT.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1651415993909 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1651415993909 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1651415993909 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1651415993909 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1651415993914 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1651415993914 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1651415993914 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1651415993914 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1651415993925 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1651415993940 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1651415993943 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1651415993943 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1651415993944 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "19 unused 3.3V 19 0 0 " "Number of I/O pins in group: 19 (unused VREF, 3.3V VCCIO, 19 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1651415993944 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1651415993944 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1651415993944 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 25 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651415993944 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 30 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651415993944 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 29 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651415993944 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 30 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651415993944 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1651415993944 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1651415993944 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651415993959 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1651415993959 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1651415994085 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651415994105 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1651415994105 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1651415994154 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651415994154 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1651415994164 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X9_Y0 X17_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11" {  } { { "loc" "" { Generic "D:/Projects/Haha/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11"} { { 12 { 0 ""} 9 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1651415994275 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1651415994275 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1651415994284 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1651415994284 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1651415994284 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651415994284 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1651415994299 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651415994304 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1651415994335 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Projects/Haha/output_files/DUT.fit.smsg " "Generated suppressed messages file D:/Projects/Haha/output_files/DUT.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1651415994385 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5317 " "Peak virtual memory: 5317 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651415994427 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 01 20:09:54 2022 " "Processing ended: Sun May 01 20:09:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651415994427 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651415994427 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651415994427 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1651415994427 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1651415996083 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651415996083 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 01 20:09:55 2022 " "Processing started: Sun May 01 20:09:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651415996083 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1651415996083 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ha -c DUT " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ha -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1651415996083 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1651415996504 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1651415996579 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1651415996589 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4661 " "Peak virtual memory: 4661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651415996844 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 01 20:09:56 2022 " "Processing ended: Sun May 01 20:09:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651415996844 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651415996844 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651415996844 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1651415996844 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1651415997515 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1651415998234 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651415998234 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 01 20:09:57 2022 " "Processing started: Sun May 01 20:09:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651415998234 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1651415998234 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ha -c DUT " "Command: quartus_sta ha -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1651415998234 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1651415998365 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1651415998495 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1651415998495 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651415998580 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651415998580 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1651415998654 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1651415998695 ""}
{ "Warning" "WSTA_NETLIST_IS_EMPTY" "" "Timing netlist is empty. No timing reports will be generated." {  } {  } 0 332046 "Timing netlist is empty. No timing reports will be generated." 0 0 "Timing Analyzer" 0 -1 1651415998704 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DUT.sdc " "Synopsys Design Constraints File file not found: 'DUT.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1651415998715 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1651415998715 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1651415998724 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4646 " "Peak virtual memory: 4646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651415998734 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 01 20:09:58 2022 " "Processing ended: Sun May 01 20:09:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651415998734 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651415998734 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651415998734 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1651415998734 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1651415999928 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651415999932 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 01 20:09:59 2022 " "Processing started: Sun May 01 20:09:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651415999932 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1651415999932 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ha -c DUT " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ha -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1651415999932 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1651416001346 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DUT.vho D:/Projects/Haha/simulation/modelsim/ simulation " "Generated file DUT.vho in folder \"D:/Projects/Haha/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1651416001354 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4617 " "Peak virtual memory: 4617 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651416001375 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 01 20:10:01 2022 " "Processing ended: Sun May 01 20:10:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651416001375 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651416001375 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651416001375 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1651416001375 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 65 s " "Quartus Prime Full Compilation was successful. 0 errors, 65 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1651416002094 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651416006855 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651416006855 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 01 20:10:06 2022 " "Processing started: Sun May 01 20:10:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651416006855 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1651416006855 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp ha -c DUT --netlist_type=sgate " "Command: quartus_npp ha -c DUT --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1651416006855 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1651416007054 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4551 " "Peak virtual memory: 4551 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651416007094 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 01 20:10:07 2022 " "Processing ended: Sun May 01 20:10:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651416007094 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651416007094 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651416007094 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1651416007094 ""}
