{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765469736102 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765469736103 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 11 11:15:36 2025 " "Processing started: Thu Dec 11 11:15:36 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765469736103 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765469736103 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off teclado_test -c teclado_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off teclado_test -c teclado_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765469736103 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1765469736229 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1765469736229 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lcd_controller.v(167) " "Verilog HDL information at lcd_controller.v(167): always construct contains both blocking and non-blocking assignments" {  } { { "../proyecto/lcd_controller.v" "" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/lcd_controller.v" 167 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1765469745163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD1602_controller " "Found entity 1: LCD1602_controller" {  } { { "../proyecto/lcd_controller.v" "" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/lcd_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765469745164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765469745164 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "teclado.v(37) " "Verilog HDL Event Control warning at teclado.v(37): Event Control contains a complex event expression" {  } { { "../proyecto/teclado.v" "" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/teclado.v" 37 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1765469745165 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "teclado.v(80) " "Verilog HDL Event Control warning at teclado.v(80): Event Control contains a complex event expression" {  } { { "../proyecto/teclado.v" "" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/teclado.v" 80 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1765469745165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/teclado.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/teclado.v" { { "Info" "ISGN_ENTITY_NAME" "1 teclado " "Found entity 1: teclado" {  } { { "../proyecto/teclado.v" "" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/teclado.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765469745165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765469745165 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "message lcd_controller.v(234) " "Verilog HDL error at lcd_controller.v(234): values cannot be assigned directly to all or part of array \"message\" - assignments must be made to individual elements only" {  } { { "../proyecto/lcd_controller.v" "" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/lcd_controller.v" 234 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Analysis & Synthesis" 0 -1 1765469745166 ""}
{ "Error" "EVRFX_VERI_MEMORY_ACCESS" "mensaje0 lcd_controller.v(234) " "Verilog HDL error at lcd_controller.v(234): expression cannot reference entire array \"mensaje0\"" {  } { { "../proyecto/lcd_controller.v" "" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/lcd_controller.v" 234 0 0 } }  } 0 10044 "Verilog HDL error at %2!s!: expression cannot reference entire array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765469745166 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "message lcd_controller.v(237) " "Verilog HDL error at lcd_controller.v(237): values cannot be assigned directly to all or part of array \"message\" - assignments must be made to individual elements only" {  } { { "../proyecto/lcd_controller.v" "" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/lcd_controller.v" 237 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Analysis & Synthesis" 0 -1 1765469745166 ""}
{ "Error" "EVRFX_VERI_MEMORY_ACCESS" "mensaje0 lcd_controller.v(237) " "Verilog HDL error at lcd_controller.v(237): expression cannot reference entire array \"mensaje0\"" {  } { { "../proyecto/lcd_controller.v" "" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/lcd_controller.v" 237 0 0 } }  } 0 10044 "Verilog HDL error at %2!s!: expression cannot reference entire array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765469745166 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "message lcd_controller.v(238) " "Verilog HDL error at lcd_controller.v(238): values cannot be assigned directly to all or part of array \"message\" - assignments must be made to individual elements only" {  } { { "../proyecto/lcd_controller.v" "" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/lcd_controller.v" 238 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Analysis & Synthesis" 0 -1 1765469745166 ""}
{ "Error" "EVRFX_VERI_MEMORY_ACCESS" "mensaje1 lcd_controller.v(238) " "Verilog HDL error at lcd_controller.v(238): expression cannot reference entire array \"mensaje1\"" {  } { { "../proyecto/lcd_controller.v" "" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/lcd_controller.v" 238 0 0 } }  } 0 10044 "Verilog HDL error at %2!s!: expression cannot reference entire array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765469745166 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "message lcd_controller.v(239) " "Verilog HDL error at lcd_controller.v(239): values cannot be assigned directly to all or part of array \"message\" - assignments must be made to individual elements only" {  } { { "../proyecto/lcd_controller.v" "" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/lcd_controller.v" 239 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Analysis & Synthesis" 0 -1 1765469745166 ""}
{ "Error" "EVRFX_VERI_MEMORY_ACCESS" "mensaje2 lcd_controller.v(239) " "Verilog HDL error at lcd_controller.v(239): expression cannot reference entire array \"mensaje2\"" {  } { { "../proyecto/lcd_controller.v" "" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/lcd_controller.v" 239 0 0 } }  } 0 10044 "Verilog HDL error at %2!s!: expression cannot reference entire array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765469745166 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "message lcd_controller.v(240) " "Verilog HDL error at lcd_controller.v(240): values cannot be assigned directly to all or part of array \"message\" - assignments must be made to individual elements only" {  } { { "../proyecto/lcd_controller.v" "" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/lcd_controller.v" 240 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Analysis & Synthesis" 0 -1 1765469745166 ""}
{ "Error" "EVRFX_VERI_MEMORY_ACCESS" "mensaje3 lcd_controller.v(240) " "Verilog HDL error at lcd_controller.v(240): expression cannot reference entire array \"mensaje3\"" {  } { { "../proyecto/lcd_controller.v" "" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/lcd_controller.v" 240 0 0 } }  } 0 10044 "Verilog HDL error at %2!s!: expression cannot reference entire array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765469745166 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "334 " "Peak virtual memory: 334 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765469745204 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 11 11:15:45 2025 " "Processing ended: Thu Dec 11 11:15:45 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765469745204 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765469745204 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765469745204 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765469745204 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 12 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 12 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765469745793 ""}
