$date
	Sun May  3 19:48:30 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module regiser_file_testbench $end
$var wire 8 ! REGOUT1 [7:0] $end
$var wire 8 " REGOUT2 [7:0] $end
$var reg 1 # CLK $end
$var reg 3 $ READREG1 [2:0] $end
$var reg 3 % READREG2 [2:0] $end
$var reg 1 & RESET $end
$var reg 8 ' WRITEDATA [7:0] $end
$var reg 1 ( WRITEENABLE $end
$var reg 3 ) WRITEREG [2:0] $end
$scope module myregfile $end
$var wire 3 * READREG1 [2:0] $end
$var wire 3 + READREG2 [2:0] $end
$var wire 8 , REGOUT1 [7:0] $end
$var wire 8 - REGOUT2 [7:0] $end
$var wire 8 . WRITEDATA [7:0] $end
$var wire 1 / WRITEENABLE $end
$var wire 3 0 WRITEREG [2:0] $end
$var wire 1 1 clk $end
$var wire 1 2 reset $end
$var integer 32 3 i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 3
02
11
bx 0
0/
bx .
bx -
bx ,
bx +
bx *
bx )
0(
bx '
0&
bx %
bx $
1#
bx "
bx !
$end
#1
b0 !
b0 ,
b100 %
b100 +
b0 $
b0 *
1&
12
#3
b0 "
b0 -
b1000 3
#5
0#
01
#6
0&
02
#10
1#
11
#12
1(
1/
b110111 '
b110111 .
b100 )
b100 0
#15
0#
01
#20
1#
11
#22
b110111 "
b110111 -
0(
0/
#25
0#
01
#27
b1 $
b1 *
#30
1#
11
#35
0#
01
#37
1(
1/
b100011 '
b100011 .
b1 )
b1 0
#40
1#
11
#42
b100011 !
b100011 ,
#45
0#
01
#50
1#
11
#52
0(
0/
#55
0#
01
#57
1&
12
#59
b0 "
b0 -
b0 !
b0 ,
b1000 3
#60
1#
11
#62
b1000 3
#63
1(
1/
b110 '
b110 .
#65
0#
01
#70
1#
11
#71
b11001 '
b11001 .
#72
b1000 3
#75
0#
01
#76
0(
0/
#80
1#
11
#81
0&
02
#82
b1000 3
#85
0#
01
#90
1#
11
#91
1(
1/
b111100 '
b111100 .
#95
0#
01
#100
1#
11
#101
b10 )
b10 0
#105
0#
01
#110
1#
11
#111
b11110 '
b11110 .
b1 )
b1 0
#112
b11110 !
b11110 ,
#115
0#
01
#119
0(
0/
#120
1#
11
#125
0#
01
#129
