// Seed: 3892531876
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_10;
  tri1 id_11;
  assign id_9 = id_1;
  id_12(
      -1
  );
  wire id_13;
  assign id_11 = -1;
  wire id_14, id_15, id_16, id_17;
  assign id_2 = id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_5,
      id_5,
      id_5,
      id_1,
      id_5,
      id_1,
      id_5,
      id_2
  );
endmodule
