Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 700a05e401174924b718cd43014c6b2a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.stall
Compiling module xil_defaultlib.F_IFU
Compiling module xil_defaultlib.FD_REG
Compiling module xil_defaultlib.D_GRF
Compiling module xil_defaultlib.D_EXT
Compiling module xil_defaultlib.D_CMP
Compiling module xil_defaultlib.D_NPC
Compiling module xil_defaultlib.DE_REG
Compiling module xil_defaultlib.E_ALU
Compiling module xil_defaultlib.EM_REG
Compiling module xil_defaultlib.M_DM
Compiling module xil_defaultlib.MW_REG
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_tb_behav
