Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Jun  8 19:37:42 2023
| Host         : LAPTOP-31RL64T8 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file FPT_control_sets_placed.rpt
| Design       : FPT
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     5 |
|    Minimum number of control sets                        |     5 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     5 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            5 |
| No           | No                    | Yes                    |               9 |            2 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               8 |            2 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+------------------+------------------+------------------+----------------+--------------+
|    Clock Signal   |   Enable Signal  | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+------------------+------------------+------------------+----------------+--------------+
|  sseg/CLK_DIV/CLK |                  |                  |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG    | Turn_Keeper/D[1] | Turn_Keeper/Q[0] |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG    | Turn_Keeper/D[0] | Turn_Keeper/Q[0] |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG    |                  | FPT_RST_IBUF     |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG    |                  |                  |                4 |             14 |         3.50 |
+-------------------+------------------+------------------+------------------+----------------+--------------+


