module mod2counter(output reg[1:0] cnt, input wire clk,rst);
  always@(posedge clk, negedge rst)
    begin
    	if(!rst)
      		cnt<='b0;
      else
        begin
          if(cnt==4)
            cnt<='b0;
          else
            cnt<=cnt+1;
        end
      end
endmodule
