// Seed: 3964510023
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_9, id_10;
  assign id_4 = 1;
  wire id_11;
  integer id_12;
  wire id_13;
  assign id_10 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_4 = id_3;
  initial begin
    disable id_5;
    id_2 <= 1'd0;
  end
  reg id_6;
  assign id_6 = 1;
  assign id_6 = id_3;
  wire id_7, id_8, id_9;
  wire id_10 = id_7;
  wire id_11;
  reg  id_12;
  always begin
    id_2 = id_6;
  end
  assign id_12 = id_3;
  specify
    (id_13 => id_14) = 1;
    (id_15 => id_16) = id_17;
  endspecify
  assign id_15 = id_1;
  module_0(
      id_16, id_11, id_15, id_11, id_10, id_10, id_8, id_13
  );
endmodule
