   1               		.file	"uart.c"
   2               	__SREG__ = 0x3f
   3               	__SP_H__ = 0x3e
   4               	__SP_L__ = 0x3d
   5               	__CCP__  = 0x34
   6               	__tmp_reg__ = 0
   7               	__zero_reg__ = 1
  15               	.Ltext0:
  16               	.global	uart_write_string
  18               	uart_write_string:
  19               	.LFB15:
  20               	.LM1:
  21               	.LVL0:
  22 0000 1F93      		push r17
  23 0002 CF93      		push r28
  24 0004 DF93      		push r29
  25               	/* prologue: function */
  26               	/* frame size = 0 */
  27 0006 EC01      		movw r28,r24
  28               	.LBB17:
  29               	.LM2:
  30 0008 11E0      		ldi r17,lo8(1)
  31 000a 00C0      		rjmp .L2
  32               	.LVL1:
  33               	.L9:
  34               	.LBE17:
  35               	.LM3:
  36 000c 8091 0000 		lds r24,uart_fifo_tx+5
  37 0010 8823      		tst r24
  38 0012 01F4      		brne .L9
  39               	.LM4:
  40 0014 E091 0000 		lds r30,uart_fifo_tx+6
  41 0018 F091 0000 		lds r31,(uart_fifo_tx+6)+1
  42 001c 9083      		st Z,r25
  43               	.LM5:
  44 001e 8091 0000 		lds r24,uart_fifo_tx+6
  45 0022 9091 0000 		lds r25,(uart_fifo_tx+6)+1
  46 0026 0196      		adiw r24,1
  47 0028 9093 0000 		sts (uart_fifo_tx+6)+1,r25
  48 002c 8093 0000 		sts uart_fifo_tx+6,r24
  49               	.LM6:
  50 0030 2091 0000 		lds r18,uart_fifo_tx+6
  51 0034 3091 0000 		lds r19,(uart_fifo_tx+6)+1
  52               	.LVL2:
  53 0038 8091 0000 		lds r24,uart_fifo_tx+12
  54 003c 9091 0000 		lds r25,(uart_fifo_tx+12)+1
  55 0040 2817      		cp r18,r24
  56 0042 3907      		cpc r19,r25
  57 0044 01F4      		brne .L4
  58               	.LM7:
  59 0046 8091 0000 		lds r24,uart_fifo_tx+10
  60 004a 9091 0000 		lds r25,(uart_fifo_tx+10)+1
  61 004e 9093 0000 		sts (uart_fifo_tx+6)+1,r25
  62 0052 8093 0000 		sts uart_fifo_tx+6,r24
  63               	.L4:
  64               	.LBB22:
  65               	.LM8:
  66 0056 2FB7      		in r18,__SREG__
  67               	.LVL3:
  68               	.LBB18:
  69               	.LBB19:
  70               	.LM9:
  71               	/* #APP */
  72               	 ;  50 "e:/winavr-20100110/lib/gcc/../../avr/include/util/atomic.h" 1
  73 0058 F894      		cli
  74               	 ;  0 "" 2
  75               	/* #NOAPP */
  76               	.LBE19:
  77               	.LBE18:
  78               	.LM10:
  79 005a 8091 0000 		lds r24,uart_fifo_tx
  80 005e 9091 0000 		lds r25,(uart_fifo_tx)+1
  81 0062 0197      		sbiw r24,1
  82 0064 9093 0000 		sts (uart_fifo_tx)+1,r25
  83 0068 8093 0000 		sts uart_fifo_tx,r24
  84               	.LM11:
  85 006c 8091 0000 		lds r24,uart_fifo_tx+2
  86 0070 9091 0000 		lds r25,(uart_fifo_tx+2)+1
  87 0074 0196      		adiw r24,1
  88 0076 9093 0000 		sts (uart_fifo_tx+2)+1,r25
  89 007a 8093 0000 		sts uart_fifo_tx+2,r24
  90               	.LM12:
  91 007e 8091 0000 		lds r24,uart_fifo_tx
  92 0082 9091 0000 		lds r25,(uart_fifo_tx)+1
  93 0086 892B      		or r24,r25
  94 0088 01F4      		brne .L5
  95               	.LM13:
  96 008a 1093 0000 		sts uart_fifo_tx+5,r17
  97               	.L5:
  98               	.LM14:
  99 008e 8091 0000 		lds r24,uart_fifo_tx+2
 100 0092 9091 0000 		lds r25,(uart_fifo_tx+2)+1
 101 0096 892B      		or r24,r25
 102 0098 01F0      		breq .L6
 103               	.LM15:
 104 009a 1092 0000 		sts uart_fifo_tx+4,__zero_reg__
 105               	.L6:
 106               	.LBB20:
 107               	.LBB21:
 108               	.LM16:
 109 009e 2FBF      		out __SREG__,r18
 110               	.LM17:
 111               	.LBE21:
 112               	.LBE20:
 113               	.LBE22:
 114               	.LM18:
 115 00a0 E091 0000 		lds r30,uart_fifo_tx+14
 116 00a4 F091 0000 		lds r31,(uart_fifo_tx+14)+1
 117 00a8 3097      		sbiw r30,0
 118 00aa 01F0      		breq .L7
 119               	.LM19:
 120 00ac 0995      		icall
 121               	.LVL4:
 122               	.L7:
 123               	.LM20:
 124 00ae 2196      		adiw r28,1
 125               	.LVL5:
 126               	.L2:
 127               	.LM21:
 128 00b0 9881      		ld r25,Y
 129 00b2 9923      		tst r25
 130 00b4 01F0      		breq .+2
 131 00b6 00C0      		rjmp .L9
 132               	/* epilogue start */
 133               	.LM22:
 134 00b8 DF91      		pop r29
 135 00ba CF91      		pop r28
 136               	.LVL6:
 137 00bc 1F91      		pop r17
 138 00be 0895      		ret
 139               	.LFE15:
 141               	.global	uart_rx_char
 143               	uart_rx_char:
 144               	.LFB16:
 145               	.LM23:
 146               	.LVL7:
 147               	/* prologue: function */
 148               	/* frame size = 0 */
 149               	.LM24:
 150 00c0 E091 0000 		lds r30,uart_fifo_rx+6
 151 00c4 F091 0000 		lds r31,(uart_fifo_rx+6)+1
 152 00c8 8083      		st Z,r24
 153               	.LM25:
 154 00ca 8091 0000 		lds r24,uart_fifo_rx+6
 155 00ce 9091 0000 		lds r25,(uart_fifo_rx+6)+1
 156               	.LVL8:
 157 00d2 0196      		adiw r24,1
 158 00d4 9093 0000 		sts (uart_fifo_rx+6)+1,r25
 159 00d8 8093 0000 		sts uart_fifo_rx+6,r24
 160               	.LM26:
 161 00dc 2091 0000 		lds r18,uart_fifo_rx+6
 162 00e0 3091 0000 		lds r19,(uart_fifo_rx+6)+1
 163 00e4 8091 0000 		lds r24,uart_fifo_rx+12
 164 00e8 9091 0000 		lds r25,(uart_fifo_rx+12)+1
 165 00ec 2817      		cp r18,r24
 166 00ee 3907      		cpc r19,r25
 167 00f0 01F4      		brne .L12
 168               	.LM27:
 169 00f2 8091 0000 		lds r24,uart_fifo_rx+10
 170 00f6 9091 0000 		lds r25,(uart_fifo_rx+10)+1
 171 00fa 9093 0000 		sts (uart_fifo_rx+6)+1,r25
 172 00fe 8093 0000 		sts uart_fifo_rx+6,r24
 173               	.L12:
 174               	.LM28:
 175 0102 8091 0000 		lds r24,uart_fifo_rx+2
 176 0106 9091 0000 		lds r25,(uart_fifo_rx+2)+1
 177 010a 0196      		adiw r24,1
 178 010c 9093 0000 		sts (uart_fifo_rx+2)+1,r25
 179 0110 8093 0000 		sts uart_fifo_rx+2,r24
 180               	.LM29:
 181 0114 1092 0000 		sts uart_fifo_rx+4,__zero_reg__
 182               	/* epilogue start */
 183               	.LM30:
 184 0118 0895      		ret
 185               	.LFE16:
 187               	.global	uart0_isrtx_enable
 189               	uart0_isrtx_enable:
 190               	.LFB17:
 191               	.LM31:
 192               	/* prologue: function */
 193               	/* frame size = 0 */
 194               	.LM32:
 195 011a E1EC      		ldi r30,lo8(193)
 196 011c F0E0      		ldi r31,hi8(193)
 197 011e 8081      		ld r24,Z
 198 0120 8062      		ori r24,lo8(32)
 199 0122 8083      		st Z,r24
 200               	/* epilogue start */
 201               	.LM33:
 202 0124 0895      		ret
 203               	.LFE17:
 205               	.global	uart1_isrtx_enable
 207               	uart1_isrtx_enable:
 208               	.LFB18:
 209               	.LM34:
 210               	/* prologue: function */
 211               	/* frame size = 0 */
 212               	.LM35:
 213 0126 E9EC      		ldi r30,lo8(201)
 214 0128 F0E0      		ldi r31,hi8(201)
 215 012a 8081      		ld r24,Z
 216 012c 8062      		ori r24,lo8(32)
 217 012e 8083      		st Z,r24
 218               	/* epilogue start */
 219               	.LM36:
 220 0130 0895      		ret
 221               	.LFE18:
 223               	.global	__vector_25
 225               	__vector_25:
 226               	.LFB19:
 227               	.LM37:
 228 0132 1F92      		push __zero_reg__
 229 0134 0F92      		push r0
 230 0136 0FB6      		in r0,__SREG__
 231 0138 0F92      		push r0
 232 013a 0BB6      		in r0,91-32
 233 013c 0F92      		push r0
 234 013e 1124      		clr __zero_reg__
 235 0140 2F93      		push r18
 236 0142 3F93      		push r19
 237 0144 4F93      		push r20
 238 0146 5F93      		push r21
 239 0148 6F93      		push r22
 240 014a 7F93      		push r23
 241 014c 8F93      		push r24
 242 014e 9F93      		push r25
 243 0150 AF93      		push r26
 244 0152 BF93      		push r27
 245 0154 EF93      		push r30
 246 0156 FF93      		push r31
 247               	/* prologue: Signal */
 248               	/* frame size = 0 */
 249               	.LM38:
 250 0158 8091 C600 		lds r24,198
 251 015c 0E94 0000 		call uart_rx_char
 252               	/* epilogue start */
 253               	.LM39:
 254 0160 FF91      		pop r31
 255 0162 EF91      		pop r30
 256 0164 BF91      		pop r27
 257 0166 AF91      		pop r26
 258 0168 9F91      		pop r25
 259 016a 8F91      		pop r24
 260 016c 7F91      		pop r23
 261 016e 6F91      		pop r22
 262 0170 5F91      		pop r21
 263 0172 4F91      		pop r20
 264 0174 3F91      		pop r19
 265 0176 2F91      		pop r18
 266 0178 0F90      		pop r0
 267 017a 0BBE      		out 91-32,r0
 268 017c 0F90      		pop r0
 269 017e 0FBE      		out __SREG__,r0
 270 0180 0F90      		pop r0
 271 0182 1F90      		pop __zero_reg__
 272 0184 1895      		reti
 273               	.LFE19:
 275               	.global	__vector_36
 277               	__vector_36:
 278               	.LFB20:
 279               	.LM40:
 280 0186 1F92      		push __zero_reg__
 281 0188 0F92      		push r0
 282 018a 0FB6      		in r0,__SREG__
 283 018c 0F92      		push r0
 284 018e 0BB6      		in r0,91-32
 285 0190 0F92      		push r0
 286 0192 1124      		clr __zero_reg__
 287 0194 2F93      		push r18
 288 0196 3F93      		push r19
 289 0198 4F93      		push r20
 290 019a 5F93      		push r21
 291 019c 6F93      		push r22
 292 019e 7F93      		push r23
 293 01a0 8F93      		push r24
 294 01a2 9F93      		push r25
 295 01a4 AF93      		push r26
 296 01a6 BF93      		push r27
 297 01a8 EF93      		push r30
 298 01aa FF93      		push r31
 299               	/* prologue: Signal */
 300               	/* frame size = 0 */
 301               	.LM41:
 302 01ac 8091 CE00 		lds r24,206
 303 01b0 0E94 0000 		call uart_rx_char
 304               	/* epilogue start */
 305               	.LM42:
 306 01b4 FF91      		pop r31
 307 01b6 EF91      		pop r30
 308 01b8 BF91      		pop r27
 309 01ba AF91      		pop r26
 310 01bc 9F91      		pop r25
 311 01be 8F91      		pop r24
 312 01c0 7F91      		pop r23
 313 01c2 6F91      		pop r22
 314 01c4 5F91      		pop r21
 315 01c6 4F91      		pop r20
 316 01c8 3F91      		pop r19
 317 01ca 2F91      		pop r18
 318 01cc 0F90      		pop r0
 319 01ce 0BBE      		out 91-32,r0
 320 01d0 0F90      		pop r0
 321 01d2 0FBE      		out __SREG__,r0
 322 01d4 0F90      		pop r0
 323 01d6 1F90      		pop __zero_reg__
 324 01d8 1895      		reti
 325               	.LFE20:
 327               	.global	__vector_37
 329               	__vector_37:
 330               	.LFB22:
 331               	.LM43:
 332 01da 1F92      		push __zero_reg__
 333 01dc 0F92      		push r0
 334 01de 0FB6      		in r0,__SREG__
 335 01e0 0F92      		push r0
 336 01e2 0BB6      		in r0,91-32
 337 01e4 0F92      		push r0
 338 01e6 1124      		clr __zero_reg__
 339 01e8 2F93      		push r18
 340 01ea 3F93      		push r19
 341 01ec 4F93      		push r20
 342 01ee 5F93      		push r21
 343 01f0 6F93      		push r22
 344 01f2 7F93      		push r23
 345 01f4 8F93      		push r24
 346 01f6 9F93      		push r25
 347 01f8 AF93      		push r26
 348 01fa BF93      		push r27
 349 01fc EF93      		push r30
 350 01fe FF93      		push r31
 351               	/* prologue: Signal */
 352               	/* frame size = 0 */
 353               	.LM44:
 354 0200 8091 0000 		lds r24,uart_fifo_tx+4
 355 0204 8823      		tst r24
 356 0206 01F0      		breq .L23
 357               	.LM45:
 358 0208 8091 C900 		lds r24,201
 359 020c 8F7D      		andi r24,lo8(-33)
 360 020e 8093 C900 		sts 201,r24
 361 0212 00C0      		rjmp .L25
 362               	.L23:
 363               	.LM46:
 364 0214 80E0      		ldi r24,lo8(uart_fifo_tx)
 365 0216 90E0      		ldi r25,hi8(uart_fifo_tx)
 366 0218 0E94 0000 		call fifo_read_char
 367 021c 8093 CE00 		sts 206,r24
 368               	.L25:
 369               	/* epilogue start */
 370               	.LM47:
 371 0220 FF91      		pop r31
 372 0222 EF91      		pop r30
 373 0224 BF91      		pop r27
 374 0226 AF91      		pop r26
 375 0228 9F91      		pop r25
 376 022a 8F91      		pop r24
 377 022c 7F91      		pop r23
 378 022e 6F91      		pop r22
 379 0230 5F91      		pop r21
 380 0232 4F91      		pop r20
 381 0234 3F91      		pop r19
 382 0236 2F91      		pop r18
 383 0238 0F90      		pop r0
 384 023a 0BBE      		out 91-32,r0
 385 023c 0F90      		pop r0
 386 023e 0FBE      		out __SREG__,r0
 387 0240 0F90      		pop r0
 388 0242 1F90      		pop __zero_reg__
 389 0244 1895      		reti
 390               	.LFE22:
 392               	.global	__vector_26
 394               	__vector_26:
 395               	.LFB21:
 396               	.LM48:
 397 0246 1F92      		push __zero_reg__
 398 0248 0F92      		push r0
 399 024a 0FB6      		in r0,__SREG__
 400 024c 0F92      		push r0
 401 024e 0BB6      		in r0,91-32
 402 0250 0F92      		push r0
 403 0252 1124      		clr __zero_reg__
 404 0254 2F93      		push r18
 405 0256 3F93      		push r19
 406 0258 4F93      		push r20
 407 025a 5F93      		push r21
 408 025c 6F93      		push r22
 409 025e 7F93      		push r23
 410 0260 8F93      		push r24
 411 0262 9F93      		push r25
 412 0264 AF93      		push r26
 413 0266 BF93      		push r27
 414 0268 EF93      		push r30
 415 026a FF93      		push r31
 416               	/* prologue: Signal */
 417               	/* frame size = 0 */
 418               	.LM49:
 419 026c 8091 0000 		lds r24,uart_fifo_tx+4
 420 0270 8823      		tst r24
 421 0272 01F0      		breq .L27
 422               	.LM50:
 423 0274 8091 C100 		lds r24,193
 424 0278 8F7D      		andi r24,lo8(-33)
 425 027a 8093 C100 		sts 193,r24
 426 027e 00C0      		rjmp .L29
 427               	.L27:
 428               	.LM51:
 429 0280 80E0      		ldi r24,lo8(uart_fifo_tx)
 430 0282 90E0      		ldi r25,hi8(uart_fifo_tx)
 431 0284 0E94 0000 		call fifo_read_char
 432 0288 8093 C600 		sts 198,r24
 433               	.L29:
 434               	/* epilogue start */
 435               	.LM52:
 436 028c FF91      		pop r31
 437 028e EF91      		pop r30
 438 0290 BF91      		pop r27
 439 0292 AF91      		pop r26
 440 0294 9F91      		pop r25
 441 0296 8F91      		pop r24
 442 0298 7F91      		pop r23
 443 029a 6F91      		pop r22
 444 029c 5F91      		pop r21
 445 029e 4F91      		pop r20
 446 02a0 3F91      		pop r19
 447 02a2 2F91      		pop r18
 448 02a4 0F90      		pop r0
 449 02a6 0BBE      		out 91-32,r0
 450 02a8 0F90      		pop r0
 451 02aa 0FBE      		out __SREG__,r0
 452 02ac 0F90      		pop r0
 453 02ae 1F90      		pop __zero_reg__
 454 02b0 1895      		reti
 455               	.LFE21:
 457               	.global	uart_init
 459               	uart_init:
 460               	.LFB14:
 461               	.LM53:
 462 02b2 CF93      		push r28
 463 02b4 DF93      		push r29
 464               	/* prologue: function */
 465               	/* frame size = 0 */
 466               	.LM54:
 467 02b6 8091 C100 		lds r24,193
 468 02ba 84FF      		sbrs r24,4
 469 02bc 00C0      		rjmp .L31
 470               	.LM55:
 471 02be 8091 C100 		lds r24,193
 472 02c2 8068      		ori r24,lo8(-128)
 473 02c4 8093 C100 		sts 193,r24
 474               	.LM56:
 475 02c8 80E0      		ldi r24,lo8(uart_fifo_tx)
 476 02ca 90E0      		ldi r25,hi8(uart_fifo_tx)
 477 02cc 60E2      		ldi r22,lo8(32)
 478 02ce 70E0      		ldi r23,hi8(32)
 479 02d0 40E0      		ldi r20,lo8(gs(uart0_isrtx_enable))
 480 02d2 50E0      		ldi r21,hi8(gs(uart0_isrtx_enable))
 481 02d4 00C0      		rjmp .L40
 482               	.L31:
 483               	.LM57:
 484 02d6 8091 C900 		lds r24,201
 485 02da 84FF      		sbrs r24,4
 486 02dc 00C0      		rjmp .L33
 487               	.LM58:
 488 02de 8091 C900 		lds r24,201
 489 02e2 8068      		ori r24,lo8(-128)
 490 02e4 8093 C900 		sts 201,r24
 491               	.LM59:
 492 02e8 80E0      		ldi r24,lo8(uart_fifo_tx)
 493 02ea 90E0      		ldi r25,hi8(uart_fifo_tx)
 494 02ec 60E2      		ldi r22,lo8(32)
 495 02ee 70E0      		ldi r23,hi8(32)
 496 02f0 40E0      		ldi r20,lo8(gs(uart1_isrtx_enable))
 497 02f2 50E0      		ldi r21,hi8(gs(uart1_isrtx_enable))
 498               	.L40:
 499 02f4 20E0      		ldi r18,lo8(uart_fifo_data_tx)
 500 02f6 30E0      		ldi r19,hi8(uart_fifo_data_tx)
 501 02f8 0E94 0000 		call fifo_init
 502               	.LM60:
 503 02fc 80E0      		ldi r24,lo8(uart_fifo_rx)
 504 02fe 90E0      		ldi r25,hi8(uart_fifo_rx)
 505 0300 60E0      		ldi r22,lo8(256)
 506 0302 71E0      		ldi r23,hi8(256)
 507 0304 40E0      		ldi r20,lo8(0)
 508 0306 50E0      		ldi r21,hi8(0)
 509 0308 20E0      		ldi r18,lo8(uart_fifo_data_rx)
 510 030a 30E0      		ldi r19,hi8(uart_fifo_data_rx)
 511 030c 0E94 0000 		call fifo_init
 512 0310 91E0      		ldi r25,lo8(1)
 513               	.LVL9:
 514 0312 00C0      		rjmp .L32
 515               	.LVL10:
 516               	.L33:
 517               	.LM61:
 518 0314 6898      		cbi 45-32,0
 519               	.LM62:
 520 0316 8091 C100 		lds r24,193
 521 031a 8061      		ori r24,lo8(16)
 522 031c 8093 C100 		sts 193,r24
 523               	.LM63:
 524 0320 8091 C100 		lds r24,193
 525 0324 8068      		ori r24,lo8(-128)
 526 0326 8093 C100 		sts 193,r24
 527               	.LM64:
 528 032a 8091 C100 		lds r24,193
 529 032e 8F7D      		andi r24,lo8(-33)
 530 0330 8093 C100 		sts 193,r24
 531               	.LM65:
 532 0334 5298      		cbi 42-32,2
 533               	.LM66:
 534 0336 8091 C900 		lds r24,201
 535 033a 8061      		ori r24,lo8(16)
 536 033c 8093 C900 		sts 201,r24
 537               	.LM67:
 538 0340 8091 C900 		lds r24,201
 539 0344 8068      		ori r24,lo8(-128)
 540 0346 8093 C900 		sts 201,r24
 541               	.LM68:
 542 034a 8091 C900 		lds r24,201
 543 034e 8F7D      		andi r24,lo8(-33)
 544 0350 8093 C900 		sts 201,r24
 545               	.LM69:
 546 0354 1092 C500 		sts 197,__zero_reg__
 547               	.LM70:
 548 0358 93E3      		ldi r25,lo8(51)
 549 035a 9093 C400 		sts 196,r25
 550               	.LM71:
 551 035e 8091 C000 		lds r24,192
 552 0362 8270      		andi r24,lo8(2)
 553 0364 8093 C000 		sts 192,r24
 554               	.LM72:
 555 0368 1092 CD00 		sts 205,__zero_reg__
 556               	.LM73:
 557 036c 9093 CC00 		sts 204,r25
 558               	.LM74:
 559 0370 8091 C800 		lds r24,200
 560 0374 8270      		andi r24,lo8(2)
 561 0376 8093 C800 		sts 200,r24
 562 037a 88EC      		ldi r24,lo8(200)
 563 037c 90E0      		ldi r25,hi8(200)
 564               	.LVL11:
 565 037e 40E0      		ldi r20,lo8(0)
 566               	.LVL12:
 567               	.LBB23:
 568               	.LBB24:
 569               	.LBB25:
 570               	.LBB26:
 571               	.LM75:
 572 0380 C0ED      		ldi r28,lo8(2000)
 573 0382 D7E0      		ldi r29,hi8(2000)
 574 0384 00C0      		rjmp .L34
 575               	.LVL13:
 576               	.L37:
 577               	.LBE26:
 578               	.LBE25:
 579               	.LBE24:
 580               	.LBE23:
 581               	.LM76:
 582 0386 8091 C000 		lds r24,192
 583               	.LVL14:
 584 038a 87FF      		sbrs r24,7
 585 038c 00C0      		rjmp .L35
 586               	.LM77:
 587 038e 8091 C600 		lds r24,198
 588 0392 8032      		cpi r24,lo8(32)
 589 0394 01F4      		brne .L35
 590               	.LM78:
 591 0396 8091 C900 		lds r24,201
 592 039a 8F7E      		andi r24,lo8(-17)
 593 039c 8093 C900 		sts 201,r24
 594               	.LM79:
 595 03a0 8091 C900 		lds r24,201
 596 03a4 8F77      		andi r24,lo8(127)
 597 03a6 8093 C900 		sts 201,r24
 598               	.LM80:
 599 03aa 80E0      		ldi r24,lo8(uart_fifo_tx)
 600 03ac 90E0      		ldi r25,hi8(uart_fifo_tx)
 601 03ae 60E2      		ldi r22,lo8(32)
 602 03b0 70E0      		ldi r23,hi8(32)
 603 03b2 40E0      		ldi r20,lo8(gs(uart0_isrtx_enable))
 604 03b4 50E0      		ldi r21,hi8(gs(uart0_isrtx_enable))
 605               	.LVL15:
 606 03b6 20E0      		ldi r18,lo8(uart_fifo_data_tx)
 607 03b8 30E0      		ldi r19,hi8(uart_fifo_data_tx)
 608               	.LVL16:
 609 03ba 0E94 0000 		call fifo_init
 610               	.LM81:
 611 03be 80E0      		ldi r24,lo8(uart_fifo_rx)
 612 03c0 90E0      		ldi r25,hi8(uart_fifo_rx)
 613 03c2 60E0      		ldi r22,lo8(256)
 614 03c4 71E0      		ldi r23,hi8(256)
 615 03c6 40E0      		ldi r20,lo8(0)
 616 03c8 50E0      		ldi r21,hi8(0)
 617 03ca 20E0      		ldi r18,lo8(uart_fifo_data_rx)
 618 03cc 30E0      		ldi r19,hi8(uart_fifo_data_rx)
 619 03ce 0E94 0000 		call fifo_init
 620               	.LM82:
 621 03d2 699A      		sbi 45-32,1
 622               	.LM83:
 623 03d4 8091 C100 		lds r24,193
 624 03d8 8860      		ori r24,lo8(8)
 625 03da 8093 C100 		sts 193,r24
 626               	.LM84:
 627 03de 8091 C100 		lds r24,193
 628 03e2 8062      		ori r24,lo8(32)
 629 03e4 8093 C100 		sts 193,r24
 630 03e8 20E0      		ldi r18,lo8(0)
 631 03ea 30E0      		ldi r19,hi8(0)
 632               	.LVL17:
 633 03ec 41E0      		ldi r20,lo8(1)
 634               	.LVL18:
 635               	.L35:
 636               	.LM85:
 637 03ee 8091 C800 		lds r24,200
 638 03f2 87FF      		sbrs r24,7
 639 03f4 00C0      		rjmp .L36
 640               	.LM86:
 641 03f6 8091 CE00 		lds r24,206
 642 03fa 8032      		cpi r24,lo8(32)
 643 03fc 01F4      		brne .L36
 644               	.LM87:
 645 03fe 8091 C100 		lds r24,193
 646 0402 8F7E      		andi r24,lo8(-17)
 647 0404 8093 C100 		sts 193,r24
 648               	.LM88:
 649 0408 8091 C100 		lds r24,193
 650 040c 8F77      		andi r24,lo8(127)
 651 040e 8093 C100 		sts 193,r24
 652               	.LM89:
 653 0412 80E0      		ldi r24,lo8(uart_fifo_tx)
 654 0414 90E0      		ldi r25,hi8(uart_fifo_tx)
 655 0416 60E2      		ldi r22,lo8(32)
 656 0418 70E0      		ldi r23,hi8(32)
 657 041a 40E0      		ldi r20,lo8(gs(uart1_isrtx_enable))
 658 041c 50E0      		ldi r21,hi8(gs(uart1_isrtx_enable))
 659               	.LVL19:
 660 041e 20E0      		ldi r18,lo8(uart_fifo_data_tx)
 661 0420 30E0      		ldi r19,hi8(uart_fifo_data_tx)
 662               	.LVL20:
 663 0422 0E94 0000 		call fifo_init
 664               	.LM90:
 665 0426 80E0      		ldi r24,lo8(uart_fifo_rx)
 666 0428 90E0      		ldi r25,hi8(uart_fifo_rx)
 667 042a 60E0      		ldi r22,lo8(256)
 668 042c 71E0      		ldi r23,hi8(256)
 669 042e 40E0      		ldi r20,lo8(0)
 670 0430 50E0      		ldi r21,hi8(0)
 671 0432 20E0      		ldi r18,lo8(uart_fifo_data_rx)
 672 0434 30E0      		ldi r19,hi8(uart_fifo_data_rx)
 673 0436 0E94 0000 		call fifo_init
 674               	.LM91:
 675 043a 539A      		sbi 42-32,3
 676               	.LM92:
 677 043c 8091 C900 		lds r24,201
 678 0440 8860      		ori r24,lo8(8)
 679 0442 8093 C900 		sts 201,r24
 680               	.LM93:
 681 0446 8091 C900 		lds r24,201
 682 044a 8062      		ori r24,lo8(32)
 683 044c 8093 C900 		sts 201,r24
 684 0450 20E0      		ldi r18,lo8(0)
 685 0452 30E0      		ldi r19,hi8(0)
 686               	.LVL21:
 687 0454 41E0      		ldi r20,lo8(1)
 688               	.LVL22:
 689               	.L36:
 690               	.LBB30:
 691               	.LBB29:
 692               	.LBB28:
 693               	.LBB27:
 694               	.LM94:
 695 0456 CE01      		movw r24,r28
 696               	.LVL23:
 697               	/* #APP */
 698               	 ;  105 "e:/winavr-20100110/lib/gcc/../../avr/include/util/delay_basic.h" 1
 699 0458 0197      		1: sbiw r24,1
 700 045a 01F4      		brne 1b
 701               	 ;  0 "" 2
 702               	/* #NOAPP */
 703 045c C901      		movw r24,r18
 704               	.LVL24:
 705               	.L34:
 706               	.LBE27:
 707               	.LBE28:
 708               	.LBE29:
 709               	.LBE30:
 710               	.LM95:
 711 045e 9C01      		movw r18,r24
 712 0460 2150      		subi r18,lo8(-(-1))
 713 0462 3040      		sbci r19,hi8(-(-1))
 714               	.LVL25:
 715 0464 892B      		or r24,r25
 716 0466 01F0      		breq .+2
 717 0468 00C0      		rjmp .L37
 718               	.LVL26:
 719 046a 942F      		mov r25,r20
 720               	.LM96:
 721 046c 4423      		tst r20
 722 046e 01F4      		brne .L32
 723               	.LM97:
 724 0470 1AB8      		out 42-32,__zero_reg__
 725               	.LM98:
 726 0472 1092 C100 		sts 193,__zero_reg__
 727               	.LM99:
 728 0476 1092 C900 		sts 201,__zero_reg__
 729               	.LM100:
 730 047a 1092 C500 		sts 197,__zero_reg__
 731               	.LM101:
 732 047e 1092 C400 		sts 196,__zero_reg__
 733               	.LM102:
 734 0482 1092 CD00 		sts 205,__zero_reg__
 735               	.LM103:
 736 0486 1092 CC00 		sts 204,__zero_reg__
 737               	.LM104:
 738 048a 80E2      		ldi r24,lo8(32)
 739               	.LVL27:
 740 048c 8093 C000 		sts 192,r24
 741               	.LM105:
 742 0490 8093 C800 		sts 200,r24
 743               	.LVL28:
 744               	.L32:
 745               	.LM106:
 746 0494 892F      		mov r24,r25
 747               	/* epilogue start */
 748 0496 DF91      		pop r29
 749 0498 CF91      		pop r28
 750 049a 0895      		ret
 751               	.LFE14:
 753               		.comm uart_fifo_tx,16,1
 754               		.comm uart_fifo_rx,16,1
 755               		.comm uart_fifo_data_tx,32,1
 756               		.comm uart_fifo_data_rx,256,1
 845               	.Letext0:
DEFINED SYMBOLS
                            *ABS*:00000000 uart.c
E:\DOCUME~1\Michael\LOCALS~1\Temp/ccrbEIjV.s:2      *ABS*:0000003f __SREG__
E:\DOCUME~1\Michael\LOCALS~1\Temp/ccrbEIjV.s:3      *ABS*:0000003e __SP_H__
E:\DOCUME~1\Michael\LOCALS~1\Temp/ccrbEIjV.s:4      *ABS*:0000003d __SP_L__
E:\DOCUME~1\Michael\LOCALS~1\Temp/ccrbEIjV.s:5      *ABS*:00000034 __CCP__
E:\DOCUME~1\Michael\LOCALS~1\Temp/ccrbEIjV.s:6      *ABS*:00000000 __tmp_reg__
E:\DOCUME~1\Michael\LOCALS~1\Temp/ccrbEIjV.s:7      *ABS*:00000001 __zero_reg__
E:\DOCUME~1\Michael\LOCALS~1\Temp/ccrbEIjV.s:18     .text:00000000 uart_write_string
                            *COM*:00000010 uart_fifo_tx
E:\DOCUME~1\Michael\LOCALS~1\Temp/ccrbEIjV.s:143    .text:000000c0 uart_rx_char
                            *COM*:00000010 uart_fifo_rx
E:\DOCUME~1\Michael\LOCALS~1\Temp/ccrbEIjV.s:189    .text:0000011a uart0_isrtx_enable
E:\DOCUME~1\Michael\LOCALS~1\Temp/ccrbEIjV.s:207    .text:00000126 uart1_isrtx_enable
E:\DOCUME~1\Michael\LOCALS~1\Temp/ccrbEIjV.s:225    .text:00000132 __vector_25
E:\DOCUME~1\Michael\LOCALS~1\Temp/ccrbEIjV.s:277    .text:00000186 __vector_36
E:\DOCUME~1\Michael\LOCALS~1\Temp/ccrbEIjV.s:329    .text:000001da __vector_37
E:\DOCUME~1\Michael\LOCALS~1\Temp/ccrbEIjV.s:394    .text:00000246 __vector_26
E:\DOCUME~1\Michael\LOCALS~1\Temp/ccrbEIjV.s:459    .text:000002b2 uart_init
                            *COM*:00000020 uart_fifo_data_tx
                            *COM*:00000100 uart_fifo_data_rx

UNDEFINED SYMBOLS
fifo_read_char
fifo_init
__do_clear_bss
