<?xml version="1.0" encoding="UTF-8"?>
<efxpt:design_db name="REPEATER" device_def="Ti180M484" location="C:\FPGA\EFINIX\REPEATER\REPEATER" version="2023.2.307" db_version="20232999" last_change_date="Sun Jan 14 23:14:58 2024" xmlns:efxpt="http://www.efinixinc.com/peri_design_db" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.efinixinc.com/peri_design_db peri_design_db.xsd ">
    <efxpt:device_info>
        <efxpt:iobank_info>
            <efxpt:iobank name="2A_2B_2C" iostd="1.8 V LVCMOS" is_dyn_voltage="false" mode_sel_name="2A_2B_2C_MODE_SEL"/>
            <efxpt:iobank name="3A" iostd="1.8 V LVCMOS" is_dyn_voltage="false" mode_sel_name="3A_MODE_SEL"/>
            <efxpt:iobank name="3B_3C" iostd="1.8 V LVCMOS" is_dyn_voltage="false" mode_sel_name="3B_3C_MODE_SEL"/>
            <efxpt:iobank name="4A" iostd="1.8 V LVCMOS" is_dyn_voltage="false" mode_sel_name="4A_MODE_SEL"/>
            <efxpt:iobank name="4B" iostd="1.8 V LVCMOS" is_dyn_voltage="false" mode_sel_name="4B_MODE_SEL"/>
            <efxpt:iobank name="4C" iostd="1.8 V LVCMOS" is_dyn_voltage="false" mode_sel_name="4C_MODE_SEL"/>
            <efxpt:iobank name="BL" iostd="1.8 V LVCMOS" is_dyn_voltage="false" mode_sel_name="BL_MODE_SEL"/>
            <efxpt:iobank name="BR" iostd="1.8 V LVCMOS" is_dyn_voltage="false" mode_sel_name="BR_MODE_SEL"/>
            <efxpt:iobank name="TL" iostd="1.8 V LVCMOS" is_dyn_voltage="false" mode_sel_name="TL_MODE_SEL"/>
            <efxpt:iobank name="TR" iostd="1.8 V LVCMOS" is_dyn_voltage="false" mode_sel_name="TR_MODE_SEL"/>
        </efxpt:iobank_info>
        <efxpt:ctrl_info>
            <efxpt:ctrl name="cfg" ctrl_def="CONFIG_CTRL0" clock_name="" is_clk_invert="false" cbsel_bus_name="cfg_CBSEL" config_ctrl_name="cfg_CONFIG" ena_capture_name="cfg_ENA" error_status_name="cfg_ERROR" um_signal_status_name="cfg_USR_STATUS" is_remote_update_enable="false" is_user_mode_enable="false"/>
        </efxpt:ctrl_info>
        <efxpt:seu_info>
            <efxpt:seu name="seu" block_def="CONFIG_SEU0" mode="auto" ena_detect="false" wait_interval="16500000">
                <efxpt:gen_pin>
                    <efxpt:pin name="seu_START" type_name="START" is_bus="false"/>
                    <efxpt:pin name="seu_INJECT_ERROR" type_name="INJECT_ERROR" is_bus="false"/>
                    <efxpt:pin name="seu_RST" type_name="RST" is_bus="false"/>
                    <efxpt:pin name="seu_CONFIG" type_name="CONFIG" is_bus="false"/>
                    <efxpt:pin name="seu_ERROR" type_name="ERROR" is_bus="false"/>
                    <efxpt:pin name="seu_DONE" type_name="DONE" is_bus="false"/>
                </efxpt:gen_pin>
            </efxpt:seu>
        </efxpt:seu_info>
        <efxpt:clkmux_info>
            <efxpt:clkmux name="GCLKMUX_B" block_def="GCLKMUX_B" is_mux_bot0_dyn="false" is_mux_bot7_dyn="false">
                <efxpt:gen_pin>
                    <efxpt:pin name="" type_name="ROUTE0" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="" type_name="ROUTE1" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="" type_name="ROUTE2" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="" type_name="ROUTE3" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="" type_name="DYN_MUX_OUT_0" is_bus="false"/>
                    <efxpt:pin name="" type_name="DYN_MUX_OUT_7" is_bus="false"/>
                    <efxpt:pin name="" type_name="DYN_MUX_SEL_0" is_bus="true"/>
                    <efxpt:pin name="" type_name="DYN_MUX_SEL_7" is_bus="true"/>
                </efxpt:gen_pin>
            </efxpt:clkmux>
            <efxpt:clkmux name="GCLKMUX_L" block_def="GCLKMUX_L" is_mux_bot0_dyn="false" is_mux_bot7_dyn="false">
                <efxpt:gen_pin>
                    <efxpt:pin name="" type_name="ROUTE0" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="" type_name="ROUTE1" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="" type_name="ROUTE2" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="" type_name="ROUTE3" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="" type_name="DYN_MUX_OUT_0" is_bus="false"/>
                    <efxpt:pin name="" type_name="DYN_MUX_OUT_7" is_bus="false"/>
                    <efxpt:pin name="" type_name="DYN_MUX_SEL_0" is_bus="true"/>
                    <efxpt:pin name="" type_name="DYN_MUX_SEL_7" is_bus="true"/>
                </efxpt:gen_pin>
            </efxpt:clkmux>
            <efxpt:clkmux name="GCLKMUX_R" block_def="GCLKMUX_R" is_mux_bot0_dyn="false" is_mux_bot7_dyn="false">
                <efxpt:gen_pin>
                    <efxpt:pin name="" type_name="ROUTE0" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="" type_name="ROUTE1" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="" type_name="ROUTE2" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="" type_name="ROUTE3" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="" type_name="DYN_MUX_OUT_0" is_bus="false"/>
                    <efxpt:pin name="" type_name="DYN_MUX_OUT_7" is_bus="false"/>
                    <efxpt:pin name="" type_name="DYN_MUX_SEL_0" is_bus="true"/>
                    <efxpt:pin name="" type_name="DYN_MUX_SEL_7" is_bus="true"/>
                </efxpt:gen_pin>
            </efxpt:clkmux>
            <efxpt:clkmux name="GCLKMUX_T" block_def="GCLKMUX_T" is_mux_bot0_dyn="false" is_mux_bot7_dyn="false">
                <efxpt:gen_pin>
                    <efxpt:pin name="" type_name="ROUTE0" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="" type_name="ROUTE1" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="" type_name="ROUTE2" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="" type_name="ROUTE3" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="" type_name="DYN_MUX_OUT_0" is_bus="false"/>
                    <efxpt:pin name="" type_name="DYN_MUX_OUT_7" is_bus="false"/>
                    <efxpt:pin name="" type_name="DYN_MUX_SEL_0" is_bus="true"/>
                    <efxpt:pin name="" type_name="DYN_MUX_SEL_7" is_bus="true"/>
                </efxpt:gen_pin>
            </efxpt:clkmux>
        </efxpt:clkmux_info>
    </efxpt:device_info>
    <efxpt:gpio_info>
        <efxpt:comp_gpio name="ARSTN" gpio_def="GPIOB_N_13" mode="input" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:input_config name="ARSTN" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="ARSTN_PULL_UP_ENA" dyn_delay_en_name="ARSTN_DLY_ENA" dyn_delay_reset_name="ARSTN_DLY_RST" dyn_delay_ctrl_name="ARSTN_DLY_CTRL" clkmux_buf_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="INTB_0" gpio_def="GPIOB_P_15" mode="input" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:input_config name="INTB_0" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="INTB_0_PULL_UP_ENA" dyn_delay_en_name="INTB_0_DLY_ENA" dyn_delay_reset_name="INTB_0_DLY_RST" dyn_delay_ctrl_name="INTB_0_DLY_CTRL" clkmux_buf_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="INTB_1" gpio_def="GPIOB_P_16" mode="input" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:input_config name="INTB_1" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="INTB_1_PULL_UP_ENA" dyn_delay_en_name="INTB_1_DLY_ENA" dyn_delay_reset_name="INTB_1_DLY_RST" dyn_delay_ctrl_name="INTB_1_DLY_CTRL" clkmux_buf_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="LED2" gpio_def="GPIOB_N_02" mode="output" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="LED[2]" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="LED3" gpio_def="GPIOB_P_02" mode="output" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="LED[3]" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="MDC_0" gpio_def="GPIOT_N_13" mode="output" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="MDC_0" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="MDC_1" gpio_def="GPIOL_36" mode="output" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="MDC_1" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="MDIO_0" gpio_def="GPIOT_P_13" mode="inout" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:input_config name="MDIOI_0" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="MDIO_0_PULL_UP_ENA" dyn_delay_en_name="MDIO_0_DLY_ENA" dyn_delay_reset_name="MDIO_0_DLY_RST" dyn_delay_ctrl_name="MDIO_0_DLY_CTRL" clkmux_buf_name=""/>
            <efxpt:output_config name="MDIOO_0" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
            <efxpt:output_enable_config name="MDIOE_0" is_register="false" clock_name="" is_clock_inverted="false" name_oen="MDIO_0_OEN"/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="MDIO_1" gpio_def="GPIOL_00" mode="inout" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:input_config name="MDIOI_1" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="MDIO_1_PULL_UP_ENA" dyn_delay_en_name="MDIO_1_DLY_ENA" dyn_delay_reset_name="MDIO_1_DLY_RST" dyn_delay_ctrl_name="MDIO_1_DLY_CTRL" clkmux_buf_name=""/>
            <efxpt:output_config name="MDIOO_1" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
            <efxpt:output_enable_config name="MDIOE_1" is_register="false" clock_name="" is_clock_inverted="false" name_oen="MDIO_1_OEN"/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="PHYRSTN" gpio_def="GPIOB_N_14" mode="input" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:input_config name="PHYRSTN" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="PHYRSTN_PULL_UP_ENA" dyn_delay_en_name="PHYRSTN_DLY_ENA" dyn_delay_reset_name="PHYRSTN_DLY_RST" dyn_delay_ctrl_name="PHYRSTN_DLY_CTRL" clkmux_buf_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="RCLK_0" gpio_def="GPIOR_P_23" mode="input" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:input_config name="RCLK_0" name_ddio_lo="" conn_type="gclk" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="RCLK_0_PULL_UP_ENA" dyn_delay_en_name="RCLK_0_DLY_ENA" dyn_delay_reset_name="RCLK_0_DLY_RST" dyn_delay_ctrl_name="RCLK_0_DLY_CTRL" clkmux_buf_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="RCLK_1" gpio_def="GPIOR_P_27" mode="input" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:input_config name="RCLK_1" name_ddio_lo="" conn_type="gclk" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="RCLK_1_PULL_UP_ENA" dyn_delay_en_name="RCLK_1_DLY_ENA" dyn_delay_reset_name="RCLK_1_DLY_RST" dyn_delay_ctrl_name="RCLK_1_DLY_CTRL" clkmux_buf_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="RCLK_PLL_0" gpio_def="GPIOR_P_16" mode="input" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:input_config name="RCLK_PLL_0" name_ddio_lo="" conn_type="pll_clkin" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="RCLK_PLL_0_PULL_UP_ENA" dyn_delay_en_name="RCLK_PLL_0_DLY_ENA" dyn_delay_reset_name="RCLK_PLL_0_DLY_RST" dyn_delay_ctrl_name="RCLK_PLL_0_DLY_CTRL" clkmux_buf_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="RCLK_PLL_1" gpio_def="GPIOR_P_45" mode="input" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:input_config name="RCLK_PLL_1" name_ddio_lo="" conn_type="pll_clkin" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="RCLK_PLL_1_PULL_UP_ENA" dyn_delay_en_name="RCLK_PLL_1_DLY_ENA" dyn_delay_reset_name="RCLK_PLL_1_DLY_RST" dyn_delay_ctrl_name="RCLK_PLL_1_DLY_CTRL" clkmux_buf_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="RSTN_0" gpio_def="GPIOB_N_15" mode="inout" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:input_config name="RSTN_0_IN" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="RSTN_0_PULL_UP_ENA" dyn_delay_en_name="RSTN_0_DLY_ENA" dyn_delay_reset_name="RSTN_0_DLY_RST" dyn_delay_ctrl_name="RSTN_0_DLY_CTRL" clkmux_buf_name=""/>
            <efxpt:output_config name="RSTN_0_OUT" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="__gnd__" ddio_type="none" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
            <efxpt:output_enable_config name="RSTN_0" is_register="false" clock_name="" is_clock_inverted="false" name_oen="RSTN_0_OEN"/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="RSTN_1" gpio_def="GPIOB_N_16" mode="inout" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:input_config name="RSTN_1_IN" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="RSTN_1_PULL_UP_ENA" dyn_delay_en_name="RSTN_1_DLY_ENA" dyn_delay_reset_name="RSTN_1_DLY_RST" dyn_delay_ctrl_name="RSTN_1_DLY_CTRL" clkmux_buf_name=""/>
            <efxpt:output_config name="RSTN_1_OUT" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="__gnd__" ddio_type="none" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
            <efxpt:output_enable_config name="RSTN_1" is_register="false" clock_name="" is_clock_inverted="false" name_oen="RSTN_1_OEN"/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="RXD_0_40" gpio_def="GPIOR_N_20" mode="input" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:input_config name="RXD_0[4]" name_ddio_lo="RXD_0[0]" conn_type="normal" is_register="true" clock_name="PLL_RCLK_0" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="resync" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="RXD_0_40_PULL_UP_ENA" dyn_delay_en_name="RXD_0_40_DLY_ENA" dyn_delay_reset_name="RXD_0_40_DLY_RST" dyn_delay_ctrl_name="RXD_0_40_DLY_CTRL" clkmux_buf_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="RXD_0_51" gpio_def="GPIOR_P_20" mode="input" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:input_config name="RXD_0[5]" name_ddio_lo="RXD_0[1]" conn_type="normal" is_register="true" clock_name="PLL_RCLK_0" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="resync" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="RXD_0_51_PULL_UP_ENA" dyn_delay_en_name="RXD_0_51_DLY_ENA" dyn_delay_reset_name="RXD_0_51_DLY_RST" dyn_delay_ctrl_name="RXD_0_51_DLY_CTRL" clkmux_buf_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="RXD_0_62" gpio_def="GPIOR_N_18" mode="input" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:input_config name="RXD_0[6]" name_ddio_lo="RXD_0[2]" conn_type="normal" is_register="true" clock_name="PLL_RCLK_0" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="resync" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="RXD_0_62_PULL_UP_ENA" dyn_delay_en_name="RXD_0_62_DLY_ENA" dyn_delay_reset_name="RXD_0_62_DLY_RST" dyn_delay_ctrl_name="RXD_0_62_DLY_CTRL" clkmux_buf_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="RXD_0_73" gpio_def="GPIOR_P_18" mode="input" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:input_config name="RXD_0[7]" name_ddio_lo="RXD_0[3]" conn_type="normal" is_register="true" clock_name="PLL_RCLK_0" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="resync" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="RXD_0_73_PULL_UP_ENA" dyn_delay_en_name="RXD_0_73_DLY_ENA" dyn_delay_reset_name="RXD_0_73_DLY_RST" dyn_delay_ctrl_name="RXD_0_73_DLY_CTRL" clkmux_buf_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="RXD_1_40" gpio_def="GPIOR_N_43" mode="input" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:input_config name="RXD_1[4]" name_ddio_lo="RXD_1[0]" conn_type="normal" is_register="true" clock_name="PLL_RCLK_1" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="resync" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="RXD_1_40_PULL_UP_ENA" dyn_delay_en_name="RXD_1_40_DLY_ENA" dyn_delay_reset_name="RXD_1_40_DLY_RST" dyn_delay_ctrl_name="RXD_1_40_DLY_CTRL" clkmux_buf_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="RXD_1_51" gpio_def="GPIOR_P_43" mode="input" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:input_config name="RXD_1[5]" name_ddio_lo="RXD_1[1]" conn_type="normal" is_register="true" clock_name="PLL_RCLK_1" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="resync" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="RXD_1_51_PULL_UP_ENA" dyn_delay_en_name="RXD_1_51_DLY_ENA" dyn_delay_reset_name="RXD_1_51_DLY_RST" dyn_delay_ctrl_name="RXD_1_51_DLY_CTRL" clkmux_buf_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="RXD_1_62" gpio_def="GPIOR_N_42" mode="input" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:input_config name="RXD_1[6]" name_ddio_lo="RXD_1[2]" conn_type="normal" is_register="true" clock_name="PLL_RCLK_1" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="resync" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="RXD_1_62_PULL_UP_ENA" dyn_delay_en_name="RXD_1_62_DLY_ENA" dyn_delay_reset_name="RXD_1_62_DLY_RST" dyn_delay_ctrl_name="RXD_1_62_DLY_CTRL" clkmux_buf_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="RXD_1_73" gpio_def="GPIOR_P_42" mode="input" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:input_config name="RXD_1[7]" name_ddio_lo="RXD_1[3]" conn_type="normal" is_register="true" clock_name="PLL_RCLK_1" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="resync" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="RXD_1_73_PULL_UP_ENA" dyn_delay_en_name="RXD_1_73_DLY_ENA" dyn_delay_reset_name="RXD_1_73_DLY_RST" dyn_delay_ctrl_name="RXD_1_73_DLY_CTRL" clkmux_buf_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="RX_CTL_0" gpio_def="GPIOR_N_17" mode="input" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:input_config name="RXER_0" name_ddio_lo="RXDV_0" conn_type="normal" is_register="true" clock_name="PLL_RCLK_0" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="resync" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="RX_CTL_0_PULL_UP_ENA" dyn_delay_en_name="RX_CTL_0_DLY_ENA" dyn_delay_reset_name="RX_CTL_0_DLY_RST" dyn_delay_ctrl_name="RX_CTL_0_DLY_CTRL" clkmux_buf_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="RX_CTL_1" gpio_def="GPIOR_N_44" mode="input" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:input_config name="RXER_1" name_ddio_lo="RXDV_1" conn_type="normal" is_register="true" clock_name="PLL_RCLK_1" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="resync" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="RX_CTL_1_PULL_UP_ENA" dyn_delay_en_name="RX_CTL_1_DLY_ENA" dyn_delay_reset_name="RX_CTL_1_DLY_RST" dyn_delay_ctrl_name="RX_CTL_1_DLY_CTRL" clkmux_buf_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="TCLK_0" gpio_def="GPIOR_P_24" mode="output" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="TCLK_1_0" name_ddio_lo="TCLK_0_0" register_option="register" clock_name="PLL_RCLK_0_90" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="resync" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="TCLK_1" gpio_def="GPIOR_P_31" mode="output" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="TCLK_1_1" name_ddio_lo="TCLK_0_1" register_option="register" clock_name="PLL_RCLK_1_90" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="resync" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="TXD_0_40" gpio_def="GPIOT_N_20" mode="output" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="TXD_0[4]" name_ddio_lo="TXD_0[0]" register_option="register" clock_name="PLL_RCLK_0" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="resync" delay="0" is_serial="false" drive_strength="4" fastclk_name="TCLK_0"/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="TXD_0_51" gpio_def="GPIOT_P_20" mode="output" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="TXD_0[5]" name_ddio_lo="TXD_0[1]" register_option="register" clock_name="PLL_RCLK_0" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="resync" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="TXD_0_62" gpio_def="GPIOR_N_21" mode="output" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="TXD_0[6]" name_ddio_lo="TXD_0[2]" register_option="register" clock_name="PLL_RCLK_0" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="resync" delay="0" is_serial="false" drive_strength="4" fastclk_name="TCLK_0"/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="TXD_0_73" gpio_def="GPIOR_P_21" mode="output" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="TXD_0[7]" name_ddio_lo="TXD_0[3]" register_option="register" clock_name="PLL_RCLK_0" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="resync" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="TXD_1_40" gpio_def="GPIOR_N_28" mode="output" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="TXD_1[4]" name_ddio_lo="TXD_1[0]" register_option="register" clock_name="PLL_RCLK_1" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="resync" delay="0" is_serial="false" drive_strength="4" fastclk_name="TCLK_1"/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="TXD_1_51" gpio_def="GPIOR_P_28" mode="output" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="TXD_1[5]" name_ddio_lo="TXD_1[1]" register_option="register" clock_name="PLL_RCLK_1" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="resync" delay="0" is_serial="false" drive_strength="4" fastclk_name="TCLK_1"/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="TXD_1_62" gpio_def="GPIOR_N_25" mode="output" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="TXD_1[6]" name_ddio_lo="TXD_1[2]" register_option="register" clock_name="PLL_RCLK_1" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="resync" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="TXD_1_73" gpio_def="GPIOR_P_25" mode="output" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="TXD_1[7]" name_ddio_lo="TXD_1[3]" register_option="register" clock_name="PLL_RCLK_1" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="resync" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="TX_CTL_0" gpio_def="GPIOR_P_22" mode="output" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="TXER_0" name_ddio_lo="TXEN_0" register_option="register" clock_name="PLL_RCLK_0" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="resync" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="TX_CTL_1" gpio_def="GPIOR_P_26" mode="output" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="TXER_1" name_ddio_lo="TXEN_1" register_option="register" clock_name="PLL_RCLK_1" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="resync" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:global_unused_config state="input with weak pullup"/>
    </efxpt:gpio_info>
    <efxpt:pll_info>
        <efxpt:pll name="PLL_RCLK_0" pll_def="PLL_BR0" ref_clock_name="" ref_clock_freq="125.0000" multiplier="1" pre_divider="1" post_divider="4" reset_name="" locked_name="" is_ipfrz="false" is_bypass_lock="true">
            <efxpt:adv_prop ref_clock_mode="external" ref_clock1_name="" ext_ref_clock_id="3" clksel_name="" feedback_clock_name="PLL_RCLK_0" feedback_mode="local"/>
            <efxpt:gen_pin>
                <efxpt:pin name="" type_name="SHIFT_ENA" is_bus="false"/>
                <efxpt:pin name="" type_name="DESKEWED" is_bus="false"/>
                <efxpt:pin name="" type_name="SHIFT" is_bus="true"/>
                <efxpt:pin name="" type_name="SHIFT_SEL" is_bus="true"/>
            </efxpt:gen_pin>
            <efxpt:comp_output_clock name="PLL_RCLK_0" number="0" out_divider="10" is_dyn_phase="false" phase_setting="0" is_inverted="false" conn_type="gclk" clkmux_buf_name="">
                <efxpt:gen_pin/>
            </efxpt:comp_output_clock>
            <efxpt:comp_output_clock name="PLL_RCLK_0_90" number="1" out_divider="10" is_dyn_phase="false" phase_setting="5" is_inverted="false" conn_type="gclk" clkmux_buf_name="">
                <efxpt:gen_pin/>
            </efxpt:comp_output_clock>
            <efxpt:comp_prop/>
        </efxpt:pll>
        <efxpt:pll name="PLL_RCLK_1" pll_def="PLL_TR0" ref_clock_name="" ref_clock_freq="125.0000" multiplier="1" pre_divider="1" post_divider="4" reset_name="" locked_name="" is_ipfrz="false" is_bypass_lock="true">
            <efxpt:adv_prop ref_clock_mode="external" ref_clock1_name="" ext_ref_clock_id="2" clksel_name="" feedback_clock_name="PLL_RCLK_1" feedback_mode="local"/>
            <efxpt:gen_pin>
                <efxpt:pin name="" type_name="SHIFT_ENA" is_bus="false"/>
                <efxpt:pin name="" type_name="DESKEWED" is_bus="false"/>
                <efxpt:pin name="" type_name="SHIFT" is_bus="true"/>
                <efxpt:pin name="" type_name="SHIFT_SEL" is_bus="true"/>
            </efxpt:gen_pin>
            <efxpt:comp_output_clock name="PLL_RCLK_1" number="0" out_divider="10" is_dyn_phase="false" phase_setting="0" is_inverted="false" conn_type="gclk" clkmux_buf_name="">
                <efxpt:gen_pin/>
            </efxpt:comp_output_clock>
            <efxpt:comp_output_clock name="PLL_RCLK_1_90" number="1" out_divider="10" is_dyn_phase="false" phase_setting="5" is_inverted="false" conn_type="gclk" clkmux_buf_name="">
                <efxpt:gen_pin/>
            </efxpt:comp_output_clock>
            <efxpt:comp_prop/>
        </efxpt:pll>
    </efxpt:pll_info>
    <efxpt:osc_info/>
    <efxpt:lvds_info/>
    <efxpt:mipi_info/>
    <efxpt:jtag_info/>
    <efxpt:ddr_info/>
    <efxpt:mipi_dphy_info/>
    <efxpt:pll_ssc_info/>
</efxpt:design_db>
