# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../fifo.gen/sources_1/ip/dcfifo_8x256_8x256/sim/dcfifo_8x256_8x256.v" \
"../../../../fifo.srcs/sources_1/new/dcfifo.v" \
"../../../../fifo.srcs/sources_1/new/dcfifo_rd.v" \
"../../../../fifo.srcs/sources_1/new/dcfifo_wr.v" \
"../../../../fifo.srcs/sim_1/new/tb_dcfifo.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
