{
  "cycles": 208,
  "memories": {
    "b": [
      "7.5"
    ],
    "ret": [
      "2.738555908203125"
    ],
    "x": [
      "0.5"
    ]
  }
}
---STDERR---
[fud] WARNING: Unknown option `verilog.top_module' for stage `verilog'
[fud] WARNING: Unknown option `verilog.priority' for stage `verilog'
