/*
 * File Name:         D:\Matlab_Vhd\smartCart\OTLADKA\ipcore\head_ip_v1_0\include\head_ip_addr.h
 * Description:       C Header File
 * Created:           2016-07-28 11:39:04
*/

#ifndef HEAD_IP_H_
#define HEAD_IP_H_

#define  IPCore_Reset_head_ip           0x0  //write 0x1 to bit 0 to reset IP core
#define  IPCore_Enable_head_ip          0x4  //enabled (by default) when bit 0 is 0x1
#define  comanda_Data_head_ip           0x100  //data register for port comanda
#define  data_in_1_Data_head_ip         0x104  //data register for port data_in_1
#define  data_in_2_Data_head_ip         0x108  //data register for port data_in_2
#define  data_in_3_Data_head_ip         0x10C  //data register for port data_in_3
#define  data_in_4_Data_head_ip         0x110  //data register for port data_in_4
#define  data_in_5_Data_head_ip         0x114  //data register for port data_in_5
#define  data_in_6_Data_head_ip         0x118  //data register for port data_in_6
#define  data_in_7_Data_head_ip         0x11C  //data register for port data_in_7
#define  data_in_8_Data_head_ip         0x120  //data register for port data_in_8
#define  data_in_9_Data_head_ip         0x124  //data register for port data_in_9
#define  data_in_10_Data_head_ip        0x128  //data register for port data_in_10
#define  data_in_11_Data_head_ip        0x12C  //data register for port data_in_11
#define  data_in_12_Data_head_ip        0x130  //data register for port data_in_12
#define  data_in_13_Data_head_ip        0x134  //data register for port data_in_13
#define  data_in_14_Data_head_ip        0x138  //data register for port data_in_14
#define  data_in_15_Data_head_ip        0x13C  //data register for port data_in_15
#define  data_in_16_Data_head_ip        0x140  //data register for port data_in_16
#define  data_in_17_Data_head_ip        0x144  //data register for port data_in_17
#define  data_in_18_Data_head_ip        0x148  //data register for port data_in_18
#define  data_in_19_Data_head_ip        0x14C  //data register for port data_in_19
#define  data_in_20_Data_head_ip        0x150  //data register for port data_in_20
#define  data_in_21_Data_head_ip        0x154  //data register for port data_in_21
#define  data_in_22_Data_head_ip        0x158  //data register for port data_in_22
#define  data_in_23_Data_head_ip        0x15C  //data register for port data_in_23
#define  data_in_24_Data_head_ip        0x160  //data register for port data_in_24
#define  data_in_25_Data_head_ip        0x164  //data register for port data_in_25
#define  data_in_26_Data_head_ip        0x168  //data register for port data_in_26
#define  data_in_27_Data_head_ip        0x16C  //data register for port data_in_27
#define  data_in_28_Data_head_ip        0x170  //data register for port data_in_28
#define  data_in_29_Data_head_ip        0x174  //data register for port data_in_29
#define  data_in_30_Data_head_ip        0x178  //data register for port data_in_30
#define  data_in_31_Data_head_ip        0x17C  //data register for port data_in_31
#define  data_in_32_Data_head_ip        0x180  //data register for port data_in_32
#define  data_in_33_Data_head_ip        0x184  //data register for port data_in_33
#define  data_in_34_Data_head_ip        0x188  //data register for port data_in_34
#define  data_in_35_Data_head_ip        0x18C  //data register for port data_in_35
#define  data_in_36_Data_head_ip        0x190  //data register for port data_in_36
#define  data_in_37_Data_head_ip        0x194  //data register for port data_in_37
#define  data_in_38_Data_head_ip        0x198  //data register for port data_in_38
#define  data_in_39_Data_head_ip        0x19C  //data register for port data_in_39
#define  data_in_40_Data_head_ip        0x1A0  //data register for port data_in_40
#define  data_in_41_Data_head_ip        0x1A4  //data register for port data_in_41
#define  data_in_42_Data_head_ip        0x1A8  //data register for port data_in_42
#define  data_in_43_Data_head_ip        0x1AC  //data register for port data_in_43
#define  data_in_44_Data_head_ip        0x1B0  //data register for port data_in_44
#define  data_in_45_Data_head_ip        0x1B4  //data register for port data_in_45
#define  data_in_46_Data_head_ip        0x1B8  //data register for port data_in_46
#define  data_in_47_Data_head_ip        0x1BC  //data register for port data_in_47
#define  data_in_48_Data_head_ip        0x1C0  //data register for port data_in_48
#define  data_in_49_Data_head_ip        0x1C4  //data register for port data_in_49
#define  data_in_50_Data_head_ip        0x1C8  //data register for port data_in_50
#define  data_in_51_Data_head_ip        0x1CC  //data register for port data_in_51
#define  data_in_52_Data_head_ip        0x1D0  //data register for port data_in_52
#define  data_in_53_Data_head_ip        0x1D4  //data register for port data_in_53
#define  data_in_54_Data_head_ip        0x1D8  //data register for port data_in_54
#define  data_in_55_Data_head_ip        0x1DC  //data register for port data_in_55
#define  data_in_56_Data_head_ip        0x1E0  //data register for port data_in_56
#define  data_in_57_Data_head_ip        0x1E4  //data register for port data_in_57
#define  data_in_58_Data_head_ip        0x1E8  //data register for port data_in_58
#define  data_in_59_Data_head_ip        0x1EC  //data register for port data_in_59
#define  data_in_60_Data_head_ip        0x1F0  //data register for port data_in_60
#define  data_in_61_Data_head_ip        0x1F4  //data register for port data_in_61
#define  data_in_62_Data_head_ip        0x1F8  //data register for port data_in_62
#define  data_in_63_Data_head_ip        0x1FC  //data register for port data_in_63
#define  data_in_64_Data_head_ip        0x200  //data register for port data_in_64
#define  Time_transition_Data_head_ip   0x204  //data register for port Time_transition
#define  Out1_Data_head_ip              0x208  //data register for port Out1
#define  Out2_Data_head_ip              0x20C  //data register for port Out2
#define  Out3_Data_head_ip              0x210  //data register for port Out3
#define  Out4_Data_head_ip              0x214  //data register for port Out4
#define  Out5_Data_head_ip              0x218  //data register for port Out5
#define  Out6_Data_head_ip              0x21C  //data register for port Out6
#define  Out7_Data_head_ip              0x220  //data register for port Out7
#define  Out8_Data_head_ip              0x224  //data register for port Out8
#define  Time_pause_Data_head_ip        0x228  //data register for port Time_pause
#define  Time_reciv_Data_head_ip        0x22C  //data register for port Time_reciv
#define  Time_transmit_Data_head_ip     0x230  //data register for port Time_transmit
#define  Time_interval_Data_head_ip     0x234  //data register for port Time_interval
#define  status_Data_head_ip            0x238  //data register for port status

#endif /* HEAD_IP_H_ */
