#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Sun Nov  9 12:54:18 2025
# Process ID         : 9744
# Current directory  : C:/KF/verilog/project_1/vivado
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent8104 C:\KF\verilog\project_1\vivado\project_1.xpr
# Log file           : C:/KF/verilog/project_1/vivado/vivado.log
# Journal file       : C:/KF/verilog/project_1/vivado\vivado.jou
# Running On         : DESKTOP-M6M8OHC
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 7 9700X 8-Core Processor             
# CPU Frequency      : 3800 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 33990 MB
# Swap memory        : 2147 MB
# Total Virtual      : 36138 MB
# Available Virtual  : 8822 MB
#-----------------------------------------------------------
start_gui
open_project C:/KF/verilog/project_1/vivado/project_1.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu208ld\production\2.0\board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu216ld\production\2.0\board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu670ld\1.0\board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/KF/verilog/project_1/vivado/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu208ld\production\2.0\board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu216ld\production\2.0\board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu670ld\1.0\board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Project 1-5713] Board part '' set for the project  is not found. BoardPart property will be unset. Please select board from latest repo build 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/KF/verilog/project_1/tb/tb_top_kf_multiframe_vec.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/KF/verilog/project_1/tb/tb_top_kf_multiframe_vec.v
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/KF/verilog/project_1/tb/tb_top_kf_multiframe_mem.v
update_compile_order -fileset sim_1
set_property top tb_top_kf_multiframe_mem [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_kf_multiframe_mem'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_kf_multiframe_mem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_kf_multiframe_mem_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/tb/tb_top_kf_multiframe_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_kf_multiframe_mem
WARNING: [VRFC 10-3380] identifier 'done' is used before its declaration [C:/KF/verilog/project_1/tb/tb_top_kf_multiframe_mem.v:49]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_kf_multiframe_mem_behav xil_defaultlib.tb_top_kf_multiframe_mem xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_kf_multiframe_mem_behav xil_defaultlib.tb_top_kf_multiframe_mem xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_state_serial.v" Line 9. Module prior_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" Line 27. Module prior_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/est_output_serial.v" Line 10. Module est_output_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/kg_semipar.v" Line 12. Module kg_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/inv2_serial.v" Line 13. Module inv2_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" Line 11. Module goldschmidt_struct_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_abs.v" Line 3. Module fxp_abs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_state_serial.v" Line 9. Module post_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 11. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_state_serial.v" Line 9. Module prior_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" Line 27. Module prior_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/est_output_serial.v" Line 10. Module est_output_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/kg_semipar.v" Line 12. Module kg_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/inv2_serial.v" Line 13. Module inv2_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" Line 11. Module goldschmidt_struct_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_abs.v" Line 3. Module fxp_abs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_state_serial.v" Line 9. Module post_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 11. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fxp_mul
Compiling module xil_defaultlib.fxp_add(N=40)
Compiling module xil_defaultlib.prior_state_serial
Compiling module xil_defaultlib.prior_cov_semipar
Compiling module xil_defaultlib.est_output_serial
Compiling module xil_defaultlib.fxp_sub
Compiling module xil_defaultlib.goldschmidt_struct_default
Compiling module xil_defaultlib.inv2_serial
Compiling module xil_defaultlib.kg_semipar
Compiling module xil_defaultlib.q_serial
Compiling module xil_defaultlib.subsystem_eq1_default
Compiling module xil_defaultlib.fxp_abs
Compiling module xil_defaultlib.r_serial
Compiling module xil_defaultlib.post_state_serial
Compiling module xil_defaultlib.fxp_sub(N=40)
Compiling module xil_defaultlib.post_cov_semipar
Compiling module xil_defaultlib.top_kf_default
Compiling module xil_defaultlib.tb_top_kf_multiframe_mem
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_kf_multiframe_mem_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1842.465 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_kf_multiframe_mem_behav -key {Behavioral:sim_1:Functional:tb_top_kf_multiframe_mem} -tclbatch {tb_top_kf_multiframe_mem.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_top_kf_multiframe_mem.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File z00.mem referenced on C:/KF/verilog/project_1/rtl/fxp_mul.v at line 12 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: File z10.mem referenced on C:/KF/verilog/project_1/rtl/fxp_mul.v at line 12 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: File x00_golden.mem referenced on C:/KF/verilog/project_1/rtl/fxp_mul.v at line 12 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: File x10_golden.mem referenced on C:/KF/verilog/project_1/rtl/fxp_mul.v at line 12 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: File a00.mem referenced on C:/KF/verilog/project_1/rtl/fxp_mul.v at line 12 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: File a01.mem referenced on C:/KF/verilog/project_1/rtl/fxp_mul.v at line 12 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: File a10.mem referenced on C:/KF/verilog/project_1/rtl/fxp_mul.v at line 12 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: File a11.mem referenced on C:/KF/verilog/project_1/rtl/fxp_mul.v at line 12 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: File b00.mem referenced on C:/KF/verilog/project_1/rtl/fxp_mul.v at line 12 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: File b01.mem referenced on C:/KF/verilog/project_1/rtl/fxp_mul.v at line 12 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: File b10.mem referenced on C:/KF/verilog/project_1/rtl/fxp_mul.v at line 12 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: File b11.mem referenced on C:/KF/verilog/project_1/rtl/fxp_mul.v at line 12 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: File h00.mem referenced on C:/KF/verilog/project_1/rtl/fxp_mul.v at line 12 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: File h01.mem referenced on C:/KF/verilog/project_1/rtl/fxp_mul.v at line 12 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: File h10.mem referenced on C:/KF/verilog/project_1/rtl/fxp_mul.v at line 12 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: File h11.mem referenced on C:/KF/verilog/project_1/rtl/fxp_mul.v at line 12 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: File x00_prev.mem referenced on C:/KF/verilog/project_1/rtl/fxp_mul.v at line 12 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: File x10_prev.mem referenced on C:/KF/verilog/project_1/rtl/fxp_mul.v at line 12 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: File u00.mem referenced on C:/KF/verilog/project_1/rtl/fxp_mul.v at line 12 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: File u10.mem referenced on C:/KF/verilog/project_1/rtl/fxp_mul.v at line 12 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: File beta.mem referenced on C:/KF/verilog/project_1/rtl/fxp_mul.v at line 12 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: File sigma2_00.mem referenced on C:/KF/verilog/project_1/rtl/fxp_mul.v at line 12 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: File sigma2_01.mem referenced on C:/KF/verilog/project_1/rtl/fxp_mul.v at line 12 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: File sigma2_10.mem referenced on C:/KF/verilog/project_1/rtl/fxp_mul.v at line 12 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: File sigma2_11.mem referenced on C:/KF/verilog/project_1/rtl/fxp_mul.v at line 12 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
Detected 0 frames.
Summary: PASS=0  FAIL=0  (EPS=2 LSB)
$finish called at time : 55 ns : File "C:/KF/verilog/project_1/tb/tb_top_kf_multiframe_mem.v" Line 237
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_kf_multiframe_mem_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1843.027 ; gain = 0.562
set_property verilog_define {} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_kf_multiframe_mem'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_kf_multiframe_mem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_kf_multiframe_mem_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/est_output_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module est_output_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_abs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module goldschmidt_struct
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/inv2_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv2_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/kg_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kg_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_cov_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/post_state_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_state_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prior_cov_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/prior_state_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prior_state_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/q_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module q_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/r_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/subsystem_eq1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subsystem_eq1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/top_kf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kf
WARNING: [VRFC 10-3380] identifier 'kg_done' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf.v:159]
WARNING: [VRFC 10-3380] identifier 'z_done' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf.v:161]
WARNING: [VRFC 10-3380] identifier 'pc_done' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf.v:163]
WARNING: [VRFC 10-3380] identifier 'kg_done' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf.v:191]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/tb/tb_top_kf_multiframe_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_kf_multiframe_mem
WARNING: [VRFC 10-3380] identifier 'done' is used before its declaration [C:/KF/verilog/project_1/tb/tb_top_kf_multiframe_mem.v:49]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_kf_multiframe_mem_behav xil_defaultlib.tb_top_kf_multiframe_mem xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_kf_multiframe_mem_behav xil_defaultlib.tb_top_kf_multiframe_mem xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_state_serial.v" Line 9. Module prior_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" Line 27. Module prior_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/est_output_serial.v" Line 10. Module est_output_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/kg_semipar.v" Line 12. Module kg_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/inv2_serial.v" Line 13. Module inv2_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" Line 11. Module goldschmidt_struct_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_abs.v" Line 3. Module fxp_abs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_state_serial.v" Line 9. Module post_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 11. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_state_serial.v" Line 9. Module prior_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" Line 27. Module prior_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/est_output_serial.v" Line 10. Module est_output_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/kg_semipar.v" Line 12. Module kg_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/inv2_serial.v" Line 13. Module inv2_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" Line 11. Module goldschmidt_struct_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_abs.v" Line 3. Module fxp_abs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_state_serial.v" Line 9. Module post_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 11. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fxp_mul
Compiling module xil_defaultlib.fxp_add(N=40)
Compiling module xil_defaultlib.prior_state_serial
Compiling module xil_defaultlib.prior_cov_semipar
Compiling module xil_defaultlib.est_output_serial
Compiling module xil_defaultlib.fxp_sub
Compiling module xil_defaultlib.goldschmidt_struct_default
Compiling module xil_defaultlib.inv2_serial
Compiling module xil_defaultlib.kg_semipar
Compiling module xil_defaultlib.q_serial
Compiling module xil_defaultlib.subsystem_eq1_default
Compiling module xil_defaultlib.fxp_abs
Compiling module xil_defaultlib.r_serial
Compiling module xil_defaultlib.post_state_serial
Compiling module xil_defaultlib.fxp_sub(N=40)
Compiling module xil_defaultlib.post_cov_semipar
Compiling module xil_defaultlib.top_kf_default
Compiling module xil_defaultlib.tb_top_kf_multiframe_mem
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_kf_multiframe_mem_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1869.520 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_kf_multiframe_mem_behav -key {Behavioral:sim_1:Functional:tb_top_kf_multiframe_mem} -tclbatch {tb_top_kf_multiframe_mem.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_top_kf_multiframe_mem.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Detected 200 frames.
Frame 0 FAIL  d0=1048 LSB  d1=-1 LSB  X=[6 -85]  G=[-1042 -84]
Frame 1 FAIL  d0=92 LSB  d1=-347 LSB  X=[-2075 -791]  G=[-2167 -444]
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_kf_multiframe_mem_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1869.520 ; gain = 0.000
run all
Frame 2 FAIL  d0=2299 LSB  d1=-551 LSB  X=[-947 -237]  G=[-3246 314]
Frame 3 FAIL  d0=3084 LSB  d1=-1263 LSB  X=[-1009 -457]  G=[-4093 806]
Frame 4 FAIL  d0=2825 LSB  d1=-1391 LSB  X=[-963 -188]  G=[-3788 1203]
Frame 5 FAIL  d0=-2564 LSB  d1=-4336 LSB  X=[-3885 -1565]  G=[-1321 2771]
Frame 6 FAIL  d0=541 LSB  d1=-2353 LSB  X=[397 446]  G=[-144 2799]
Frame 7 FAIL  d0=-8111 LSB  d1=-3907 LSB  X=[-5543 -1253]  G=[2568 2654]
Frame 8 FAIL  d0=78012 LSB  d1=424576 LSB  X=[84164 427699]  G=[6152 3123]
Frame 9 FAIL  d0=399697 LSB  d1=-505962 LSB  X=[409137 -502124]  G=[9440 3838]
Frame 10 FAIL  d0=190286 LSB  d1=273755 LSB  X=[203889 277676]  G=[13603 3921]
Frame 11 FAIL  d0=-265819 LSB  d1=-112966 LSB  X=[-249955 -109852]  G=[15864 3114]
Frame 12 FAIL  d0=-435526 LSB  d1=-351217 LSB  X=[-416409 -348992]  G=[19117 2225]
Frame 13 FAIL  d0=174288 LSB  d1=468762 LSB  X=[193182 470982]  G=[18894 2220]
Frame 14 FAIL  d0=186354 LSB  d1=-365356 LSB  X=[207371 -363552]  G=[21017 1804]
Frame 15 FAIL  d0=-83360 LSB  d1=201405 LSB  X=[-60834 202233]  G=[22526 828]
Frame 16 FAIL  d0=89375 LSB  d1=276014 LSB  X=[113216 277935]  G=[23841 1921]
Frame 17 FAIL  d0=-353366 LSB  d1=101608 LSB  X=[-327942 102224]  G=[25424 616]
Frame 18 FAIL  d0=-509763 LSB  d1=495092 LSB  X=[-484784 496791]  G=[24979 1699]
Frame 19 FAIL  d0=-206563 LSB  d1=-294805 LSB  X=[-179129 -291763]  G=[27434 3042]
Frame 20 FAIL  d0=40976 LSB  d1=74955 LSB  X=[72078 77503]  G=[31102 2548]
Frame 21 FAIL  d0=171599 LSB  d1=-32082 LSB  X=[205635 -30547]  G=[34036 1535]
Frame 22 FAIL  d0=170437 LSB  d1=223827 LSB  X=[205661 226182]  G=[35224 2355]
Frame 23 FAIL  d0=-404701 LSB  d1=394855 LSB  X=[-367063 395627]  G=[37638 772]
Frame 24 FAIL  d0=-514919 LSB  d1=-357880 LSB  X=[-476539 -355206]  G=[38380 2674]
Frame 25 FAIL  d0=-104832 LSB  d1=-107856 LSB  X=[-62185 -105284]  G=[42647 2572]
Frame 26 FAIL  d0=-58880 LSB  d1=160874 LSB  X=[-12658 163032]  G=[46222 2158]
Frame 27 FAIL  d0=-286106 LSB  d1=390391 LSB  X=[-237907 393300]  G=[48199 2909]
Frame 28 FAIL  d0=-28967 LSB  d1=494753 LSB  X=[21566 496727]  G=[50533 1974]
Frame 29 FAIL  d0=-154036 LSB  d1=38978 LSB  X=[-101999 40713]  G=[52037 1735]
Frame 30 FAIL  d0=-245013 LSB  d1=387184 LSB  X=[-191549 389162]  G=[53464 1978]
Frame 31 FAIL  d0=-25940 LSB  d1=-206653 LSB  X=[29753 -205130]  G=[55693 1523]
Frame 32 FAIL  d0=-558702 LSB  d1=317994 LSB  X=[-500334 318833]  G=[58368 839]
Frame 33 FAIL  d0=274705 LSB  d1=162288 LSB  X=[335057 163111]  G=[60352 823]
Frame 34 FAIL  d0=-145109 LSB  d1=-57365 LSB  X=[-86476 -59054]  G=[58633 -1689]
Frame 35 FAIL  d0=241892 LSB  d1=-435189 LSB  X=[298261 -437301]  G=[56369 -2112]
Frame 36 FAIL  d0=-396530 LSB  d1=-411268 LSB  X=[-342816 -412954]  G=[53714 -1686]
Frame 37 FAIL  d0=90661 LSB  d1=140846 LSB  X=[141245 139392]  G=[50584 -1454]
Frame 38 FAIL  d0=-425582 LSB  d1=-13618 LSB  X=[-376390 -14239]  G=[49192 -621]
Frame 39 FAIL  d0=-21713 LSB  d1=-242965 LSB  X=[26396 -243709]  G=[48109 -744]
Frame 40 FAIL  d0=156193 LSB  d1=-93072 LSB  X=[203546 -93733]  G=[47353 -661]
Frame 41 FAIL  d0=-282793 LSB  d1=157204 LSB  X=[-236384 156745]  G=[46409 -459]
Frame 42 FAIL  d0=-21445 LSB  d1=93476 LSB  X=[25006 93598]  G=[46451 122]
Frame 43 FAIL  d0=-15312 LSB  d1=-32036 LSB  X=[30058 -32472]  G=[45370 -436]
Frame 44 FAIL  d0=-330218 LSB  d1=-375163 LSB  X=[-285256 -375948]  G=[44962 -785]
Frame 45 FAIL  d0=440268 LSB  d1=-323704 LSB  X=[483515 -323420]  G=[43247 284]
Frame 46 FAIL  d0=-487139 LSB  d1=-161468 LSB  X=[-443549 -161555]  G=[43590 -87]
Frame 47 FAIL  d0=-434183 LSB  d1=143137 LSB  X=[-391072 143351]  G=[43111 214]
Frame 48 FAIL  d0=15700 LSB  d1=455373 LSB  X=[61159 456631]  G=[45459 1258]
Frame 49 FAIL  d0=31144 LSB  d1=261980 LSB  X=[77933 263682]  G=[46789 1702]
Frame 50 FAIL  d0=220787 LSB  d1=-221687 LSB  X=[270768 -219070]  G=[49981 2617]
Frame 51 FAIL  d0=261983 LSB  d1=478166 LSB  X=[313721 480654]  G=[51738 2488]
Frame 52 FAIL  d0=172618 LSB  d1=-346832 LSB  X=[225071 -342970]  G=[52453 3862]
Frame 53 FAIL  d0=-41120 LSB  d1=134096 LSB  X=[15264 136792]  G=[56384 2696]
Frame 54 FAIL  d0=331164 LSB  d1=-467695 LSB  X=[388877 -463885]  G=[57713 3810]
Frame 55 FAIL  d0=228236 LSB  d1=-460180 LSB  X=[290540 -454344]  G=[62304 5836]
Frame 56 FAIL  d0=-200532 LSB  d1=-207200 LSB  X=[-131782 -201438]  G=[68750 5762]
Frame 57 FAIL  d0=-66080 LSB  d1=272615 LSB  X=[6483 278415]  G=[72563 5800]
Frame 58 FAIL  d0=195424 LSB  d1=280241 LSB  X=[273660 287933]  G=[78236 7692]
Frame 59 FAIL  d0=-539464 LSB  d1=-427494 LSB  X=[-452702 -419999]  G=[86762 7495]
Frame 60 FAIL  d0=183015 LSB  d1=222927 LSB  X=[277468 231228]  G=[94453 8301]
Frame 61 FAIL  d0=-524780 LSB  d1=134464 LSB  X=[-421977 143577]  G=[102803 9113]
Frame 62 FAIL  d0=287871 LSB  d1=-105371 LSB  X=[399404 -95907]  G=[111533 9464]
Frame 63 FAIL  d0=-209950 LSB  d1=281584 LSB  X=[-87823 292000]  G=[122127 10416]
Frame 64 FAIL  d0=-357088 LSB  d1=373075 LSB  X=[-224079 383229]  G=[133009 10154]
Frame 65 FAIL  d0=15961 LSB  d1=425363 LSB  X=[158687 435236]  G=[142726 9873]
Frame 66 FAIL  d0=-392518 LSB  d1=313701 LSB  X=[-238646 324043]  G=[153872 10342]
Frame 67 FAIL  d0=-475829 LSB  d1=-78045 LSB  X=[-312318 -67631]  G=[163511 10414]
Frame 68 FAIL  d0=-452227 LSB  d1=-392208 LSB  X=[-276353 -380661]  G=[175874 11547]
Frame 69 FAIL  d0=-380489 LSB  d1=-412757 LSB  X=[-193254 -400196]  G=[187235 12561]
Frame 70 FAIL  d0=-144791 LSB  d1=-426467 LSB  X=[55157 -413597]  G=[199948 12870]
Frame 71 FAIL  d0=-82793 LSB  d1=136815 LSB  X=[129532 148461]  G=[212325 11646]
Frame 72 FAIL  d0=-211830 LSB  d1=-162797 LSB  X=[12063 -152141]  G=[223893 10656]
Frame 73 FAIL  d0=-210179 LSB  d1=478473 LSB  X=[25964 489695]  G=[236143 11222]
Frame 74 FAIL  d0=-438061 LSB  d1=-336039 LSB  X=[-191901 -325812]  G=[246160 10227]
Frame 75 FAIL  d0=-146119 LSB  d1=29968 LSB  X=[111593 40879]  G=[257712 10911]
Frame 76 FAIL  d0=-639521 LSB  d1=303622 LSB  X=[-372002 313738]  G=[267519 10116]
Frame 77 FAIL  d0=-223934 LSB  d1=137144 LSB  X=[53105 146910]  G=[277039 9766]
Frame 78 FAIL  d0=1918 LSB  d1=305336 LSB  X=[288024 314091]  G=[286106 8755]
Frame 79 FAIL  d0=-383184 LSB  d1=-228032 LSB  X=[-88737 -219079]  G=[294447 8953]
Frame 80 FAIL  d0=-89127 LSB  d1=172185 LSB  X=[212726 181515]  G=[301853 9330]
Frame 81 FAIL  d0=170487 LSB  d1=431733 LSB  X=[482145 440482]  G=[311658 8749]
Frame 82 FAIL  d0=-454445 LSB  d1=460751 LSB  X=[-133701 469862]  G=[320744 9111]
Frame 83 FAIL  d0=-81557 LSB  d1=-333179 LSB  X=[249616 -323507]  G=[331173 9672]
Frame 84 FAIL  d0=-194057 LSB  d1=-280227 LSB  X=[147590 -269271]  G=[341647 10956]
Frame 85 FAIL  d0=-252208 LSB  d1=318444 LSB  X=[99757 329957]  G=[351965 11513]
Frame 86 FAIL  d0=-499249 LSB  d1=-211329 LSB  X=[-136481 -199047]  G=[362768 12282]
Frame 87 FAIL  d0=-416055 LSB  d1=-482773 LSB  X=[-40200 -470920]  G=[375855 11853]
Frame 88 FAIL  d0=-745593 LSB  d1=99054 LSB  X=[-358127 113357]  G=[387466 14303]
Frame 89 FAIL  d0=-559293 LSB  d1=-520638 LSB  X=[-158138 -506760]  G=[401155 13878]
Frame 90 FAIL  d0=81202 LSB  d1=443757 LSB  X=[495878 456228]  G=[414676 12471]
Frame 91 FAIL  d0=71334 LSB  d1=-300047 LSB  X=[498693 -286260]  G=[427359 13787]
Frame 92 FAIL  d0=-537704 LSB  d1=283096 LSB  X=[-97332 297569]  G=[440372 14473]
Frame 93 FAIL  d0=-530354 LSB  d1=-240533 LSB  X=[-76541 -225713]  G=[453813 14820]
Frame 94 FAIL  d0=-247278 LSB  d1=213928 LSB  X=[221045 226745]  G=[468323 12817]
Frame 95 FAIL  d0=-728548 LSB  d1=-134551 LSB  X=[-247618 -122047]  G=[480930 12504]
Frame 96 FAIL  d0=-197506 LSB  d1=126947 LSB  X=[297111 139401]  G=[494617 12454]
Frame 97 FAIL  d0=-72708 LSB  d1=207023 LSB  X=[434927 219715]  G=[507635 12692]
Frame 98 FAIL  d0=-531416 LSB  d1=-467706 LSB  X=[-10461 -455515]  G=[520955 12191]
Frame 99 FAIL  d0=-637151 LSB  d1=10595 LSB  X=[-112864 20909]  G=[524287 10314]
Frame 100 FAIL  d0=-156030 LSB  d1=-122695 LSB  X=[368257 -111178]  G=[524287 11517]
Frame 101 FAIL  d0=-110459 LSB  d1=58578 LSB  X=[413828 71211]  G=[524287 12633]
Frame 102 FAIL  d0=-485021 LSB  d1=463089 LSB  X=[39266 473644]  G=[524287 10555]
Frame 103 FAIL  d0=-362305 LSB  d1=61413 LSB  X=[161982 70021]  G=[524287 8608]
Frame 104 FAIL  d0=-378603 LSB  d1=374034 LSB  X=[145684 382512]  G=[524287 8478]
Frame 105 FAIL  d0=-374478 LSB  d1=-34125 LSB  X=[149809 -24441]  G=[524287 9684]
Frame 106 FAIL  d0=-89043 LSB  d1=-277841 LSB  X=[435244 -266353]  G=[524287 11488]
Frame 107 FAIL  d0=-867454 LSB  d1=107769 LSB  X=[-343167 119310]  G=[524287 11541]
Frame 108 FAIL  d0=-890873 LSB  d1=315012 LSB  X=[-366586 328734]  G=[524287 13722]
Frame 109 FAIL  d0=-645909 LSB  d1=154946 LSB  X=[-121622 168071]  G=[524287 13125]
Frame 110 FAIL  d0=-1009754 LSB  d1=-519442 LSB  X=[-485467 -504421]  G=[524287 15021]
Frame 111 FAIL  d0=-742150 LSB  d1=12569 LSB  X=[-217863 26972]  G=[524287 14403]
Frame 112 FAIL  d0=-303253 LSB  d1=256521 LSB  X=[221034 271032]  G=[524287 14511]
Frame 113 FAIL  d0=-725792 LSB  d1=-468958 LSB  X=[-201505 -454294]  G=[524287 14664]
Frame 114 FAIL  d0=-929311 LSB  d1=-67896 LSB  X=[-405024 -52985]  G=[524287 14911]
Frame 115 FAIL  d0=-826383 LSB  d1=-366864 LSB  X=[-302096 -350425]  G=[524287 16439]
Frame 116 FAIL  d0=-988269 LSB  d1=-87527 LSB  X=[-463982 -71991]  G=[524287 15536]
Frame 117 FAIL  d0=-791037 LSB  d1=-444135 LSB  X=[-266750 -428448]  G=[524287 15687]
Frame 118 FAIL  d0=-995030 LSB  d1=401134 LSB  X=[-470743 416429]  G=[524287 15295]
Frame 119 FAIL  d0=-104718 LSB  d1=-131680 LSB  X=[419569 -116381]  G=[524287 15299]
Frame 120 FAIL  d0=-358198 LSB  d1=158811 LSB  X=[166089 174957]  G=[524287 16146]
Frame 121 FAIL  d0=-315514 LSB  d1=410216 LSB  X=[208773 426626]  G=[524287 16410]
Frame 122 FAIL  d0=-825451 LSB  d1=-360456 LSB  X=[-301164 -344327]  G=[524287 16129]
Frame 123 FAIL  d0=-889682 LSB  d1=221667 LSB  X=[-365395 238265]  G=[524287 16598]
Frame 124 FAIL  d0=-357601 LSB  d1=73733 LSB  X=[166686 89713]  G=[524287 15980]
Frame 125 FAIL  d0=-296916 LSB  d1=-108687 LSB  X=[227371 -92540]  G=[524287 16147]
Frame 126 FAIL  d0=-832259 LSB  d1=-367007 LSB  X=[-307972 -350014]  G=[524287 16993]
Frame 127 FAIL  d0=-765814 LSB  d1=382795 LSB  X=[-241527 399493]  G=[524287 16698]
Frame 128 FAIL  d0=-182393 LSB  d1=-199370 LSB  X=[341894 -181889]  G=[524287 17481]
Frame 129 FAIL  d0=-792103 LSB  d1=-204618 LSB  X=[-267816 -186080]  G=[524287 18538]
Frame 130 FAIL  d0=-481733 LSB  d1=-408042 LSB  X=[42554 -391209]  G=[524287 16833]
Frame 131 FAIL  d0=-379249 LSB  d1=475583 LSB  X=[145038 492365]  G=[524287 16782]
Frame 132 FAIL  d0=-246711 LSB  d1=-216072 LSB  X=[277576 -199522]  G=[524287 16550]
Frame 133 FAIL  d0=-247751 LSB  d1=-179916 LSB  X=[276536 -163344]  G=[524287 16572]
Frame 134 FAIL  d0=-875600 LSB  d1=-137328 LSB  X=[-351313 -120820]  G=[524287 16508]
Frame 135 FAIL  d0=-106433 LSB  d1=484101 LSB  X=[417854 501100]  G=[524287 16999]
Frame 136 FAIL  d0=-852481 LSB  d1=31905 LSB  X=[-328194 48014]  G=[524287 16109]
Frame 137 FAIL  d0=-24654 LSB  d1=489574 LSB  X=[499633 505798]  G=[524287 16224]
Frame 138 FAIL  d0=-1034515 LSB  d1=150323 LSB  X=[-510228 167647]  G=[524287 17324]
Frame 139 FAIL  d0=-679075 LSB  d1=475550 LSB  X=[-154788 493402]  G=[524287 17852]
Frame 140 FAIL  d0=-1038254 LSB  d1=447647 LSB  X=[-513967 465456]  G=[524287 17809]
Frame 141 FAIL  d0=-1020567 LSB  d1=-163317 LSB  X=[-496280 -146298]  G=[524287 17019]
Frame 142 FAIL  d0=-316135 LSB  d1=-390548 LSB  X=[208152 -373646]  G=[524287 16902]
Frame 143 FAIL  d0=-536603 LSB  d1=43082 LSB  X=[-12316 60430]  G=[524287 17348]
Frame 144 FAIL  d0=-620947 LSB  d1=82991 LSB  X=[-96660 99557]  G=[524287 16566]
Frame 145 FAIL  d0=-77096 LSB  d1=-474957 LSB  X=[447191 -460087]  G=[524287 14870]
Frame 146 FAIL  d0=-685020 LSB  d1=-484731 LSB  X=[-160733 -469798]  G=[524287 14933]
Frame 147 FAIL  d0=-1041358 LSB  d1=4367 LSB  X=[-517071 20241]  G=[524287 15874]
Frame 148 FAIL  d0=-181781 LSB  d1=237997 LSB  X=[342506 254813]  G=[524287 16816]
Frame 149 FAIL  d0=-942056 LSB  d1=-121792 LSB  X=[-417769 -103851]  G=[524287 17941]
Frame 150 FAIL  d0=-548983 LSB  d1=-454257 LSB  X=[-24696 -437558]  G=[524287 16699]
Frame 151 FAIL  d0=-912838 LSB  d1=-65056 LSB  X=[-388551 -47849]  G=[524287 17207]
Frame 152 FAIL  d0=-279330 LSB  d1=37237 LSB  X=[244957 54607]  G=[524287 17370]
Frame 153 FAIL  d0=-507386 LSB  d1=368982 LSB  X=[16901 387040]  G=[524287 18058]
Frame 154 FAIL  d0=-624946 LSB  d1=83604 LSB  X=[-100659 100379]  G=[524287 16775]
Frame 155 FAIL  d0=-546973 LSB  d1=412123 LSB  X=[-22686 428197]  G=[524287 16074]
Frame 156 FAIL  d0=-1040403 LSB  d1=-516861 LSB  X=[-516116 -499602]  G=[524287 17259]
Frame 157 FAIL  d0=-723307 LSB  d1=-135123 LSB  X=[-199020 -119593]  G=[524287 15530]
Frame 158 FAIL  d0=-253799 LSB  d1=-150264 LSB  X=[270488 -136472]  G=[524287 13792]
Frame 159 FAIL  d0=-63665 LSB  d1=324325 LSB  X=[460622 336087]  G=[524287 11762]
Frame 160 FAIL  d0=-225464 LSB  d1=-174804 LSB  X=[298823 -165038]  G=[524287 9766]
Frame 161 FAIL  d0=-568984 LSB  d1=-486882 LSB  X=[-44697 -476690]  G=[524287 10192]
Frame 162 FAIL  d0=-595890 LSB  d1=78282 LSB  X=[-71603 88764]  G=[524287 10482]
Frame 163 FAIL  d0=-988512 LSB  d1=-375315 LSB  X=[-464225 -365984]  G=[524287 9331]
Frame 164 FAIL  d0=-639592 LSB  d1=-161929 LSB  X=[-115305 -150369]  G=[524287 11560]
Frame 165 FAIL  d0=-495063 LSB  d1=-528676 LSB  X=[29224 -516589]  G=[524287 12087]
Frame 166 FAIL  d0=-727246 LSB  d1=-100883 LSB  X=[-202959 -87794]  G=[524287 13089]
Frame 167 FAIL  d0=-546686 LSB  d1=-417826 LSB  X=[-22399 -404290]  G=[524287 13536]
Frame 168 FAIL  d0=-247651 LSB  d1=-167219 LSB  X=[276636 -153781]  G=[524287 13438]
Frame 169 FAIL  d0=-59639 LSB  d1=-204753 LSB  X=[464648 -191439]  G=[524287 13314]
Frame 170 FAIL  d0=-999740 LSB  d1=132267 LSB  X=[-475453 144826]  G=[524287 12559]
Frame 171 FAIL  d0=-841449 LSB  d1=-493684 LSB  X=[-317162 -481245]  G=[524287 12439]
Frame 172 FAIL  d0=-601 LSB  d1=-364927 LSB  X=[523686 -352343]  G=[524287 12584]
Frame 173 FAIL  d0=-82219 LSB  d1=224593 LSB  X=[442068 237277]  G=[524287 12684]
Frame 174 FAIL  d0=-851965 LSB  d1=-121548 LSB  X=[-327678 -108829]  G=[524287 12719]
Frame 175 FAIL  d0=-648871 LSB  d1=312201 LSB  X=[-124584 325066]  G=[524287 12865]
Frame 176 FAIL  d0=-68113 LSB  d1=189540 LSB  X=[456174 203522]  G=[524287 13982]
Frame 177 FAIL  d0=-418607 LSB  d1=-26366 LSB  X=[105680 -11843]  G=[524287 14523]
Frame 178 FAIL  d0=-730404 LSB  d1=-47506 LSB  X=[-206117 -34064]  G=[524287 13442]
Frame 179 FAIL  d0=-766166 LSB  d1=-454084 LSB  X=[-241879 -439989]  G=[524287 14095]
Frame 180 FAIL  d0=-996660 LSB  d1=181009 LSB  X=[-472373 193905]  G=[524287 12896]
Frame 181 FAIL  d0=-952240 LSB  d1=-468572 LSB  X=[-427953 -454482]  G=[524287 14090]
Frame 182 FAIL  d0=-632166 LSB  d1=142249 LSB  X=[-107879 155872]  G=[524287 13623]
Frame 183 FAIL  d0=-108110 LSB  d1=226333 LSB  X=[416177 241482]  G=[524287 15149]
Frame 184 FAIL  d0=-967413 LSB  d1=281464 LSB  X=[-443126 296727]  G=[524287 15263]
Frame 185 FAIL  d0=-583051 LSB  d1=306330 LSB  X=[-58764 322185]  G=[524287 15855]
Frame 186 FAIL  d0=-205967 LSB  d1=-388474 LSB  X=[318320 -373764]  G=[524287 14710]
Frame 187 FAIL  d0=-936795 LSB  d1=258397 LSB  X=[-412508 274424]  G=[524287 16027]
Frame 188 FAIL  d0=-227620 LSB  d1=498688 LSB  X=[296667 514720]  G=[524287 16032]
Frame 189 FAIL  d0=-102551 LSB  d1=-15077 LSB  X=[421736 239]  G=[524287 15316]
Frame 190 FAIL  d0=-352977 LSB  d1=-205324 LSB  X=[171310 -189772]  G=[524287 15552]
Frame 191 FAIL  d0=-943362 LSB  d1=-110873 LSB  X=[-419075 -95237]  G=[524287 15636]
Frame 192 FAIL  d0=-219146 LSB  d1=-525357 LSB  X=[305141 -509791]  G=[524287 15566]
Frame 193 FAIL  d0=-488491 LSB  d1=506598 LSB  X=[35796 521777]  G=[524287 15179]
Frame 194 FAIL  d0=-620333 LSB  d1=-509225 LSB  X=[-96046 -492933]  G=[524287 16292]
Frame 195 FAIL  d0=-1028684 LSB  d1=293239 LSB  X=[-504397 309505]  G=[524287 16266]
Frame 196 FAIL  d0=-622091 LSB  d1=-212161 LSB  X=[-97804 -195837]  G=[524287 16324]
Frame 197 FAIL  d0=-440617 LSB  d1=358017 LSB  X=[83670 374270]  G=[524287 16253]
Frame 198 FAIL  d0=-454183 LSB  d1=-68991 LSB  X=[70104 -52615]  G=[524287 16376]
Frame 199 FAIL  d0=-1026896 LSB  d1=-441242 LSB  X=[-502609 -424205]  G=[524287 17037]
Summary: PASS=0  FAIL=200  (EPS=2 LSB)
$finish called at time : 74055 ns : File "C:/KF/verilog/project_1/tb/tb_top_kf_multiframe_mem.v" Line 237
close_sim
INFO: [Simtcl 6-16] Simulation closed
export_ip_user_files -of_objects  [get_files C:/KF/verilog/project_1/tb/tb_top_kf_multiframe_mem.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/KF/verilog/project_1/tb/tb_top_kf_multiframe_mem.v
update_compile_order -fileset sim_1
set_property top tb_top_kf_34c [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_kf_34c'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_kf_34c' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_kf_34c_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/est_output_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module est_output_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_abs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module goldschmidt_struct
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/inv2_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv2_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/kg_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kg_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_cov_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/post_state_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_state_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prior_cov_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/prior_state_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prior_state_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/q_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module q_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/r_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/subsystem_eq1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subsystem_eq1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/top_kf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kf
WARNING: [VRFC 10-3380] identifier 'kg_done' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf.v:159]
WARNING: [VRFC 10-3380] identifier 'z_done' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf.v:161]
WARNING: [VRFC 10-3380] identifier 'pc_done' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf.v:163]
WARNING: [VRFC 10-3380] identifier 'kg_done' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf.v:191]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/tb/tb_top_kf_34c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_kf_34c
ERROR: [VRFC 10-3805] use of undefined macro 'fxp_from_real' [C:/KF/verilog/project_1/tb/tb_top_kf_34c.v:295]
ERROR: [VRFC 10-8530] module 'tb_top_kf_34c' is ignored due to previous errors [C:/KF/verilog/project_1/tb/tb_top_kf_34c.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_kf_34c'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_kf_34c' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_kf_34c_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/est_output_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module est_output_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_abs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module goldschmidt_struct
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/inv2_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv2_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/kg_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kg_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_cov_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/post_state_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_state_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prior_cov_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/prior_state_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prior_state_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/q_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module q_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/r_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/subsystem_eq1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subsystem_eq1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/top_kf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kf
WARNING: [VRFC 10-3380] identifier 'kg_done' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf.v:159]
WARNING: [VRFC 10-3380] identifier 'z_done' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf.v:161]
WARNING: [VRFC 10-3380] identifier 'pc_done' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf.v:163]
WARNING: [VRFC 10-3380] identifier 'kg_done' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf.v:191]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/tb/tb_top_kf_34c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_kf_34c
WARNING: [VRFC 10-3380] identifier 'done' is used before its declaration [C:/KF/verilog/project_1/tb/tb_top_kf_34c.v:34]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_kf_34c_behav xil_defaultlib.tb_top_kf_34c xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_kf_34c_behav xil_defaultlib.tb_top_kf_34c xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_state_serial.v" Line 9. Module prior_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" Line 27. Module prior_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/est_output_serial.v" Line 10. Module est_output_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/kg_semipar.v" Line 12. Module kg_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/inv2_serial.v" Line 13. Module inv2_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" Line 11. Module goldschmidt_struct_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_abs.v" Line 3. Module fxp_abs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_state_serial.v" Line 9. Module post_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 11. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_state_serial.v" Line 9. Module prior_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" Line 27. Module prior_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/est_output_serial.v" Line 10. Module est_output_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/kg_semipar.v" Line 12. Module kg_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/inv2_serial.v" Line 13. Module inv2_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" Line 11. Module goldschmidt_struct_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_abs.v" Line 3. Module fxp_abs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_state_serial.v" Line 9. Module post_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 11. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fxp_mul
Compiling module xil_defaultlib.fxp_add(N=40)
Compiling module xil_defaultlib.prior_state_serial
Compiling module xil_defaultlib.prior_cov_semipar
Compiling module xil_defaultlib.est_output_serial
Compiling module xil_defaultlib.fxp_sub
Compiling module xil_defaultlib.goldschmidt_struct_default
Compiling module xil_defaultlib.inv2_serial
Compiling module xil_defaultlib.kg_semipar
Compiling module xil_defaultlib.q_serial
Compiling module xil_defaultlib.subsystem_eq1_default
Compiling module xil_defaultlib.fxp_abs
Compiling module xil_defaultlib.r_serial
Compiling module xil_defaultlib.post_state_serial
Compiling module xil_defaultlib.fxp_sub(N=40)
Compiling module xil_defaultlib.post_cov_semipar
Compiling module xil_defaultlib.top_kf_default
Compiling module xil_defaultlib.tb_top_kf_34c
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_kf_34c_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3542.359 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_kf_34c_behav -key {Behavioral:sim_1:Functional:tb_top_kf_34c} -tclbatch {tb_top_kf_34c.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_top_kf_34c.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
F0 DUT=[-75 -405] GOLD=[1204 -716] d=[-1279 311] LSB
Frame 0 FAIL
F1 DUT=[1698 664] GOLD=[1724 53] d=[-26 611] LSB
Frame 1 FAIL
$finish called at time : 895 ns : File "C:/KF/verilog/project_1/tb/tb_top_kf_34c.v" Line 290
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_kf_34c_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 3542.359 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\rtl\top_kf.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_top_kf_34c.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_top_kf_34c.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_top_kf_34c.v:]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {C:/KF/verilog/project_1/tb/tb_q_serial_min.v C:/KF/verilog/project_1/tb/tb_r_serial_min.v}
update_compile_order -fileset sim_1
set_property top tb_q_serial_min [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_q_serial_min'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_q_serial_min' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_q_serial_min_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/q_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module q_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/tb/tb_q_serial_min.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_q_serial_min
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_q_serial_min_behav xil_defaultlib.tb_q_serial_min xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_q_serial_min_behav xil_defaultlib.tb_q_serial_min xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fxp_sub
Compiling module xil_defaultlib.fxp_mul
Compiling module xil_defaultlib.q_serial
Compiling module xil_defaultlib.tb_q_serial_min
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_q_serial_min_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_q_serial_min_behav -key {Behavioral:sim_1:Functional:tb_q_serial_min} -tclbatch {tb_q_serial_min.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_q_serial_min.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Q11=2560 Q22=2560 (LSB)
$finish called at time : 105 ns : File "C:/KF/verilog/project_1/tb/tb_q_serial_min.v" Line 37
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_q_serial_min_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_q_serial_min'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_q_serial_min' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_q_serial_min_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/tb/tb_q_serial_min.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_q_serial_min
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_q_serial_min_behav xil_defaultlib.tb_q_serial_min xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_q_serial_min_behav xil_defaultlib.tb_q_serial_min xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fxp_sub
Compiling module xil_defaultlib.fxp_mul
Compiling module xil_defaultlib.q_serial
Compiling module xil_defaultlib.tb_q_serial_min
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_q_serial_min_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_q_serial_min_behav -key {Behavioral:sim_1:Functional:tb_q_serial_min} -tclbatch {tb_q_serial_min.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_q_serial_min.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Q11=2560 Q22=2560 (LSB)
$finish called at time : 105 ns : File "C:/KF/verilog/project_1/tb/tb_q_serial_min.v" Line 37
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_q_serial_min_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_r_serial_min [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_r_serial_min'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_r_serial_min' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_r_serial_min_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_abs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/r_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/subsystem_eq1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subsystem_eq1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/tb/tb_r_serial_min.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_r_serial_min
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_r_serial_min_behav xil_defaultlib.tb_r_serial_min xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_r_serial_min_behav xil_defaultlib.tb_r_serial_min xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_abs.v" Line 3. Module fxp_abs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_abs.v" Line 3. Module fxp_abs doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fxp_mul
Compiling module xil_defaultlib.fxp_sub
Compiling module xil_defaultlib.subsystem_eq1_default
Compiling module xil_defaultlib.fxp_abs
Compiling module xil_defaultlib.r_serial
Compiling module xil_defaultlib.tb_r_serial_min
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_r_serial_min_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_r_serial_min_behav -key {Behavioral:sim_1:Functional:tb_r_serial_min} -tclbatch {tb_r_serial_min.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_r_serial_min.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
R11=4608 R22=2960 (R12=0 R21=0)
$finish called at time : 105 ns : File "C:/KF/verilog/project_1/tb/tb_r_serial_min.v" Line 46
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_r_serial_min_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_top_kf_34c [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_top_kf_34c.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_r_serial_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_r_serial_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_r_serial_min.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_kf_34c'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_kf_34c' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_kf_34c_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/est_output_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module est_output_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_abs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module goldschmidt_struct
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/inv2_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv2_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/kg_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kg_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_cov_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/post_state_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_state_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prior_cov_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/prior_state_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prior_state_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/q_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module q_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/r_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/subsystem_eq1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subsystem_eq1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/top_kf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kf
WARNING: [VRFC 10-3380] identifier 'kg_done' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf.v:159]
WARNING: [VRFC 10-3380] identifier 'z_done' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf.v:161]
WARNING: [VRFC 10-3380] identifier 'pc_done' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf.v:163]
WARNING: [VRFC 10-3380] identifier 'kg_done' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf.v:191]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/tb/tb_top_kf_34c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_kf_34c
WARNING: [VRFC 10-3248] data object 't00' is already declared [C:/KF/verilog/project_1/tb/tb_top_kf_34c.v:183]
WARNING: [VRFC 10-9364] second declaration of 't00' is ignored [C:/KF/verilog/project_1/tb/tb_top_kf_34c.v:183]
WARNING: [VRFC 10-3380] identifier 'done' is used before its declaration [C:/KF/verilog/project_1/tb/tb_top_kf_34c.v:39]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_kf_34c_behav xil_defaultlib.tb_top_kf_34c xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_kf_34c_behav xil_defaultlib.tb_top_kf_34c xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_state_serial.v" Line 9. Module prior_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" Line 27. Module prior_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/est_output_serial.v" Line 10. Module est_output_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/kg_semipar.v" Line 12. Module kg_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/inv2_serial.v" Line 13. Module inv2_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" Line 11. Module goldschmidt_struct_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_abs.v" Line 3. Module fxp_abs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_state_serial.v" Line 9. Module post_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 11. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_state_serial.v" Line 9. Module prior_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" Line 27. Module prior_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/est_output_serial.v" Line 10. Module est_output_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/kg_semipar.v" Line 12. Module kg_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/inv2_serial.v" Line 13. Module inv2_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" Line 11. Module goldschmidt_struct_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_abs.v" Line 3. Module fxp_abs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_state_serial.v" Line 9. Module post_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 11. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fxp_mul
Compiling module xil_defaultlib.fxp_add(N=40)
Compiling module xil_defaultlib.prior_state_serial
Compiling module xil_defaultlib.prior_cov_semipar
Compiling module xil_defaultlib.est_output_serial
Compiling module xil_defaultlib.fxp_sub
Compiling module xil_defaultlib.goldschmidt_struct_default
Compiling module xil_defaultlib.inv2_serial
Compiling module xil_defaultlib.kg_semipar
Compiling module xil_defaultlib.q_serial
Compiling module xil_defaultlib.subsystem_eq1_default
Compiling module xil_defaultlib.fxp_abs
Compiling module xil_defaultlib.r_serial
Compiling module xil_defaultlib.post_state_serial
Compiling module xil_defaultlib.fxp_sub(N=40)
Compiling module xil_defaultlib.post_cov_semipar
Compiling module xil_defaultlib.top_kf_default
Compiling module xil_defaultlib.tb_top_kf_34c
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_kf_34c_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3559.879 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_kf_34c_behav -key {Behavioral:sim_1:Functional:tb_top_kf_34c} -tclbatch {tb_top_kf_34c.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_top_kf_34c.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
F0  DUT=[-75 -405]  GOLD=[0 0]  d=[-75 -405] LSB
F1  DUT=[1701 674]  GOLD=[0 0]  d=[1701 674] LSB
$finish called at time : 895 ns : File "C:/KF/verilog/project_1/tb/tb_top_kf_34c.v" Line 442
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_kf_34c_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 3561.125 ; gain = 1.246
current_wave_config {Untitled 7}
Untitled 7
log_wave {/tb_top_kf_34c/dut/U_PS/clk} {/tb_top_kf_34c/dut/U_PS/rst_n} {/tb_top_kf_34c/dut/U_PS/start} {/tb_top_kf_34c/dut/U_PS/x00} {/tb_top_kf_34c/dut/U_PS/x10} {/tb_top_kf_34c/dut/U_PS/a00} {/tb_top_kf_34c/dut/U_PS/a01} {/tb_top_kf_34c/dut/U_PS/a10} {/tb_top_kf_34c/dut/U_PS/a11} {/tb_top_kf_34c/dut/U_PS/u00} {/tb_top_kf_34c/dut/U_PS/u10} {/tb_top_kf_34c/dut/U_PS/b00} {/tb_top_kf_34c/dut/U_PS/b01} {/tb_top_kf_34c/dut/U_PS/b10} {/tb_top_kf_34c/dut/U_PS/b11} {/tb_top_kf_34c/dut/U_PS/done} {/tb_top_kf_34c/dut/U_PS/X_PRIOR00} {/tb_top_kf_34c/dut/U_PS/X_PRIOR10} {/tb_top_kf_34c/dut/U_PS/m0a} {/tb_top_kf_34c/dut/U_PS/m0b} {/tb_top_kf_34c/dut/U_PS/m1a} {/tb_top_kf_34c/dut/U_PS/m1b} {/tb_top_kf_34c/dut/U_PS/p0} {/tb_top_kf_34c/dut/U_PS/p1} {/tb_top_kf_34c/dut/U_PS/p0_t_unused} {/tb_top_kf_34c/dut/U_PS/p1_t_unused} {/tb_top_kf_34c/dut/U_PS/add_full} {/tb_top_kf_34c/dut/U_PS/add_2N} {/tb_top_kf_34c/dut/U_PS/t00} {/tb_top_kf_34c/dut/U_PS/t10} {/tb_top_kf_34c/dut/U_PS/s00} {/tb_top_kf_34c/dut/U_PS/s10} {/tb_top_kf_34c/dut/U_PS/st} {/tb_top_kf_34c/dut/U_PS/N} {/tb_top_kf_34c/dut/U_PS/FRAC} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/tb_top_kf_34c/dut/U_PS/clk}} {{/tb_top_kf_34c/dut/U_PS/rst_n}} {{/tb_top_kf_34c/dut/U_PS/start}} {{/tb_top_kf_34c/dut/U_PS/x00}} {{/tb_top_kf_34c/dut/U_PS/x10}} {{/tb_top_kf_34c/dut/U_PS/a00}} {{/tb_top_kf_34c/dut/U_PS/a01}} {{/tb_top_kf_34c/dut/U_PS/a10}} {{/tb_top_kf_34c/dut/U_PS/a11}} {{/tb_top_kf_34c/dut/U_PS/u00}} {{/tb_top_kf_34c/dut/U_PS/u10}} {{/tb_top_kf_34c/dut/U_PS/b00}} {{/tb_top_kf_34c/dut/U_PS/b01}} {{/tb_top_kf_34c/dut/U_PS/b10}} {{/tb_top_kf_34c/dut/U_PS/b11}} {{/tb_top_kf_34c/dut/U_PS/done}} {{/tb_top_kf_34c/dut/U_PS/X_PRIOR00}} {{/tb_top_kf_34c/dut/U_PS/X_PRIOR10}} {{/tb_top_kf_34c/dut/U_PS/m0a}} {{/tb_top_kf_34c/dut/U_PS/m0b}} {{/tb_top_kf_34c/dut/U_PS/m1a}} {{/tb_top_kf_34c/dut/U_PS/m1b}} {{/tb_top_kf_34c/dut/U_PS/p0}} {{/tb_top_kf_34c/dut/U_PS/p1}} {{/tb_top_kf_34c/dut/U_PS/p0_t_unused}} {{/tb_top_kf_34c/dut/U_PS/p1_t_unused}} {{/tb_top_kf_34c/dut/U_PS/add_full}} {{/tb_top_kf_34c/dut/U_PS/add_2N}} {{/tb_top_kf_34c/dut/U_PS/t00}} {{/tb_top_kf_34c/dut/U_PS/t10}} {{/tb_top_kf_34c/dut/U_PS/s00}} {{/tb_top_kf_34c/dut/U_PS/s10}} {{/tb_top_kf_34c/dut/U_PS/st}} {{/tb_top_kf_34c/dut/U_PS/N}} {{/tb_top_kf_34c/dut/U_PS/FRAC}} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/tb_top_kf_34c/dut/U_PS/clk}} {{/tb_top_kf_34c/dut/U_PS/rst_n}} {{/tb_top_kf_34c/dut/U_PS/start}} {{/tb_top_kf_34c/dut/U_PS/x00}} {{/tb_top_kf_34c/dut/U_PS/x10}} {{/tb_top_kf_34c/dut/U_PS/a00}} {{/tb_top_kf_34c/dut/U_PS/a01}} {{/tb_top_kf_34c/dut/U_PS/a10}} {{/tb_top_kf_34c/dut/U_PS/a11}} {{/tb_top_kf_34c/dut/U_PS/u00}} {{/tb_top_kf_34c/dut/U_PS/u10}} {{/tb_top_kf_34c/dut/U_PS/b00}} {{/tb_top_kf_34c/dut/U_PS/b01}} {{/tb_top_kf_34c/dut/U_PS/b10}} {{/tb_top_kf_34c/dut/U_PS/b11}} {{/tb_top_kf_34c/dut/U_PS/done}} {{/tb_top_kf_34c/dut/U_PS/X_PRIOR00}} {{/tb_top_kf_34c/dut/U_PS/X_PRIOR10}} {{/tb_top_kf_34c/dut/U_PS/m0a}} {{/tb_top_kf_34c/dut/U_PS/m0b}} {{/tb_top_kf_34c/dut/U_PS/m1a}} {{/tb_top_kf_34c/dut/U_PS/m1b}} {{/tb_top_kf_34c/dut/U_PS/p0}} {{/tb_top_kf_34c/dut/U_PS/p1}} {{/tb_top_kf_34c/dut/U_PS/p0_t_unused}} {{/tb_top_kf_34c/dut/U_PS/p1_t_unused}} {{/tb_top_kf_34c/dut/U_PS/add_full}} {{/tb_top_kf_34c/dut/U_PS/add_2N}} {{/tb_top_kf_34c/dut/U_PS/t00}} {{/tb_top_kf_34c/dut/U_PS/t10}} {{/tb_top_kf_34c/dut/U_PS/s00}} {{/tb_top_kf_34c/dut/U_PS/s10}} {{/tb_top_kf_34c/dut/U_PS/st}} {{/tb_top_kf_34c/dut/U_PS/N}} {{/tb_top_kf_34c/dut/U_PS/FRAC}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top_kf_34c'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_kf_34c' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_kf_34c_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top_kf_34c'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_kf_34c_behav xil_defaultlib.tb_top_kf_34c xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_kf_34c_behav xil_defaultlib.tb_top_kf_34c xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
F0  DUT=[-75 -405]  GOLD=[0 0]  d=[-75 -405] LSB
F1  DUT=[1701 674]  GOLD=[0 0]  d=[1701 674] LSB
$finish called at time : 895 ns : File "C:/KF/verilog/project_1/tb/tb_top_kf_34c.v" Line 442
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_q_serial_min [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_q_serial_min'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_q_serial_min' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_q_serial_min_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_q_serial_min_behav xil_defaultlib.tb_q_serial_min xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_q_serial_min_behav xil_defaultlib.tb_q_serial_min xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fxp_sub
Compiling module xil_defaultlib.fxp_mul
Compiling module xil_defaultlib.q_serial
Compiling module xil_defaultlib.tb_q_serial_min
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_q_serial_min_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_q_serial_min_behav -key {Behavioral:sim_1:Functional:tb_q_serial_min} -tclbatch {tb_q_serial_min.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_q_serial_min.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Q11=2560 Q22=2560 (LSB)
$finish called at time : 105 ns : File "C:/KF/verilog/project_1/tb/tb_q_serial_min.v" Line 37
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_q_serial_min_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_r_serial_min [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_r_serial_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_q_serial_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_q_serial_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_q_serial_min.v:]
ERROR: [Common 17-180] Spawn failed: 

launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_r_serial_min'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_r_serial_min' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_r_serial_min_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/tb/tb_r_serial_min.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_r_serial_min
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_r_serial_min_behav xil_defaultlib.tb_r_serial_min xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_r_serial_min_behav xil_defaultlib.tb_r_serial_min xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_abs.v" Line 3. Module fxp_abs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_abs.v" Line 3. Module fxp_abs doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fxp_mul
Compiling module xil_defaultlib.fxp_sub
Compiling module xil_defaultlib.subsystem_eq1_default
Compiling module xil_defaultlib.fxp_abs
Compiling module xil_defaultlib.r_serial
Compiling module xil_defaultlib.tb_r_serial_min
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_r_serial_min_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_r_serial_min_behav -key {Behavioral:sim_1:Functional:tb_r_serial_min} -tclbatch {tb_r_serial_min.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_r_serial_min.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
R11=4608 R22=2960 (R12=0 R21=0)
$finish called at time : 105 ns : File "C:/KF/verilog/project_1/tb/tb_r_serial_min.v" Line 46
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_r_serial_min_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_r_serial_min'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_r_serial_min' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_r_serial_min_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_r_serial_min_behav xil_defaultlib.tb_r_serial_min xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_r_serial_min_behav xil_defaultlib.tb_r_serial_min xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_r_serial_min_behav -key {Behavioral:sim_1:Functional:tb_r_serial_min} -tclbatch {tb_r_serial_min.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_r_serial_min.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
R11=4608 R22=2960 (R12=0 R21=0)
$finish called at time : 105 ns : File "C:/KF/verilog/project_1/tb/tb_r_serial_min.v" Line 46
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_r_serial_min_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_top_kf_34c [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_r_serial_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_q_serial_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_q_serial_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_q_serial_min.v:]
ERROR: [Common 17-180] Spawn failed: 

set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/KF/verilog/project_1/tb/tb_top_kf_34c_adapt.v
update_compile_order -fileset sim_1
set_property top tb_top_kf_34c_adapt [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_kf_34c_adapt'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_kf_34c_adapt' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_kf_34c_adapt_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/tb/tb_top_kf_34c_adapt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_kf_34c_adapt
WARNING: [VRFC 10-3380] identifier 'done' is used before its declaration [C:/KF/verilog/project_1/tb/tb_top_kf_34c_adapt.v:51]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_kf_34c_adapt_behav xil_defaultlib.tb_top_kf_34c_adapt xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_kf_34c_adapt_behav xil_defaultlib.tb_top_kf_34c_adapt xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_state_serial.v" Line 9. Module prior_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" Line 27. Module prior_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/est_output_serial.v" Line 10. Module est_output_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/kg_semipar.v" Line 12. Module kg_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/inv2_serial.v" Line 13. Module inv2_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" Line 11. Module goldschmidt_struct_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_abs.v" Line 3. Module fxp_abs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_state_serial.v" Line 9. Module post_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 11. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_state_serial.v" Line 9. Module prior_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" Line 27. Module prior_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/est_output_serial.v" Line 10. Module est_output_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/kg_semipar.v" Line 12. Module kg_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/inv2_serial.v" Line 13. Module inv2_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" Line 11. Module goldschmidt_struct_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_abs.v" Line 3. Module fxp_abs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_state_serial.v" Line 9. Module post_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 11. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fxp_mul
Compiling module xil_defaultlib.fxp_add(N=40)
Compiling module xil_defaultlib.prior_state_serial
Compiling module xil_defaultlib.prior_cov_semipar
Compiling module xil_defaultlib.est_output_serial
Compiling module xil_defaultlib.fxp_sub
Compiling module xil_defaultlib.goldschmidt_struct_default
Compiling module xil_defaultlib.inv2_serial
Compiling module xil_defaultlib.kg_semipar
Compiling module xil_defaultlib.q_serial
Compiling module xil_defaultlib.subsystem_eq1_default
Compiling module xil_defaultlib.fxp_abs
Compiling module xil_defaultlib.r_serial
Compiling module xil_defaultlib.post_state_serial
Compiling module xil_defaultlib.fxp_sub(N=40)
Compiling module xil_defaultlib.post_cov_semipar
Compiling module xil_defaultlib.top_kf_default
Compiling module xil_defaultlib.tb_top_kf_34c_adapt
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_kf_34c_adapt_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3571.434 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_kf_34c_adapt_behav -key {Behavioral:sim_1:Functional:tb_top_kf_34c_adapt} -tclbatch {tb_top_kf_34c_adapt.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_top_kf_34c_adapt.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
F0  DUT=[-75 -405]  GOLD=[975 -726]  d=[-1050 321] LSB
Frame 0 FAIL
F1  DUT=[1691 717]  GOLD=[1143 328]  d=[548 389] LSB
Frame 1 FAIL
$finish called at time : 895 ns : File "C:/KF/verilog/project_1/tb/tb_top_kf_34c_adapt.v" Line 372
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_kf_34c_adapt_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 3571.434 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_r_serial_min [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_r_serial_min'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_r_serial_min' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_r_serial_min_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_abs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/r_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/subsystem_eq1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subsystem_eq1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/tb/tb_r_serial_min.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_r_serial_min
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_r_serial_min_behav xil_defaultlib.tb_r_serial_min xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_r_serial_min_behav xil_defaultlib.tb_r_serial_min xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_abs.v" Line 3. Module fxp_abs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_abs.v" Line 3. Module fxp_abs doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fxp_mul
Compiling module xil_defaultlib.fxp_sub
Compiling module xil_defaultlib.subsystem_eq1_default
Compiling module xil_defaultlib.fxp_abs
Compiling module xil_defaultlib.r_serial
Compiling module xil_defaultlib.tb_r_serial_min
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_r_serial_min_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_r_serial_min_behav -key {Behavioral:sim_1:Functional:tb_r_serial_min} -tclbatch {tb_r_serial_min.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_r_serial_min.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
R11=1536 R22=1520 (R12=0 R21=0)
$finish called at time : 105 ns : File "C:/KF/verilog/project_1/tb/tb_r_serial_min.v" Line 46
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_r_serial_min_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_top_kf_34c_adapt [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_top_kf_34c_adapt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_r_serial_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_r_serial_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_r_serial_min.v:]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_kf_34c_adapt'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_kf_34c_adapt' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_kf_34c_adapt_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_kf_34c_adapt_behav xil_defaultlib.tb_top_kf_34c_adapt xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_kf_34c_adapt_behav xil_defaultlib.tb_top_kf_34c_adapt xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_state_serial.v" Line 9. Module prior_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" Line 27. Module prior_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/est_output_serial.v" Line 10. Module est_output_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/kg_semipar.v" Line 12. Module kg_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/inv2_serial.v" Line 13. Module inv2_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" Line 11. Module goldschmidt_struct_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_abs.v" Line 3. Module fxp_abs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_state_serial.v" Line 9. Module post_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 11. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_state_serial.v" Line 9. Module prior_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" Line 27. Module prior_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/est_output_serial.v" Line 10. Module est_output_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/kg_semipar.v" Line 12. Module kg_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/inv2_serial.v" Line 13. Module inv2_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" Line 11. Module goldschmidt_struct_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_abs.v" Line 3. Module fxp_abs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_state_serial.v" Line 9. Module post_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 11. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fxp_mul
Compiling module xil_defaultlib.fxp_add(N=40)
Compiling module xil_defaultlib.prior_state_serial
Compiling module xil_defaultlib.prior_cov_semipar
Compiling module xil_defaultlib.est_output_serial
Compiling module xil_defaultlib.fxp_sub
Compiling module xil_defaultlib.goldschmidt_struct_default
Compiling module xil_defaultlib.inv2_serial
Compiling module xil_defaultlib.kg_semipar
Compiling module xil_defaultlib.q_serial
Compiling module xil_defaultlib.subsystem_eq1_default
Compiling module xil_defaultlib.fxp_abs
Compiling module xil_defaultlib.r_serial
Compiling module xil_defaultlib.post_state_serial
Compiling module xil_defaultlib.fxp_sub(N=40)
Compiling module xil_defaultlib.post_cov_semipar
Compiling module xil_defaultlib.top_kf_default
Compiling module xil_defaultlib.tb_top_kf_34c_adapt
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_kf_34c_adapt_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3571.434 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_kf_34c_adapt_behav -key {Behavioral:sim_1:Functional:tb_top_kf_34c_adapt} -tclbatch {tb_top_kf_34c_adapt.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_top_kf_34c_adapt.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
F0  DUT=[-75 -405]  GOLD=[975 -726]  d=[-1050 321] LSB
Frame 0 FAIL
F1  DUT=[1734 356]  GOLD=[1143 328]  d=[591 28] LSB
Frame 1 FAIL
$finish called at time : 895 ns : File "C:/KF/verilog/project_1/tb/tb_top_kf_34c_adapt.v" Line 372
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_kf_34c_adapt_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 3571.434 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_top_kf_34c [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_kf_34c'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_kf_34c' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_kf_34c_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/est_output_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module est_output_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_abs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module goldschmidt_struct
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/inv2_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv2_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/kg_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kg_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_cov_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/post_state_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_state_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prior_cov_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/prior_state_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prior_state_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/q_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module q_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/r_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/subsystem_eq1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subsystem_eq1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/top_kf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kf
WARNING: [VRFC 10-3380] identifier 'kg_done' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf.v:159]
WARNING: [VRFC 10-3380] identifier 'z_done' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf.v:161]
WARNING: [VRFC 10-3380] identifier 'pc_done' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf.v:163]
WARNING: [VRFC 10-3380] identifier 'kg_done' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf.v:191]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/tb/tb_top_kf_34c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_kf_34c
WARNING: [VRFC 10-3248] data object 't00' is already declared [C:/KF/verilog/project_1/tb/tb_top_kf_34c.v:183]
WARNING: [VRFC 10-9364] second declaration of 't00' is ignored [C:/KF/verilog/project_1/tb/tb_top_kf_34c.v:183]
WARNING: [VRFC 10-3380] identifier 'done' is used before its declaration [C:/KF/verilog/project_1/tb/tb_top_kf_34c.v:39]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_kf_34c_behav xil_defaultlib.tb_top_kf_34c xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_kf_34c_behav xil_defaultlib.tb_top_kf_34c xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_state_serial.v" Line 9. Module prior_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" Line 27. Module prior_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/est_output_serial.v" Line 10. Module est_output_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/kg_semipar.v" Line 12. Module kg_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/inv2_serial.v" Line 13. Module inv2_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" Line 11. Module goldschmidt_struct_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_abs.v" Line 3. Module fxp_abs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_state_serial.v" Line 9. Module post_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 11. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_state_serial.v" Line 9. Module prior_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" Line 27. Module prior_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/est_output_serial.v" Line 10. Module est_output_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/kg_semipar.v" Line 12. Module kg_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/inv2_serial.v" Line 13. Module inv2_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" Line 11. Module goldschmidt_struct_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_abs.v" Line 3. Module fxp_abs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_state_serial.v" Line 9. Module post_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 11. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fxp_mul
Compiling module xil_defaultlib.fxp_add(N=40)
Compiling module xil_defaultlib.prior_state_serial
Compiling module xil_defaultlib.prior_cov_semipar
Compiling module xil_defaultlib.est_output_serial
Compiling module xil_defaultlib.fxp_sub
Compiling module xil_defaultlib.goldschmidt_struct_default
Compiling module xil_defaultlib.inv2_serial
Compiling module xil_defaultlib.kg_semipar
Compiling module xil_defaultlib.q_serial
Compiling module xil_defaultlib.subsystem_eq1_default
Compiling module xil_defaultlib.fxp_abs
Compiling module xil_defaultlib.r_serial
Compiling module xil_defaultlib.post_state_serial
Compiling module xil_defaultlib.fxp_sub(N=40)
Compiling module xil_defaultlib.post_cov_semipar
Compiling module xil_defaultlib.top_kf_default
Compiling module xil_defaultlib.tb_top_kf_34c
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_kf_34c_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3571.434 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_kf_34c_behav -key {Behavioral:sim_1:Functional:tb_top_kf_34c} -tclbatch {tb_top_kf_34c.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_top_kf_34c.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
F0  DUT=[-75 -405]  GOLD=[0 0]  d=[-75 -405] LSB
F1  DUT=[1636 434]  GOLD=[0 0]  d=[1636 434] LSB
$finish called at time : 895 ns : File "C:/KF/verilog/project_1/tb/tb_top_kf_34c.v" Line 442
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_kf_34c_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 3571.434 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_kf_34c'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_kf_34c' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_kf_34c_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/est_output_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module est_output_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_abs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module goldschmidt_struct
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/inv2_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv2_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/kg_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kg_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_cov_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/post_state_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_state_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prior_cov_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/prior_state_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prior_state_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/q_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module q_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/r_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/subsystem_eq1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subsystem_eq1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/top_kf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kf
WARNING: [VRFC 10-3380] identifier 'kg_done' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf.v:159]
WARNING: [VRFC 10-3380] identifier 'z_done' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf.v:161]
WARNING: [VRFC 10-3380] identifier 'pc_done' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf.v:163]
WARNING: [VRFC 10-3380] identifier 'kg_done' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf.v:191]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/tb/tb_top_kf_34c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_kf_34c
WARNING: [VRFC 10-3248] data object 'beta' is already declared [C:/KF/verilog/project_1/tb/tb_top_kf_34c.v:106]
WARNING: [VRFC 10-9364] second declaration of 'beta' is ignored [C:/KF/verilog/project_1/tb/tb_top_kf_34c.v:106]
WARNING: [VRFC 10-3028] 'beta' was previously declared with a range [C:/KF/verilog/project_1/tb/tb_top_kf_34c.v:106]
WARNING: [VRFC 10-3380] identifier 'done' is used before its declaration [C:/KF/verilog/project_1/tb/tb_top_kf_34c.v:39]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_kf_34c_behav xil_defaultlib.tb_top_kf_34c xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_kf_34c_behav xil_defaultlib.tb_top_kf_34c xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_state_serial.v" Line 9. Module prior_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" Line 27. Module prior_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/est_output_serial.v" Line 10. Module est_output_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/kg_semipar.v" Line 12. Module kg_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/inv2_serial.v" Line 13. Module inv2_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" Line 11. Module goldschmidt_struct_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_abs.v" Line 3. Module fxp_abs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_state_serial.v" Line 9. Module post_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 11. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_state_serial.v" Line 9. Module prior_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" Line 27. Module prior_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/est_output_serial.v" Line 10. Module est_output_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/kg_semipar.v" Line 12. Module kg_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/inv2_serial.v" Line 13. Module inv2_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" Line 11. Module goldschmidt_struct_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_abs.v" Line 3. Module fxp_abs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_state_serial.v" Line 9. Module post_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 11. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fxp_mul
Compiling module xil_defaultlib.fxp_add(N=40)
Compiling module xil_defaultlib.prior_state_serial
Compiling module xil_defaultlib.prior_cov_semipar
Compiling module xil_defaultlib.est_output_serial
Compiling module xil_defaultlib.fxp_sub
Compiling module xil_defaultlib.goldschmidt_struct_default
Compiling module xil_defaultlib.inv2_serial
Compiling module xil_defaultlib.kg_semipar
Compiling module xil_defaultlib.q_serial
Compiling module xil_defaultlib.subsystem_eq1_default
Compiling module xil_defaultlib.fxp_abs
Compiling module xil_defaultlib.r_serial
Compiling module xil_defaultlib.post_state_serial
Compiling module xil_defaultlib.fxp_sub(N=40)
Compiling module xil_defaultlib.post_cov_semipar
Compiling module xil_defaultlib.top_kf_default
Compiling module xil_defaultlib.tb_top_kf_34c
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_kf_34c_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 3571.434 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_kf_34c_behav -key {Behavioral:sim_1:Functional:tb_top_kf_34c} -tclbatch {tb_top_kf_34c.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_top_kf_34c.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
F0  DUT=[-75 -405]  GOLD=[1280 -819]  d=[-1355 414] LSB
F1  DUT=[1636 434]  GOLD=[2150 358]  d=[-514 76] LSB
$finish called at time : 895 ns : File "C:/KF/verilog/project_1/tb/tb_top_kf_34c.v" Line 406
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_kf_34c_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 3571.434 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_kf_34c'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_kf_34c' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_kf_34c_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/est_output_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module est_output_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_abs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module goldschmidt_struct
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/inv2_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv2_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/kg_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kg_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_cov_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/post_state_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_state_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prior_cov_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/prior_state_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prior_state_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/q_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module q_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/r_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/subsystem_eq1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subsystem_eq1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/top_kf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kf
WARNING: [VRFC 10-3380] identifier 'kg_done' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf.v:159]
WARNING: [VRFC 10-3380] identifier 'z_done' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf.v:161]
WARNING: [VRFC 10-3380] identifier 'pc_done' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf.v:163]
WARNING: [VRFC 10-3380] identifier 'kg_done' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf.v:191]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/tb/tb_top_kf_34c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_kf_34c
WARNING: [VRFC 10-3248] data object 'beta' is already declared [C:/KF/verilog/project_1/tb/tb_top_kf_34c.v:106]
WARNING: [VRFC 10-9364] second declaration of 'beta' is ignored [C:/KF/verilog/project_1/tb/tb_top_kf_34c.v:106]
WARNING: [VRFC 10-3028] 'beta' was previously declared with a range [C:/KF/verilog/project_1/tb/tb_top_kf_34c.v:106]
WARNING: [VRFC 10-3380] identifier 'done' is used before its declaration [C:/KF/verilog/project_1/tb/tb_top_kf_34c.v:39]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_kf_34c_behav xil_defaultlib.tb_top_kf_34c xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_kf_34c_behav xil_defaultlib.tb_top_kf_34c xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_state_serial.v" Line 9. Module prior_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" Line 27. Module prior_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/est_output_serial.v" Line 10. Module est_output_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/kg_semipar.v" Line 12. Module kg_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/inv2_serial.v" Line 13. Module inv2_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" Line 11. Module goldschmidt_struct_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_abs.v" Line 3. Module fxp_abs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_state_serial.v" Line 9. Module post_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 11. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_state_serial.v" Line 9. Module prior_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" Line 27. Module prior_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/est_output_serial.v" Line 10. Module est_output_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/kg_semipar.v" Line 12. Module kg_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/inv2_serial.v" Line 13. Module inv2_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" Line 11. Module goldschmidt_struct_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_abs.v" Line 3. Module fxp_abs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_state_serial.v" Line 9. Module post_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 11. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fxp_mul
Compiling module xil_defaultlib.fxp_add(N=40)
Compiling module xil_defaultlib.prior_state_serial
Compiling module xil_defaultlib.prior_cov_semipar
Compiling module xil_defaultlib.est_output_serial
Compiling module xil_defaultlib.fxp_sub
Compiling module xil_defaultlib.goldschmidt_struct_default
Compiling module xil_defaultlib.inv2_serial
Compiling module xil_defaultlib.kg_semipar
Compiling module xil_defaultlib.q_serial
Compiling module xil_defaultlib.subsystem_eq1_default
Compiling module xil_defaultlib.fxp_abs
Compiling module xil_defaultlib.r_serial
Compiling module xil_defaultlib.post_state_serial
Compiling module xil_defaultlib.fxp_sub(N=40)
Compiling module xil_defaultlib.post_cov_semipar
Compiling module xil_defaultlib.top_kf_default
Compiling module xil_defaultlib.tb_top_kf_34c
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_kf_34c_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3589.379 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_kf_34c_behav -key {Behavioral:sim_1:Functional:tb_top_kf_34c} -tclbatch {tb_top_kf_34c.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_top_kf_34c.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
F0  DUT=[-75 -405]  GOLD=[1280 -819]  d=[-1355 414] LSB
F1  DUT=[1701 674]  GOLD=[2150 358]  d=[-449 316] LSB
$finish called at time : 895 ns : File "C:/KF/verilog/project_1/tb/tb_top_kf_34c.v" Line 406
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_kf_34c_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 3589.379 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
export_ip_user_files -of_objects  [get_files C:/KF/verilog/project_1/tb/tb_top_kf_34c_adapt.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/KF/verilog/project_1/tb/tb_top_kf_34c_adapt.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/KF/verilog/project_1/tb/tb_top_kf_manyframes_rlc.v
update_compile_order -fileset sim_1
set_property top tb_top_kf_manyframes_rlc [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_kf_manyframes_rlc'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_kf_manyframes_rlc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_kf_manyframes_rlc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/est_output_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module est_output_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_abs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module goldschmidt_struct
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/inv2_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv2_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/kg_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kg_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_cov_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/post_state_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_state_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prior_cov_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/prior_state_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prior_state_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/q_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module q_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/r_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/subsystem_eq1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subsystem_eq1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/top_kf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kf
WARNING: [VRFC 10-3380] identifier 'kg_done' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf.v:159]
WARNING: [VRFC 10-3380] identifier 'z_done' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf.v:161]
WARNING: [VRFC 10-3380] identifier 'pc_done' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf.v:163]
WARNING: [VRFC 10-3380] identifier 'kg_done' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf.v:191]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/tb/tb_top_kf_manyframes_rlc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_kf_manyframes_rlc
ERROR: [VRFC 10-8885] declarations are not allowed in an unnamed block [C:/KF/verilog/project_1/tb/tb_top_kf_manyframes_rlc.v:186]
ERROR: [VRFC 10-8530] module 'tb_top_kf_manyframes_rlc' is ignored due to previous errors [C:/KF/verilog/project_1/tb/tb_top_kf_manyframes_rlc.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_kf_manyframes_rlc'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_kf_manyframes_rlc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_kf_manyframes_rlc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/est_output_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module est_output_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_abs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module goldschmidt_struct
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/inv2_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv2_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/kg_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kg_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_cov_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/post_state_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_state_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prior_cov_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/prior_state_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prior_state_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/q_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module q_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/r_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/subsystem_eq1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subsystem_eq1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/top_kf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kf
WARNING: [VRFC 10-3380] identifier 'kg_done' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf.v:159]
WARNING: [VRFC 10-3380] identifier 'z_done' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf.v:161]
WARNING: [VRFC 10-3380] identifier 'pc_done' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf.v:163]
WARNING: [VRFC 10-3380] identifier 'kg_done' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf.v:191]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/tb/tb_top_kf_manyframes_rlc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_kf_manyframes_rlc
WARNING: [VRFC 10-3380] identifier 'done' is used before its declaration [C:/KF/verilog/project_1/tb/tb_top_kf_manyframes_rlc.v:45]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_kf_manyframes_rlc_behav xil_defaultlib.tb_top_kf_manyframes_rlc xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_kf_manyframes_rlc_behav xil_defaultlib.tb_top_kf_manyframes_rlc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_state_serial.v" Line 9. Module prior_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" Line 27. Module prior_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/est_output_serial.v" Line 10. Module est_output_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/kg_semipar.v" Line 12. Module kg_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/inv2_serial.v" Line 13. Module inv2_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" Line 11. Module goldschmidt_struct_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_abs.v" Line 3. Module fxp_abs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_state_serial.v" Line 9. Module post_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 11. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_state_serial.v" Line 9. Module prior_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" Line 27. Module prior_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/est_output_serial.v" Line 10. Module est_output_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/kg_semipar.v" Line 12. Module kg_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/inv2_serial.v" Line 13. Module inv2_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" Line 11. Module goldschmidt_struct_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_abs.v" Line 3. Module fxp_abs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_state_serial.v" Line 9. Module post_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 11. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fxp_mul
Compiling module xil_defaultlib.fxp_add(N=40)
Compiling module xil_defaultlib.prior_state_serial
Compiling module xil_defaultlib.prior_cov_semipar
Compiling module xil_defaultlib.est_output_serial
Compiling module xil_defaultlib.fxp_sub
Compiling module xil_defaultlib.goldschmidt_struct_default
Compiling module xil_defaultlib.inv2_serial
Compiling module xil_defaultlib.kg_semipar
Compiling module xil_defaultlib.q_serial
Compiling module xil_defaultlib.subsystem_eq1_default
Compiling module xil_defaultlib.fxp_abs
Compiling module xil_defaultlib.r_serial
Compiling module xil_defaultlib.post_state_serial
Compiling module xil_defaultlib.fxp_sub(N=40)
Compiling module xil_defaultlib.post_cov_semipar
Compiling module xil_defaultlib.top_kf_default
Compiling module xil_defaultlib.tb_top_kf_manyframes_rlc
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_kf_manyframes_rlc_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3589.379 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_kf_manyframes_rlc_behav -key {Behavioral:sim_1:Functional:tb_top_kf_manyframes_rlc} -tclbatch {tb_top_kf_manyframes_rlc.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_top_kf_manyframes_rlc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_kf_manyframes_rlc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 3589.379 ; gain = 0.000
run all
k=0  it=0.000141  z=[-0.000655 -0.000965]  d=[0 0]LSB
k=100  it=0.000168  z=[1.413256 0.002089]  d=[-238 386]LSB
k=200  it=-0.000665  z=[1.413633 0.001685]  d=[-239 387]LSB
k=300  it=-0.000924  z=[1.413238 0.001622]  d=[-237 389]LSB
k=400  it=0.000248  z=[1.411980 0.001742]  d=[-237 390]LSB
k=500  it=-0.000003  z=[1.411868 0.001202]  d=[-237 390]LSB
k=600  it=-0.000126  z=[1.412167 0.002190]  d=[-238 387]LSB
k=700  it=-0.000791  z=[1.412360 0.000778]  d=[-239 388]LSB
k=800  it=-0.000696  z=[1.412315 0.001675]  d=[-238 391]LSB
k=900  it=-0.000552  z=[1.414239 0.001190]  d=[-237 389]LSB
k=1000  it=-0.000703  z=[1.412095 0.002150]  d=[-238 391]LSB
k=1100  it=-0.000338  z=[1.412193 0.002089]  d=[-239 388]LSB
k=1200  it=-0.000787  z=[1.412711 0.001468]  d=[-238 389]LSB
k=1300  it=0.000144  z=[1.411587 0.002213]  d=[-239 387]LSB
k=1400  it=-0.000664  z=[1.413397 0.002359]  d=[-238 390]LSB
k=1500  it=-0.000969  z=[1.412580 0.002058]  d=[-238 391]LSB
k=1600  it=0.000566  z=[1.411547 0.001771]  d=[-239 386]LSB
k=1700  it=0.000187  z=[1.411060 0.000897]  d=[-239 389]LSB
k=1800  it=-0.000520  z=[1.412738 0.000606]  d=[-239 388]LSB
k=1900  it=0.000451  z=[1.411316 0.002207]  d=[-237 388]LSB
k=2000  it=0.000777  z=[1.412073 0.001794]  d=[-237 389]LSB
k=2100  it=0.000274  z=[1.411033 0.001446]  d=[-237 391]LSB
k=2200  it=-0.000904  z=[1.412295 0.000794]  d=[-239 388]LSB
k=2300  it=-0.000284  z=[1.412378 0.002210]  d=[-237 390]LSB
k=2400  it=0.000202  z=[1.411861 0.000416]  d=[-237 390]LSB
k=2500  it=-0.000171  z=[1.413097 0.000776]  d=[-238 386]LSB
k=2600  it=-0.000442  z=[1.411332 0.002066]  d=[-237 390]LSB
k=2700  it=-0.000591  z=[1.411555 0.001006]  d=[-237 390]LSB
k=2800  it=0.000264  z=[1.411509 0.001323]  d=[-237 390]LSB
k=2900  it=-0.000874  z=[1.412821 0.001636]  d=[-238 391]LSB
k=3000  it=0.000372  z=[1.412445 0.001930]  d=[-238 387]LSB
k=3100  it=-0.000974  z=[1.413841 0.001933]  d=[-238 389]LSB
k=3200  it=-0.000419  z=[1.412346 0.002127]  d=[-237 390]LSB
k=3300  it=-0.000588  z=[1.412622 0.001732]  d=[-238 387]LSB
k=3400  it=-0.000701  z=[1.413943 0.001386]  d=[-239 387]LSB
k=3500  it=-0.000902  z=[1.413083 0.001849]  d=[-238 391]LSB
k=3600  it=0.000088  z=[1.412220 0.001494]  d=[-237 390]LSB
k=3700  it=-0.000965  z=[1.412959 0.000859]  d=[-239 388]LSB
k=3800  it=0.000480  z=[1.411116 0.002044]  d=[-239 388]LSB
k=3900  it=-0.000681  z=[1.413461 0.002262]  d=[-237 389]LSB
Summary: PASS=1280  FAIL=2720
$finish called at time : 14800850 ns : File "C:/KF/verilog/project_1/tb/tb_top_kf_manyframes_rlc.v" Line 229
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\rtl\top_kf.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_top_kf_manyframes_rlc.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_top_kf_manyframes_rlc.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_top_kf_manyframes_rlc.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\rtl\top_kf.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_top_kf_manyframes_rlc.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_top_kf_manyframes_rlc.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_top_kf_manyframes_rlc.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_kf_manyframes_rlc'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_kf_manyframes_rlc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_kf_manyframes_rlc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/tb/tb_top_kf_manyframes_rlc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_kf_manyframes_rlc
ERROR: [VRFC 10-4982] syntax error near '=' [C:/KF/verilog/project_1/tb/tb_top_kf_manyframes_rlc.v:182]
ERROR: [VRFC 10-4982] syntax error near ')' [C:/KF/verilog/project_1/tb/tb_top_kf_manyframes_rlc.v:183]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/KF/verilog/project_1/tb/tb_top_kf_manyframes_rlc.v:183]
ERROR: [VRFC 10-8530] module 'tb_top_kf_manyframes_rlc' is ignored due to previous errors [C:/KF/verilog/project_1/tb/tb_top_kf_manyframes_rlc.v:10]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\rtl\top_kf.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_top_kf_manyframes_rlc.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_top_kf_manyframes_rlc.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_top_kf_manyframes_rlc.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_kf_manyframes_rlc'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_kf_manyframes_rlc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_kf_manyframes_rlc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/tb/tb_top_kf_manyframes_rlc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_kf_manyframes_rlc
WARNING: [VRFC 10-3380] identifier 'done' is used before its declaration [C:/KF/verilog/project_1/tb/tb_top_kf_manyframes_rlc.v:49]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_kf_manyframes_rlc_behav xil_defaultlib.tb_top_kf_manyframes_rlc xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_kf_manyframes_rlc_behav xil_defaultlib.tb_top_kf_manyframes_rlc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_state_serial.v" Line 9. Module prior_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" Line 27. Module prior_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/est_output_serial.v" Line 10. Module est_output_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/kg_semipar.v" Line 12. Module kg_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/inv2_serial.v" Line 13. Module inv2_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" Line 11. Module goldschmidt_struct_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_abs.v" Line 3. Module fxp_abs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_state_serial.v" Line 9. Module post_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 11. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_state_serial.v" Line 9. Module prior_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" Line 27. Module prior_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/est_output_serial.v" Line 10. Module est_output_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/kg_semipar.v" Line 12. Module kg_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/inv2_serial.v" Line 13. Module inv2_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" Line 11. Module goldschmidt_struct_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_abs.v" Line 3. Module fxp_abs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_state_serial.v" Line 9. Module post_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 11. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fxp_mul
Compiling module xil_defaultlib.fxp_add(N=40)
Compiling module xil_defaultlib.prior_state_serial
Compiling module xil_defaultlib.prior_cov_semipar
Compiling module xil_defaultlib.est_output_serial
Compiling module xil_defaultlib.fxp_sub
Compiling module xil_defaultlib.goldschmidt_struct_default
Compiling module xil_defaultlib.inv2_serial
Compiling module xil_defaultlib.kg_semipar
Compiling module xil_defaultlib.q_serial
Compiling module xil_defaultlib.subsystem_eq1_default
Compiling module xil_defaultlib.fxp_abs
Compiling module xil_defaultlib.r_serial
Compiling module xil_defaultlib.post_state_serial
Compiling module xil_defaultlib.fxp_sub(N=40)
Compiling module xil_defaultlib.post_cov_semipar
Compiling module xil_defaultlib.top_kf_default
Compiling module xil_defaultlib.tb_top_kf_manyframes_rlc
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_kf_manyframes_rlc_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 3589.379 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_kf_manyframes_rlc_behav -key {Behavioral:sim_1:Functional:tb_top_kf_manyframes_rlc} -tclbatch {tb_top_kf_manyframes_rlc.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_top_kf_manyframes_rlc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
k=0  it=0.001101  z=[0.000582 -0.002026]  d=[0 2]LSB
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_kf_manyframes_rlc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 3589.379 ; gain = 0.000
run all
k=100  it=0.000087  z=[1.414028 0.002885]  d=[-1450 0]LSB
k=200  it=0.000748  z=[1.412565 0.000111]  d=[-1449 2]LSB
k=300  it=-0.000901  z=[1.415036 0.001973]  d=[-1451 0]LSB
k=400  it=0.000149  z=[1.412745 0.003558]  d=[-1449 -1]LSB
k=500  it=-0.000119  z=[1.414120 0.001808]  d=[-1451 1]LSB
k=600  it=0.001300  z=[1.408595 0.002746]  d=[-1445 0]LSB
k=700  it=-0.000590  z=[1.412055 0.001412]  d=[-1448 1]LSB
k=800  it=0.000205  z=[1.412955 0.000714]  d=[-1449 2]LSB
k=900  it=0.000671  z=[1.412470 0.001739]  d=[-1449 1]LSB
k=1000  it=-0.001174  z=[1.412869 0.000441]  d=[-1449 2]LSB
k=1100  it=-0.002304  z=[1.415332 0.002815]  d=[-1452 0]LSB
k=1200  it=0.000239  z=[1.412216 0.000920]  d=[-1449 2]LSB
k=1300  it=-0.000536  z=[1.410861 0.002650]  d=[-1447 0]LSB
k=1400  it=-0.001630  z=[1.414712 0.002099]  d=[-1451 0]LSB
k=1500  it=-0.001019  z=[1.412476 -0.000740]  d=[-1449 2]LSB
k=1600  it=0.000283  z=[1.411891 0.002029]  d=[-1448 0]LSB
k=1700  it=0.001258  z=[1.410578 -0.000425]  d=[-1447 2]LSB
k=1800  it=-0.001079  z=[1.412626 -0.000243]  d=[-1449 2]LSB
k=1900  it=0.000283  z=[1.410205 0.001643]  d=[-1447 1]LSB
k=2000  it=0.001321  z=[1.410956 0.001228]  d=[-1447 1]LSB
k=2100  it=0.000069  z=[1.414145 0.001497]  d=[-1451 1]LSB
k=2200  it=-0.000540  z=[1.414013 0.001447]  d=[-1450 1]LSB
k=2300  it=-0.001442  z=[1.414243 0.002067]  d=[-1451 0]LSB
k=2400  it=0.001337  z=[1.409678 0.002396]  d=[-1446 0]LSB
k=2500  it=0.000830  z=[1.410834 0.002413]  d=[-1447 0]LSB
k=2600  it=-0.000979  z=[1.413258 0.003111]  d=[-1450 -1]LSB
k=2700  it=-0.000130  z=[1.412313 0.001526]  d=[-1449 1]LSB
k=2800  it=-0.001581  z=[1.413000 0.001546]  d=[-1449 1]LSB
k=2900  it=-0.001365  z=[1.413477 0.000342]  d=[-1450 2]LSB
k=3000  it=0.000555  z=[1.411131 0.003752]  d=[-1447 -1]LSB
k=3100  it=0.000167  z=[1.410029 0.000895]  d=[-1446 2]LSB
k=3200  it=-0.000551  z=[1.410822 0.001731]  d=[-1447 1]LSB
k=3300  it=0.001435  z=[1.411072 0.001238]  d=[-1447 1]LSB
k=3400  it=-0.000911  z=[1.411759 0.000451]  d=[-1448 2]LSB
k=3500  it=0.000436  z=[1.413743 0.002327]  d=[-1450 0]LSB
k=3600  it=-0.000502  z=[1.413080 0.002907]  d=[-1449 0]LSB
k=3700  it=0.000228  z=[1.412938 0.003161]  d=[-1449 -1]LSB
k=3800  it=0.001651  z=[1.409319 0.001102]  d=[-1446 1]LSB
k=3900  it=0.001765  z=[1.407936 0.000757]  d=[-1444 2]LSB
DONE 4000 frames.
$finish called at time : 1480055 ns : File "C:/KF/verilog/project_1/tb/tb_top_kf_manyframes_rlc.v" Line 265
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\rtl\top_kf.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_top_kf_manyframes_rlc.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_top_kf_manyframes_rlc.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_top_kf_manyframes_rlc.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_kf_manyframes_rlc'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_kf_manyframes_rlc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_kf_manyframes_rlc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/est_output_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module est_output_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_abs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module goldschmidt_struct
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/inv2_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv2_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/kg_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kg_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_cov_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/post_state_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_state_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prior_cov_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/prior_state_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prior_state_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/q_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module q_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/r_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/subsystem_eq1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subsystem_eq1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/top_kf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kf
WARNING: [VRFC 10-3380] identifier 'kg_done' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf.v:159]
WARNING: [VRFC 10-3380] identifier 'z_done' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf.v:161]
WARNING: [VRFC 10-3380] identifier 'pc_done' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf.v:163]
WARNING: [VRFC 10-3380] identifier 'kg_done' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf.v:191]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/tb/tb_top_kf_manyframes_rlc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_kf_manyframes_rlc
WARNING: [VRFC 10-3380] identifier 'done' is used before its declaration [C:/KF/verilog/project_1/tb/tb_top_kf_manyframes_rlc.v:49]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_kf_manyframes_rlc_behav xil_defaultlib.tb_top_kf_manyframes_rlc xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_kf_manyframes_rlc_behav xil_defaultlib.tb_top_kf_manyframes_rlc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_state_serial.v" Line 9. Module prior_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" Line 27. Module prior_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/est_output_serial.v" Line 10. Module est_output_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/kg_semipar.v" Line 12. Module kg_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/inv2_serial.v" Line 13. Module inv2_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" Line 11. Module goldschmidt_struct_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_abs.v" Line 3. Module fxp_abs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_state_serial.v" Line 9. Module post_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 11. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_state_serial.v" Line 9. Module prior_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" Line 27. Module prior_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/est_output_serial.v" Line 10. Module est_output_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/kg_semipar.v" Line 12. Module kg_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/inv2_serial.v" Line 13. Module inv2_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" Line 11. Module goldschmidt_struct_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_abs.v" Line 3. Module fxp_abs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_state_serial.v" Line 9. Module post_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 11. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fxp_mul
Compiling module xil_defaultlib.fxp_add(N=40)
Compiling module xil_defaultlib.prior_state_serial
Compiling module xil_defaultlib.prior_cov_semipar
Compiling module xil_defaultlib.est_output_serial
Compiling module xil_defaultlib.fxp_sub
Compiling module xil_defaultlib.goldschmidt_struct_default
Compiling module xil_defaultlib.inv2_serial
Compiling module xil_defaultlib.kg_semipar
Compiling module xil_defaultlib.q_serial
Compiling module xil_defaultlib.subsystem_eq1_default
Compiling module xil_defaultlib.fxp_abs
Compiling module xil_defaultlib.r_serial
Compiling module xil_defaultlib.post_state_serial
Compiling module xil_defaultlib.fxp_sub(N=40)
Compiling module xil_defaultlib.post_cov_semipar
Compiling module xil_defaultlib.top_kf_default
Compiling module xil_defaultlib.tb_top_kf_manyframes_rlc
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_kf_manyframes_rlc_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3589.379 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_kf_manyframes_rlc_behav -key {Behavioral:sim_1:Functional:tb_top_kf_manyframes_rlc} -tclbatch {tb_top_kf_manyframes_rlc.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_top_kf_manyframes_rlc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
k=0  it=0.001101  z=[0.000582 -0.002026]  x_ref=[-0.000551 0.001102]  d=[0 -1]LSB
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_kf_manyframes_rlc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 3589.379 ; gain = 0.000
run all
k=100  it=0.000087  z=[1.414028 0.002885]  x_ref=[0.629206 -1.255531]  d=[-647 1287]LSB
k=200  it=0.000748  z=[1.412565 0.000111]  x_ref=[0.628308 -1.253737]  d=[-646 1285]LSB
k=300  it=-0.000901  z=[1.415036 0.001973]  x_ref=[0.629302 -1.255723]  d=[-647 1287]LSB
k=400  it=0.000149  z=[1.412745 0.003558]  x_ref=[0.629205 -1.255528]  d=[-647 1287]LSB
k=500  it=-0.000119  z=[1.414120 0.001808]  x_ref=[0.629084 -1.255288]  d=[-647 1287]LSB
k=600  it=0.001300  z=[1.408595 0.002746]  x_ref=[0.627386 -1.251896]  d=[-645 1283]LSB
k=700  it=-0.000590  z=[1.412055 0.001412]  x_ref=[0.629364 -1.255847]  d=[-647 1287]LSB
k=800  it=0.000205  z=[1.412955 0.000714]  x_ref=[0.629020 -1.255158]  d=[-647 1287]LSB
k=900  it=0.000671  z=[1.412470 0.001739]  x_ref=[0.628655 -1.254428]  d=[-646 1286]LSB
k=1000  it=-0.001174  z=[1.412869 0.000441]  x_ref=[0.629238 -1.255596]  d=[-647 1287]LSB
k=1100  it=-0.002304  z=[1.415332 0.002815]  x_ref=[0.630003 -1.257125]  d=[-648 1289]LSB
k=1200  it=0.000239  z=[1.412216 0.000920]  x_ref=[0.628868 -1.254855]  d=[-646 1286]LSB
k=1300  it=-0.000536  z=[1.410861 0.002650]  x_ref=[0.628647 -1.254416]  d=[-646 1286]LSB
k=1400  it=-0.001630  z=[1.414712 0.002099]  x_ref=[0.629564 -1.256248]  d=[-647 1288]LSB
k=1500  it=-0.001019  z=[1.412476 -0.000740]  x_ref=[0.629238 -1.255597]  d=[-647 1287]LSB
k=1600  it=0.000283  z=[1.411891 0.002029]  x_ref=[0.628898 -1.254914]  d=[-646 1287]LSB
k=1700  it=0.001258  z=[1.410578 -0.000425]  x_ref=[0.627937 -1.252996]  d=[-646 1285]LSB
k=1800  it=-0.001079  z=[1.412626 -0.000243]  x_ref=[0.629039 -1.255199]  d=[-647 1287]LSB
k=1900  it=0.000283  z=[1.410205 0.001643]  x_ref=[0.628308 -1.253738]  d=[-646 1285]LSB
k=2000  it=0.001321  z=[1.410956 0.001228]  x_ref=[0.628221 -1.253563]  d=[-646 1285]LSB
k=2100  it=0.000069  z=[1.414145 0.001497]  x_ref=[0.628915 -1.254949]  d=[-647 1287]LSB
k=2200  it=-0.000540  z=[1.414013 0.001447]  x_ref=[0.628720 -1.254562]  d=[-646 1286]LSB
k=2300  it=-0.001442  z=[1.414243 0.002067]  x_ref=[0.629273 -1.255666]  d=[-647 1287]LSB
k=2400  it=0.001337  z=[1.409678 0.002396]  x_ref=[0.627829 -1.252781]  d=[-645 1284]LSB
k=2500  it=0.000830  z=[1.410834 0.002413]  x_ref=[0.628171 -1.253462]  d=[-646 1285]LSB
k=2600  it=-0.000979  z=[1.413258 0.003111]  x_ref=[0.629216 -1.255553]  d=[-647 1287]LSB
k=2700  it=-0.000130  z=[1.412313 0.001526]  x_ref=[0.628914 -1.254948]  d=[-647 1287]LSB
k=2800  it=-0.001581  z=[1.413000 0.001546]  x_ref=[0.629471 -1.256063]  d=[-647 1288]LSB
k=2900  it=-0.001365  z=[1.413477 0.000342]  x_ref=[0.629634 -1.256386]  d=[-647 1288]LSB
k=3000  it=0.000555  z=[1.411131 0.003752]  x_ref=[0.628236 -1.253594]  d=[-646 1285]LSB
k=3100  it=0.000167  z=[1.410029 0.000895]  x_ref=[0.628415 -1.253952]  d=[-646 1286]LSB
k=3200  it=-0.000551  z=[1.410822 0.001731]  x_ref=[0.628681 -1.254485]  d=[-646 1286]LSB
k=3300  it=0.001435  z=[1.411072 0.001238]  x_ref=[0.627960 -1.253042]  d=[-646 1285]LSB
k=3400  it=-0.000911  z=[1.411759 0.000451]  x_ref=[0.629354 -1.255828]  d=[-647 1287]LSB
k=3500  it=0.000436  z=[1.413743 0.002327]  x_ref=[0.628789 -1.254697]  d=[-646 1286]LSB
k=3600  it=-0.000502  z=[1.413080 0.002907]  x_ref=[0.628973 -1.255066]  d=[-647 1287]LSB
k=3700  it=0.000228  z=[1.412938 0.003161]  x_ref=[0.629081 -1.255280]  d=[-647 1287]LSB
k=3800  it=0.001651  z=[1.409319 0.001102]  x_ref=[0.627773 -1.252667]  d=[-645 1284]LSB
k=3900  it=0.001765  z=[1.407936 0.000757]  x_ref=[0.627160 -1.251443]  d=[-645 1283]LSB
DONE 4000 frames.
$finish called at time : 1480055 ns : File "C:/KF/verilog/project_1/tb/tb_top_kf_manyframes_rlc.v" Line 268
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\rtl\top_kf.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_top_kf_manyframes_rlc.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\rtl\top_kf.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\rtl\top_kf.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\rtl\top_kf.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_top_kf_manyframes_rlc.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\rtl\top_kf.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\rtl\top_kf.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\rtl\top_kf.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_top_kf_manyframes_rlc.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\rtl\top_kf.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\rtl\top_kf.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\rtl\top_kf.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_top_kf_manyframes_rlc.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\rtl\top_kf.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\rtl\top_kf.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_kf_manyframes_rlc'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_kf_manyframes_rlc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_kf_manyframes_rlc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/est_output_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module est_output_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_abs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module goldschmidt_struct
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/inv2_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv2_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/kg_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kg_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_cov_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/post_state_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_state_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prior_cov_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/prior_state_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prior_state_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/q_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module q_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/r_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/subsystem_eq1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subsystem_eq1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/top_kf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/tb/tb_top_kf_manyframes_rlc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_kf_manyframes_rlc
WARNING: [VRFC 10-3380] identifier 'done' is used before its declaration [C:/KF/verilog/project_1/tb/tb_top_kf_manyframes_rlc.v:61]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_kf_manyframes_rlc_behav xil_defaultlib.tb_top_kf_manyframes_rlc xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_kf_manyframes_rlc_behav xil_defaultlib.tb_top_kf_manyframes_rlc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_state_serial.v" Line 9. Module prior_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" Line 27. Module prior_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/est_output_serial.v" Line 10. Module est_output_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/kg_semipar.v" Line 12. Module kg_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/inv2_serial.v" Line 13. Module inv2_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" Line 11. Module goldschmidt_struct_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_abs.v" Line 3. Module fxp_abs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_state_serial.v" Line 9. Module post_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 11. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_state_serial.v" Line 9. Module prior_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" Line 27. Module prior_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/est_output_serial.v" Line 10. Module est_output_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/kg_semipar.v" Line 12. Module kg_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/inv2_serial.v" Line 13. Module inv2_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" Line 11. Module goldschmidt_struct_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_abs.v" Line 3. Module fxp_abs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_state_serial.v" Line 9. Module post_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 11. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fxp_mul
Compiling module xil_defaultlib.fxp_add(N=40)
Compiling module xil_defaultlib.prior_state_serial
Compiling module xil_defaultlib.prior_cov_semipar
Compiling module xil_defaultlib.est_output_serial
Compiling module xil_defaultlib.fxp_sub
Compiling module xil_defaultlib.goldschmidt_struct_default
Compiling module xil_defaultlib.inv2_serial
Compiling module xil_defaultlib.kg_semipar
Compiling module xil_defaultlib.q_serial
Compiling module xil_defaultlib.subsystem_eq1_default
Compiling module xil_defaultlib.fxp_abs
Compiling module xil_defaultlib.r_serial
Compiling module xil_defaultlib.post_state_serial
Compiling module xil_defaultlib.fxp_sub(N=40)
Compiling module xil_defaultlib.post_cov_semipar
Compiling module xil_defaultlib.top_kf_default
Compiling module xil_defaultlib.tb_top_kf_manyframes_rlc
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_kf_manyframes_rlc_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3589.379 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_kf_manyframes_rlc_behav -key {Behavioral:sim_1:Functional:tb_top_kf_manyframes_rlc} -tclbatch {tb_top_kf_manyframes_rlc.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_top_kf_manyframes_rlc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
k=0  it=0.001101  z=[0.000582 -0.002026]  x_ref=[-0.000551 0.001102]  d=[0 -1]LSB
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_kf_manyframes_rlc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 3589.379 ; gain = 0.000
run all
k=100  it=0.000087  z=[1.414028 0.002885]  x_ref=[0.629206 -1.255531]  d=[-644 1285]LSB
k=200  it=0.000748  z=[1.412565 0.000111]  x_ref=[0.628308 -1.253737]  d=[-643 1283]LSB
k=300  it=-0.000901  z=[1.415036 0.001973]  x_ref=[0.629302 -1.255723]  d=[-644 1285]LSB
k=400  it=0.000149  z=[1.412745 0.003558]  x_ref=[0.629205 -1.255528]  d=[-644 1285]LSB
k=500  it=-0.000119  z=[1.414120 0.001808]  x_ref=[0.629084 -1.255288]  d=[-644 1285]LSB
k=600  it=0.001300  z=[1.408595 0.002746]  x_ref=[0.627386 -1.251896]  d=[-642 1281]LSB
k=700  it=-0.000590  z=[1.412055 0.001412]  x_ref=[0.629364 -1.255847]  d=[-644 1285]LSB
k=800  it=0.000205  z=[1.412955 0.000714]  x_ref=[0.629020 -1.255158]  d=[-644 1285]LSB
k=900  it=0.000671  z=[1.412470 0.001739]  x_ref=[0.628655 -1.254428]  d=[-643 1284]LSB
k=1000  it=-0.001174  z=[1.412869 0.000441]  x_ref=[0.629238 -1.255596]  d=[-644 1285]LSB
k=1100  it=-0.002304  z=[1.415332 0.002815]  x_ref=[0.630003 -1.257125]  d=[-645 1287]LSB
k=1200  it=0.000239  z=[1.412216 0.000920]  x_ref=[0.628868 -1.254855]  d=[-643 1284]LSB
k=1300  it=-0.000536  z=[1.410861 0.002650]  x_ref=[0.628647 -1.254416]  d=[-643 1284]LSB
k=1400  it=-0.001630  z=[1.414712 0.002099]  x_ref=[0.629564 -1.256248]  d=[-644 1286]LSB
k=1500  it=-0.001019  z=[1.412476 -0.000740]  x_ref=[0.629238 -1.255597]  d=[-644 1285]LSB
k=1600  it=0.000283  z=[1.411891 0.002029]  x_ref=[0.628898 -1.254914]  d=[-643 1285]LSB
k=1700  it=0.001258  z=[1.410578 -0.000425]  x_ref=[0.627937 -1.252996]  d=[-643 1283]LSB
k=1800  it=-0.001079  z=[1.412626 -0.000243]  x_ref=[0.629039 -1.255199]  d=[-644 1285]LSB
k=1900  it=0.000283  z=[1.410205 0.001643]  x_ref=[0.628308 -1.253738]  d=[-643 1283]LSB
k=2000  it=0.001321  z=[1.410956 0.001228]  x_ref=[0.628221 -1.253563]  d=[-643 1283]LSB
k=2100  it=0.000069  z=[1.414145 0.001497]  x_ref=[0.628915 -1.254949]  d=[-644 1285]LSB
k=2200  it=-0.000540  z=[1.414013 0.001447]  x_ref=[0.628720 -1.254562]  d=[-643 1284]LSB
k=2300  it=-0.001442  z=[1.414243 0.002067]  x_ref=[0.629273 -1.255666]  d=[-644 1285]LSB
k=2400  it=0.001337  z=[1.409678 0.002396]  x_ref=[0.627829 -1.252781]  d=[-642 1282]LSB
k=2500  it=0.000830  z=[1.410834 0.002413]  x_ref=[0.628171 -1.253462]  d=[-643 1283]LSB
k=2600  it=-0.000979  z=[1.413258 0.003111]  x_ref=[0.629216 -1.255553]  d=[-644 1285]LSB
k=2700  it=-0.000130  z=[1.412313 0.001526]  x_ref=[0.628914 -1.254948]  d=[-644 1285]LSB
k=2800  it=-0.001581  z=[1.413000 0.001546]  x_ref=[0.629471 -1.256063]  d=[-644 1286]LSB
k=2900  it=-0.001365  z=[1.413477 0.000342]  x_ref=[0.629634 -1.256386]  d=[-644 1286]LSB
k=3000  it=0.000555  z=[1.411131 0.003752]  x_ref=[0.628236 -1.253594]  d=[-643 1283]LSB
k=3100  it=0.000167  z=[1.410029 0.000895]  x_ref=[0.628415 -1.253952]  d=[-643 1284]LSB
k=3200  it=-0.000551  z=[1.410822 0.001731]  x_ref=[0.628681 -1.254485]  d=[-643 1284]LSB
k=3300  it=0.001435  z=[1.411072 0.001238]  x_ref=[0.627960 -1.253042]  d=[-643 1283]LSB
k=3400  it=-0.000911  z=[1.411759 0.000451]  x_ref=[0.629354 -1.255828]  d=[-644 1285]LSB
k=3500  it=0.000436  z=[1.413743 0.002327]  x_ref=[0.628789 -1.254697]  d=[-643 1284]LSB
k=3600  it=-0.000502  z=[1.413080 0.002907]  x_ref=[0.628973 -1.255066]  d=[-644 1285]LSB
k=3700  it=0.000228  z=[1.412938 0.003161]  x_ref=[0.629081 -1.255280]  d=[-644 1285]LSB
k=3800  it=0.001651  z=[1.409319 0.001102]  x_ref=[0.627773 -1.252667]  d=[-642 1282]LSB
k=3900  it=0.001765  z=[1.407936 0.000757]  x_ref=[0.627160 -1.251443]  d=[-642 1281]LSB
DONE 4000 frames.
$finish called at time : 1480055 ns : File "C:/KF/verilog/project_1/tb/tb_top_kf_manyframes_rlc.v" Line 294
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\rtl\top_kf.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_top_kf_manyframes_rlc.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\rtl\top_kf.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\rtl\top_kf.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\rtl\top_kf.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_top_kf_manyframes_rlc.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\rtl\top_kf.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\rtl\top_kf.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_kf_manyframes_rlc'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_kf_manyframes_rlc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_kf_manyframes_rlc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/est_output_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module est_output_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_abs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module goldschmidt_struct
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/inv2_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv2_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/kg_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kg_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_cov_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/post_state_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_state_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prior_cov_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/prior_state_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prior_state_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/q_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module q_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/r_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/subsystem_eq1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subsystem_eq1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/top_kf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/tb/tb_top_kf_manyframes_rlc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_kf_manyframes_rlc
WARNING: [VRFC 10-3380] identifier 'done' is used before its declaration [C:/KF/verilog/project_1/tb/tb_top_kf_manyframes_rlc.v:61]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_kf_manyframes_rlc_behav xil_defaultlib.tb_top_kf_manyframes_rlc xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_kf_manyframes_rlc_behav xil_defaultlib.tb_top_kf_manyframes_rlc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2989] 'Z00' is not declared [C:/KF/verilog/project_1/tb/tb_top_kf_manyframes_rlc.v:288]
ERROR: [VRFC 10-2989] 'Z10' is not declared [C:/KF/verilog/project_1/tb/tb_top_kf_manyframes_rlc.v:290]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_kf_manyframes_rlc'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_kf_manyframes_rlc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_kf_manyframes_rlc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/est_output_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module est_output_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_abs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module goldschmidt_struct
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/inv2_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv2_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/kg_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kg_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_cov_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/post_state_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_state_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prior_cov_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/prior_state_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prior_state_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/q_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module q_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/r_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/subsystem_eq1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subsystem_eq1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/top_kf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/tb/tb_top_kf_manyframes_rlc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_kf_manyframes_rlc
WARNING: [VRFC 10-3380] identifier 'done' is used before its declaration [C:/KF/verilog/project_1/tb/tb_top_kf_manyframes_rlc.v:61]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_kf_manyframes_rlc_behav xil_defaultlib.tb_top_kf_manyframes_rlc xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_kf_manyframes_rlc_behav xil_defaultlib.tb_top_kf_manyframes_rlc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_state_serial.v" Line 9. Module prior_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" Line 27. Module prior_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/est_output_serial.v" Line 10. Module est_output_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/kg_semipar.v" Line 12. Module kg_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/inv2_serial.v" Line 13. Module inv2_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" Line 11. Module goldschmidt_struct_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_abs.v" Line 3. Module fxp_abs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_state_serial.v" Line 9. Module post_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 11. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_state_serial.v" Line 9. Module prior_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" Line 27. Module prior_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/est_output_serial.v" Line 10. Module est_output_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/kg_semipar.v" Line 12. Module kg_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/inv2_serial.v" Line 13. Module inv2_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" Line 11. Module goldschmidt_struct_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_abs.v" Line 3. Module fxp_abs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_state_serial.v" Line 9. Module post_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 11. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fxp_mul
Compiling module xil_defaultlib.fxp_add(N=40)
Compiling module xil_defaultlib.prior_state_serial
Compiling module xil_defaultlib.prior_cov_semipar
Compiling module xil_defaultlib.est_output_serial
Compiling module xil_defaultlib.fxp_sub
Compiling module xil_defaultlib.goldschmidt_struct_default
Compiling module xil_defaultlib.inv2_serial
Compiling module xil_defaultlib.kg_semipar
Compiling module xil_defaultlib.q_serial
Compiling module xil_defaultlib.subsystem_eq1_default
Compiling module xil_defaultlib.fxp_abs
Compiling module xil_defaultlib.r_serial
Compiling module xil_defaultlib.post_state_serial
Compiling module xil_defaultlib.fxp_sub(N=40)
Compiling module xil_defaultlib.post_cov_semipar
Compiling module xil_defaultlib.top_kf_default
Compiling module xil_defaultlib.tb_top_kf_manyframes_rlc
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_kf_manyframes_rlc_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3589.379 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_kf_manyframes_rlc_behav -key {Behavioral:sim_1:Functional:tb_top_kf_manyframes_rlc} -tclbatch {tb_top_kf_manyframes_rlc.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_top_kf_manyframes_rlc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
k=0  it=0.001101  z=[0.000582 -0.002026]  x_ref=[-0.000551 0.001102]  d=[0 -1]LSB
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_kf_manyframes_rlc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 3589.379 ; gain = 0.000
run all
k=100  it=0.000087  z=[1.414028 0.002885]  x_ref=[0.629206 -1.255531]  d=[-644 1285]LSB
k=200  it=0.000748  z=[1.412565 0.000111]  x_ref=[0.628308 -1.253737]  d=[-643 1283]LSB
k=300  it=-0.000901  z=[1.415036 0.001973]  x_ref=[0.629302 -1.255723]  d=[-644 1285]LSB
k=400  it=0.000149  z=[1.412745 0.003558]  x_ref=[0.629205 -1.255528]  d=[-644 1285]LSB
k=500  it=-0.000119  z=[1.414120 0.001808]  x_ref=[0.629084 -1.255288]  d=[-644 1285]LSB
k=600  it=0.001300  z=[1.408595 0.002746]  x_ref=[0.627386 -1.251896]  d=[-642 1281]LSB
k=700  it=-0.000590  z=[1.412055 0.001412]  x_ref=[0.629364 -1.255847]  d=[-644 1285]LSB
k=800  it=0.000205  z=[1.412955 0.000714]  x_ref=[0.629020 -1.255158]  d=[-644 1285]LSB
k=900  it=0.000671  z=[1.412470 0.001739]  x_ref=[0.628655 -1.254428]  d=[-643 1284]LSB
k=1000  it=-0.001174  z=[1.412869 0.000441]  x_ref=[0.629238 -1.255596]  d=[-644 1285]LSB
k=1100  it=-0.002304  z=[1.415332 0.002815]  x_ref=[0.630003 -1.257125]  d=[-645 1287]LSB
k=1200  it=0.000239  z=[1.412216 0.000920]  x_ref=[0.628868 -1.254855]  d=[-643 1284]LSB
k=1300  it=-0.000536  z=[1.410861 0.002650]  x_ref=[0.628647 -1.254416]  d=[-643 1284]LSB
k=1400  it=-0.001630  z=[1.414712 0.002099]  x_ref=[0.629564 -1.256248]  d=[-644 1286]LSB
k=1500  it=-0.001019  z=[1.412476 -0.000740]  x_ref=[0.629238 -1.255597]  d=[-644 1285]LSB
k=1600  it=0.000283  z=[1.411891 0.002029]  x_ref=[0.628898 -1.254914]  d=[-643 1285]LSB
k=1700  it=0.001258  z=[1.410578 -0.000425]  x_ref=[0.627937 -1.252996]  d=[-643 1283]LSB
k=1800  it=-0.001079  z=[1.412626 -0.000243]  x_ref=[0.629039 -1.255199]  d=[-644 1285]LSB
k=1900  it=0.000283  z=[1.410205 0.001643]  x_ref=[0.628308 -1.253738]  d=[-643 1283]LSB
k=2000  it=0.001321  z=[1.410956 0.001228]  x_ref=[0.628221 -1.253563]  d=[-643 1283]LSB
k=2100  it=0.000069  z=[1.414145 0.001497]  x_ref=[0.628915 -1.254949]  d=[-644 1285]LSB
k=2200  it=-0.000540  z=[1.414013 0.001447]  x_ref=[0.628720 -1.254562]  d=[-643 1284]LSB
k=2300  it=-0.001442  z=[1.414243 0.002067]  x_ref=[0.629273 -1.255666]  d=[-644 1285]LSB
k=2400  it=0.001337  z=[1.409678 0.002396]  x_ref=[0.627829 -1.252781]  d=[-642 1282]LSB
k=2500  it=0.000830  z=[1.410834 0.002413]  x_ref=[0.628171 -1.253462]  d=[-643 1283]LSB
k=2600  it=-0.000979  z=[1.413258 0.003111]  x_ref=[0.629216 -1.255553]  d=[-644 1285]LSB
k=2700  it=-0.000130  z=[1.412313 0.001526]  x_ref=[0.628914 -1.254948]  d=[-644 1285]LSB
k=2800  it=-0.001581  z=[1.413000 0.001546]  x_ref=[0.629471 -1.256063]  d=[-644 1286]LSB
k=2900  it=-0.001365  z=[1.413477 0.000342]  x_ref=[0.629634 -1.256386]  d=[-644 1286]LSB
k=3000  it=0.000555  z=[1.411131 0.003752]  x_ref=[0.628236 -1.253594]  d=[-643 1283]LSB
k=3100  it=0.000167  z=[1.410029 0.000895]  x_ref=[0.628415 -1.253952]  d=[-643 1284]LSB
k=3200  it=-0.000551  z=[1.410822 0.001731]  x_ref=[0.628681 -1.254485]  d=[-643 1284]LSB
k=3300  it=0.001435  z=[1.411072 0.001238]  x_ref=[0.627960 -1.253042]  d=[-643 1283]LSB
k=3400  it=-0.000911  z=[1.411759 0.000451]  x_ref=[0.629354 -1.255828]  d=[-644 1285]LSB
k=3500  it=0.000436  z=[1.413743 0.002327]  x_ref=[0.628789 -1.254697]  d=[-643 1284]LSB
k=3600  it=-0.000502  z=[1.413080 0.002907]  x_ref=[0.628973 -1.255066]  d=[-644 1285]LSB
k=3700  it=0.000228  z=[1.412938 0.003161]  x_ref=[0.629081 -1.255280]  d=[-644 1285]LSB
k=3800  it=0.001651  z=[1.409319 0.001102]  x_ref=[0.627773 -1.252667]  d=[-642 1282]LSB
k=3900  it=0.001765  z=[1.407936 0.000757]  x_ref=[0.627160 -1.251443]  d=[-642 1281]LSB
DONE 4000 frames.
$finish called at time : 1480055 ns : File "C:/KF/verilog/project_1/tb/tb_top_kf_manyframes_rlc.v" Line 303
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {C:/KF/verilog/project_1/tb/tb_post_state_serial_min.v C:/KF/verilog/project_1/tb/tb_kg_semipar_min.v C:/KF/verilog/project_1/tb/tb_prior_state_serial_min.v}
update_compile_order -fileset sim_1
set_property top tb_prior_state_serial_min [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_prior_state_serial_min'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_prior_state_serial_min' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_prior_state_serial_min_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/tb/tb_prior_state_serial_min.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_prior_state_serial_min
WARNING: [VRFC 10-3380] identifier 'done' is used before its declaration [C:/KF/verilog/project_1/tb/tb_prior_state_serial_min.v:40]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_prior_state_serial_min_behav xil_defaultlib.tb_prior_state_serial_min xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_prior_state_serial_min_behav xil_defaultlib.tb_prior_state_serial_min xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_state_serial.v" Line 9. Module prior_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_state_serial.v" Line 9. Module prior_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fxp_mul
Compiling module xil_defaultlib.fxp_add(N=40)
Compiling module xil_defaultlib.prior_state_serial
Compiling module xil_defaultlib.tb_prior_state_serial_min
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_prior_state_serial_min_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_prior_state_serial_min_behav -key {Behavioral:sim_1:Functional:tb_prior_state_serial_min} -tclbatch {tb_prior_state_serial_min.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_prior_state_serial_min.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
PRIOR  DUT=[640 -256]  GOLD=[640 -256]  d=[0 0] LSB
prior_state_serial PASS
$finish called at time : 165 ns : File "C:/KF/verilog/project_1/tb/tb_prior_state_serial_min.v" Line 128
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_prior_state_serial_min_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_prior_state_serial_min'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_prior_state_serial_min_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_prior_state_serial_min'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_prior_state_serial_min_behav xil_defaultlib.tb_prior_state_serial_min xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_prior_state_serial_min_behav xil_defaultlib.tb_prior_state_serial_min xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
PRIOR  DUT=[640 -256]  GOLD=[640 -256]  d=[0 0] LSB
prior_state_serial PASS
$finish called at time : 165 ns : File "C:/KF/verilog/project_1/tb/tb_prior_state_serial_min.v" Line 128
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_prior_state_serial_min'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_prior_state_serial_min' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_prior_state_serial_min_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_prior_state_serial_min_behav xil_defaultlib.tb_prior_state_serial_min xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_prior_state_serial_min_behav xil_defaultlib.tb_prior_state_serial_min xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_prior_state_serial_min_behav -key {Behavioral:sim_1:Functional:tb_prior_state_serial_min} -tclbatch {tb_prior_state_serial_min.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_prior_state_serial_min.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
PRIOR  DUT=[640 -256]  GOLD=[640 -256]  d=[0 0] LSB
prior_state_serial PASS
$finish called at time : 165 ns : File "C:/KF/verilog/project_1/tb/tb_prior_state_serial_min.v" Line 128
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_prior_state_serial_min_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_kg_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_prior_state_serial_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_prior_state_serial_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_prior_state_serial_min.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_prior_state_serial_min'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_prior_state_serial_min' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_prior_state_serial_min_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_prior_state_serial_min_behav xil_defaultlib.tb_prior_state_serial_min xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_prior_state_serial_min_behav xil_defaultlib.tb_prior_state_serial_min xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_prior_state_serial_min_behav -key {Behavioral:sim_1:Functional:tb_prior_state_serial_min} -tclbatch {tb_prior_state_serial_min.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_prior_state_serial_min.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
PRIOR  DUT=[640 -256]  GOLD=[640 -256]  d=[0 0] LSB
prior_state_serial PASS
$finish called at time : 165 ns : File "C:/KF/verilog/project_1/tb/tb_prior_state_serial_min.v" Line 128
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_prior_state_serial_min_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_kg_semipar_min [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_kg_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_prior_state_serial_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_prior_state_serial_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_prior_state_serial_min.v:]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_kg_semipar_min'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_kg_semipar_min' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_kg_semipar_min_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/tb/tb_kg_semipar_min.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_kg_semipar_min
WARNING: [VRFC 10-3380] identifier 'done' is used before its declaration [C:/KF/verilog/project_1/tb/tb_kg_semipar_min.v:39]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_kg_semipar_min_behav xil_defaultlib.tb_kg_semipar_min xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_kg_semipar_min_behav xil_defaultlib.tb_kg_semipar_min xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/kg_semipar.v" Line 12. Module kg_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/inv2_serial.v" Line 13. Module inv2_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" Line 11. Module goldschmidt_struct_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/kg_semipar.v" Line 12. Module kg_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/inv2_serial.v" Line 13. Module inv2_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" Line 11. Module goldschmidt_struct_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fxp_mul
Compiling module xil_defaultlib.fxp_add(N=40)
Compiling module xil_defaultlib.fxp_sub
Compiling module xil_defaultlib.goldschmidt_struct_default
Compiling module xil_defaultlib.inv2_serial
Compiling module xil_defaultlib.kg_semipar
Compiling module xil_defaultlib.tb_kg_semipar_min
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_kg_semipar_min_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_kg_semipar_min_behav -key {Behavioral:sim_1:Functional:tb_kg_semipar_min} -tclbatch {tb_kg_semipar_min.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_kg_semipar_min.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
K DUT=[818 0; 0 818]  GOLD=[819 0; 0 819]  d=[-1 0 0 -1] LSB
kg_semipar PASS
$finish called at time : 265 ns : File "C:/KF/verilog/project_1/tb/tb_kg_semipar_min.v" Line 129
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_kg_semipar_min_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_kg_semipar_min'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_kg_semipar_min' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_kg_semipar_min_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module goldschmidt_struct
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/inv2_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv2_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/kg_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kg_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/tb/tb_kg_semipar_min.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_kg_semipar_min
WARNING: [VRFC 10-3380] identifier 'done' is used before its declaration [C:/KF/verilog/project_1/tb/tb_kg_semipar_min.v:39]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_kg_semipar_min_behav xil_defaultlib.tb_kg_semipar_min xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_kg_semipar_min_behav xil_defaultlib.tb_kg_semipar_min xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/kg_semipar.v" Line 12. Module kg_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/inv2_serial.v" Line 13. Module inv2_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" Line 11. Module goldschmidt_struct_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/kg_semipar.v" Line 12. Module kg_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/inv2_serial.v" Line 13. Module inv2_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" Line 11. Module goldschmidt_struct_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fxp_mul
Compiling module xil_defaultlib.fxp_add(N=40)
Compiling module xil_defaultlib.fxp_sub
Compiling module xil_defaultlib.goldschmidt_struct_default
Compiling module xil_defaultlib.inv2_serial
Compiling module xil_defaultlib.kg_semipar
Compiling module xil_defaultlib.tb_kg_semipar_min
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_kg_semipar_min_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_kg_semipar_min_behav -key {Behavioral:sim_1:Functional:tb_kg_semipar_min} -tclbatch {tb_kg_semipar_min.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_kg_semipar_min.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
K DUT=[818 0; 0 818]  GOLD=[819 0; 0 819]  d=[-1 0 0 -1] LSB
kg_semipar PASS
$finish called at time : 255 ns : File "C:/KF/verilog/project_1/tb/tb_kg_semipar_min.v" Line 129
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_kg_semipar_min_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_post_state_serial_min [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_post_state_serial_min'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_post_state_serial_min' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_post_state_serial_min_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/tb/tb_post_state_serial_min.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_post_state_serial_min
WARNING: [VRFC 10-3380] identifier 'done' is used before its declaration [C:/KF/verilog/project_1/tb/tb_post_state_serial_min.v:39]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_post_state_serial_min_behav xil_defaultlib.tb_post_state_serial_min xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_post_state_serial_min_behav xil_defaultlib.tb_post_state_serial_min xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_state_serial.v" Line 9. Module post_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_state_serial.v" Line 9. Module post_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fxp_sub
Compiling module xil_defaultlib.fxp_mul
Compiling module xil_defaultlib.fxp_add(N=40)
Compiling module xil_defaultlib.post_state_serial
Compiling module xil_defaultlib.tb_post_state_serial_min
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_post_state_serial_min_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_post_state_serial_min_behav -key {Behavioral:sim_1:Functional:tb_post_state_serial_min} -tclbatch {tb_post_state_serial_min.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_post_state_serial_min.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
POST  DUT=[1536 256]  GOLD=[1536 256]  d=[0 0] LSB
post_state_serial PASS
$finish called at time : 135 ns : File "C:/KF/verilog/project_1/tb/tb_post_state_serial_min.v" Line 105
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_post_state_serial_min_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/KF/verilog/project_1/tb/tb_inv2_serial_min.v
update_compile_order -fileset sim_1
set_property top tb_inv2_serial_min [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_inv2_serial_min'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_inv2_serial_min' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_inv2_serial_min_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/tb/tb_inv2_serial_min.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_inv2_serial_min
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_inv2_serial_min_behav xil_defaultlib.tb_inv2_serial_min xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_inv2_serial_min_behav xil_defaultlib.tb_inv2_serial_min xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/inv2_serial.v" Line 13. Module inv2_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" Line 11. Module goldschmidt_struct_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/inv2_serial.v" Line 13. Module inv2_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" Line 11. Module goldschmidt_struct_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fxp_mul
Compiling module xil_defaultlib.fxp_sub
Compiling module xil_defaultlib.goldschmidt_struct_default
Compiling module xil_defaultlib.inv2_serial
Compiling module xil_defaultlib.tb_inv2_serial_min
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_inv2_serial_min_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_inv2_serial_min_behav -key {Behavioral:sim_1:Functional:tb_inv2_serial_min} -tclbatch {tb_inv2_serial_min.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_inv2_serial_min.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
IA=512 IB=0 IC=0 ID=256  EXP=[512 0 0 256]
inv2_serial PASS
$finish called at time : 85 ns : File "C:/KF/verilog/project_1/tb/tb_inv2_serial_min.v" Line 58
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_inv2_serial_min_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/KF/verilog/project_1/tb/tb_prior_cov_semipar_min.v
update_compile_order -fileset sim_1
set_property top tb_prior_cov_semipar_min [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_prior_cov_semipar_min'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_prior_cov_semipar_min' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_prior_cov_semipar_min_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/tb/tb_prior_cov_semipar_min.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_prior_cov_semipar_min
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_prior_cov_semipar_min_behav xil_defaultlib.tb_prior_cov_semipar_min xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_prior_cov_semipar_min_behav xil_defaultlib.tb_prior_cov_semipar_min xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" Line 27. Module prior_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" Line 27. Module prior_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fxp_mul
Compiling module xil_defaultlib.fxp_add(N=40)
Compiling module xil_defaultlib.prior_cov_semipar
Compiling module xil_defaultlib.tb_prior_cov_semipar_min
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_prior_cov_semipar_min_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_prior_cov_semipar_min_behav -key {Behavioral:sim_1:Functional:tb_prior_cov_semipar_min} -tclbatch {tb_prior_cov_semipar_min.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_prior_cov_semipar_min.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
P_prior diag=[1280 1280]  EXP=1280
prior_cov_semipar FAIL: done at 9 (exp 8)
$finish called at time : 135 ns : File "C:/KF/verilog/project_1/tb/tb_prior_cov_semipar_min.v" Line 75
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_prior_cov_semipar_min_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_prior_state_serial_min [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_prior_state_serial_min'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_prior_state_serial_min' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_prior_state_serial_min_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_prior_state_serial_min_behav xil_defaultlib.tb_prior_state_serial_min xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_prior_state_serial_min_behav xil_defaultlib.tb_prior_state_serial_min xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_state_serial.v" Line 9. Module prior_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_state_serial.v" Line 9. Module prior_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fxp_mul
Compiling module xil_defaultlib.fxp_add(N=40)
Compiling module xil_defaultlib.prior_state_serial
Compiling module xil_defaultlib.tb_prior_state_serial_min
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_prior_state_serial_min_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_prior_state_serial_min_behav -key {Behavioral:sim_1:Functional:tb_prior_state_serial_min} -tclbatch {tb_prior_state_serial_min.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_prior_state_serial_min.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
PRIOR  DUT=[640 -256]  GOLD=[640 -256]  d=[0 0] LSB
prior_state_serial PASS
$finish called at time : 165 ns : File "C:/KF/verilog/project_1/tb/tb_prior_state_serial_min.v" Line 128
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_prior_state_serial_min_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_q_serial_min [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_q_serial_min'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_q_serial_min' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_q_serial_min_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/q_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module q_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/tb/tb_q_serial_min.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_q_serial_min
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_q_serial_min_behav xil_defaultlib.tb_q_serial_min xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_q_serial_min_behav xil_defaultlib.tb_q_serial_min xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fxp_sub
Compiling module xil_defaultlib.fxp_mul
Compiling module xil_defaultlib.fxp_add
Compiling module xil_defaultlib.q_serial
Compiling module xil_defaultlib.tb_q_serial_min
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_q_serial_min_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_q_serial_min_behav -key {Behavioral:sim_1:Functional:tb_q_serial_min} -tclbatch {tb_q_serial_min.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_q_serial_min.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Q11=2560 Q22=2560 (LSB)
$finish called at time : 105 ns : File "C:/KF/verilog/project_1/tb/tb_q_serial_min.v" Line 37
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_q_serial_min_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4188.980 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_q_serial_min'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_q_serial_min' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_q_serial_min_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/q_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module q_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/tb/tb_q_serial_min.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_q_serial_min
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_q_serial_min_behav xil_defaultlib.tb_q_serial_min xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_q_serial_min_behav xil_defaultlib.tb_q_serial_min xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fxp_sub
Compiling module xil_defaultlib.fxp_mul
Compiling module xil_defaultlib.fxp_add
Compiling module xil_defaultlib.q_serial
Compiling module xil_defaultlib.tb_q_serial_min
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_q_serial_min_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_q_serial_min_behav -key {Behavioral:sim_1:Functional:tb_q_serial_min} -tclbatch {tb_q_serial_min.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_q_serial_min.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Q11=2560 Q22=2560 (LSB)  EXP=2560
q_serial PASS
$finish called at time : 85 ns : File "C:/KF/verilog/project_1/tb/tb_q_serial_min.v" Line 66
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_q_serial_min_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_r_serial_min [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_r_serial_min'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_r_serial_min' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_r_serial_min_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_abs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/r_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/subsystem_eq1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subsystem_eq1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/tb/tb_r_serial_min.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_r_serial_min
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_r_serial_min_behav xil_defaultlib.tb_r_serial_min xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_r_serial_min_behav xil_defaultlib.tb_r_serial_min xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_abs.v" Line 3. Module fxp_abs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_abs.v" Line 3. Module fxp_abs doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fxp_mul
Compiling module xil_defaultlib.fxp_sub
Compiling module xil_defaultlib.subsystem_eq1_default
Compiling module xil_defaultlib.fxp_abs
Compiling module xil_defaultlib.r_serial
Compiling module xil_defaultlib.tb_r_serial_min
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_r_serial_min_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_r_serial_min_behav -key {Behavioral:sim_1:Functional:tb_r_serial_min} -tclbatch {tb_r_serial_min.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_r_serial_min.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
R11=1536 R22=1520  EXP=[1536 1520] LSB
r_serial PASS
$finish called at time : 85 ns : File "C:/KF/verilog/project_1/tb/tb_r_serial_min.v" Line 89
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_r_serial_min_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_prior_state_serial_min [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_prior_state_serial_min'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_prior_state_serial_min' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_prior_state_serial_min_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/prior_state_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prior_state_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/tb/tb_prior_state_serial_min.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_prior_state_serial_min
WARNING: [VRFC 10-3380] identifier 'done' is used before its declaration [C:/KF/verilog/project_1/tb/tb_prior_state_serial_min.v:40]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_prior_state_serial_min_behav xil_defaultlib.tb_prior_state_serial_min xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_prior_state_serial_min_behav xil_defaultlib.tb_prior_state_serial_min xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_state_serial.v" Line 10. Module prior_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_state_serial.v" Line 10. Module prior_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fxp_mul
Compiling module xil_defaultlib.fxp_add(N=40)
Compiling module xil_defaultlib.prior_state_serial
Compiling module xil_defaultlib.tb_prior_state_serial_min
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_prior_state_serial_min_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_prior_state_serial_min_behav -key {Behavioral:sim_1:Functional:tb_prior_state_serial_min} -tclbatch {tb_prior_state_serial_min.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_prior_state_serial_min.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
PRIOR  DUT=[640 -256]  GOLD=[640 -256]  d=[0 0] LSB
prior_state_serial PASS
$finish called at time : 165 ns : File "C:/KF/verilog/project_1/tb/tb_prior_state_serial_min.v" Line 128
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_prior_state_serial_min_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_r_serial_min [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_r_serial_min'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_r_serial_min' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_r_serial_min_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_abs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/r_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/subsystem_eq1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subsystem_eq1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/tb/tb_r_serial_min.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_r_serial_min
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_r_serial_min_behav xil_defaultlib.tb_r_serial_min xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_r_serial_min_behav xil_defaultlib.tb_r_serial_min xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_abs.v" Line 3. Module fxp_abs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_abs.v" Line 3. Module fxp_abs doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fxp_mul
Compiling module xil_defaultlib.fxp_sub
Compiling module xil_defaultlib.fxp_add(N=40)
Compiling module xil_defaultlib.subsystem_eq1_default
Compiling module xil_defaultlib.fxp_abs
Compiling module xil_defaultlib.r_serial
Compiling module xil_defaultlib.tb_r_serial_min
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_r_serial_min_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_r_serial_min_behav -key {Behavioral:sim_1:Functional:tb_r_serial_min} -tclbatch {tb_r_serial_min.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_r_serial_min.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
R11=1536 R22=1520  EXP=[1536 1520] LSB
r_serial PASS
$finish called at time : 85 ns : File "C:/KF/verilog/project_1/tb/tb_r_serial_min.v" Line 89
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_r_serial_min_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_kg_semipar_min [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_kg_semipar_min'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_kg_semipar_min' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_kg_semipar_min_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module goldschmidt_struct
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/inv2_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv2_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/kg_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kg_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/tb/tb_kg_semipar_min.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_kg_semipar_min
WARNING: [VRFC 10-3380] identifier 'done' is used before its declaration [C:/KF/verilog/project_1/tb/tb_kg_semipar_min.v:39]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_kg_semipar_min_behav xil_defaultlib.tb_kg_semipar_min xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_kg_semipar_min_behav xil_defaultlib.tb_kg_semipar_min xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/kg_semipar.v" Line 8. Module kg_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/inv2_serial.v" Line 13. Module inv2_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" Line 11. Module goldschmidt_struct_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/kg_semipar.v" Line 8. Module kg_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/inv2_serial.v" Line 13. Module inv2_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" Line 11. Module goldschmidt_struct_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fxp_mul
Compiling module xil_defaultlib.fxp_add(N=40)
Compiling module xil_defaultlib.fxp_sub
Compiling module xil_defaultlib.goldschmidt_struct_default
Compiling module xil_defaultlib.inv2_serial
Compiling module xil_defaultlib.kg_semipar
Compiling module xil_defaultlib.tb_kg_semipar_min
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_kg_semipar_min_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_kg_semipar_min_behav -key {Behavioral:sim_1:Functional:tb_kg_semipar_min} -tclbatch {tb_kg_semipar_min.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_kg_semipar_min.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
K DUT=[819 1024; 0 0]  GOLD=[819 0; 0 819]  d=[0 1024 0 -819] LSB
kg_semipar FAIL
$finish called at time : 255 ns : File "C:/KF/verilog/project_1/tb/tb_kg_semipar_min.v" Line 129
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_kg_semipar_min_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_kg_semipar_min'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_kg_semipar_min' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_kg_semipar_min_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module goldschmidt_struct
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/inv2_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv2_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/kg_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kg_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/tb/tb_kg_semipar_min.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_kg_semipar_min
WARNING: [VRFC 10-3380] identifier 'done' is used before its declaration [C:/KF/verilog/project_1/tb/tb_kg_semipar_min.v:39]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_kg_semipar_min_behav xil_defaultlib.tb_kg_semipar_min xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_kg_semipar_min_behav xil_defaultlib.tb_kg_semipar_min xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/kg_semipar.v" Line 13. Module kg_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/inv2_serial.v" Line 13. Module inv2_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" Line 11. Module goldschmidt_struct_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/kg_semipar.v" Line 13. Module kg_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/inv2_serial.v" Line 13. Module inv2_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" Line 11. Module goldschmidt_struct_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fxp_mul
Compiling module xil_defaultlib.fxp_add(N=40)
Compiling module xil_defaultlib.fxp_sub
Compiling module xil_defaultlib.goldschmidt_struct_default
Compiling module xil_defaultlib.inv2_serial
Compiling module xil_defaultlib.kg_semipar
Compiling module xil_defaultlib.tb_kg_semipar_min
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_kg_semipar_min_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_kg_semipar_min_behav -key {Behavioral:sim_1:Functional:tb_kg_semipar_min} -tclbatch {tb_kg_semipar_min.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_kg_semipar_min.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
K DUT=[818 0; 0 818]  GOLD=[819 0; 0 819]  d=[-1 0 0 -1] LSB
kg_semipar PASS
$finish called at time : 255 ns : File "C:/KF/verilog/project_1/tb/tb_kg_semipar_min.v" Line 129
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_kg_semipar_min_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_post_state_serial_min [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_post_state_serial_min'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_post_state_serial_min' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_post_state_serial_min_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_post_state_serial_min_behav xil_defaultlib.tb_post_state_serial_min xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_post_state_serial_min_behav xil_defaultlib.tb_post_state_serial_min xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_state_serial.v" Line 9. Module post_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_state_serial.v" Line 9. Module post_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fxp_sub
Compiling module xil_defaultlib.fxp_mul
Compiling module xil_defaultlib.fxp_add(N=40)
Compiling module xil_defaultlib.post_state_serial
Compiling module xil_defaultlib.tb_post_state_serial_min
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_post_state_serial_min_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_post_state_serial_min_behav -key {Behavioral:sim_1:Functional:tb_post_state_serial_min} -tclbatch {tb_post_state_serial_min.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_post_state_serial_min.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
POST  DUT=[1536 256]  GOLD=[1536 256]  d=[0 0] LSB
post_state_serial PASS
$finish called at time : 135 ns : File "C:/KF/verilog/project_1/tb/tb_post_state_serial_min.v" Line 105
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_post_state_serial_min_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/KF/verilog/project_1/tb/tb_post_cov_semipar_min.v
update_compile_order -fileset sim_1
set_property top tb_post_cov_semipar_min [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_post_cov_semipar_min'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_post_cov_semipar_min' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_post_cov_semipar_min_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_cov_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/tb/tb_post_cov_semipar_min.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_post_cov_semipar_min
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_post_cov_semipar_min_behav xil_defaultlib.tb_post_cov_semipar_min xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_post_cov_semipar_min_behav xil_defaultlib.tb_post_cov_semipar_min xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 12. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 12. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fxp_mul
Compiling module xil_defaultlib.fxp_add(N=40)
Compiling module xil_defaultlib.fxp_sub(N=40)
Compiling module xil_defaultlib.post_cov_semipar
Compiling module xil_defaultlib.tb_post_cov_semipar_min
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_post_cov_semipar_min_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_post_cov_semipar_min_behav -key {Behavioral:sim_1:Functional:tb_post_cov_semipar_min} -tclbatch {tb_post_cov_semipar_min.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_post_cov_semipar_min.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
P_post diag=[1230 1230]  EXP=1230
post_cov_semipar FAIL: done at 9 (exp 8)
$finish called at time : 135 ns : File "C:/KF/verilog/project_1/tb/tb_post_cov_semipar_min.v" Line 78
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_post_cov_semipar_min_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_prior_cov_semipar_min [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_prior_cov_semipar_min'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_prior_cov_semipar_min' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_prior_cov_semipar_min_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prior_cov_semipar
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'done' is not permitted [C:/KF/verilog/project_1/rtl/prior_cov_semipar.v:97]
ERROR: [VRFC 10-8530] module 'prior_cov_semipar' is ignored due to previous errors [C:/KF/verilog/project_1/rtl/prior_cov_semipar.v:31]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_prior_cov_semipar_min'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_prior_cov_semipar_min' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_prior_cov_semipar_min_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prior_cov_semipar
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'done' is not permitted [C:/KF/verilog/project_1/rtl/prior_cov_semipar.v:97]
ERROR: [VRFC 10-8530] module 'prior_cov_semipar' is ignored due to previous errors [C:/KF/verilog/project_1/rtl/prior_cov_semipar.v:31]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_prior_cov_semipar_min'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_prior_cov_semipar_min' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_prior_cov_semipar_min_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prior_cov_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/tb/tb_prior_cov_semipar_min.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_prior_cov_semipar_min
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_prior_cov_semipar_min_behav xil_defaultlib.tb_prior_cov_semipar_min xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_prior_cov_semipar_min_behav xil_defaultlib.tb_prior_cov_semipar_min xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" Line 31. Module prior_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" Line 31. Module prior_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fxp_mul
Compiling module xil_defaultlib.fxp_add(N=40)
Compiling module xil_defaultlib.prior_cov_semipar
Compiling module xil_defaultlib.tb_prior_cov_semipar_min
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_prior_cov_semipar_min_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_prior_cov_semipar_min_behav -key {Behavioral:sim_1:Functional:tb_prior_cov_semipar_min} -tclbatch {tb_prior_cov_semipar_min.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_prior_cov_semipar_min.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_prior_cov_semipar_min_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4349.078 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_post_cov_semipar_min [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_post_cov_semipar_min'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_post_cov_semipar_min' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_post_cov_semipar_min_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_cov_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/tb/tb_post_cov_semipar_min.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_post_cov_semipar_min
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_post_cov_semipar_min_behav xil_defaultlib.tb_post_cov_semipar_min xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_post_cov_semipar_min_behav xil_defaultlib.tb_post_cov_semipar_min xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 12. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 12. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fxp_mul
Compiling module xil_defaultlib.fxp_add(N=40)
Compiling module xil_defaultlib.fxp_sub(N=40)
Compiling module xil_defaultlib.post_cov_semipar
Compiling module xil_defaultlib.tb_post_cov_semipar_min
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_post_cov_semipar_min_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_post_cov_semipar_min_behav -key {Behavioral:sim_1:Functional:tb_post_cov_semipar_min} -tclbatch {tb_post_cov_semipar_min.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_post_cov_semipar_min.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
post_cov_semipar PASS
$finish called at time : 135 ns : File "C:/KF/verilog/project_1/tb/tb_post_cov_semipar_min.v" Line 45
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_post_cov_semipar_min_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4349.078 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_post_cov_semipar_min'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_post_cov_semipar_min' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_post_cov_semipar_min_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/tb/tb_post_cov_semipar_min.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_post_cov_semipar_min
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_post_cov_semipar_min_behav xil_defaultlib.tb_post_cov_semipar_min xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_post_cov_semipar_min_behav xil_defaultlib.tb_post_cov_semipar_min xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 12. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 12. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fxp_mul
Compiling module xil_defaultlib.fxp_add(N=40)
Compiling module xil_defaultlib.fxp_sub(N=40)
Compiling module xil_defaultlib.post_cov_semipar
Compiling module xil_defaultlib.tb_post_cov_semipar_min
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_post_cov_semipar_min_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_post_cov_semipar_min_behav -key {Behavioral:sim_1:Functional:tb_post_cov_semipar_min} -tclbatch {tb_post_cov_semipar_min.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_post_cov_semipar_min.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
post_cov_semipar PASS
$finish called at time : 135 ns : File "C:/KF/verilog/project_1/tb/tb_post_cov_semipar_min.v" Line 45
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_post_cov_semipar_min_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4386.164 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_prior_cov_semipar_min [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/KF/verilog/project_1/tb/tb_est_output_serial_min.v
update_compile_order -fileset sim_1
set_property top tb_est_output_serial_min [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_est_output_serial_min'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_est_output_serial_min' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_est_output_serial_min_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/tb/tb_est_output_serial_min.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_est_output_serial_min
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_est_output_serial_min_behav xil_defaultlib.tb_est_output_serial_min xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_est_output_serial_min_behav xil_defaultlib.tb_est_output_serial_min xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/est_output_serial.v" Line 10. Module est_output_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/est_output_serial.v" Line 10. Module est_output_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fxp_mul
Compiling module xil_defaultlib.fxp_add(N=40)
Compiling module xil_defaultlib.est_output_serial
Compiling module xil_defaultlib.tb_est_output_serial_min
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_est_output_serial_min_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_est_output_serial_min_behav -key {Behavioral:sim_1:Functional:tb_est_output_serial_min} -tclbatch {tb_est_output_serial_min.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_est_output_serial_min.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Z=[1536 -768] EXP=[1536 -768]
est_output_serial PASS
$finish called at time : 85 ns : File "C:/KF/verilog/project_1/tb/tb_est_output_serial_min.v" Line 33
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_est_output_serial_min_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_prior_cov_semipar_min [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_post_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_est_output_serial_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_post_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_post_cov_semipar_min.v:]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_prior_cov_semipar_min'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_prior_cov_semipar_min' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_prior_cov_semipar_min_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prior_cov_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/tb/tb_prior_cov_semipar_min.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_prior_cov_semipar_min
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_prior_cov_semipar_min_behav xil_defaultlib.tb_prior_cov_semipar_min xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_prior_cov_semipar_min_behav xil_defaultlib.tb_prior_cov_semipar_min xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" Line 31. Module prior_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" Line 31. Module prior_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fxp_mul
Compiling module xil_defaultlib.fxp_add(N=40)
Compiling module xil_defaultlib.prior_cov_semipar
Compiling module xil_defaultlib.tb_prior_cov_semipar_min
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_prior_cov_semipar_min_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_prior_cov_semipar_min_behav -key {Behavioral:sim_1:Functional:tb_prior_cov_semipar_min} -tclbatch {tb_prior_cov_semipar_min.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_prior_cov_semipar_min.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_prior_cov_semipar_min_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_prior_cov_semipar_min'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_prior_cov_semipar_min' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_prior_cov_semipar_min_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prior_cov_semipar
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'done' is not permitted [C:/KF/verilog/project_1/rtl/prior_cov_semipar.v:94]
ERROR: [VRFC 10-8530] module 'prior_cov_semipar' is ignored due to previous errors [C:/KF/verilog/project_1/rtl/prior_cov_semipar.v:28]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top tb_post_cov_semipar_min [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_post_cov_semipar_min'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_post_cov_semipar_min' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_post_cov_semipar_min_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_post_cov_semipar_min_behav xil_defaultlib.tb_post_cov_semipar_min xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_post_cov_semipar_min_behav xil_defaultlib.tb_post_cov_semipar_min xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 12. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 12. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fxp_mul
Compiling module xil_defaultlib.fxp_add(N=40)
Compiling module xil_defaultlib.fxp_sub(N=40)
Compiling module xil_defaultlib.post_cov_semipar
Compiling module xil_defaultlib.tb_post_cov_semipar_min
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_post_cov_semipar_min_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_post_cov_semipar_min_behav -key {Behavioral:sim_1:Functional:tb_post_cov_semipar_min} -tclbatch {tb_post_cov_semipar_min.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_post_cov_semipar_min.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
post_cov_semipar PASS
$finish called at time : 135 ns : File "C:/KF/verilog/project_1/tb/tb_post_cov_semipar_min.v" Line 45
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_post_cov_semipar_min_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_post_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_prior_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_post_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_post_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_post_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_prior_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_post_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_post_cov_semipar_min.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_post_cov_semipar_min'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_post_cov_semipar_min' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_post_cov_semipar_min_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_cov_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/tb/tb_post_cov_semipar_min.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_post_cov_semipar_min
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_post_cov_semipar_min_behav xil_defaultlib.tb_post_cov_semipar_min xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_post_cov_semipar_min_behav xil_defaultlib.tb_post_cov_semipar_min xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 3. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 3. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fxp_mul
Compiling module xil_defaultlib.fxp_add(N=40)
Compiling module xil_defaultlib.fxp_sub(N=40)
Compiling module xil_defaultlib.post_cov_semipar
Compiling module xil_defaultlib.tb_post_cov_semipar_min
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_post_cov_semipar_min_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_post_cov_semipar_min_behav -key {Behavioral:sim_1:Functional:tb_post_cov_semipar_min} -tclbatch {tb_post_cov_semipar_min.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_post_cov_semipar_min.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
P_post diag=[2048 2048] EXP=1024
post_cov_semipar FAIL
$finish called at time : 135 ns : File "C:/KF/verilog/project_1/tb/tb_post_cov_semipar_min.v" Line 80
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_post_cov_semipar_min_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_post_cov_semipar_min'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_post_cov_semipar_min' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_post_cov_semipar_min_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_cov_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/tb/tb_post_cov_semipar_min.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_post_cov_semipar_min
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_post_cov_semipar_min_behav xil_defaultlib.tb_post_cov_semipar_min xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_post_cov_semipar_min_behav xil_defaultlib.tb_post_cov_semipar_min xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 12. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 12. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fxp_mul
Compiling module xil_defaultlib.fxp_add(N=40)
Compiling module xil_defaultlib.fxp_sub(N=40)
Compiling module xil_defaultlib.post_cov_semipar
Compiling module xil_defaultlib.tb_post_cov_semipar_min
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_post_cov_semipar_min_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_post_cov_semipar_min_behav -key {Behavioral:sim_1:Functional:tb_post_cov_semipar_min} -tclbatch {tb_post_cov_semipar_min.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_post_cov_semipar_min.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
P_post diag=[1024 1024] EXP=1024
post_cov_semipar FAIL: done at 9 (exp 8)
$finish called at time : 135 ns : File "C:/KF/verilog/project_1/tb/tb_post_cov_semipar_min.v" Line 80
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_post_cov_semipar_min_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4480.953 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_post_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_prior_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_post_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_post_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_post_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_prior_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_prior_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_prior_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_post_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_prior_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_prior_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_prior_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_post_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_prior_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_prior_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_prior_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_post_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_prior_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_prior_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_prior_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_post_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_prior_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_prior_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_prior_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_post_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_prior_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_prior_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_prior_cov_semipar_min.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_post_cov_semipar_min'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_post_cov_semipar_min' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_post_cov_semipar_min_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_cov_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/tb/tb_post_cov_semipar_min.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_post_cov_semipar_min
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_post_cov_semipar_min_behav xil_defaultlib.tb_post_cov_semipar_min xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_post_cov_semipar_min_behav xil_defaultlib.tb_post_cov_semipar_min xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 3. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 3. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fxp_mul
Compiling module xil_defaultlib.fxp_add(N=40)
Compiling module xil_defaultlib.fxp_sub(N=40)
Compiling module xil_defaultlib.post_cov_semipar
Compiling module xil_defaultlib.tb_post_cov_semipar_min
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_post_cov_semipar_min_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_post_cov_semipar_min_behav -key {Behavioral:sim_1:Functional:tb_post_cov_semipar_min} -tclbatch {tb_post_cov_semipar_min.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_post_cov_semipar_min.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
P_post diag=[0 0] EXP=1024
post_cov_semipar FAIL
$finish called at time : 135 ns : File "C:/KF/verilog/project_1/tb/tb_post_cov_semipar_min.v" Line 80
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_post_cov_semipar_min_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_post_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_prior_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_post_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_post_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_post_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_prior_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_post_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_post_cov_semipar_min.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_post_cov_semipar_min'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_post_cov_semipar_min' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_post_cov_semipar_min_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_cov_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/tb/tb_post_cov_semipar_min.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_post_cov_semipar_min
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_post_cov_semipar_min_behav xil_defaultlib.tb_post_cov_semipar_min xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_post_cov_semipar_min_behav xil_defaultlib.tb_post_cov_semipar_min xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 3. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 3. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fxp_mul
Compiling module xil_defaultlib.fxp_add(N=40)
Compiling module xil_defaultlib.fxp_sub(N=40)
Compiling module xil_defaultlib.post_cov_semipar
Compiling module xil_defaultlib.tb_post_cov_semipar_min
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_post_cov_semipar_min_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_post_cov_semipar_min_behav -key {Behavioral:sim_1:Functional:tb_post_cov_semipar_min} -tclbatch {tb_post_cov_semipar_min.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_post_cov_semipar_min.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
P_post diag=[0 0] EXP=512
post_cov_semipar FAIL
$finish called at time : 135 ns : File "C:/KF/verilog/project_1/tb/tb_post_cov_semipar_min.v" Line 75
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_post_cov_semipar_min_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4509.027 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_post_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_prior_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_post_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_post_cov_semipar_min.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_post_cov_semipar_min'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_post_cov_semipar_min' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_post_cov_semipar_min_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_cov_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/tb/tb_post_cov_semipar_min.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_post_cov_semipar_min
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_post_cov_semipar_min_behav xil_defaultlib.tb_post_cov_semipar_min xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_post_cov_semipar_min_behav xil_defaultlib.tb_post_cov_semipar_min xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 12. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 12. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fxp_mul
Compiling module xil_defaultlib.fxp_add(N=40)
Compiling module xil_defaultlib.fxp_sub(N=40)
Compiling module xil_defaultlib.post_cov_semipar
Compiling module xil_defaultlib.tb_post_cov_semipar_min
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_post_cov_semipar_min_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_post_cov_semipar_min_behav -key {Behavioral:sim_1:Functional:tb_post_cov_semipar_min} -tclbatch {tb_post_cov_semipar_min.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_post_cov_semipar_min.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
P_post diag=[512 512] EXP=512
post_cov_semipar FAIL: done at 9 (exp 8)
$finish called at time : 135 ns : File "C:/KF/verilog/project_1/tb/tb_post_cov_semipar_min.v" Line 75
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_post_cov_semipar_min_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4509.027 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_post_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_prior_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_post_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_post_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_post_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_prior_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_post_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_post_cov_semipar_min.v:]
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_post_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_prior_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_post_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_post_cov_semipar_min.v:]
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_post_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_prior_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_post_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_post_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_post_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_prior_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_prior_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_prior_cov_semipar_min.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_post_cov_semipar_min'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_post_cov_semipar_min' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_post_cov_semipar_min_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_cov_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/tb/tb_post_cov_semipar_min.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_post_cov_semipar_min
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_post_cov_semipar_min_behav xil_defaultlib.tb_post_cov_semipar_min xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_post_cov_semipar_min_behav xil_defaultlib.tb_post_cov_semipar_min xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 3. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 3. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fxp_mul
Compiling module xil_defaultlib.fxp_add(N=40)
Compiling module xil_defaultlib.fxp_sub(N=40)
Compiling module xil_defaultlib.post_cov_semipar
Compiling module xil_defaultlib.tb_post_cov_semipar_min
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_post_cov_semipar_min_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_post_cov_semipar_min_behav -key {Behavioral:sim_1:Functional:tb_post_cov_semipar_min} -tclbatch {tb_post_cov_semipar_min.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_post_cov_semipar_min.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
P_post diag=[512 512]  EXP=512
post_cov_semipar FAIL: done at 9 (exp 8)
$finish called at time : 125 ns : File "C:/KF/verilog/project_1/tb/tb_post_cov_semipar_min.v" Line 72
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_post_cov_semipar_min_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4509.027 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_post_cov_semipar_min'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_post_cov_semipar_min' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_post_cov_semipar_min_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_cov_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/tb/tb_post_cov_semipar_min.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_post_cov_semipar_min
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_post_cov_semipar_min_behav xil_defaultlib.tb_post_cov_semipar_min xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_post_cov_semipar_min_behav xil_defaultlib.tb_post_cov_semipar_min xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 3. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 3. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fxp_mul
Compiling module xil_defaultlib.fxp_add(N=40)
Compiling module xil_defaultlib.fxp_sub(N=40)
Compiling module xil_defaultlib.post_cov_semipar
Compiling module xil_defaultlib.tb_post_cov_semipar_min
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_post_cov_semipar_min_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_post_cov_semipar_min_behav -key {Behavioral:sim_1:Functional:tb_post_cov_semipar_min} -tclbatch {tb_post_cov_semipar_min.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_post_cov_semipar_min.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
P_post diag=[512 512]  EXP=512
post_cov_semipar FAIL: done at 9 (exp 8)
$finish called at time : 125 ns : File "C:/KF/verilog/project_1/tb/tb_post_cov_semipar_min.v" Line 72
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_post_cov_semipar_min_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4509.027 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_post_cov_semipar_min'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_post_cov_semipar_min' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_post_cov_semipar_min_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_cov_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/tb/tb_post_cov_semipar_min.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_post_cov_semipar_min
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_post_cov_semipar_min_behav xil_defaultlib.tb_post_cov_semipar_min xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_post_cov_semipar_min_behav xil_defaultlib.tb_post_cov_semipar_min xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 12. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 12. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fxp_mul
Compiling module xil_defaultlib.fxp_add(N=40)
Compiling module xil_defaultlib.fxp_sub(N=40)
Compiling module xil_defaultlib.post_cov_semipar
Compiling module xil_defaultlib.tb_post_cov_semipar_min
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_post_cov_semipar_min_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_post_cov_semipar_min_behav -key {Behavioral:sim_1:Functional:tb_post_cov_semipar_min} -tclbatch {tb_post_cov_semipar_min.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_post_cov_semipar_min.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
P_post diag=[512 512]  EXP=512
post_cov_semipar FAIL: done at 9 (exp 8)
$finish called at time : 125 ns : File "C:/KF/verilog/project_1/tb/tb_post_cov_semipar_min.v" Line 72
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_post_cov_semipar_min_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_post_cov_semipar_min'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_post_cov_semipar_min_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_post_cov_semipar_min'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_post_cov_semipar_min_behav xil_defaultlib.tb_post_cov_semipar_min xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_post_cov_semipar_min_behav xil_defaultlib.tb_post_cov_semipar_min xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
P_post diag=[512 512]  EXP=512
post_cov_semipar FAIL: done at 9 (exp 8)
$finish called at time : 125 ns : File "C:/KF/verilog/project_1/tb/tb_post_cov_semipar_min.v" Line 72
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_kg_semipar_min [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_kg_semipar_min'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_kg_semipar_min' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_kg_semipar_min_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module goldschmidt_struct
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/inv2_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv2_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/kg_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kg_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/tb/tb_kg_semipar_min.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_kg_semipar_min
WARNING: [VRFC 10-3380] identifier 'done' is used before its declaration [C:/KF/verilog/project_1/tb/tb_kg_semipar_min.v:39]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_kg_semipar_min_behav xil_defaultlib.tb_kg_semipar_min xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_kg_semipar_min_behav xil_defaultlib.tb_kg_semipar_min xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/kg_semipar.v" Line 15. Module kg_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/inv2_serial.v" Line 13. Module inv2_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" Line 11. Module goldschmidt_struct_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/kg_semipar.v" Line 15. Module kg_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/inv2_serial.v" Line 13. Module inv2_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" Line 11. Module goldschmidt_struct_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fxp_mul
Compiling module xil_defaultlib.fxp_add(N=40)
Compiling module xil_defaultlib.fxp_sub
Compiling module xil_defaultlib.goldschmidt_struct_default
Compiling module xil_defaultlib.inv2_serial
Compiling module xil_defaultlib.kg_semipar
Compiling module xil_defaultlib.tb_kg_semipar_min
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_kg_semipar_min_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_kg_semipar_min_behav -key {Behavioral:sim_1:Functional:tb_kg_semipar_min} -tclbatch {tb_kg_semipar_min.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_kg_semipar_min.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
K DUT=[818 0; 0 818]  GOLD=[819 0; 0 819]  d=[-1 0 0 -1] LSB
kg_semipar PASS
$finish called at time : 255 ns : File "C:/KF/verilog/project_1/tb/tb_kg_semipar_min.v" Line 129
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_kg_semipar_min_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_wave_config {Untitled 54}
Untitled 54
add_wave {{/tb_kg_semipar_min/dut/cyc}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_kg_semipar_min'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_kg_semipar_min_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_kg_semipar_min'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_kg_semipar_min_behav xil_defaultlib.tb_kg_semipar_min xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_kg_semipar_min_behav xil_defaultlib.tb_kg_semipar_min xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
K DUT=[818 0; 0 818]  GOLD=[819 0; 0 819]  d=[-1 0 0 -1] LSB
kg_semipar PASS
$finish called at time : 255 ns : File "C:/KF/verilog/project_1/tb/tb_kg_semipar_min.v" Line 129
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_prior_cov_semipar_min [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_prior_cov_semipar_min'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_prior_cov_semipar_min' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_prior_cov_semipar_min_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prior_cov_semipar
WARNING: [VRFC 10-3248] data object 's01_2N' is already declared [C:/KF/verilog/project_1/rtl/prior_cov_semipar.v:76]
WARNING: [VRFC 10-9364] second declaration of 's01_2N' is ignored [C:/KF/verilog/project_1/rtl/prior_cov_semipar.v:76]
ERROR: [VRFC 10-1280] procedural assignment to a non-register s01_2N is not permitted, left-hand side should be reg/integer/time/genvar [C:/KF/verilog/project_1/rtl/prior_cov_semipar.v:105]
ERROR: [VRFC 10-1280] procedural assignment to a non-register s01_2N is not permitted, left-hand side should be reg/integer/time/genvar [C:/KF/verilog/project_1/rtl/prior_cov_semipar.v:173]
ERROR: [VRFC 10-8530] module 'prior_cov_semipar' is ignored due to previous errors [C:/KF/verilog/project_1/rtl/prior_cov_semipar.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_post_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_prior_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_prior_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_prior_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_post_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_prior_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_prior_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_prior_cov_semipar_min.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_prior_cov_semipar_min'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_prior_cov_semipar_min' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_prior_cov_semipar_min_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prior_cov_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/tb/tb_prior_cov_semipar_min.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_prior_cov_semipar_min
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_prior_cov_semipar_min_behav xil_defaultlib.tb_prior_cov_semipar_min xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_prior_cov_semipar_min_behav xil_defaultlib.tb_prior_cov_semipar_min xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" Line 27. Module prior_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" Line 27. Module prior_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fxp_mul
Compiling module xil_defaultlib.fxp_add(N=40)
Compiling module xil_defaultlib.prior_cov_semipar
Compiling module xil_defaultlib.tb_prior_cov_semipar_min
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_prior_cov_semipar_min_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_prior_cov_semipar_min_behav -key {Behavioral:sim_1:Functional:tb_prior_cov_semipar_min} -tclbatch {tb_prior_cov_semipar_min.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_prior_cov_semipar_min.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
P_prior diag=[1280 1280]  EXP=1280
prior_cov_semipar FAIL: done at 9 (exp 8)
$finish called at time : 125 ns : File "C:/KF/verilog/project_1/tb/tb_prior_cov_semipar_min.v" Line 73
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_prior_cov_semipar_min_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_post_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_prior_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_post_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_post_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_post_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_prior_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_prior_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_prior_cov_semipar_min.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_post_cov_semipar_min [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_post_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_prior_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_post_cov_semipar_min.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_post_cov_semipar_min.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_post_cov_semipar_min'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_post_cov_semipar_min' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_post_cov_semipar_min_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_cov_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/tb/tb_post_cov_semipar_min.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_post_cov_semipar_min
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_post_cov_semipar_min_behav xil_defaultlib.tb_post_cov_semipar_min xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_post_cov_semipar_min_behav xil_defaultlib.tb_post_cov_semipar_min xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 11. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 11. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fxp_mul
Compiling module xil_defaultlib.fxp_add(N=40)
Compiling module xil_defaultlib.fxp_sub(N=40)
Compiling module xil_defaultlib.post_cov_semipar
Compiling module xil_defaultlib.tb_post_cov_semipar_min
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_post_cov_semipar_min_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_post_cov_semipar_min_behav -key {Behavioral:sim_1:Functional:tb_post_cov_semipar_min} -tclbatch {tb_post_cov_semipar_min.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_post_cov_semipar_min.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
P_post diag=[512 512]  EXP=512
post_cov_semipar FAIL: done at 9 (exp 8)
$finish called at time : 125 ns : File "C:/KF/verilog/project_1/tb/tb_post_cov_semipar_min.v" Line 72
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_post_cov_semipar_min_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_prior_cov_semipar_min [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_prior_cov_semipar_min'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_prior_cov_semipar_min' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_prior_cov_semipar_min_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prior_cov_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/tb/tb_prior_cov_semipar_min.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_prior_cov_semipar_min
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_prior_cov_semipar_min_behav xil_defaultlib.tb_prior_cov_semipar_min xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_prior_cov_semipar_min_behav xil_defaultlib.tb_prior_cov_semipar_min xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" Line 27. Module prior_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" Line 27. Module prior_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fxp_mul
Compiling module xil_defaultlib.fxp_add(N=40)
Compiling module xil_defaultlib.prior_cov_semipar
Compiling module xil_defaultlib.tb_prior_cov_semipar_min
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_prior_cov_semipar_min_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_prior_cov_semipar_min_behav -key {Behavioral:sim_1:Functional:tb_prior_cov_semipar_min} -tclbatch {tb_prior_cov_semipar_min.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_prior_cov_semipar_min.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
P_prior diag=[1280 1280]  EXP=1280
prior_cov_semipar FAIL: done at 9 (exp 8)
$finish called at time : 125 ns : File "C:/KF/verilog/project_1/tb/tb_prior_cov_semipar_min.v" Line 73
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_prior_cov_semipar_min_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
add_files -norecurse C:/KF/verilog/project_1/rtl/top_kf_36c.v
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  C:/KF/verilog/project_1/rtl/top_kf.v]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/KF/verilog/project_1/tb/tb_top_kf_36c_basic.v
update_compile_order -fileset sim_1
set_property top tb_top_kf_36c_basic [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_kf_36c_basic'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_kf_36c_basic' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_kf_36c_basic_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/top_kf_36c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kf_36c
WARNING: [VRFC 10-3380] identifier 'R11_next' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf_36c.v:87]
WARNING: [VRFC 10-3380] identifier 'R12_next' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf_36c.v:88]
WARNING: [VRFC 10-3380] identifier 'R21_next' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf_36c.v:89]
WARNING: [VRFC 10-3380] identifier 'R22_next' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf_36c.v:90]
WARNING: [VRFC 10-3380] identifier 'Q11_next' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf_36c.v:91]
WARNING: [VRFC 10-3380] identifier 'Q12_next' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf_36c.v:92]
WARNING: [VRFC 10-3380] identifier 'Q21_next' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf_36c.v:93]
WARNING: [VRFC 10-3380] identifier 'Q22_next' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf_36c.v:94]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/tb/tb_top_kf_36c_basic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_kf_36c_basic
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_kf_36c_basic_behav xil_defaultlib.tb_top_kf_36c_basic xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_kf_36c_basic_behav xil_defaultlib.tb_top_kf_36c_basic xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/top_kf_36c.v" Line 3. Module top_kf_36c_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_state_serial.v" Line 10. Module prior_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" Line 27. Module prior_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/est_output_serial.v" Line 10. Module est_output_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/kg_semipar.v" Line 15. Module kg_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/inv2_serial.v" Line 13. Module inv2_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" Line 11. Module goldschmidt_struct_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_abs.v" Line 3. Module fxp_abs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_state_serial.v" Line 9. Module post_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 11. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/top_kf_36c.v" Line 3. Module top_kf_36c_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_state_serial.v" Line 10. Module prior_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" Line 27. Module prior_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/est_output_serial.v" Line 10. Module est_output_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/kg_semipar.v" Line 15. Module kg_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/inv2_serial.v" Line 13. Module inv2_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" Line 11. Module goldschmidt_struct_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_abs.v" Line 3. Module fxp_abs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_state_serial.v" Line 9. Module post_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 11. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fxp_mul
Compiling module xil_defaultlib.fxp_add(N=40)
Compiling module xil_defaultlib.prior_state_serial
Compiling module xil_defaultlib.prior_cov_semipar
Compiling module xil_defaultlib.est_output_serial
Compiling module xil_defaultlib.fxp_sub
Compiling module xil_defaultlib.goldschmidt_struct_default
Compiling module xil_defaultlib.inv2_serial
Compiling module xil_defaultlib.kg_semipar
Compiling module xil_defaultlib.fxp_add
Compiling module xil_defaultlib.q_serial
Compiling module xil_defaultlib.subsystem_eq1_default
Compiling module xil_defaultlib.fxp_abs
Compiling module xil_defaultlib.r_serial
Compiling module xil_defaultlib.post_state_serial
Compiling module xil_defaultlib.fxp_sub(N=40)
Compiling module xil_defaultlib.post_cov_semipar
Compiling module xil_defaultlib.top_kf_36c_default
Compiling module xil_defaultlib.tb_top_kf_36c_basic
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_kf_36c_basic_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 4570.273 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_kf_36c_basic_behav -key {Behavioral:sim_1:Functional:tb_top_kf_36c_basic} -tclbatch {tb_top_kf_36c_basic.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_top_kf_36c_basic.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
**FAIL** frame 0 done at cyc=36 (exp 35)
**FAIL** frame 1 done at cyc=36 (exp 35)
$finish called at time : 835 ns : File "C:/KF/verilog/project_1/tb/tb_top_kf_36c_basic.v" Line 109
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_kf_36c_basic_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 4570.273 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_kf_36c_basic'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_kf_36c_basic' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_kf_36c_basic_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/est_output_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module est_output_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_abs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module goldschmidt_struct
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/inv2_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv2_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/kg_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kg_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_cov_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/post_state_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_state_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prior_cov_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/prior_state_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prior_state_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/q_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module q_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/r_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/subsystem_eq1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subsystem_eq1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/top_kf_36c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kf_36c
WARNING: [VRFC 10-3380] identifier 'R11_next' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf_36c.v:99]
WARNING: [VRFC 10-3380] identifier 'R12_next' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf_36c.v:100]
WARNING: [VRFC 10-3380] identifier 'R21_next' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf_36c.v:101]
WARNING: [VRFC 10-3380] identifier 'R22_next' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf_36c.v:102]
WARNING: [VRFC 10-3380] identifier 'Q11_next' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf_36c.v:103]
WARNING: [VRFC 10-3380] identifier 'Q12_next' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf_36c.v:104]
WARNING: [VRFC 10-3380] identifier 'Q21_next' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf_36c.v:105]
WARNING: [VRFC 10-3380] identifier 'Q22_next' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf_36c.v:106]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/tb/tb_top_kf_36c_basic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_kf_36c_basic
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_kf_36c_basic_behav xil_defaultlib.tb_top_kf_36c_basic xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_kf_36c_basic_behav xil_defaultlib.tb_top_kf_36c_basic xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_state_serial.v" Line 10. Module prior_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" Line 27. Module prior_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/est_output_serial.v" Line 10. Module est_output_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/kg_semipar.v" Line 15. Module kg_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/inv2_serial.v" Line 13. Module inv2_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" Line 11. Module goldschmidt_struct_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_abs.v" Line 3. Module fxp_abs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_state_serial.v" Line 9. Module post_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 11. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_state_serial.v" Line 10. Module prior_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" Line 27. Module prior_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/est_output_serial.v" Line 10. Module est_output_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/kg_semipar.v" Line 15. Module kg_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/inv2_serial.v" Line 13. Module inv2_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" Line 11. Module goldschmidt_struct_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_abs.v" Line 3. Module fxp_abs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_state_serial.v" Line 9. Module post_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 11. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fxp_mul
Compiling module xil_defaultlib.fxp_add(N=40)
Compiling module xil_defaultlib.prior_state_serial
Compiling module xil_defaultlib.prior_cov_semipar
Compiling module xil_defaultlib.est_output_serial
Compiling module xil_defaultlib.fxp_sub
Compiling module xil_defaultlib.goldschmidt_struct_default
Compiling module xil_defaultlib.inv2_serial
Compiling module xil_defaultlib.kg_semipar
Compiling module xil_defaultlib.fxp_add
Compiling module xil_defaultlib.q_serial
Compiling module xil_defaultlib.subsystem_eq1_default
Compiling module xil_defaultlib.fxp_abs
Compiling module xil_defaultlib.r_serial
Compiling module xil_defaultlib.post_state_serial
Compiling module xil_defaultlib.fxp_sub(N=40)
Compiling module xil_defaultlib.post_cov_semipar
Compiling module xil_defaultlib.top_kf_36c_default
Compiling module xil_defaultlib.tb_top_kf_36c_basic
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_kf_36c_basic_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 4570.273 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_kf_36c_basic_behav -key {Behavioral:sim_1:Functional:tb_top_kf_36c_basic} -tclbatch {tb_top_kf_36c_basic.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_top_kf_36c_basic.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
**FAIL** frame 0 done at cyc=36 (exp 35)
**FAIL** frame 1 done at cyc=36 (exp 35)
$finish called at time : 835 ns : File "C:/KF/verilog/project_1/tb/tb_top_kf_36c_basic.v" Line 109
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_kf_36c_basic_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 4570.273 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_kf_36c_basic'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_kf_36c_basic' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_kf_36c_basic_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/est_output_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module est_output_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_abs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module goldschmidt_struct
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/inv2_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv2_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/kg_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kg_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_cov_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/post_state_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_state_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prior_cov_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/prior_state_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prior_state_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/q_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module q_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/r_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/subsystem_eq1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subsystem_eq1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/top_kf_36c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kf_36c
WARNING: [VRFC 10-3380] identifier 'R11_next' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf_36c.v:99]
WARNING: [VRFC 10-3380] identifier 'R12_next' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf_36c.v:100]
WARNING: [VRFC 10-3380] identifier 'R21_next' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf_36c.v:101]
WARNING: [VRFC 10-3380] identifier 'R22_next' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf_36c.v:102]
WARNING: [VRFC 10-3380] identifier 'Q11_next' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf_36c.v:103]
WARNING: [VRFC 10-3380] identifier 'Q12_next' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf_36c.v:104]
WARNING: [VRFC 10-3380] identifier 'Q21_next' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf_36c.v:105]
WARNING: [VRFC 10-3380] identifier 'Q22_next' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf_36c.v:106]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/tb/tb_top_kf_36c_basic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_kf_36c_basic
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_kf_36c_basic_behav xil_defaultlib.tb_top_kf_36c_basic xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_kf_36c_basic_behav xil_defaultlib.tb_top_kf_36c_basic xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_state_serial.v" Line 10. Module prior_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" Line 27. Module prior_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/est_output_serial.v" Line 10. Module est_output_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/kg_semipar.v" Line 15. Module kg_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/inv2_serial.v" Line 13. Module inv2_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" Line 11. Module goldschmidt_struct_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_abs.v" Line 3. Module fxp_abs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_state_serial.v" Line 9. Module post_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 11. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_state_serial.v" Line 10. Module prior_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" Line 27. Module prior_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/est_output_serial.v" Line 10. Module est_output_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/kg_semipar.v" Line 15. Module kg_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/inv2_serial.v" Line 13. Module inv2_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" Line 11. Module goldschmidt_struct_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_abs.v" Line 3. Module fxp_abs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_state_serial.v" Line 9. Module post_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 11. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fxp_mul
Compiling module xil_defaultlib.fxp_add(N=40)
Compiling module xil_defaultlib.prior_state_serial
Compiling module xil_defaultlib.prior_cov_semipar
Compiling module xil_defaultlib.est_output_serial
Compiling module xil_defaultlib.fxp_sub
Compiling module xil_defaultlib.goldschmidt_struct_default
Compiling module xil_defaultlib.inv2_serial
Compiling module xil_defaultlib.kg_semipar
Compiling module xil_defaultlib.fxp_add
Compiling module xil_defaultlib.q_serial
Compiling module xil_defaultlib.subsystem_eq1_default
Compiling module xil_defaultlib.fxp_abs
Compiling module xil_defaultlib.r_serial
Compiling module xil_defaultlib.post_state_serial
Compiling module xil_defaultlib.fxp_sub(N=40)
Compiling module xil_defaultlib.post_cov_semipar
Compiling module xil_defaultlib.top_kf_36c_default
Compiling module xil_defaultlib.tb_top_kf_36c_basic
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_kf_36c_basic_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4570.273 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_kf_36c_basic_behav -key {Behavioral:sim_1:Functional:tb_top_kf_36c_basic} -tclbatch {tb_top_kf_36c_basic.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_top_kf_36c_basic.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
**FAIL** frame 0 done at cyc=36 (exp 35)
**FAIL** frame 1 done at cyc=36 (exp 35)
$finish called at time : 835 ns : File "C:/KF/verilog/project_1/tb/tb_top_kf_36c_basic.v" Line 109
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_kf_36c_basic_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 4570.273 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_top_kf_manyframes_rlc.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\rtl\top_kf_36c.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_top_kf_manyframes_rlc.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_top_kf_manyframes_rlc.v:]
set_property top tb_top_kf_manyframes_rlc [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_kf_manyframes_rlc'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_kf_manyframes_rlc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_kf_manyframes_rlc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/est_output_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module est_output_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_abs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module goldschmidt_struct
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/inv2_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv2_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/kg_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kg_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_cov_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/post_state_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_state_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prior_cov_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/prior_state_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prior_state_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/q_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module q_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/r_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/subsystem_eq1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subsystem_eq1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/top_kf_36c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kf
WARNING: [VRFC 10-3380] identifier 'R11_next' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf_36c.v:99]
WARNING: [VRFC 10-3380] identifier 'R12_next' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf_36c.v:100]
WARNING: [VRFC 10-3380] identifier 'R21_next' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf_36c.v:101]
WARNING: [VRFC 10-3380] identifier 'R22_next' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf_36c.v:102]
WARNING: [VRFC 10-3380] identifier 'Q11_next' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf_36c.v:103]
WARNING: [VRFC 10-3380] identifier 'Q12_next' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf_36c.v:104]
WARNING: [VRFC 10-3380] identifier 'Q21_next' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf_36c.v:105]
WARNING: [VRFC 10-3380] identifier 'Q22_next' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf_36c.v:106]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/tb/tb_top_kf_manyframes_rlc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_kf_manyframes_rlc
WARNING: [VRFC 10-3380] identifier 'done' is used before its declaration [C:/KF/verilog/project_1/tb/tb_top_kf_manyframes_rlc.v:55]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_kf_manyframes_rlc_behav xil_defaultlib.tb_top_kf_manyframes_rlc xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_kf_manyframes_rlc_behav xil_defaultlib.tb_top_kf_manyframes_rlc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_state_serial.v" Line 10. Module prior_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" Line 27. Module prior_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/est_output_serial.v" Line 10. Module est_output_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/kg_semipar.v" Line 15. Module kg_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/inv2_serial.v" Line 13. Module inv2_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" Line 11. Module goldschmidt_struct_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_abs.v" Line 3. Module fxp_abs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_state_serial.v" Line 9. Module post_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 11. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_state_serial.v" Line 10. Module prior_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" Line 27. Module prior_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/est_output_serial.v" Line 10. Module est_output_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/kg_semipar.v" Line 15. Module kg_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/inv2_serial.v" Line 13. Module inv2_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" Line 11. Module goldschmidt_struct_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_abs.v" Line 3. Module fxp_abs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_state_serial.v" Line 9. Module post_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 11. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fxp_mul
Compiling module xil_defaultlib.fxp_add(N=40)
Compiling module xil_defaultlib.prior_state_serial
Compiling module xil_defaultlib.prior_cov_semipar
Compiling module xil_defaultlib.est_output_serial
Compiling module xil_defaultlib.fxp_sub
Compiling module xil_defaultlib.goldschmidt_struct_default
Compiling module xil_defaultlib.inv2_serial
Compiling module xil_defaultlib.kg_semipar
Compiling module xil_defaultlib.fxp_add
Compiling module xil_defaultlib.q_serial
Compiling module xil_defaultlib.subsystem_eq1_default
Compiling module xil_defaultlib.fxp_abs
Compiling module xil_defaultlib.r_serial
Compiling module xil_defaultlib.post_state_serial
Compiling module xil_defaultlib.fxp_sub(N=40)
Compiling module xil_defaultlib.post_cov_semipar
Compiling module xil_defaultlib.top_kf_default
Compiling module xil_defaultlib.tb_top_kf_manyframes_rlc
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_kf_manyframes_rlc_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 4622.113 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_kf_manyframes_rlc_behav -key {Behavioral:sim_1:Functional:tb_top_kf_manyframes_rlc} -tclbatch {tb_top_kf_manyframes_rlc.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_top_kf_manyframes_rlc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Info: frame done @ 36 cycles
k=0  it=0.001101  z=[0.000582 -0.002026]  x_ref=[-0.000551 0.001102]  d=[0 -1]LSB
Info: frame done @ 36 cycles
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_kf_manyframes_rlc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 4622.113 ; gain = 0.000
run all
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=100  it=0.000087  z=[1.414028 0.002885]  x_ref=[0.629206 -1.255531]  d=[-645 1286]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=200  it=0.000748  z=[1.412565 0.000111]  x_ref=[0.628308 -1.253737]  d=[-644 1284]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=300  it=-0.000901  z=[1.415036 0.001973]  x_ref=[0.629302 -1.255723]  d=[-645 1286]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=400  it=0.000149  z=[1.412745 0.003558]  x_ref=[0.629205 -1.255528]  d=[-645 1286]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=500  it=-0.000119  z=[1.414120 0.001808]  x_ref=[0.629084 -1.255288]  d=[-645 1286]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=600  it=0.001300  z=[1.408595 0.002746]  x_ref=[0.627386 -1.251896]  d=[-643 1282]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=700  it=-0.000590  z=[1.412055 0.001412]  x_ref=[0.629364 -1.255847]  d=[-645 1286]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=800  it=0.000205  z=[1.412955 0.000714]  x_ref=[0.629020 -1.255158]  d=[-645 1286]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=900  it=0.000671  z=[1.412470 0.001739]  x_ref=[0.628655 -1.254428]  d=[-644 1285]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=1000  it=-0.001174  z=[1.412869 0.000441]  x_ref=[0.629238 -1.255596]  d=[-645 1286]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=1100  it=-0.002304  z=[1.415332 0.002815]  x_ref=[0.630003 -1.257125]  d=[-646 1288]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=1200  it=0.000239  z=[1.412216 0.000920]  x_ref=[0.628868 -1.254855]  d=[-644 1285]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=1300  it=-0.000536  z=[1.410861 0.002650]  x_ref=[0.628647 -1.254416]  d=[-644 1285]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=1400  it=-0.001630  z=[1.414712 0.002099]  x_ref=[0.629564 -1.256248]  d=[-645 1287]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=1500  it=-0.001019  z=[1.412476 -0.000740]  x_ref=[0.629238 -1.255597]  d=[-645 1286]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=1600  it=0.000283  z=[1.411891 0.002029]  x_ref=[0.628898 -1.254914]  d=[-644 1286]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=1700  it=0.001258  z=[1.410578 -0.000425]  x_ref=[0.627937 -1.252996]  d=[-644 1284]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=1800  it=-0.001079  z=[1.412626 -0.000243]  x_ref=[0.629039 -1.255199]  d=[-645 1286]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=1900  it=0.000283  z=[1.410205 0.001643]  x_ref=[0.628308 -1.253738]  d=[-644 1284]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=2000  it=0.001321  z=[1.410956 0.001228]  x_ref=[0.628221 -1.253563]  d=[-644 1284]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=2100  it=0.000069  z=[1.414145 0.001497]  x_ref=[0.628915 -1.254949]  d=[-645 1286]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=2200  it=-0.000540  z=[1.414013 0.001447]  x_ref=[0.628720 -1.254562]  d=[-644 1285]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=2300  it=-0.001442  z=[1.414243 0.002067]  x_ref=[0.629273 -1.255666]  d=[-645 1286]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=2400  it=0.001337  z=[1.409678 0.002396]  x_ref=[0.627829 -1.252781]  d=[-643 1283]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=2500  it=0.000830  z=[1.410834 0.002413]  x_ref=[0.628171 -1.253462]  d=[-644 1284]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=2600  it=-0.000979  z=[1.413258 0.003111]  x_ref=[0.629216 -1.255553]  d=[-645 1286]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=2700  it=-0.000130  z=[1.412313 0.001526]  x_ref=[0.628914 -1.254948]  d=[-645 1286]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=2800  it=-0.001581  z=[1.413000 0.001546]  x_ref=[0.629471 -1.256063]  d=[-645 1287]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=2900  it=-0.001365  z=[1.413477 0.000342]  x_ref=[0.629634 -1.256386]  d=[-645 1287]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=3000  it=0.000555  z=[1.411131 0.003752]  x_ref=[0.628236 -1.253594]  d=[-644 1284]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=3100  it=0.000167  z=[1.410029 0.000895]  x_ref=[0.628415 -1.253952]  d=[-644 1285]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=3200  it=-0.000551  z=[1.410822 0.001731]  x_ref=[0.628681 -1.254485]  d=[-644 1285]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=3300  it=0.001435  z=[1.411072 0.001238]  x_ref=[0.627960 -1.253042]  d=[-644 1284]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=3400  it=-0.000911  z=[1.411759 0.000451]  x_ref=[0.629354 -1.255828]  d=[-645 1286]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=3500  it=0.000436  z=[1.413743 0.002327]  x_ref=[0.628789 -1.254697]  d=[-644 1285]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=3600  it=-0.000502  z=[1.413080 0.002907]  x_ref=[0.628973 -1.255066]  d=[-645 1286]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=3700  it=0.000228  z=[1.412938 0.003161]  x_ref=[0.629081 -1.255280]  d=[-645 1286]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=3800  it=0.001651  z=[1.409319 0.001102]  x_ref=[0.627773 -1.252667]  d=[-643 1283]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=3900  it=0.001765  z=[1.407936 0.000757]  x_ref=[0.627160 -1.251443]  d=[-643 1282]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
DONE 4000 frames (36-cycle handshake).
$finish called at time : 1600055 ns : File "C:/KF/verilog/project_1/tb/tb_top_kf_manyframes_rlc.v" Line 282
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\rtl\top_kf_36c.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_top_kf_manyframes_rlc.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\rtl\top_kf_36c.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\rtl\top_kf_36c.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_kf_manyframes_rlc'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_kf_manyframes_rlc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_kf_manyframes_rlc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/est_output_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module est_output_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_abs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module goldschmidt_struct
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/inv2_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv2_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/kg_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kg_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_cov_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/post_state_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_state_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prior_cov_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/prior_state_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prior_state_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/q_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module q_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/r_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/subsystem_eq1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subsystem_eq1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/top_kf_36c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kf
WARNING: [VRFC 10-3380] identifier 'R11_next' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf_36c.v:99]
WARNING: [VRFC 10-3380] identifier 'R12_next' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf_36c.v:100]
WARNING: [VRFC 10-3380] identifier 'R21_next' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf_36c.v:101]
WARNING: [VRFC 10-3380] identifier 'R22_next' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf_36c.v:102]
WARNING: [VRFC 10-3380] identifier 'Q11_next' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf_36c.v:103]
WARNING: [VRFC 10-3380] identifier 'Q12_next' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf_36c.v:104]
WARNING: [VRFC 10-3380] identifier 'Q21_next' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf_36c.v:105]
WARNING: [VRFC 10-3380] identifier 'Q22_next' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf_36c.v:106]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/tb/tb_top_kf_manyframes_rlc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_kf_manyframes_rlc
WARNING: [VRFC 10-3380] identifier 'done' is used before its declaration [C:/KF/verilog/project_1/tb/tb_top_kf_manyframes_rlc.v:55]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_kf_manyframes_rlc_behav xil_defaultlib.tb_top_kf_manyframes_rlc xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_kf_manyframes_rlc_behav xil_defaultlib.tb_top_kf_manyframes_rlc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_state_serial.v" Line 10. Module prior_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" Line 27. Module prior_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/est_output_serial.v" Line 10. Module est_output_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/kg_semipar.v" Line 15. Module kg_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/inv2_serial.v" Line 13. Module inv2_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" Line 11. Module goldschmidt_struct_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_abs.v" Line 3. Module fxp_abs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_state_serial.v" Line 9. Module post_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 11. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_state_serial.v" Line 10. Module prior_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" Line 27. Module prior_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/est_output_serial.v" Line 10. Module est_output_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/kg_semipar.v" Line 15. Module kg_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/inv2_serial.v" Line 13. Module inv2_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" Line 11. Module goldschmidt_struct_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_abs.v" Line 3. Module fxp_abs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_state_serial.v" Line 9. Module post_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 11. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fxp_mul
Compiling module xil_defaultlib.fxp_add(N=40)
Compiling module xil_defaultlib.prior_state_serial
Compiling module xil_defaultlib.prior_cov_semipar
Compiling module xil_defaultlib.est_output_serial
Compiling module xil_defaultlib.fxp_sub
Compiling module xil_defaultlib.goldschmidt_struct_default
Compiling module xil_defaultlib.inv2_serial
Compiling module xil_defaultlib.kg_semipar
Compiling module xil_defaultlib.fxp_add
Compiling module xil_defaultlib.q_serial
Compiling module xil_defaultlib.subsystem_eq1_default
Compiling module xil_defaultlib.fxp_abs
Compiling module xil_defaultlib.r_serial
Compiling module xil_defaultlib.post_state_serial
Compiling module xil_defaultlib.fxp_sub(N=40)
Compiling module xil_defaultlib.post_cov_semipar
Compiling module xil_defaultlib.top_kf_default
Compiling module xil_defaultlib.tb_top_kf_manyframes_rlc
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_kf_manyframes_rlc_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 4622.113 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_kf_manyframes_rlc_behav -key {Behavioral:sim_1:Functional:tb_top_kf_manyframes_rlc} -tclbatch {tb_top_kf_manyframes_rlc.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_top_kf_manyframes_rlc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Info: frame done @ 36 cycles
k=0  it=0.001101  z=[0.000582 -0.002026]  x_ref=[-0.000551 0.001102]  d=[-1 -2]LSB
Info: frame done @ 36 cycles
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_kf_manyframes_rlc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 4622.113 ; gain = 0.000
run all
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=100  it=0.000087  z=[1.414028 0.002885]  x_ref=[0.629206 -1.255531]  d=[-2 -2]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=200  it=0.000748  z=[1.412565 0.000111]  x_ref=[0.628308 -1.253737]  d=[-2 -3]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=300  it=-0.000901  z=[1.415036 0.001973]  x_ref=[0.629302 -1.255723]  d=[-2 -3]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=400  it=0.000149  z=[1.412745 0.003558]  x_ref=[0.629205 -1.255528]  d=[-2 -1]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=500  it=-0.000119  z=[1.414120 0.001808]  x_ref=[0.629084 -1.255288]  d=[-2 -3]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=600  it=0.001300  z=[1.408595 0.002746]  x_ref=[0.627386 -1.251896]  d=[-2 -2]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=700  it=-0.000590  z=[1.412055 0.001412]  x_ref=[0.629364 -1.255847]  d=[-3 0]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=800  it=0.000205  z=[1.412955 0.000714]  x_ref=[0.629020 -1.255158]  d=[-2 -1]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=900  it=0.000671  z=[1.412470 0.001739]  x_ref=[0.628655 -1.254428]  d=[-2 -2]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=1000  it=-0.001174  z=[1.412869 0.000441]  x_ref=[0.629238 -1.255596]  d=[-2 -1]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=1100  it=-0.002304  z=[1.415332 0.002815]  x_ref=[0.630003 -1.257125]  d=[-2 -2]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=1200  it=0.000239  z=[1.412216 0.000920]  x_ref=[0.628868 -1.254855]  d=[-2 -2]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=1300  it=-0.000536  z=[1.410861 0.002650]  x_ref=[0.628647 -1.254416]  d=[-2 0]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=1400  it=-0.001630  z=[1.414712 0.002099]  x_ref=[0.629564 -1.256248]  d=[-2 -2]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=1500  it=-0.001019  z=[1.412476 -0.000740]  x_ref=[0.629238 -1.255597]  d=[-2 -1]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=1600  it=0.000283  z=[1.411891 0.002029]  x_ref=[0.628898 -1.254914]  d=[-2 0]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=1700  it=0.001258  z=[1.410578 -0.000425]  x_ref=[0.627937 -1.252996]  d=[-2 -2]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=1800  it=-0.001079  z=[1.412626 -0.000243]  x_ref=[0.629039 -1.255199]  d=[-3 -1]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=1900  it=0.000283  z=[1.410205 0.001643]  x_ref=[0.628308 -1.253738]  d=[-2 -1]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=2000  it=0.001321  z=[1.410956 0.001228]  x_ref=[0.628221 -1.253563]  d=[-2 -1]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=2100  it=0.000069  z=[1.414145 0.001497]  x_ref=[0.628915 -1.254949]  d=[-2 -3]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=2200  it=-0.000540  z=[1.414013 0.001447]  x_ref=[0.628720 -1.254562]  d=[-1 -3]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=2300  it=-0.001442  z=[1.414243 0.002067]  x_ref=[0.629273 -1.255666]  d=[-1 -3]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=2400  it=0.001337  z=[1.409678 0.002396]  x_ref=[0.627829 -1.252781]  d=[-1 -1]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=2500  it=0.000830  z=[1.410834 0.002413]  x_ref=[0.628171 -1.253462]  d=[-2 -1]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=2600  it=-0.000979  z=[1.413258 0.003111]  x_ref=[0.629216 -1.255553]  d=[-2 -2]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=2700  it=-0.000130  z=[1.412313 0.001526]  x_ref=[0.628914 -1.254948]  d=[-3 -1]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=2800  it=-0.001581  z=[1.413000 0.001546]  x_ref=[0.629471 -1.256063]  d=[-2 0]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=2900  it=-0.001365  z=[1.413477 0.000342]  x_ref=[0.629634 -1.256386]  d=[-2 -1]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=3000  it=0.000555  z=[1.411131 0.003752]  x_ref=[0.628236 -1.253594]  d=[-2 -1]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=3100  it=0.000167  z=[1.410029 0.000895]  x_ref=[0.628415 -1.253952]  d=[-2 1]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=3200  it=-0.000551  z=[1.410822 0.001731]  x_ref=[0.628681 -1.254485]  d=[-2 0]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=3300  it=0.001435  z=[1.411072 0.001238]  x_ref=[0.627960 -1.253042]  d=[-2 -1]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=3400  it=-0.000911  z=[1.411759 0.000451]  x_ref=[0.629354 -1.255828]  d=[-3 0]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=3500  it=0.000436  z=[1.413743 0.002327]  x_ref=[0.628789 -1.254697]  d=[-1 -3]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=3600  it=-0.000502  z=[1.413080 0.002907]  x_ref=[0.628973 -1.255066]  d=[-3 -1]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=3700  it=0.000228  z=[1.412938 0.003161]  x_ref=[0.629081 -1.255280]  d=[-3 -1]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=3800  it=0.001651  z=[1.409319 0.001102]  x_ref=[0.627773 -1.252667]  d=[-1 -1]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=3900  it=0.001765  z=[1.407936 0.000757]  x_ref=[0.627160 -1.251443]  d=[-2 -1]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
DONE 4000 frames (36-cycle handshake).
$finish called at time : 1600055 ns : File "C:/KF/verilog/project_1/tb/tb_top_kf_manyframes_rlc.v" Line 286
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_kf_manyframes_rlc'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_kf_manyframes_rlc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_kf_manyframes_rlc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/est_output_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module est_output_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_abs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module goldschmidt_struct
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/inv2_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv2_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/kg_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kg_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_cov_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/post_state_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_state_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prior_cov_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/prior_state_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prior_state_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/q_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module q_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/r_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/subsystem_eq1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subsystem_eq1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/top_kf_36c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kf
WARNING: [VRFC 10-3380] identifier 'R11_next' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf_36c.v:99]
WARNING: [VRFC 10-3380] identifier 'R12_next' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf_36c.v:100]
WARNING: [VRFC 10-3380] identifier 'R21_next' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf_36c.v:101]
WARNING: [VRFC 10-3380] identifier 'R22_next' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf_36c.v:102]
WARNING: [VRFC 10-3380] identifier 'Q11_next' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf_36c.v:103]
WARNING: [VRFC 10-3380] identifier 'Q12_next' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf_36c.v:104]
WARNING: [VRFC 10-3380] identifier 'Q21_next' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf_36c.v:105]
WARNING: [VRFC 10-3380] identifier 'Q22_next' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf_36c.v:106]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/tb/tb_top_kf_manyframes_rlc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_kf_manyframes_rlc
WARNING: [VRFC 10-3380] identifier 'done' is used before its declaration [C:/KF/verilog/project_1/tb/tb_top_kf_manyframes_rlc.v:55]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_kf_manyframes_rlc_behav xil_defaultlib.tb_top_kf_manyframes_rlc xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_kf_manyframes_rlc_behav xil_defaultlib.tb_top_kf_manyframes_rlc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_state_serial.v" Line 10. Module prior_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" Line 27. Module prior_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/est_output_serial.v" Line 10. Module est_output_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/kg_semipar.v" Line 15. Module kg_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/inv2_serial.v" Line 13. Module inv2_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" Line 11. Module goldschmidt_struct_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_abs.v" Line 3. Module fxp_abs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_state_serial.v" Line 9. Module post_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 11. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_state_serial.v" Line 10. Module prior_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" Line 27. Module prior_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/est_output_serial.v" Line 10. Module est_output_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/kg_semipar.v" Line 15. Module kg_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/inv2_serial.v" Line 13. Module inv2_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" Line 11. Module goldschmidt_struct_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_abs.v" Line 3. Module fxp_abs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_state_serial.v" Line 9. Module post_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 11. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fxp_mul
Compiling module xil_defaultlib.fxp_add(N=40)
Compiling module xil_defaultlib.prior_state_serial
Compiling module xil_defaultlib.prior_cov_semipar
Compiling module xil_defaultlib.est_output_serial
Compiling module xil_defaultlib.fxp_sub
Compiling module xil_defaultlib.goldschmidt_struct_default
Compiling module xil_defaultlib.inv2_serial
Compiling module xil_defaultlib.kg_semipar
Compiling module xil_defaultlib.fxp_add
Compiling module xil_defaultlib.q_serial
Compiling module xil_defaultlib.subsystem_eq1_default
Compiling module xil_defaultlib.fxp_abs
Compiling module xil_defaultlib.r_serial
Compiling module xil_defaultlib.post_state_serial
Compiling module xil_defaultlib.fxp_sub(N=40)
Compiling module xil_defaultlib.post_cov_semipar
Compiling module xil_defaultlib.top_kf_default
Compiling module xil_defaultlib.tb_top_kf_manyframes_rlc
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_kf_manyframes_rlc_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 4622.113 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_kf_manyframes_rlc_behav -key {Behavioral:sim_1:Functional:tb_top_kf_manyframes_rlc} -tclbatch {tb_top_kf_manyframes_rlc.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_top_kf_manyframes_rlc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Info: frame done @ 36 cycles
k=0  it=0.005506  z=[0.002910 -0.010130]  x_ref=[-0.002755 0.005508]  d=[0 -6]LSB
Info: frame done @ 36 cycles
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_kf_manyframes_rlc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 4622.113 ; gain = 0.000
run all
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=100  it=0.000437  z=[1.421346 0.008778]  x_ref=[0.631230 -1.259569]  d=[-1 -6]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=200  it=0.003742  z=[1.414031 -0.005091]  x_ref=[0.626739 -1.250600]  d=[0 -7]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=300  it=-0.004507  z=[1.426387 0.004220]  x_ref=[0.631707 -1.260530]  d=[1 -9]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=400  it=0.000743  z=[1.414928 0.012143]  x_ref=[0.631223 -1.259553]  d=[-3 1]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=500  it=-0.000597  z=[1.421804 0.003391]  x_ref=[0.630620 -1.258352]  d=[0 -6]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=600  it=0.006499  z=[1.394182 0.008083]  x_ref=[0.622128 -1.241395]  d=[-4 2]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=700  it=-0.002948  z=[1.411483 0.001412]  x_ref=[0.632019 -1.261149]  d=[-5 6]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=800  it=0.001025  z=[1.415978 -0.002078]  x_ref=[0.630298 -1.257706]  d=[-1 -2]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=900  it=0.003353  z=[1.413555 0.003050]  x_ref=[0.628471 -1.254056]  d=[-1 -3]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=1000  it=-0.005870  z=[1.415551 -0.003440]  x_ref=[0.631388 -1.259895]  d=[-2 2]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=1100  it=-0.011520  z=[1.427863 0.008428]  x_ref=[0.635213 -1.267540]  d=[-1 -3]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=1200  it=0.001196  z=[1.412286 -0.001049]  x_ref=[0.629538 -1.256190]  d=[-3 -1]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=1300  it=-0.002681  z=[1.405508 0.007603]  x_ref=[0.628434 -1.253995]  d=[-4 4]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=1400  it=-0.008149  z=[1.424767 0.004849]  x_ref=[0.633019 -1.263155]  d=[-1 -4]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=1500  it=-0.005096  z=[1.413586 -0.009348]  x_ref=[0.631390 -1.259898]  d=[-3 3]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=1600  it=0.001414  z=[1.410658 0.004497]  x_ref=[0.629686 -1.256484]  d=[-2 1]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=1700  it=0.006292  z=[1.404094 -0.007770]  x_ref=[0.624885 -1.246896]  d=[-2 -2]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=1800  it=-0.005394  z=[1.414334 -0.006861]  x_ref=[0.630393 -1.257909]  d=[-2 0]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=1900  it=0.001414  z=[1.402230 0.002569]  x_ref=[0.626739 -1.250606]  d=[-4 4]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=2000  it=0.006603  z=[1.405986 0.000494]  x_ref=[0.626304 -1.249727]  d=[-2 -1]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=2100  it=0.000343  z=[1.421928 0.001836]  x_ref=[0.629773 -1.256660]  d=[1 -9]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=2200  it=-0.002702  z=[1.421268 0.001586]  x_ref=[0.628799 -1.254723]  d=[2 -10]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=2300  it=-0.007212  z=[1.422422 0.004687]  x_ref=[0.631561 -1.260243]  d=[0 -6]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=2400  it=0.006686  z=[1.399593 0.006334]  x_ref=[0.624345 -1.245817]  d=[-3 1]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=2500  it=0.004150  z=[1.405376 0.006420]  x_ref=[0.626051 -1.249226]  d=[-3 -1]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=2600  it=-0.004895  z=[1.417493 0.009910]  x_ref=[0.631280 -1.259678]  d=[-2 -2]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=2700  it=-0.000651  z=[1.412771 0.001985]  x_ref=[0.629769 -1.256655]  d=[-2 0]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=2800  it=-0.007905  z=[1.416206 0.002083]  x_ref=[0.632555 -1.262228]  d=[-3 2]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=2900  it=-0.006825  z=[1.418592 -0.003938]  x_ref=[0.633367 -1.263846]  d=[-3 3]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=3000  it=0.002774  z=[1.406861 0.013111]  x_ref=[0.626379 -1.249884]  d=[-2 -2]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=3100  it=0.000835  z=[1.401352 -0.001170]  x_ref=[0.627275 -1.251675]  d=[-5 5]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=3200  it=-0.002755  z=[1.405314 0.003009]  x_ref=[0.628605 -1.254337]  d=[-4 4]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=3300  it=0.007174  z=[1.406568 0.000542]  x_ref=[0.625000 -1.247123]  d=[0 -4]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=3400  it=-0.004556  z=[1.409999 -0.003392]  x_ref=[0.631969 -1.261053]  d=[-6 7]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=3500  it=0.002180  z=[1.419919 0.005990]  x_ref=[0.629143 -1.255400]  d=[-1 -7]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=3600  it=-0.002510  z=[1.416605 0.008886]  x_ref=[0.630062 -1.257244]  d=[-2 -3]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=3700  it=0.001141  z=[1.415897 0.010158]  x_ref=[0.630603 -1.258315]  d=[-2 -1]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=3800  it=0.008254  z=[1.397801 -0.000136]  x_ref=[0.624061 -1.245247]  d=[-3 3]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=3900  it=0.008825  z=[1.390887 -0.001862]  x_ref=[0.620996 -1.239131]  d=[-3 2]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
DONE 4000 frames (36-cycle handshake).
$finish called at time : 1600055 ns : File "C:/KF/verilog/project_1/tb/tb_top_kf_manyframes_rlc.v" Line 286
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\rtl\top_kf_36c.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\tb\tb_top_kf_manyframes_rlc.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\rtl\top_kf_36c.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\KF\verilog\project_1\rtl\top_kf_36c.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_kf_manyframes_rlc'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_kf_manyframes_rlc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_kf_manyframes_rlc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/est_output_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module est_output_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_abs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/fxp_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fxp_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module goldschmidt_struct
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/inv2_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv2_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/kg_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kg_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_cov_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/post_state_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_state_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prior_cov_semipar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/prior_state_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prior_state_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/q_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module q_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/r_serial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_serial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/subsystem_eq1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subsystem_eq1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/rtl/top_kf_36c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kf
WARNING: [VRFC 10-3380] identifier 'R11_next' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf_36c.v:99]
WARNING: [VRFC 10-3380] identifier 'R12_next' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf_36c.v:100]
WARNING: [VRFC 10-3380] identifier 'R21_next' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf_36c.v:101]
WARNING: [VRFC 10-3380] identifier 'R22_next' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf_36c.v:102]
WARNING: [VRFC 10-3380] identifier 'Q11_next' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf_36c.v:103]
WARNING: [VRFC 10-3380] identifier 'Q12_next' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf_36c.v:104]
WARNING: [VRFC 10-3380] identifier 'Q21_next' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf_36c.v:105]
WARNING: [VRFC 10-3380] identifier 'Q22_next' is used before its declaration [C:/KF/verilog/project_1/rtl/top_kf_36c.v:106]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/KF/verilog/project_1/tb/tb_top_kf_manyframes_rlc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_kf_manyframes_rlc
WARNING: [VRFC 10-3380] identifier 'done' is used before its declaration [C:/KF/verilog/project_1/tb/tb_top_kf_manyframes_rlc.v:55]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_kf_manyframes_rlc_behav xil_defaultlib.tb_top_kf_manyframes_rlc xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_kf_manyframes_rlc_behav xil_defaultlib.tb_top_kf_manyframes_rlc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_state_serial.v" Line 10. Module prior_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" Line 27. Module prior_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/est_output_serial.v" Line 10. Module est_output_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/kg_semipar.v" Line 15. Module kg_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/inv2_serial.v" Line 13. Module inv2_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" Line 11. Module goldschmidt_struct_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_abs.v" Line 3. Module fxp_abs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_state_serial.v" Line 9. Module post_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 11. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_state_serial.v" Line 10. Module prior_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/prior_cov_semipar.v" Line 27. Module prior_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/est_output_serial.v" Line 10. Module est_output_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/kg_semipar.v" Line 15. Module kg_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/inv2_serial.v" Line 13. Module inv2_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/goldschmidt_struct.v" Line 11. Module goldschmidt_struct_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_abs.v" Line 3. Module fxp_abs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_state_serial.v" Line 9. Module post_state_serial doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/post_cov_semipar.v" Line 11. Module post_cov_semipar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_mul.v" Line 3. Module fxp_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_add.v" Line 4. Module fxp_add(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/KF/verilog/project_1/rtl/fxp_sub.v" Line 4. Module fxp_sub(N=40) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fxp_mul
Compiling module xil_defaultlib.fxp_add(N=40)
Compiling module xil_defaultlib.prior_state_serial
Compiling module xil_defaultlib.prior_cov_semipar
Compiling module xil_defaultlib.est_output_serial
Compiling module xil_defaultlib.fxp_sub
Compiling module xil_defaultlib.goldschmidt_struct_default
Compiling module xil_defaultlib.inv2_serial
Compiling module xil_defaultlib.kg_semipar
Compiling module xil_defaultlib.fxp_add
Compiling module xil_defaultlib.q_serial
Compiling module xil_defaultlib.subsystem_eq1_default
Compiling module xil_defaultlib.fxp_abs
Compiling module xil_defaultlib.r_serial
Compiling module xil_defaultlib.post_state_serial
Compiling module xil_defaultlib.fxp_sub(N=40)
Compiling module xil_defaultlib.post_cov_semipar
Compiling module xil_defaultlib.top_kf_default
Compiling module xil_defaultlib.tb_top_kf_manyframes_rlc
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_kf_manyframes_rlc_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 4622.113 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/KF/verilog/project_1/vivado/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_kf_manyframes_rlc_behav -key {Behavioral:sim_1:Functional:tb_top_kf_manyframes_rlc} -tclbatch {tb_top_kf_manyframes_rlc.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_top_kf_manyframes_rlc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Info: frame done @ 36 cycles
k=0  it=0.001101  z=[0.000582 -0.002026]  x_ref=[-0.000551 0.001102]  d=[-1 -2]LSB
Info: frame done @ 36 cycles
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_kf_manyframes_rlc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 4622.113 ; gain = 0.000
run all
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=100  it=0.000087  z=[1.414028 0.002885]  x_ref=[0.629206 -1.255531]  d=[-2 -2]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=200  it=0.000748  z=[1.412565 0.000111]  x_ref=[0.628308 -1.253737]  d=[-2 -3]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=300  it=-0.000901  z=[1.415036 0.001973]  x_ref=[0.629302 -1.255723]  d=[-2 -3]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=400  it=0.000149  z=[1.412745 0.003558]  x_ref=[0.629205 -1.255528]  d=[-2 -1]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=500  it=-0.000119  z=[1.414120 0.001808]  x_ref=[0.629084 -1.255288]  d=[-2 -3]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=600  it=0.001300  z=[1.408595 0.002746]  x_ref=[0.627386 -1.251896]  d=[-2 -2]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=700  it=-0.000590  z=[1.412055 0.001412]  x_ref=[0.629364 -1.255847]  d=[-3 0]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=800  it=0.000205  z=[1.412955 0.000714]  x_ref=[0.629020 -1.255158]  d=[-2 -1]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=900  it=0.000671  z=[1.412470 0.001739]  x_ref=[0.628655 -1.254428]  d=[-2 -2]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=1000  it=-0.001174  z=[1.412869 0.000441]  x_ref=[0.629238 -1.255596]  d=[-2 -1]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=1100  it=-0.002304  z=[1.415332 0.002815]  x_ref=[0.630003 -1.257125]  d=[-2 -2]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=1200  it=0.000239  z=[1.412216 0.000920]  x_ref=[0.628868 -1.254855]  d=[-2 -2]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=1300  it=-0.000536  z=[1.410861 0.002650]  x_ref=[0.628647 -1.254416]  d=[-2 0]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=1400  it=-0.001630  z=[1.414712 0.002099]  x_ref=[0.629564 -1.256248]  d=[-2 -2]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=1500  it=-0.001019  z=[1.412476 -0.000740]  x_ref=[0.629238 -1.255597]  d=[-2 -1]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=1600  it=0.000283  z=[1.411891 0.002029]  x_ref=[0.628898 -1.254914]  d=[-2 0]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=1700  it=0.001258  z=[1.410578 -0.000425]  x_ref=[0.627937 -1.252996]  d=[-2 -2]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=1800  it=-0.001079  z=[1.412626 -0.000243]  x_ref=[0.629039 -1.255199]  d=[-3 -1]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=1900  it=0.000283  z=[1.410205 0.001643]  x_ref=[0.628308 -1.253738]  d=[-2 -1]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=2000  it=0.001321  z=[1.410956 0.001228]  x_ref=[0.628221 -1.253563]  d=[-2 -1]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=2100  it=0.000069  z=[1.414145 0.001497]  x_ref=[0.628915 -1.254949]  d=[-2 -3]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=2200  it=-0.000540  z=[1.414013 0.001447]  x_ref=[0.628720 -1.254562]  d=[-1 -3]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=2300  it=-0.001442  z=[1.414243 0.002067]  x_ref=[0.629273 -1.255666]  d=[-1 -3]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=2400  it=0.001337  z=[1.409678 0.002396]  x_ref=[0.627829 -1.252781]  d=[-1 -1]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=2500  it=0.000830  z=[1.410834 0.002413]  x_ref=[0.628171 -1.253462]  d=[-2 -1]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=2600  it=-0.000979  z=[1.413258 0.003111]  x_ref=[0.629216 -1.255553]  d=[-2 -2]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=2700  it=-0.000130  z=[1.412313 0.001526]  x_ref=[0.628914 -1.254948]  d=[-3 -1]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=2800  it=-0.001581  z=[1.413000 0.001546]  x_ref=[0.629471 -1.256063]  d=[-2 0]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=2900  it=-0.001365  z=[1.413477 0.000342]  x_ref=[0.629634 -1.256386]  d=[-2 -1]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=3000  it=0.000555  z=[1.411131 0.003752]  x_ref=[0.628236 -1.253594]  d=[-2 -1]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=3100  it=0.000167  z=[1.410029 0.000895]  x_ref=[0.628415 -1.253952]  d=[-2 1]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=3200  it=-0.000551  z=[1.410822 0.001731]  x_ref=[0.628681 -1.254485]  d=[-2 0]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=3300  it=0.001435  z=[1.411072 0.001238]  x_ref=[0.627960 -1.253042]  d=[-2 -1]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=3400  it=-0.000911  z=[1.411759 0.000451]  x_ref=[0.629354 -1.255828]  d=[-3 0]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=3500  it=0.000436  z=[1.413743 0.002327]  x_ref=[0.628789 -1.254697]  d=[-1 -3]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=3600  it=-0.000502  z=[1.413080 0.002907]  x_ref=[0.628973 -1.255066]  d=[-3 -1]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=3700  it=0.000228  z=[1.412938 0.003161]  x_ref=[0.629081 -1.255280]  d=[-3 -1]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=3800  it=0.001651  z=[1.409319 0.001102]  x_ref=[0.627773 -1.252667]  d=[-1 -1]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
k=3900  it=0.001765  z=[1.407936 0.000757]  x_ref=[0.627160 -1.251443]  d=[-2 -1]LSB
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
Info: frame done @ 36 cycles
DONE 4000 frames (36-cycle handshake).
$finish called at time : 1600055 ns : File "C:/KF/verilog/project_1/tb/tb_top_kf_manyframes_rlc.v" Line 286
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov  9 19:23:10 2025...
