****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 20
        -report_by design
        -nosplit
        -input_pins
        -nets
        -transition_time
        -capacitance
Design : riscv_core
Version: O-2018.06-SP1
Date   : Thu Mar  7 01:26:14 2024
****************************************

  Startpoint: id_stage_i/controller_i/boot_done_q_reg (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/controller_i/boot_done_q_reg (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                Fanout    Cap      Trans      Incr      Path  
  --------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                            0.00      0.00
  clock network delay (ideal)                                                                        0.00      0.00

  id_stage_i/controller_i/boot_done_q_reg/CK (SAEDRVT14_FSDPRBQ_V2_4)                      0.00      0.00      0.00 r
  id_stage_i/controller_i/boot_done_q_reg/Q (SAEDRVT14_FSDPRBQ_V2_4)                       0.00      0.02      0.02 f
  id_stage_i/controller_i/boot_done_q (net)                               2      1.74
  id_stage_i/controller_i/U205/A1 (SAEDRVT14_OR2_4)                                        0.00      0.00      0.02 f
  id_stage_i/controller_i/U205/X (SAEDRVT14_OR2_4)                                         0.00      0.01      0.03 f
  id_stage_i/controller_i/n178 (net)                                      1      0.57
  id_stage_i/controller_i/boot_done_q_reg/D (SAEDRVT14_FSDPRBQ_V2_4)                       0.00      0.00      0.03 f
  data arrival time                                                                                            0.03

  clock CLK_I (rise edge)                                                                            0.00      0.00
  clock network delay (ideal)                                                                        0.00      0.00
  id_stage_i/controller_i/boot_done_q_reg/CK (SAEDRVT14_FSDPRBQ_V2_4)                      0.00      0.00      0.00 r
  library hold time                                                                                 -0.00     -0.00
  data required time                                                                                          -0.00
  --------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          -0.00
  data arrival time                                                                                           -0.03
  --------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                  0.03



  Startpoint: debug_unit_i/dbg_cause_q_reg_2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: debug_unit_i/dbg_cause_q_reg_2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                Fanout    Cap      Trans      Incr      Path  
  --------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                            0.00      0.00
  clock network delay (ideal)                                                                        0.00      0.00

  debug_unit_i/dbg_cause_q_reg_2_/CK (SAEDRVT14_FDPSBQ_4)                                  0.00      0.00      0.00 r
  debug_unit_i/dbg_cause_q_reg_2_/Q (SAEDRVT14_FDPSBQ_4)                                   0.00      0.02      0.02 r
  debug_unit_i/dbg_cause_q[2] (net)                                       2      4.54
  debug_unit_i/U108/A1 (SAEDRVT14_AO221_4)                                                 0.00      0.00      0.02 r
  debug_unit_i/U108/X (SAEDRVT14_AO221_4)                                                  0.00      0.01      0.03 r
  debug_unit_i/n319 (net)                                                 1      0.38
  debug_unit_i/dbg_cause_q_reg_2_/D (SAEDRVT14_FDPSBQ_4)                                   0.00      0.00      0.03 r
  data arrival time                                                                                            0.03

  clock CLK_I (rise edge)                                                                            0.00      0.00
  clock network delay (ideal)                                                                        0.00      0.00
  debug_unit_i/dbg_cause_q_reg_2_/CK (SAEDRVT14_FDPSBQ_4)                                  0.00      0.00      0.00 r
  library hold time                                                                                 -0.00     -0.00
  data required time                                                                                          -0.00
  --------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          -0.00
  data arrival time                                                                                           -0.03
  --------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                  0.03



  Startpoint: debug_unit_i/dbg_cause_q_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: debug_unit_i/dbg_cause_q_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                Fanout    Cap      Trans      Incr      Path  
  --------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                            0.00      0.00
  clock network delay (ideal)                                                                        0.00      0.00

  debug_unit_i/dbg_cause_q_reg_0_/CK (SAEDRVT14_FDPSBQ_4)                                  0.00      0.00      0.00 r
  debug_unit_i/dbg_cause_q_reg_0_/Q (SAEDRVT14_FDPSBQ_4)                                   0.00      0.02      0.02 r
  debug_unit_i/dbg_cause_q[0] (net)                                       2      4.86
  debug_unit_i/U110/A1 (SAEDRVT14_AO221_4)                                                 0.00      0.00      0.02 r
  debug_unit_i/U110/X (SAEDRVT14_AO221_4)                                                  0.00      0.01      0.03 r
  debug_unit_i/n321 (net)                                                 1      0.45
  debug_unit_i/dbg_cause_q_reg_0_/D (SAEDRVT14_FDPSBQ_4)                                   0.00      0.00      0.03 r
  data arrival time                                                                                            0.03

  clock CLK_I (rise edge)                                                                            0.00      0.00
  clock network delay (ideal)                                                                        0.00      0.00
  debug_unit_i/dbg_cause_q_reg_0_/CK (SAEDRVT14_FDPSBQ_4)                                  0.00      0.00      0.00 r
  library hold time                                                                                 -0.00     -0.00
  data required time                                                                                          -0.00
  --------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          -0.00
  data arrival time                                                                                           -0.03
  --------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                  0.03



  Startpoint: debug_unit_i/dbg_cause_q_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: debug_unit_i/dbg_cause_q_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                Fanout    Cap      Trans      Incr      Path  
  --------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                            0.00      0.00
  clock network delay (ideal)                                                                        0.00      0.00

  debug_unit_i/dbg_cause_q_reg_3_/CK (SAEDRVT14_FDPSBQ_4)                                  0.00      0.00      0.00 r
  debug_unit_i/dbg_cause_q_reg_3_/Q (SAEDRVT14_FDPSBQ_4)                                   0.00      0.02      0.02 r
  debug_unit_i/dbg_cause_q[3] (net)                                       2      4.68
  debug_unit_i/U107/A1 (SAEDRVT14_AO221_4)                                                 0.00      0.00      0.02 r
  debug_unit_i/U107/X (SAEDRVT14_AO221_4)                                                  0.00      0.01      0.03 r
  debug_unit_i/n318 (net)                                                 1      0.56
  debug_unit_i/dbg_cause_q_reg_3_/D (SAEDRVT14_FDPSBQ_4)                                   0.00      0.00      0.03 r
  data arrival time                                                                                            0.03

  clock CLK_I (rise edge)                                                                            0.00      0.00
  clock network delay (ideal)                                                                        0.00      0.00
  debug_unit_i/dbg_cause_q_reg_3_/CK (SAEDRVT14_FDPSBQ_4)                                  0.00      0.00      0.00 r
  library hold time                                                                                 -0.00     -0.00
  data required time                                                                                          -0.00
  --------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                          -0.00
  data arrival time                                                                                           -0.03
  --------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                  0.03



  Startpoint: id_stage_i/int_controller_i/exc_ctrl_cs_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/int_controller_i/exc_ctrl_cs_reg_1_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                       Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                                   0.00      0.00
  clock network delay (ideal)                                                                               0.00      0.00

  id_stage_i/int_controller_i/exc_ctrl_cs_reg_0_/CK (SAEDRVT14_FSDPRBQ_V2_4)                      0.00      0.00      0.00 r
  id_stage_i/int_controller_i/exc_ctrl_cs_reg_0_/Q (SAEDRVT14_FSDPRBQ_V2_4)                       0.00      0.02      0.02 f
  id_stage_i/int_controller_i/exc_ctrl_cs[0] (net)                               4      3.45
  id_stage_i/int_controller_i/U14/A1 (SAEDRVT14_AN2_MM_3)                                         0.00      0.00      0.02 f
  id_stage_i/int_controller_i/U14/X (SAEDRVT14_AN2_MM_3)                                          0.00      0.01      0.03 f
  id_stage_i/int_controller_i/n27 (net)                                          1      0.56
  id_stage_i/int_controller_i/exc_ctrl_cs_reg_1_/D (SAEDRVT14_FSDPRBQ_V2_4)                       0.00      0.00      0.03 f
  data arrival time                                                                                                   0.03

  clock CLK_I (rise edge)                                                                                   0.00      0.00
  clock network delay (ideal)                                                                               0.00      0.00
  id_stage_i/int_controller_i/exc_ctrl_cs_reg_1_/CK (SAEDRVT14_FSDPRBQ_V2_4)                      0.00      0.00      0.00 r
  library hold time                                                                                        -0.00     -0.00
  data required time                                                                                                 -0.00
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 -0.00
  data arrival time                                                                                                  -0.03
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.03



  Startpoint: cs_registers_i/PCMR_q_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: cs_registers_i/PCCR_inc_q_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                       Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                                   0.00      0.00
  clock network delay (ideal)                                                                               0.00      0.00

  cs_registers_i/PCMR_q_reg_0_/CK (SAEDRVT14_FDPSBQ_4)                                            0.00      0.00      0.00 r
  cs_registers_i/PCMR_q_reg_0_/Q (SAEDRVT14_FDPSBQ_4)                                             0.00      0.02      0.02 f
  cs_registers_i/PCMR_q[0] (net)                                                 4      4.74
  cs_registers_i/U599/A1 (SAEDRVT14_AN2_MM_3)                                                     0.00      0.00      0.02 f
  cs_registers_i/U599/X (SAEDRVT14_AN2_MM_3)                                                      0.00      0.01      0.03 f
  cs_registers_i/n675 (net)                                                      1      1.46
  cs_registers_i/PCCR_inc_q_reg_0_/D (SAEDRVT14_FSDPRBQ_V2_4)                                     0.00      0.00      0.03 f
  data arrival time                                                                                                   0.03

  clock CLK_I (rise edge)                                                                                   0.00      0.00
  clock network delay (ideal)                                                                               0.00      0.00
  cs_registers_i/PCCR_inc_q_reg_0_/CK (SAEDRVT14_FSDPRBQ_V2_4)                                    0.00      0.00      0.00 r
  library hold time                                                                                        -0.00     -0.00
  data required time                                                                                                 -0.00
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 -0.00
  data arrival time                                                                                                  -0.03
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.03



  Startpoint: if_stage_i/offset_fsm_cs_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: if_stage_i/offset_fsm_cs_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                       Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                                   0.00      0.00
  clock network delay (ideal)                                                                               0.00      0.00

  if_stage_i/offset_fsm_cs_reg_0_/CK (SAEDRVT14_FDPSBQ_4)                                         0.00      0.00      0.00 r
  if_stage_i/offset_fsm_cs_reg_0_/Q (SAEDRVT14_FDPSBQ_4)                                          0.00      0.02      0.02 r
  if_stage_i/offset_fsm_cs_0_ (net)                                              3      4.00
  if_stage_i/U320/A (SAEDRVT14_INV_PS_3)                                                          0.00      0.00      0.02 r
  if_stage_i/U320/X (SAEDRVT14_INV_PS_3)                                                          0.00      0.00      0.02 f
  if_stage_i/n304 (net)                                                          1      0.68
  if_stage_i/U68/A1 (SAEDRVT14_NR3_3)                                                             0.00      0.00      0.02 f
  if_stage_i/U68/X (SAEDRVT14_NR3_3)                                                              0.00      0.01      0.03 r
  if_stage_i/offset_fsm_ns_0_ (net)                                              1      0.44
  if_stage_i/offset_fsm_cs_reg_0_/D (SAEDRVT14_FDPSBQ_4)                                          0.00      0.00      0.03 r
  data arrival time                                                                                                   0.03

  clock CLK_I (rise edge)                                                                                   0.00      0.00
  clock network delay (ideal)                                                                               0.00      0.00
  if_stage_i/offset_fsm_cs_reg_0_/CK (SAEDRVT14_FDPSBQ_4)                                         0.00      0.00      0.00 r
  library hold time                                                                                        -0.00     -0.00
  data required time                                                                                                 -0.00
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 -0.00
  data arrival time                                                                                                  -0.03
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.03



  Startpoint: debug_unit_i/dbg_cause_q_reg_4_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: debug_unit_i/dbg_cause_q_reg_4_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                       Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                                   0.00      0.00
  clock network delay (ideal)                                                                               0.00      0.00

  debug_unit_i/dbg_cause_q_reg_4_/CK (SAEDRVT14_FDPSBQ_4)                                         0.00      0.00      0.00 r
  debug_unit_i/dbg_cause_q_reg_4_/Q (SAEDRVT14_FDPSBQ_4)                                          0.01      0.02      0.02 r
  debug_unit_i/dbg_cause_q[4] (net)                                              2      6.64
  debug_unit_i/U106/A1 (SAEDRVT14_AO221_4)                                                        0.01      0.00      0.02 r
  debug_unit_i/U106/X (SAEDRVT14_AO221_4)                                                         0.00      0.01      0.03 r
  debug_unit_i/n317 (net)                                                        1      0.37
  debug_unit_i/dbg_cause_q_reg_4_/D (SAEDRVT14_FDPSBQ_4)                                          0.00      0.00      0.03 r
  data arrival time                                                                                                   0.03

  clock CLK_I (rise edge)                                                                                   0.00      0.00
  clock network delay (ideal)                                                                               0.00      0.00
  debug_unit_i/dbg_cause_q_reg_4_/CK (SAEDRVT14_FDPSBQ_4)                                         0.00      0.00      0.00 r
  library hold time                                                                                        -0.00     -0.00
  data required time                                                                                                 -0.00
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 -0.00
  data arrival time                                                                                                  -0.03
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.03



  Startpoint: debug_unit_i/dbg_cause_q_reg_1_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: debug_unit_i/dbg_cause_q_reg_1_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                       Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                                   0.00      0.00
  clock network delay (ideal)                                                                               0.00      0.00

  debug_unit_i/dbg_cause_q_reg_1_/CK (SAEDRVT14_FDPSBQ_4)                                         0.00      0.00      0.00 r
  debug_unit_i/dbg_cause_q_reg_1_/Q (SAEDRVT14_FDPSBQ_4)                                          0.01      0.02      0.02 r
  debug_unit_i/dbg_cause_q[1] (net)                                              2      7.26
  debug_unit_i/U109/A1 (SAEDRVT14_AO221_4)                                                        0.01      0.00      0.02 r
  debug_unit_i/U109/X (SAEDRVT14_AO221_4)                                                         0.00      0.01      0.03 r
  debug_unit_i/n320 (net)                                                        1      0.45
  debug_unit_i/dbg_cause_q_reg_1_/D (SAEDRVT14_FDPSBQ_4)                                          0.00      0.00      0.03 r
  data arrival time                                                                                                   0.03

  clock CLK_I (rise edge)                                                                                   0.00      0.00
  clock network delay (ideal)                                                                               0.00      0.00
  debug_unit_i/dbg_cause_q_reg_1_/CK (SAEDRVT14_FDPSBQ_4)                                         0.00      0.00      0.00 r
  library hold time                                                                                        -0.00     -0.00
  data required time                                                                                                 -0.00
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 -0.00
  data arrival time                                                                                                  -0.03
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.03



  Startpoint: debug_unit_i/dbg_ssth_q_reg (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: debug_unit_i/dbg_ssth_q_reg (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                       Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                                   0.00      0.00
  clock network delay (ideal)                                                                               0.00      0.00

  debug_unit_i/dbg_ssth_q_reg/CK (SAEDRVT14_FSDPRBQ_V2_4)                                         0.00      0.00      0.00 r
  debug_unit_i/dbg_ssth_q_reg/Q (SAEDRVT14_FSDPRBQ_V2_4)                                          0.00      0.02      0.02 f
  debug_unit_i/dbg_ssth_q (net)                                                  1      1.32
  debug_unit_i/U225/A (SAEDRVT14_INV_PS_3)                                                        0.00      0.00      0.02 f
  debug_unit_i/U225/X (SAEDRVT14_INV_PS_3)                                                        0.00      0.00      0.02 r
  debug_unit_i/n190 (net)                                                        2      3.08
  debug_unit_i/U73/A2 (SAEDRVT14_AOI21_3)                                                         0.00      0.00      0.02 r
  debug_unit_i/U73/X (SAEDRVT14_AOI21_3)                                                          0.00      0.01      0.03 f
  debug_unit_i/n308 (net)                                                        1      0.66
  debug_unit_i/dbg_ssth_q_reg/D (SAEDRVT14_FSDPRBQ_V2_4)                                          0.00      0.00      0.03 f
  data arrival time                                                                                                   0.03

  clock CLK_I (rise edge)                                                                                   0.00      0.00
  clock network delay (ideal)                                                                               0.00      0.00
  debug_unit_i/dbg_ssth_q_reg/CK (SAEDRVT14_FSDPRBQ_V2_4)                                         0.00      0.00      0.00 r
  library hold time                                                                                        -0.00     -0.00
  data required time                                                                                                 -0.00
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 -0.00
  data arrival time                                                                                                  -0.03
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.03



  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_1_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: ex_stage_i/mult_i/mulh_CS_reg_1_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                       Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                                   0.00      0.00
  clock network delay (ideal)                                                                               0.00      0.00

  ex_stage_i/mult_i/mulh_CS_reg_1_/CK (SAEDRVT14_FSDPRBQ_V2_4)                                    0.00      0.00      0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_1_/Q (SAEDRVT14_FSDPRBQ_V2_4)                                     0.00      0.02      0.02 f
  ex_stage_i/mult_i/mulh_CS[1] (net)                                             4      4.27
  ex_stage_i/mult_i/U341/A1 (SAEDRVT14_EN2_3)                                                     0.00      0.00      0.02 f
  ex_stage_i/mult_i/U341/X (SAEDRVT14_EN2_3)                                                      0.00      0.01      0.03 f
  ex_stage_i/mult_i/n185 (net)                                                   1      0.58
  ex_stage_i/mult_i/mulh_CS_reg_1_/D (SAEDRVT14_FSDPRBQ_V2_4)                                     0.00      0.00      0.03 f
  data arrival time                                                                                                   0.03

  clock CLK_I (rise edge)                                                                                   0.00      0.00
  clock network delay (ideal)                                                                               0.00      0.00
  ex_stage_i/mult_i/mulh_CS_reg_1_/CK (SAEDRVT14_FSDPRBQ_V2_4)                                    0.00      0.00      0.00 r
  library hold time                                                                                        -0.00     -0.00
  data required time                                                                                                 -0.00
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 -0.00
  data arrival time                                                                                                  -0.03
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.03



  Startpoint: id_stage_i/controller_i/jump_done_q_reg (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/controller_i/jump_done_q_reg (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                       Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                                   0.00      0.00
  clock network delay (ideal)                                                                               0.00      0.00

  id_stage_i/controller_i/jump_done_q_reg/CK (SAEDRVT14_FSDPRBQ_V2_4)                             0.00      0.00      0.00 r
  id_stage_i/controller_i/jump_done_q_reg/Q (SAEDRVT14_FSDPRBQ_V2_4)                              0.00      0.02      0.02 f
  id_stage_i/controller_i/jump_done_q (net)                                      2      3.26
  id_stage_i/controller_i/U188/B (SAEDRVT14_AOI21_3)                                              0.00      0.00      0.02 f
  id_stage_i/controller_i/U188/X (SAEDRVT14_AOI21_3)                                              0.00      0.00      0.03 r
  id_stage_i/controller_i/n33 (net)                                              1      1.28
  id_stage_i/controller_i/U187/A2 (SAEDRVT14_NR2_MM_3)                                            0.00      0.00      0.03 r
  id_stage_i/controller_i/U187/X (SAEDRVT14_NR2_MM_3)                                             0.00      0.01      0.03 f
  id_stage_i/controller_i/n173 (net)                                             1      1.91
  id_stage_i/controller_i/jump_done_q_reg/D (SAEDRVT14_FSDPRBQ_V2_4)                              0.00      0.00      0.03 f
  data arrival time                                                                                                   0.03

  clock CLK_I (rise edge)                                                                                   0.00      0.00
  clock network delay (ideal)                                                                               0.00      0.00
  id_stage_i/controller_i/jump_done_q_reg/CK (SAEDRVT14_FSDPRBQ_V2_4)                             0.00      0.00      0.00 r
  library hold time                                                                                        -0.00     -0.00
  data required time                                                                                                 -0.00
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 -0.00
  data arrival time                                                                                                  -0.03
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.03



  Startpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__4_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__4_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                                         Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                                                     0.00      0.00
  clock network delay (ideal)                                                                                                 0.00      0.00

  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__4_/CK (SAEDRVT14_FSDPRBQ_V2_4)                      0.00      0.00      0.00 r
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__4_/Q (SAEDRVT14_FSDPRBQ_V2_4)                       0.00      0.02      0.02 f
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_0__4_ (net)                               3      2.35
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/U512/B1 (SAEDRVT14_AO221_4)                                       0.00      0.00      0.02 f
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/U512/X (SAEDRVT14_AO221_4)                                        0.00      0.01      0.03 f
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/n682 (net)                                       1      0.63
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__4_/D (SAEDRVT14_FSDPRBQ_V2_4)                       0.00      0.00      0.03 f
  data arrival time                                                                                                                     0.03

  clock CLK_I (rise edge)                                                                                                     0.00      0.00
  clock network delay (ideal)                                                                                                 0.00      0.00
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__4_/CK (SAEDRVT14_FSDPRBQ_V2_4)                      0.00      0.00      0.00 r
  library hold time                                                                                                          -0.00     -0.00
  data required time                                                                                                                   -0.00
  ---------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                   -0.00
  data arrival time                                                                                                                    -0.03
  ---------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                           0.03



  Startpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__28_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__28_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                                                      0.00      0.00
  clock network delay (ideal)                                                                                                  0.00      0.00

  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__28_/CK (SAEDRVT14_FSDPRBQ_V2_4)                      0.00      0.00      0.00 r
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__28_/Q (SAEDRVT14_FSDPRBQ_V2_4)                       0.00      0.02      0.02 f
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_0__28_ (net)                               3      2.39
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/U530/B1 (SAEDRVT14_AO221_4)                                        0.00      0.00      0.02 f
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/U530/X (SAEDRVT14_AO221_4)                                         0.00      0.01      0.03 f
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/n658 (net)                                        1      0.67
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__28_/D (SAEDRVT14_FSDPRBQ_V2_4)                       0.00      0.00      0.03 f
  data arrival time                                                                                                                      0.03

  clock CLK_I (rise edge)                                                                                                      0.00      0.00
  clock network delay (ideal)                                                                                                  0.00      0.00
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__28_/CK (SAEDRVT14_FSDPRBQ_V2_4)                      0.00      0.00      0.00 r
  library hold time                                                                                                           -0.00     -0.00
  data required time                                                                                                                    -0.00
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                    -0.00
  data arrival time                                                                                                                     -0.03
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                            0.03



  Startpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__8_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__8_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                                                      0.00      0.00
  clock network delay (ideal)                                                                                                  0.00      0.00

  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__8_/CK (SAEDRVT14_FSDPRBQ_V2_4)                       0.00      0.00      0.00 r
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__8_/Q (SAEDRVT14_FSDPRBQ_V2_4)                        0.00      0.02      0.02 f
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_0__8_ (net)                                3      2.26
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/U500/B1 (SAEDRVT14_AO221_4)                                        0.00      0.00      0.02 f
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/U500/X (SAEDRVT14_AO221_4)                                         0.00      0.01      0.03 f
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/n678 (net)                                        1      0.80
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__8_/D (SAEDRVT14_FSDPRBQ_V2_4)                        0.00      0.00      0.03 f
  data arrival time                                                                                                                      0.03

  clock CLK_I (rise edge)                                                                                                      0.00      0.00
  clock network delay (ideal)                                                                                                  0.00      0.00
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__8_/CK (SAEDRVT14_FSDPRBQ_V2_4)                       0.00      0.00      0.00 r
  library hold time                                                                                                           -0.00     -0.00
  data required time                                                                                                                    -0.00
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                    -0.00
  data arrival time                                                                                                                     -0.03
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                            0.03



  Startpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__31_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__31_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                                                      0.00      0.00
  clock network delay (ideal)                                                                                                  0.00      0.00

  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__31_/CK (SAEDRVT14_FSDPRBQ_V2_4)                      0.00      0.00      0.00 r
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__31_/Q (SAEDRVT14_FSDPRBQ_V2_4)                       0.00      0.02      0.02 f
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_0__31_ (net)                               3      2.55
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/U518/B1 (SAEDRVT14_AO221_4)                                        0.00      0.00      0.02 f
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/U518/X (SAEDRVT14_AO221_4)                                         0.00      0.01      0.03 f
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/n655 (net)                                        1      0.62
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__31_/D (SAEDRVT14_FSDPRBQ_V2_4)                       0.00      0.00      0.03 f
  data arrival time                                                                                                                      0.03

  clock CLK_I (rise edge)                                                                                                      0.00      0.00
  clock network delay (ideal)                                                                                                  0.00      0.00
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__31_/CK (SAEDRVT14_FSDPRBQ_V2_4)                      0.00      0.00      0.00 r
  library hold time                                                                                                           -0.00     -0.00
  data required time                                                                                                                    -0.00
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                    -0.00
  data arrival time                                                                                                                     -0.03
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                            0.03



  Startpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__14_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__14_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                                                      0.00      0.00
  clock network delay (ideal)                                                                                                  0.00      0.00

  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__14_/CK (SAEDRVT14_FSDPRBQ_V2_4)                      0.00      0.00      0.00 r
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__14_/Q (SAEDRVT14_FSDPRBQ_V2_4)                       0.00      0.02      0.02 f
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_0__14_ (net)                               3      2.67
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/U576/B1 (SAEDRVT14_AO221_4)                                        0.00      0.00      0.02 f
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/U576/X (SAEDRVT14_AO221_4)                                         0.00      0.01      0.03 f
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/n672 (net)                                        1      0.56
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__14_/D (SAEDRVT14_FSDPRBQ_V2_4)                       0.00      0.00      0.03 f
  data arrival time                                                                                                                      0.03

  clock CLK_I (rise edge)                                                                                                      0.00      0.00
  clock network delay (ideal)                                                                                                  0.00      0.00
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__14_/CK (SAEDRVT14_FSDPRBQ_V2_4)                      0.00      0.00      0.00 r
  library hold time                                                                                                           -0.00     -0.00
  data required time                                                                                                                    -0.00
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                    -0.00
  data arrival time                                                                                                                     -0.03
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                            0.03



  Startpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__25_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__25_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                                                      0.00      0.00
  clock network delay (ideal)                                                                                                  0.00      0.00

  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__25_/CK (SAEDRVT14_FSDPRBQ_V2_4)                      0.00      0.00      0.00 r
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__25_/Q (SAEDRVT14_FSDPRBQ_V2_4)                       0.00      0.02      0.02 f
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_0__25_ (net)                               3      2.64
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/U539/B1 (SAEDRVT14_AO221_4)                                        0.00      0.00      0.02 f
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/U539/X (SAEDRVT14_AO221_4)                                         0.00      0.01      0.03 f
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/n661 (net)                                        1      0.58
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__25_/D (SAEDRVT14_FSDPRBQ_V2_4)                       0.00      0.00      0.03 f
  data arrival time                                                                                                                      0.03

  clock CLK_I (rise edge)                                                                                                      0.00      0.00
  clock network delay (ideal)                                                                                                  0.00      0.00
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__25_/CK (SAEDRVT14_FSDPRBQ_V2_4)                      0.00      0.00      0.00 r
  library hold time                                                                                                           -0.00     -0.00
  data required time                                                                                                                    -0.00
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                    -0.00
  data arrival time                                                                                                                     -0.03
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                            0.03



  Startpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__17_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__17_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                                                      0.00      0.00
  clock network delay (ideal)                                                                                                  0.00      0.00

  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__17_/CK (SAEDRVT14_FSDPRBQ_V2_4)                      0.00      0.00      0.00 r
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__17_/Q (SAEDRVT14_FSDPRBQ_V2_4)                       0.00      0.02      0.02 f
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_0__17_ (net)                               3      2.09
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/U567/B1 (SAEDRVT14_AO221_4)                                        0.00      0.00      0.02 f
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/U567/X (SAEDRVT14_AO221_4)                                         0.00      0.01      0.03 f
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/n669 (net)                                        1      1.10
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__17_/D (SAEDRVT14_FSDPRBQ_V2_4)                       0.00      0.00      0.03 f
  data arrival time                                                                                                                      0.03

  clock CLK_I (rise edge)                                                                                                      0.00      0.00
  clock network delay (ideal)                                                                                                  0.00      0.00
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__17_/CK (SAEDRVT14_FSDPRBQ_V2_4)                      0.00      0.00      0.00 r
  library hold time                                                                                                           -0.00     -0.00
  data required time                                                                                                                    -0.00
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                    -0.00
  data arrival time                                                                                                                     -0.03
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                            0.03



  Startpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__23_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__23_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                                                      0.00      0.00
  clock network delay (ideal)                                                                                                  0.00      0.00

  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__23_/CK (SAEDRVT14_FSDPRBQ_V2_4)                      0.00      0.00      0.00 r
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__23_/Q (SAEDRVT14_FSDPRBQ_V2_4)                       0.00      0.02      0.02 f
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_0__23_ (net)                               3      2.69
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/U545/B1 (SAEDRVT14_AO221_4)                                        0.00      0.00      0.02 f
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/U545/X (SAEDRVT14_AO221_4)                                         0.00      0.01      0.03 f
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/n663 (net)                                        1      0.57
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__23_/D (SAEDRVT14_FSDPRBQ_V2_4)                       0.00      0.00      0.03 f
  data arrival time                                                                                                                      0.03

  clock CLK_I (rise edge)                                                                                                      0.00      0.00
  clock network delay (ideal)                                                                                                  0.00      0.00
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__23_/CK (SAEDRVT14_FSDPRBQ_V2_4)                      0.00      0.00      0.00 r
  library hold time                                                                                                           -0.00     -0.00
  data required time                                                                                                                    -0.00
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                    -0.00
  data arrival time                                                                                                                     -0.03
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                            0.03


1
