Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Sep 18 16:20:42 2018
| Host         : PC-201805041311 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file video_ethernet_timing_summary_routed.rpt -rpx video_ethernet_timing_summary_routed.rpx -warn_on_violation
| Design       : video_ethernet
| Device       : 7a35t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 130 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.741      -12.007                      3                 4258       -0.750       -7.430                     10                 4234        3.020        0.000                       0                  2592  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
cmos1_pclk  {0.000 5.952}        11.904          84.005          
cmos2_pclk  {0.000 5.952}        11.904          84.005          
rx_clk      {0.000 4.000}        8.000           125.000         
sys_clk     {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
cmos1_pclk         -0.243       -0.243                      1                  211        0.354        0.000                      0                  211        4.972        0.000                       0                   131  
cmos2_pclk          3.296        0.000                      0                  211        0.354        0.000                      0                  211        4.972        0.000                       0                   131  
rx_clk              1.226        0.000                      0                 3467        0.051        0.000                      0                 3467        3.020        0.000                       0                  2165  
sys_clk            14.117        0.000                      0                  490        0.106        0.000                      0                  490        9.500        0.000                       0                   296  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
rx_clk        cmos1_pclk          6.599        0.000                      0                   12                                                                        
cmos1_pclk    cmos2_pclk          0.471        0.000                      0                  211       -0.750       -7.430                     10                  211  
rx_clk        cmos2_pclk          6.599        0.000                      0                   12                                                                        
cmos1_pclk    rx_clk             -5.023       -9.089                      2                   14        1.707        0.000                      0                    2  
cmos2_pclk    rx_clk             -6.741      -11.558                      2                   14        1.469        0.000                      0                    2  
sys_clk       rx_clk              1.441        0.000                      0                    2        0.292        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  rx_clk             rx_clk                   6.023        0.000                      0                   64        0.392        0.000                      0                   64  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  cmos1_pclk
  To Clock:  cmos1_pclk

Setup :            1  Failing Endpoint ,  Worst Slack       -0.243ns,  Total Violation       -0.243ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.354ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.972ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.243ns  (required time - arrival time)
  Source:                 cmos1_db[4]
                            (input port clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_delay_inst/cmos_data_d1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos1_pclk rise@11.904ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        17.387ns  (logic 1.628ns (9.365%)  route 15.759ns (90.635%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            2.200ns
  Clock Path Skew:        7.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.494ns = ( 19.398 - 11.904 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.200     2.200    
    C18                                               0.000     2.200 r  cmos1_db[4] (IN)
                         net (fo=0)                   0.000     2.200    cmos1_db[4]
    C18                  IBUF (Prop_ibuf_I_O)         1.504     3.704 r  cmos1_db_IBUF[4]_inst/O
                         net (fo=1, routed)           8.069    11.773    cmos_select_inst/cmos1_db_IBUF[2]
    SLICE_X0Y123         LUT3 (Prop_lut3_I0_O)        0.124    11.897 r  cmos_select_inst/cmos_data_d1_reg[2]_srl2_i_1/O
                         net (fo=1, routed)           7.690    19.587    camera_delay_inst/cmos_data[2]
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     11.904    11.904 r  
    E19                                               0.000    11.904 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos1_pclk
    E19                  IBUF (Prop_ibuf_I_O)         1.425    13.329 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.679    17.007    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.100    17.107 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.521    17.628    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.719 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         1.678    19.398    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[2]_srl2/CLK
                         clock pessimism              0.000    19.398    
                         clock uncertainty           -0.035    19.362    
    SLICE_X2Y114         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    19.344    camera_delay_inst/cmos_data_d1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         19.344    
                         arrival time                         -19.587    
  -------------------------------------------------------------------
                         slack                                 -0.243    

Slack (MET) :             1.476ns  (required time - arrival time)
  Source:                 cmos1_db[9]
                            (input port clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_delay_inst/cmos_data_d1_reg[7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos1_pclk rise@11.904ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        15.643ns  (logic 1.647ns (10.527%)  route 13.996ns (89.473%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            2.200ns
  Clock Path Skew:        7.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.494ns = ( 19.398 - 11.904 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.200     2.200    
    B18                                               0.000     2.200 r  cmos1_db[9] (IN)
                         net (fo=0)                   0.000     2.200    cmos1_db[9]
    B18                  IBUF (Prop_ibuf_I_O)         1.497     3.697 r  cmos1_db_IBUF[9]_inst/O
                         net (fo=1, routed)           8.027    11.723    cmos_select_inst/cmos1_db_IBUF[7]
    SLICE_X0Y127         LUT3 (Prop_lut3_I0_O)        0.150    11.873 r  cmos_select_inst/cmos_data_d1_reg[7]_srl2_i_1/O
                         net (fo=1, routed)           5.970    17.843    camera_delay_inst/cmos_data[7]
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     11.904    11.904 r  
    E19                                               0.000    11.904 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos1_pclk
    E19                  IBUF (Prop_ibuf_I_O)         1.425    13.329 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.679    17.007    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.100    17.107 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.521    17.628    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.719 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         1.678    19.398    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[7]_srl2/CLK
                         clock pessimism              0.000    19.398    
                         clock uncertainty           -0.035    19.362    
    SLICE_X2Y114         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.043    19.319    camera_delay_inst/cmos_data_d1_reg[7]_srl2
  -------------------------------------------------------------------
                         required time                         19.319    
                         arrival time                         -17.843    
  -------------------------------------------------------------------
                         slack                                  1.476    

Slack (MET) :             4.319ns  (required time - arrival time)
  Source:                 camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDSE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos1_pclk rise@11.904ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        7.445ns  (logic 1.678ns (22.539%)  route 5.767ns (77.461%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.325ns = ( 19.229 - 11.904 ) 
    Source Clock Delay      (SCD):    8.265ns
    Clock Pessimism Removal (CPR):    0.916ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    E19                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.344     5.839    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.124     5.963 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.580     6.543    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.639 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         1.626     8.265    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y94          FDRE                                         r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.518     8.783 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/Q
                         net (fo=3, routed)           2.759    11.542    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/D[2]
    SLICE_X1Y95          LUT4 (Prop_lut4_I0_O)        0.124    11.666 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[1].gms.ms_i_1/O
                         net (fo=1, routed)           0.000    11.666    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1_reg[1]
    SLICE_X1Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.216 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.216    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_3
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.373 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           1.194    13.567    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2
    SLICE_X0Y96          LUT5 (Prop_lut5_I1_O)        0.329    13.896 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           1.814    15.710    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_0
    SLICE_X0Y97          FDSE                                         r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     11.904    11.904 r  
    E19                                               0.000    11.904 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos1_pclk
    E19                  IBUF (Prop_ibuf_I_O)         1.425    13.329 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.679    17.007    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.100    17.107 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.521    17.628    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.719 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         1.510    19.229    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X0Y97          FDSE                                         r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.916    20.145    
                         clock uncertainty           -0.035    20.110    
    SLICE_X0Y97          FDSE (Setup_fdse_C_D)       -0.081    20.029    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         20.029    
                         arrival time                         -15.710    
  -------------------------------------------------------------------
                         slack                                  4.319    

Slack (MET) :             4.386ns  (required time - arrival time)
  Source:                 cmos1_db[8]
                            (input port clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_delay_inst/cmos_data_d1_reg[6]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos1_pclk rise@11.904ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        12.757ns  (logic 1.620ns (12.696%)  route 11.137ns (87.304%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            2.200ns
  Clock Path Skew:        7.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.494ns = ( 19.398 - 11.904 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.200     2.200    
    B17                                               0.000     2.200 r  cmos1_db[8] (IN)
                         net (fo=0)                   0.000     2.200    cmos1_db[8]
    B17                  IBUF (Prop_ibuf_I_O)         1.496     3.696 r  cmos1_db_IBUF[8]_inst/O
                         net (fo=1, routed)           9.100    12.795    cmos_select_inst/cmos1_db_IBUF[6]
    SLICE_X0Y127         LUT3 (Prop_lut3_I0_O)        0.124    12.919 r  cmos_select_inst/cmos_data_d1_reg[6]_srl2_i_1/O
                         net (fo=1, routed)           2.038    14.957    camera_delay_inst/cmos_data[6]
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[6]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     11.904    11.904 r  
    E19                                               0.000    11.904 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos1_pclk
    E19                  IBUF (Prop_ibuf_I_O)         1.425    13.329 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.679    17.007    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.100    17.107 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.521    17.628    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.719 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         1.678    19.398    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[6]_srl2/CLK
                         clock pessimism              0.000    19.398    
                         clock uncertainty           -0.035    19.362    
    SLICE_X2Y114         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    19.343    camera_delay_inst/cmos_data_d1_reg[6]_srl2
  -------------------------------------------------------------------
                         required time                         19.343    
                         arrival time                         -14.957    
  -------------------------------------------------------------------
                         slack                                  4.386    

Slack (MET) :             4.437ns  (required time - arrival time)
  Source:                 camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDSE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos1_pclk rise@11.904ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        7.340ns  (logic 1.678ns (22.860%)  route 5.662ns (77.140%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.325ns = ( 19.229 - 11.904 ) 
    Source Clock Delay      (SCD):    8.265ns
    Clock Pessimism Removal (CPR):    0.916ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    E19                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.344     5.839    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.124     5.963 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.580     6.543    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.639 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         1.626     8.265    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y94          FDRE                                         r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.518     8.783 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/Q
                         net (fo=3, routed)           2.759    11.542    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/D[2]
    SLICE_X1Y95          LUT4 (Prop_lut4_I0_O)        0.124    11.666 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[1].gms.ms_i_1/O
                         net (fo=1, routed)           0.000    11.666    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1_reg[1]
    SLICE_X1Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.216 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.216    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_3
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.373 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           1.194    13.567    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2
    SLICE_X0Y96          LUT5 (Prop_lut5_I1_O)        0.329    13.896 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           1.710    15.606    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_0
    SLICE_X0Y97          FDSE                                         r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     11.904    11.904 r  
    E19                                               0.000    11.904 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos1_pclk
    E19                  IBUF (Prop_ibuf_I_O)         1.425    13.329 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.679    17.007    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.100    17.107 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.521    17.628    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.719 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         1.510    19.229    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X0Y97          FDSE                                         r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.916    20.145    
                         clock uncertainty           -0.035    20.110    
    SLICE_X0Y97          FDSE (Setup_fdse_C_D)       -0.067    20.043    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         20.043    
                         arrival time                         -15.606    
  -------------------------------------------------------------------
                         slack                                  4.437    

Slack (MET) :             4.908ns  (required time - arrival time)
  Source:                 cmos1_db[5]
                            (input port clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_delay_inst/cmos_data_d1_reg[3]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos1_pclk rise@11.904ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        12.013ns  (logic 1.671ns (13.912%)  route 10.342ns (86.088%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            2.200ns
  Clock Path Skew:        7.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.494ns = ( 19.398 - 11.904 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.200     2.200    
    A18                                               0.000     2.200 r  cmos1_db[5] (IN)
                         net (fo=0)                   0.000     2.200    cmos1_db[5]
    A18                  IBUF (Prop_ibuf_I_O)         1.519     3.719 r  cmos1_db_IBUF[5]_inst/O
                         net (fo=1, routed)           8.672    12.391    cmos_select_inst/cmos1_db_IBUF[3]
    SLICE_X0Y122         LUT3 (Prop_lut3_I0_O)        0.152    12.543 r  cmos_select_inst/cmos_data_d1_reg[3]_srl2_i_1/O
                         net (fo=1, routed)           1.670    14.213    camera_delay_inst/cmos_data[3]
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[3]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     11.904    11.904 r  
    E19                                               0.000    11.904 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos1_pclk
    E19                  IBUF (Prop_ibuf_I_O)         1.425    13.329 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.679    17.007    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.100    17.107 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.521    17.628    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.719 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         1.678    19.398    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[3]_srl2/CLK
                         clock pessimism              0.000    19.398    
                         clock uncertainty           -0.035    19.362    
    SLICE_X2Y114         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.241    19.121    camera_delay_inst/cmos_data_d1_reg[3]_srl2
  -------------------------------------------------------------------
                         required time                         19.121    
                         arrival time                         -14.213    
  -------------------------------------------------------------------
                         slack                                  4.908    

Slack (MET) :             5.282ns  (required time - arrival time)
  Source:                 cmos1_db[6]
                            (input port clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_delay_inst/cmos_data_d1_reg[4]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos1_pclk rise@11.904ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        11.634ns  (logic 1.666ns (14.322%)  route 9.968ns (85.678%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            2.200ns
  Clock Path Skew:        7.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.494ns = ( 19.398 - 11.904 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.200     2.200    
    A20                                               0.000     2.200 r  cmos1_db[6] (IN)
                         net (fo=0)                   0.000     2.200    cmos1_db[6]
    A20                  IBUF (Prop_ibuf_I_O)         1.516     3.716 r  cmos1_db_IBUF[6]_inst/O
                         net (fo=1, routed)           8.191    11.907    cmos_select_inst/cmos1_db_IBUF[4]
    SLICE_X0Y123         LUT3 (Prop_lut3_I0_O)        0.150    12.057 r  cmos_select_inst/cmos_data_d1_reg[4]_srl2_i_1/O
                         net (fo=1, routed)           1.777    13.834    camera_delay_inst/cmos_data[4]
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[4]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     11.904    11.904 r  
    E19                                               0.000    11.904 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos1_pclk
    E19                  IBUF (Prop_ibuf_I_O)         1.425    13.329 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.679    17.007    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.100    17.107 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.521    17.628    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.719 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         1.678    19.398    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[4]_srl2/CLK
                         clock pessimism              0.000    19.398    
                         clock uncertainty           -0.035    19.362    
    SLICE_X2Y114         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.246    19.116    camera_delay_inst/cmos_data_d1_reg[4]_srl2
  -------------------------------------------------------------------
                         required time                         19.116    
                         arrival time                         -13.834    
  -------------------------------------------------------------------
                         slack                                  5.282    

Slack (MET) :             5.472ns  (required time - arrival time)
  Source:                 cmos1_db[7]
                            (input port clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_delay_inst/cmos_data_d1_reg[5]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos1_pclk rise@11.904ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        11.660ns  (logic 1.621ns (13.899%)  route 10.039ns (86.101%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            2.200ns
  Clock Path Skew:        7.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.494ns = ( 19.398 - 11.904 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.200     2.200    
    C17                                               0.000     2.200 r  cmos1_db[7] (IN)
                         net (fo=0)                   0.000     2.200    cmos1_db[7]
    C17                  IBUF (Prop_ibuf_I_O)         1.497     3.697 r  cmos1_db_IBUF[7]_inst/O
                         net (fo=1, routed)           8.332    12.029    cmos_select_inst/cmos1_db_IBUF[5]
    SLICE_X0Y122         LUT3 (Prop_lut3_I0_O)        0.124    12.153 r  cmos_select_inst/cmos_data_d1_reg[5]_srl2_i_1/O
                         net (fo=1, routed)           1.707    13.860    camera_delay_inst/cmos_data[5]
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[5]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     11.904    11.904 r  
    E19                                               0.000    11.904 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos1_pclk
    E19                  IBUF (Prop_ibuf_I_O)         1.425    13.329 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.679    17.007    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.100    17.107 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.521    17.628    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.719 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         1.678    19.398    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[5]_srl2/CLK
                         clock pessimism              0.000    19.398    
                         clock uncertainty           -0.035    19.362    
    SLICE_X2Y114         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    19.332    camera_delay_inst/cmos_data_d1_reg[5]_srl2
  -------------------------------------------------------------------
                         required time                         19.332    
                         arrival time                         -13.860    
  -------------------------------------------------------------------
                         slack                                  5.472    

Slack (MET) :             5.544ns  (required time - arrival time)
  Source:                 cmos1_db[3]
                            (input port clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_delay_inst/cmos_data_d1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos1_pclk rise@11.904ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        11.566ns  (logic 1.630ns (14.090%)  route 9.937ns (85.910%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            2.200ns
  Clock Path Skew:        7.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.494ns = ( 19.398 - 11.904 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.200     2.200    
    C19                                               0.000     2.200 r  cmos1_db[3] (IN)
                         net (fo=0)                   0.000     2.200    cmos1_db[3]
    C19                  IBUF (Prop_ibuf_I_O)         1.506     3.706 r  cmos1_db_IBUF[3]_inst/O
                         net (fo=1, routed)           2.658     6.363    cmos_select_inst/cmos1_db_IBUF[1]
    SLICE_X0Y122         LUT3 (Prop_lut3_I0_O)        0.124     6.487 r  cmos_select_inst/cmos_data_d1_reg[1]_srl2_i_1/O
                         net (fo=1, routed)           7.279    13.766    camera_delay_inst/cmos_data[1]
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     11.904    11.904 r  
    E19                                               0.000    11.904 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos1_pclk
    E19                  IBUF (Prop_ibuf_I_O)         1.425    13.329 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.679    17.007    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.100    17.107 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.521    17.628    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.719 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         1.678    19.398    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[1]_srl2/CLK
                         clock pessimism              0.000    19.398    
                         clock uncertainty           -0.035    19.362    
    SLICE_X2Y114         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    19.310    camera_delay_inst/cmos_data_d1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         19.310    
                         arrival time                         -13.766    
  -------------------------------------------------------------------
                         slack                                  5.544    

Slack (MET) :             5.767ns  (required time - arrival time)
  Source:                 cmos1_db[2]
                            (input port clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_delay_inst/cmos_data_d1_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos1_pclk rise@11.904ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        11.140ns  (logic 1.615ns (14.497%)  route 9.525ns (85.503%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            2.200ns
  Clock Path Skew:        7.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.494ns = ( 19.398 - 11.904 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.200     2.200    
    D19                                               0.000     2.200 r  cmos1_db[2] (IN)
                         net (fo=0)                   0.000     2.200    cmos1_db[2]
    D19                  IBUF (Prop_ibuf_I_O)         1.496     3.696 r  cmos1_db_IBUF[2]_inst/O
                         net (fo=1, routed)           7.826    11.522    cmos_select_inst/cmos1_db_IBUF[0]
    SLICE_X0Y122         LUT3 (Prop_lut3_I0_O)        0.119    11.641 r  cmos_select_inst/cmos_data_d1_reg[0]_srl2_i_1/O
                         net (fo=1, routed)           1.699    13.340    camera_delay_inst/cmos_data[0]
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     11.904    11.904 r  
    E19                                               0.000    11.904 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos1_pclk
    E19                  IBUF (Prop_ibuf_I_O)         1.425    13.329 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.679    17.007    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.100    17.107 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.521    17.628    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.719 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         1.678    19.398    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[0]_srl2/CLK
                         clock pessimism              0.000    19.398    
                         clock uncertainty           -0.035    19.362    
    SLICE_X2Y114         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.255    19.107    camera_delay_inst/cmos_data_d1_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                         19.107    
                         arrival time                         -13.340    
  -------------------------------------------------------------------
                         slack                                  5.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 camera_delay_inst/cmos_data_d1_reg[5]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_delay_inst/cmos_data_d2_reg[5]__0/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.485ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.878ns
    Source Clock Delay      (SCD):    3.076ns
    Clock Pessimism Removal (CPR):    0.802ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    E19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.122    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.045     2.167 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.212     2.379    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.405 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         0.671     3.076    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[5]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.485     3.561 r  camera_delay_inst/cmos_data_d1_reg[5]_srl2/Q
                         net (fo=1, routed)           0.000     3.561    camera_delay_inst/cmos_data_d1_reg[5]_srl2_n_0
    SLICE_X2Y114         FDRE                                         r  camera_delay_inst/cmos_data_d2_reg[5]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    E19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.161     2.612    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     2.668 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.236     2.904    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.933 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         0.945     3.878    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         FDRE                                         r  camera_delay_inst/cmos_data_d2_reg[5]__0/C
                         clock pessimism             -0.802     3.076    
    SLICE_X2Y114         FDRE (Hold_fdre_C_D)         0.131     3.207    camera_delay_inst/cmos_data_d2_reg[5]__0
  -------------------------------------------------------------------
                         required time                         -3.207    
                         arrival time                           3.561    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 camera_delay_inst/cmos_data_d1_reg[7]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_delay_inst/cmos_data_d2_reg[7]__0/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.487ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.878ns
    Source Clock Delay      (SCD):    3.076ns
    Clock Pessimism Removal (CPR):    0.802ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    E19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.122    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.045     2.167 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.212     2.379    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.405 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         0.671     3.076    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[7]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.487     3.563 r  camera_delay_inst/cmos_data_d1_reg[7]_srl2/Q
                         net (fo=1, routed)           0.000     3.563    camera_delay_inst/cmos_data_d1_reg[7]_srl2_n_0
    SLICE_X2Y114         FDRE                                         r  camera_delay_inst/cmos_data_d2_reg[7]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    E19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.161     2.612    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     2.668 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.236     2.904    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.933 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         0.945     3.878    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         FDRE                                         r  camera_delay_inst/cmos_data_d2_reg[7]__0/C
                         clock pessimism             -0.802     3.076    
    SLICE_X2Y114         FDRE (Hold_fdre_C_D)         0.131     3.207    camera_delay_inst/cmos_data_d2_reg[7]__0
  -------------------------------------------------------------------
                         required time                         -3.207    
                         arrival time                           3.563    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 camera_delay_inst/cmos_href_buf_reg[1]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_delay_inst/cmos_href_buf_reg[2]__0/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.884ns
    Source Clock Delay      (SCD):    3.081ns
    Clock Pessimism Removal (CPR):    0.803ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    E19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.122    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.045     2.167 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.212     2.379    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.405 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         0.676     3.081    camera_delay_inst/cmos_pclk
    SLICE_X2Y100         SRL16E                                       r  camera_delay_inst/cmos_href_buf_reg[1]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488     3.569 r  camera_delay_inst/cmos_href_buf_reg[1]_srl2/Q
                         net (fo=1, routed)           0.000     3.569    camera_delay_inst/cmos_href_buf_reg[1]_srl2_n_0
    SLICE_X2Y100         FDRE                                         r  camera_delay_inst/cmos_href_buf_reg[2]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    E19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.161     2.612    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     2.668 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.236     2.904    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.933 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         0.951     3.884    camera_delay_inst/cmos_pclk
    SLICE_X2Y100         FDRE                                         r  camera_delay_inst/cmos_href_buf_reg[2]__0/C
                         clock pessimism             -0.803     3.081    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.131     3.212    camera_delay_inst/cmos_href_buf_reg[2]__0
  -------------------------------------------------------------------
                         required time                         -3.212    
                         arrival time                           3.569    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 camera_delay_inst/cmos_data_d1_reg[4]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_delay_inst/cmos_data_d2_reg[4]__0/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.878ns
    Source Clock Delay      (SCD):    3.076ns
    Clock Pessimism Removal (CPR):    0.802ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    E19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.122    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.045     2.167 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.212     2.379    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.405 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         0.671     3.076    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[4]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488     3.564 r  camera_delay_inst/cmos_data_d1_reg[4]_srl2/Q
                         net (fo=1, routed)           0.000     3.564    camera_delay_inst/cmos_data_d1_reg[4]_srl2_n_0
    SLICE_X2Y114         FDRE                                         r  camera_delay_inst/cmos_data_d2_reg[4]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    E19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.161     2.612    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     2.668 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.236     2.904    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.933 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         0.945     3.878    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         FDRE                                         r  camera_delay_inst/cmos_data_d2_reg[4]__0/C
                         clock pessimism             -0.802     3.076    
    SLICE_X2Y114         FDRE (Hold_fdre_C_D)         0.131     3.207    camera_delay_inst/cmos_data_d2_reg[4]__0
  -------------------------------------------------------------------
                         required time                         -3.207    
                         arrival time                           3.564    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 camera_delay_inst/cmos_data_d1_reg[6]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_delay_inst/cmos_data_d2_reg[6]__0/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.878ns
    Source Clock Delay      (SCD):    3.076ns
    Clock Pessimism Removal (CPR):    0.802ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    E19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.122    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.045     2.167 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.212     2.379    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.405 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         0.671     3.076    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[6]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488     3.564 r  camera_delay_inst/cmos_data_d1_reg[6]_srl2/Q
                         net (fo=1, routed)           0.000     3.564    camera_delay_inst/cmos_data_d1_reg[6]_srl2_n_0
    SLICE_X2Y114         FDRE                                         r  camera_delay_inst/cmos_data_d2_reg[6]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    E19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.161     2.612    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     2.668 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.236     2.904    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.933 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         0.945     3.878    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         FDRE                                         r  camera_delay_inst/cmos_data_d2_reg[6]__0/C
                         clock pessimism             -0.802     3.076    
    SLICE_X2Y114         FDRE (Hold_fdre_C_D)         0.131     3.207    camera_delay_inst/cmos_data_d2_reg[6]__0
  -------------------------------------------------------------------
                         required time                         -3.207    
                         arrival time                           3.564    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                            (rising edge-triggered cell SRL16E clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.855ns
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.803ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    E19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.122    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.045     2.167 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.212     2.379    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.405 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         0.647     3.052    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X8Y102         SRL16E                                       r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488     3.540 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/Q
                         net (fo=1, routed)           0.000     3.540    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0
    SLICE_X8Y102         FDRE                                         r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    E19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.161     2.612    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     2.668 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.236     2.904    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.933 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         0.922     3.855    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X8Y102         FDRE                                         r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/C
                         clock pessimism             -0.803     3.052    
    SLICE_X8Y102         FDRE (Hold_fdre_C_D)         0.131     3.183    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.183    
                         arrival time                           3.540    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 camera_delay_inst/cmos_data_d1_reg[2]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_delay_inst/cmos_data_d2_reg[2]__0/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.482ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.878ns
    Source Clock Delay      (SCD):    3.076ns
    Clock Pessimism Removal (CPR):    0.802ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    E19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.122    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.045     2.167 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.212     2.379    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.405 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         0.671     3.076    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[2]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.482     3.558 r  camera_delay_inst/cmos_data_d1_reg[2]_srl2/Q
                         net (fo=1, routed)           0.000     3.558    camera_delay_inst/cmos_data_d1_reg[2]_srl2_n_0
    SLICE_X2Y114         FDRE                                         r  camera_delay_inst/cmos_data_d2_reg[2]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    E19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.161     2.612    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     2.668 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.236     2.904    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.933 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         0.945     3.878    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         FDRE                                         r  camera_delay_inst/cmos_data_d2_reg[2]__0/C
                         clock pessimism             -0.802     3.076    
    SLICE_X2Y114         FDRE (Hold_fdre_C_D)         0.121     3.197    camera_delay_inst/cmos_data_d2_reg[2]__0
  -------------------------------------------------------------------
                         required time                         -3.197    
                         arrival time                           3.558    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 camera_delay_inst/cmos_data_d1_reg[1]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_delay_inst/cmos_data_d2_reg[1]__0/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.484ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.878ns
    Source Clock Delay      (SCD):    3.076ns
    Clock Pessimism Removal (CPR):    0.802ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    E19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.122    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.045     2.167 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.212     2.379    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.405 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         0.671     3.076    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[1]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.484     3.560 r  camera_delay_inst/cmos_data_d1_reg[1]_srl2/Q
                         net (fo=1, routed)           0.000     3.560    camera_delay_inst/cmos_data_d1_reg[1]_srl2_n_0
    SLICE_X2Y114         FDRE                                         r  camera_delay_inst/cmos_data_d2_reg[1]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    E19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.161     2.612    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     2.668 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.236     2.904    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.933 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         0.945     3.878    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         FDRE                                         r  camera_delay_inst/cmos_data_d2_reg[1]__0/C
                         clock pessimism             -0.802     3.076    
    SLICE_X2Y114         FDRE (Hold_fdre_C_D)         0.121     3.197    camera_delay_inst/cmos_data_d2_reg[1]__0
  -------------------------------------------------------------------
                         required time                         -3.197    
                         arrival time                           3.560    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 camera_delay_inst/cmos_data_d1_reg[3]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_delay_inst/cmos_data_d2_reg[3]__0/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.484ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.878ns
    Source Clock Delay      (SCD):    3.076ns
    Clock Pessimism Removal (CPR):    0.802ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    E19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.122    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.045     2.167 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.212     2.379    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.405 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         0.671     3.076    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[3]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.484     3.560 r  camera_delay_inst/cmos_data_d1_reg[3]_srl2/Q
                         net (fo=1, routed)           0.000     3.560    camera_delay_inst/cmos_data_d1_reg[3]_srl2_n_0
    SLICE_X2Y114         FDRE                                         r  camera_delay_inst/cmos_data_d2_reg[3]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    E19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.161     2.612    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     2.668 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.236     2.904    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.933 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         0.945     3.878    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         FDRE                                         r  camera_delay_inst/cmos_data_d2_reg[3]__0/C
                         clock pessimism             -0.802     3.076    
    SLICE_X2Y114         FDRE (Hold_fdre_C_D)         0.121     3.197    camera_delay_inst/cmos_data_d2_reg[3]__0
  -------------------------------------------------------------------
                         required time                         -3.197    
                         arrival time                           3.560    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 camera_delay_inst/cmos_data_d1_reg[0]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_delay_inst/cmos_data_d2_reg[0]__0/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.490ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.878ns
    Source Clock Delay      (SCD):    3.076ns
    Clock Pessimism Removal (CPR):    0.802ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    E19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.122    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.045     2.167 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.212     2.379    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.405 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         0.671     3.076    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[0]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     3.566 r  camera_delay_inst/cmos_data_d1_reg[0]_srl2/Q
                         net (fo=1, routed)           0.000     3.566    camera_delay_inst/cmos_data_d1_reg[0]_srl2_n_0
    SLICE_X2Y114         FDRE                                         r  camera_delay_inst/cmos_data_d2_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    E19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.161     2.612    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     2.668 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.236     2.904    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.933 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         0.945     3.878    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         FDRE                                         r  camera_delay_inst/cmos_data_d2_reg[0]__0/C
                         clock pessimism             -0.802     3.076    
    SLICE_X2Y114         FDRE (Hold_fdre_C_D)         0.120     3.196    camera_delay_inst/cmos_data_d2_reg[0]__0
  -------------------------------------------------------------------
                         required time                         -3.196    
                         arrival time                           3.566    
  -------------------------------------------------------------------
                         slack                                  0.370    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cmos1_pclk
Waveform(ns):       { 0.000 5.952 }
Period(ns):         11.904
Sources:            { cmos1_pclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         11.904      9.328      RAMB36_X0Y19   camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         11.904      9.749      BUFGCTRL_X0Y1  cmos_select_inst/cmos_pclk_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         11.904      10.904     SLICE_X2Y114   camera_delay_inst/cmos_data_d2_reg[0]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         11.904      10.904     SLICE_X2Y114   camera_delay_inst/cmos_data_d2_reg[1]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         11.904      10.904     SLICE_X2Y114   camera_delay_inst/cmos_data_d2_reg[2]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         11.904      10.904     SLICE_X1Y98    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         11.904      10.904     SLICE_X1Y98    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         11.904      10.904     SLICE_X1Y99    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         11.904      10.904     SLICE_X3Y101   camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.904      10.904     SLICE_X1Y101   camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.952       4.972      SLICE_X2Y114   camera_delay_inst/cmos_data_d1_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.952       4.972      SLICE_X2Y114   camera_delay_inst/cmos_data_d1_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.952       4.972      SLICE_X2Y114   camera_delay_inst/cmos_data_d1_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.952       4.972      SLICE_X2Y114   camera_delay_inst/cmos_data_d1_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.952       4.972      SLICE_X2Y114   camera_delay_inst/cmos_data_d1_reg[4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.952       4.972      SLICE_X2Y114   camera_delay_inst/cmos_data_d1_reg[5]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.952       4.972      SLICE_X2Y114   camera_delay_inst/cmos_data_d1_reg[6]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.952       4.972      SLICE_X2Y114   camera_delay_inst/cmos_data_d1_reg[7]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.952       4.972      SLICE_X2Y114   camera_delay_inst/cmos_data_d1_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.952       4.972      SLICE_X2Y114   camera_delay_inst/cmos_data_d1_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.952       4.972      SLICE_X2Y100   camera_delay_inst/cmos_href_buf_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.952       4.972      SLICE_X2Y100   camera_delay_inst/cmos_href_buf_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.952       4.972      SLICE_X8Y102   camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.952       4.972      SLICE_X8Y102   camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.952       4.972      SLICE_X2Y114   camera_delay_inst/cmos_data_d1_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.952       4.972      SLICE_X2Y114   camera_delay_inst/cmos_data_d1_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.952       4.972      SLICE_X2Y114   camera_delay_inst/cmos_data_d1_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.952       4.972      SLICE_X2Y114   camera_delay_inst/cmos_data_d1_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.952       4.972      SLICE_X2Y114   camera_delay_inst/cmos_data_d1_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.952       4.972      SLICE_X2Y114   camera_delay_inst/cmos_data_d1_reg[2]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  cmos2_pclk
  To Clock:  cmos2_pclk

Setup :            0  Failing Endpoints,  Worst Slack        3.296ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.354ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.972ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.296ns  (required time - arrival time)
  Source:                 cmos2_db[7]
                            (input port clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_delay_inst/cmos_data_d1_reg[5]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos2_pclk rise@11.904ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        12.750ns  (logic 1.600ns (12.550%)  route 11.150ns (87.450%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            4.000ns
  Clock Path Skew:        8.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.208ns = ( 20.112 - 11.904 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    E14                                               0.000     4.000 r  cmos2_db[7] (IN)
                         net (fo=0)                   0.000     4.000    cmos2_db[7]
    E14                  IBUF (Prop_ibuf_I_O)         1.476     5.476 r  cmos2_db_IBUF[7]_inst/O
                         net (fo=1, routed)           9.443    14.919    cmos_select_inst/cmos2_db_IBUF[5]
    SLICE_X0Y122         LUT3 (Prop_lut3_I1_O)        0.124    15.043 r  cmos_select_inst/cmos_data_d1_reg[5]_srl2_i_1/O
                         net (fo=1, routed)           1.707    16.750    camera_delay_inst/cmos_data[5]
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[5]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     11.904    11.904 r  
    A15                                               0.000    11.904 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos2_pclk
    A15                  IBUF (Prop_ibuf_I_O)         1.431    13.335 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.387    17.722    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.100    17.822 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.521    18.343    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.434 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         1.678    20.112    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[5]_srl2/CLK
                         clock pessimism              0.000    20.112    
                         clock uncertainty           -0.035    20.076    
    SLICE_X2Y114         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    20.046    camera_delay_inst/cmos_data_d1_reg[5]_srl2
  -------------------------------------------------------------------
                         required time                         20.046    
                         arrival time                         -16.750    
  -------------------------------------------------------------------
                         slack                                  3.296    

Slack (MET) :             3.414ns  (required time - arrival time)
  Source:                 cmos2_db[2]
                            (input port clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_delay_inst/cmos_data_d1_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos2_pclk rise@11.904ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        12.408ns  (logic 1.631ns (13.147%)  route 10.776ns (86.853%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            4.000ns
  Clock Path Skew:        8.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.208ns = ( 20.112 - 11.904 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    E13                                               0.000     4.000 r  cmos2_db[2] (IN)
                         net (fo=0)                   0.000     4.000    cmos2_db[2]
    E13                  IBUF (Prop_ibuf_I_O)         1.479     5.479 r  cmos2_db_IBUF[2]_inst/O
                         net (fo=1, routed)           9.077    14.556    cmos_select_inst/cmos2_db_IBUF[0]
    SLICE_X0Y122         LUT3 (Prop_lut3_I1_O)        0.152    14.708 r  cmos_select_inst/cmos_data_d1_reg[0]_srl2_i_1/O
                         net (fo=1, routed)           1.699    16.408    camera_delay_inst/cmos_data[0]
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     11.904    11.904 r  
    A15                                               0.000    11.904 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos2_pclk
    A15                  IBUF (Prop_ibuf_I_O)         1.431    13.335 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.387    17.722    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.100    17.822 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.521    18.343    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.434 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         1.678    20.112    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[0]_srl2/CLK
                         clock pessimism              0.000    20.112    
                         clock uncertainty           -0.035    20.076    
    SLICE_X2Y114         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.255    19.821    camera_delay_inst/cmos_data_d1_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                         19.821    
                         arrival time                         -16.408    
  -------------------------------------------------------------------
                         slack                                  3.414    

Slack (MET) :             4.115ns  (required time - arrival time)
  Source:                 cmos2_db[5]
                            (input port clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_delay_inst/cmos_data_d1_reg[3]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos2_pclk rise@11.904ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        11.720ns  (logic 1.641ns (14.002%)  route 10.079ns (85.998%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            4.000ns
  Clock Path Skew:        8.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.208ns = ( 20.112 - 11.904 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    A13                                               0.000     4.000 r  cmos2_db[5] (IN)
                         net (fo=0)                   0.000     4.000    cmos2_db[5]
    A13                  IBUF (Prop_ibuf_I_O)         1.523     5.523 r  cmos2_db_IBUF[5]_inst/O
                         net (fo=1, routed)           8.409    13.932    cmos_select_inst/cmos2_db_IBUF[3]
    SLICE_X0Y122         LUT3 (Prop_lut3_I1_O)        0.118    14.050 r  cmos_select_inst/cmos_data_d1_reg[3]_srl2_i_1/O
                         net (fo=1, routed)           1.670    15.720    camera_delay_inst/cmos_data[3]
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[3]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     11.904    11.904 r  
    A15                                               0.000    11.904 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos2_pclk
    A15                  IBUF (Prop_ibuf_I_O)         1.431    13.335 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.387    17.722    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.100    17.822 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.521    18.343    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.434 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         1.678    20.112    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[3]_srl2/CLK
                         clock pessimism              0.000    20.112    
                         clock uncertainty           -0.035    20.076    
    SLICE_X2Y114         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.241    19.835    camera_delay_inst/cmos_data_d1_reg[3]_srl2
  -------------------------------------------------------------------
                         required time                         19.835    
                         arrival time                         -15.720    
  -------------------------------------------------------------------
                         slack                                  4.115    

Slack (MET) :             4.271ns  (required time - arrival time)
  Source:                 cmos2_db[4]
                            (input port clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_delay_inst/cmos_data_d1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos2_pclk rise@11.904ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        11.788ns  (logic 1.649ns (13.987%)  route 10.139ns (86.013%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            4.000ns
  Clock Path Skew:        8.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.208ns = ( 20.112 - 11.904 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    A14                                               0.000     4.000 r  cmos2_db[4] (IN)
                         net (fo=0)                   0.000     4.000    cmos2_db[4]
    A14                  IBUF (Prop_ibuf_I_O)         1.525     5.525 r  cmos2_db_IBUF[4]_inst/O
                         net (fo=1, routed)           2.449     7.974    cmos_select_inst/cmos2_db_IBUF[2]
    SLICE_X0Y123         LUT3 (Prop_lut3_I1_O)        0.124     8.098 r  cmos_select_inst/cmos_data_d1_reg[2]_srl2_i_1/O
                         net (fo=1, routed)           7.690    15.788    camera_delay_inst/cmos_data[2]
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     11.904    11.904 r  
    A15                                               0.000    11.904 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos2_pclk
    A15                  IBUF (Prop_ibuf_I_O)         1.431    13.335 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.387    17.722    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.100    17.822 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.521    18.343    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.434 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         1.678    20.112    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[2]_srl2/CLK
                         clock pessimism              0.000    20.112    
                         clock uncertainty           -0.035    20.076    
    SLICE_X2Y114         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    20.058    camera_delay_inst/cmos_data_d1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         20.058    
                         arrival time                         -15.788    
  -------------------------------------------------------------------
                         slack                                  4.271    

Slack (MET) :             4.319ns  (required time - arrival time)
  Source:                 camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDSE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos2_pclk rise@11.904ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        7.445ns  (logic 1.678ns (22.539%)  route 5.767ns (77.461%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.039ns = ( 19.943 - 11.904 ) 
    Source Clock Delay      (SCD):    9.117ns
    Clock Pessimism Removal (CPR):    1.053ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    A15                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    A15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           5.189     6.690    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.124     6.814 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.580     7.395    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.491 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         1.626     9.117    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y94          FDRE                                         r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.518     9.635 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/Q
                         net (fo=3, routed)           2.759    12.393    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/D[2]
    SLICE_X1Y95          LUT4 (Prop_lut4_I0_O)        0.124    12.517 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[1].gms.ms_i_1/O
                         net (fo=1, routed)           0.000    12.517    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1_reg[1]
    SLICE_X1Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.067 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.067    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_3
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.224 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           1.194    14.418    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2
    SLICE_X0Y96          LUT5 (Prop_lut5_I1_O)        0.329    14.747 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           1.814    16.561    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_0
    SLICE_X0Y97          FDSE                                         r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     11.904    11.904 r  
    A15                                               0.000    11.904 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos2_pclk
    A15                  IBUF (Prop_ibuf_I_O)         1.431    13.335 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.387    17.722    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.100    17.822 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.521    18.343    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.434 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         1.510    19.943    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X0Y97          FDSE                                         r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              1.053    20.997    
                         clock uncertainty           -0.035    20.961    
    SLICE_X0Y97          FDSE (Setup_fdse_C_D)       -0.081    20.880    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         20.880    
                         arrival time                         -16.561    
  -------------------------------------------------------------------
                         slack                                  4.319    

Slack (MET) :             4.351ns  (required time - arrival time)
  Source:                 cmos2_db[3]
                            (input port clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_delay_inst/cmos_data_d1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos2_pclk rise@11.904ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        11.673ns  (logic 1.629ns (13.957%)  route 10.044ns (86.043%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            4.000ns
  Clock Path Skew:        8.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.208ns = ( 20.112 - 11.904 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    B13                                               0.000     4.000 r  cmos2_db[3] (IN)
                         net (fo=0)                   0.000     4.000    cmos2_db[3]
    B13                  IBUF (Prop_ibuf_I_O)         1.505     5.505 r  cmos2_db_IBUF[3]_inst/O
                         net (fo=1, routed)           2.765     8.270    cmos_select_inst/cmos2_db_IBUF[1]
    SLICE_X0Y122         LUT3 (Prop_lut3_I1_O)        0.124     8.394 r  cmos_select_inst/cmos_data_d1_reg[1]_srl2_i_1/O
                         net (fo=1, routed)           7.279    15.673    camera_delay_inst/cmos_data[1]
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     11.904    11.904 r  
    A15                                               0.000    11.904 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos2_pclk
    A15                  IBUF (Prop_ibuf_I_O)         1.431    13.335 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.387    17.722    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.100    17.822 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.521    18.343    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.434 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         1.678    20.112    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[1]_srl2/CLK
                         clock pessimism              0.000    20.112    
                         clock uncertainty           -0.035    20.076    
    SLICE_X2Y114         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    20.024    camera_delay_inst/cmos_data_d1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         20.024    
                         arrival time                         -15.673    
  -------------------------------------------------------------------
                         slack                                  4.351    

Slack (MET) :             4.437ns  (required time - arrival time)
  Source:                 camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDSE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos2_pclk rise@11.904ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        7.340ns  (logic 1.678ns (22.860%)  route 5.662ns (77.140%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.039ns = ( 19.943 - 11.904 ) 
    Source Clock Delay      (SCD):    9.117ns
    Clock Pessimism Removal (CPR):    1.053ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    A15                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    A15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           5.189     6.690    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.124     6.814 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.580     7.395    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.491 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         1.626     9.117    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y94          FDRE                                         r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.518     9.635 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/Q
                         net (fo=3, routed)           2.759    12.393    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/D[2]
    SLICE_X1Y95          LUT4 (Prop_lut4_I0_O)        0.124    12.517 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[1].gms.ms_i_1/O
                         net (fo=1, routed)           0.000    12.517    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1_reg[1]
    SLICE_X1Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.067 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.067    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_3
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.224 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           1.194    14.418    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2
    SLICE_X0Y96          LUT5 (Prop_lut5_I1_O)        0.329    14.747 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           1.710    16.457    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_0
    SLICE_X0Y97          FDSE                                         r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     11.904    11.904 r  
    A15                                               0.000    11.904 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos2_pclk
    A15                  IBUF (Prop_ibuf_I_O)         1.431    13.335 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.387    17.722    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.100    17.822 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.521    18.343    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.434 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         1.510    19.943    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X0Y97          FDSE                                         r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              1.053    20.997    
                         clock uncertainty           -0.035    20.961    
    SLICE_X0Y97          FDSE (Setup_fdse_C_D)       -0.067    20.894    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         20.894    
                         arrival time                         -16.457    
  -------------------------------------------------------------------
                         slack                                  4.437    

Slack (MET) :             4.773ns  (required time - arrival time)
  Source:                 cmos2_db[6]
                            (input port clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_delay_inst/cmos_data_d1_reg[4]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos2_pclk rise@11.904ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        11.057ns  (logic 1.579ns (14.282%)  route 9.478ns (85.718%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            4.000ns
  Clock Path Skew:        8.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.208ns = ( 20.112 - 11.904 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    F14                                               0.000     4.000 r  cmos2_db[6] (IN)
                         net (fo=0)                   0.000     4.000    cmos2_db[6]
    F14                  IBUF (Prop_ibuf_I_O)         1.461     5.461 r  cmos2_db_IBUF[6]_inst/O
                         net (fo=1, routed)           7.701    13.162    cmos_select_inst/cmos2_db_IBUF[4]
    SLICE_X0Y123         LUT3 (Prop_lut3_I1_O)        0.118    13.280 r  cmos_select_inst/cmos_data_d1_reg[4]_srl2_i_1/O
                         net (fo=1, routed)           1.777    15.057    camera_delay_inst/cmos_data[4]
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[4]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     11.904    11.904 r  
    A15                                               0.000    11.904 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos2_pclk
    A15                  IBUF (Prop_ibuf_I_O)         1.431    13.335 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.387    17.722    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.100    17.822 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.521    18.343    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.434 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         1.678    20.112    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[4]_srl2/CLK
                         clock pessimism              0.000    20.112    
                         clock uncertainty           -0.035    20.076    
    SLICE_X2Y114         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.246    19.830    camera_delay_inst/cmos_data_d1_reg[4]_srl2
  -------------------------------------------------------------------
                         required time                         19.830    
                         arrival time                         -15.057    
  -------------------------------------------------------------------
                         slack                                  4.773    

Slack (MET) :             4.893ns  (required time - arrival time)
  Source:                 cmos2_db[8]
                            (input port clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_delay_inst/cmos_data_d1_reg[6]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos2_pclk rise@11.904ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        11.165ns  (logic 1.598ns (14.312%)  route 9.567ns (85.688%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            4.000ns
  Clock Path Skew:        8.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.208ns = ( 20.112 - 11.904 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    D14                                               0.000     4.000 r  cmos2_db[8] (IN)
                         net (fo=0)                   0.000     4.000    cmos2_db[8]
    D14                  IBUF (Prop_ibuf_I_O)         1.474     5.474 r  cmos2_db_IBUF[8]_inst/O
                         net (fo=1, routed)           7.529    13.003    cmos_select_inst/cmos2_db_IBUF[6]
    SLICE_X0Y127         LUT3 (Prop_lut3_I1_O)        0.124    13.127 r  cmos_select_inst/cmos_data_d1_reg[6]_srl2_i_1/O
                         net (fo=1, routed)           2.038    15.165    camera_delay_inst/cmos_data[6]
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[6]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     11.904    11.904 r  
    A15                                               0.000    11.904 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos2_pclk
    A15                  IBUF (Prop_ibuf_I_O)         1.431    13.335 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.387    17.722    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.100    17.822 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.521    18.343    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.434 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         1.678    20.112    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[6]_srl2/CLK
                         clock pessimism              0.000    20.112    
                         clock uncertainty           -0.035    20.076    
    SLICE_X2Y114         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    20.057    camera_delay_inst/cmos_data_d1_reg[6]_srl2
  -------------------------------------------------------------------
                         required time                         20.057    
                         arrival time                         -15.165    
  -------------------------------------------------------------------
                         slack                                  4.893    

Slack (MET) :             5.156ns  (required time - arrival time)
  Source:                 cmos2_href
                            (input port clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_delay_inst/cmos_href_buf_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos2_pclk rise@11.904ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        10.883ns  (logic 1.588ns (14.594%)  route 9.294ns (85.406%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            4.000ns
  Clock Path Skew:        8.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.214ns = ( 20.118 - 11.904 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
    D15                                               0.000     4.000 r  cmos2_href (IN)
                         net (fo=0)                   0.000     4.000    cmos2_href
    D15                  IBUF (Prop_ibuf_I_O)         1.464     5.464 r  cmos2_href_IBUF_inst/O
                         net (fo=1, routed)           6.247    11.712    cmos_select_inst/cmos2_href_IBUF
    SLICE_X0Y130         LUT3 (Prop_lut3_I2_O)        0.124    11.836 r  cmos_select_inst/cmos_href_d0_i_1/O
                         net (fo=2, routed)           3.047    14.883    camera_delay_inst/cmos_href
    SLICE_X2Y100         SRL16E                                       r  camera_delay_inst/cmos_href_buf_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     11.904    11.904 r  
    A15                                               0.000    11.904 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos2_pclk
    A15                  IBUF (Prop_ibuf_I_O)         1.431    13.335 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.387    17.722    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.100    17.822 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.521    18.343    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.434 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         1.684    20.118    camera_delay_inst/cmos_pclk
    SLICE_X2Y100         SRL16E                                       r  camera_delay_inst/cmos_href_buf_reg[1]_srl2/CLK
                         clock pessimism              0.000    20.118    
                         clock uncertainty           -0.035    20.082    
    SLICE_X2Y100         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    20.038    camera_delay_inst/cmos_href_buf_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         20.038    
                         arrival time                         -14.883    
  -------------------------------------------------------------------
                         slack                                  5.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 camera_delay_inst/cmos_data_d1_reg[5]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_delay_inst/cmos_data_d2_reg[5]__0/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.485ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.317ns
    Source Clock Delay      (SCD):    3.452ns
    Clock Pessimism Removal (CPR):    0.865ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    A15                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    A15                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.229     2.498    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.045     2.543 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.212     2.755    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.781 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         0.671     3.452    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[5]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.485     3.937 r  camera_delay_inst/cmos_data_d1_reg[5]_srl2/Q
                         net (fo=1, routed)           0.000     3.937    camera_delay_inst/cmos_data_d1_reg[5]_srl2_n_0
    SLICE_X2Y114         FDRE                                         r  camera_delay_inst/cmos_data_d2_reg[5]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    A15                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    A15                  IBUF (Prop_ibuf_I_O)         0.457     0.457 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.594     3.051    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.056     3.107 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.236     3.343    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.372 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         0.945     4.317    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         FDRE                                         r  camera_delay_inst/cmos_data_d2_reg[5]__0/C
                         clock pessimism             -0.865     3.452    
    SLICE_X2Y114         FDRE (Hold_fdre_C_D)         0.131     3.583    camera_delay_inst/cmos_data_d2_reg[5]__0
  -------------------------------------------------------------------
                         required time                         -3.583    
                         arrival time                           3.937    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 camera_delay_inst/cmos_data_d1_reg[7]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_delay_inst/cmos_data_d2_reg[7]__0/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.487ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.317ns
    Source Clock Delay      (SCD):    3.452ns
    Clock Pessimism Removal (CPR):    0.865ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    A15                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    A15                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.229     2.498    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.045     2.543 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.212     2.755    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.781 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         0.671     3.452    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[7]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.487     3.939 r  camera_delay_inst/cmos_data_d1_reg[7]_srl2/Q
                         net (fo=1, routed)           0.000     3.939    camera_delay_inst/cmos_data_d1_reg[7]_srl2_n_0
    SLICE_X2Y114         FDRE                                         r  camera_delay_inst/cmos_data_d2_reg[7]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    A15                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    A15                  IBUF (Prop_ibuf_I_O)         0.457     0.457 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.594     3.051    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.056     3.107 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.236     3.343    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.372 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         0.945     4.317    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         FDRE                                         r  camera_delay_inst/cmos_data_d2_reg[7]__0/C
                         clock pessimism             -0.865     3.452    
    SLICE_X2Y114         FDRE (Hold_fdre_C_D)         0.131     3.583    camera_delay_inst/cmos_data_d2_reg[7]__0
  -------------------------------------------------------------------
                         required time                         -3.583    
                         arrival time                           3.939    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 camera_delay_inst/cmos_href_buf_reg[1]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_delay_inst/cmos_href_buf_reg[2]__0/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.323ns
    Source Clock Delay      (SCD):    3.457ns
    Clock Pessimism Removal (CPR):    0.866ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    A15                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    A15                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.229     2.498    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.045     2.543 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.212     2.755    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.781 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         0.676     3.457    camera_delay_inst/cmos_pclk
    SLICE_X2Y100         SRL16E                                       r  camera_delay_inst/cmos_href_buf_reg[1]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488     3.945 r  camera_delay_inst/cmos_href_buf_reg[1]_srl2/Q
                         net (fo=1, routed)           0.000     3.945    camera_delay_inst/cmos_href_buf_reg[1]_srl2_n_0
    SLICE_X2Y100         FDRE                                         r  camera_delay_inst/cmos_href_buf_reg[2]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    A15                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    A15                  IBUF (Prop_ibuf_I_O)         0.457     0.457 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.594     3.051    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.056     3.107 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.236     3.343    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.372 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         0.951     4.323    camera_delay_inst/cmos_pclk
    SLICE_X2Y100         FDRE                                         r  camera_delay_inst/cmos_href_buf_reg[2]__0/C
                         clock pessimism             -0.866     3.457    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.131     3.588    camera_delay_inst/cmos_href_buf_reg[2]__0
  -------------------------------------------------------------------
                         required time                         -3.588    
                         arrival time                           3.945    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 camera_delay_inst/cmos_data_d1_reg[4]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_delay_inst/cmos_data_d2_reg[4]__0/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.317ns
    Source Clock Delay      (SCD):    3.452ns
    Clock Pessimism Removal (CPR):    0.865ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    A15                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    A15                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.229     2.498    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.045     2.543 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.212     2.755    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.781 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         0.671     3.452    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[4]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488     3.940 r  camera_delay_inst/cmos_data_d1_reg[4]_srl2/Q
                         net (fo=1, routed)           0.000     3.940    camera_delay_inst/cmos_data_d1_reg[4]_srl2_n_0
    SLICE_X2Y114         FDRE                                         r  camera_delay_inst/cmos_data_d2_reg[4]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    A15                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    A15                  IBUF (Prop_ibuf_I_O)         0.457     0.457 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.594     3.051    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.056     3.107 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.236     3.343    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.372 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         0.945     4.317    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         FDRE                                         r  camera_delay_inst/cmos_data_d2_reg[4]__0/C
                         clock pessimism             -0.865     3.452    
    SLICE_X2Y114         FDRE (Hold_fdre_C_D)         0.131     3.583    camera_delay_inst/cmos_data_d2_reg[4]__0
  -------------------------------------------------------------------
                         required time                         -3.583    
                         arrival time                           3.940    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 camera_delay_inst/cmos_data_d1_reg[6]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_delay_inst/cmos_data_d2_reg[6]__0/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.317ns
    Source Clock Delay      (SCD):    3.452ns
    Clock Pessimism Removal (CPR):    0.865ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    A15                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    A15                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.229     2.498    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.045     2.543 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.212     2.755    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.781 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         0.671     3.452    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[6]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488     3.940 r  camera_delay_inst/cmos_data_d1_reg[6]_srl2/Q
                         net (fo=1, routed)           0.000     3.940    camera_delay_inst/cmos_data_d1_reg[6]_srl2_n_0
    SLICE_X2Y114         FDRE                                         r  camera_delay_inst/cmos_data_d2_reg[6]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    A15                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    A15                  IBUF (Prop_ibuf_I_O)         0.457     0.457 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.594     3.051    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.056     3.107 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.236     3.343    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.372 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         0.945     4.317    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         FDRE                                         r  camera_delay_inst/cmos_data_d2_reg[6]__0/C
                         clock pessimism             -0.865     3.452    
    SLICE_X2Y114         FDRE (Hold_fdre_C_D)         0.131     3.583    camera_delay_inst/cmos_data_d2_reg[6]__0
  -------------------------------------------------------------------
                         required time                         -3.583    
                         arrival time                           3.940    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                            (rising edge-triggered cell SRL16E clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.294ns
    Source Clock Delay      (SCD):    3.428ns
    Clock Pessimism Removal (CPR):    0.866ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    A15                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    A15                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.229     2.498    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.045     2.543 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.212     2.755    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.781 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         0.647     3.428    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X8Y102         SRL16E                                       r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488     3.916 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/Q
                         net (fo=1, routed)           0.000     3.916    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0
    SLICE_X8Y102         FDRE                                         r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    A15                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    A15                  IBUF (Prop_ibuf_I_O)         0.457     0.457 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.594     3.051    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.056     3.107 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.236     3.343    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.372 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         0.922     4.294    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X8Y102         FDRE                                         r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/C
                         clock pessimism             -0.866     3.428    
    SLICE_X8Y102         FDRE (Hold_fdre_C_D)         0.131     3.559    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.559    
                         arrival time                           3.916    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 camera_delay_inst/cmos_data_d1_reg[2]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_delay_inst/cmos_data_d2_reg[2]__0/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.482ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.317ns
    Source Clock Delay      (SCD):    3.452ns
    Clock Pessimism Removal (CPR):    0.865ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    A15                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    A15                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.229     2.498    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.045     2.543 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.212     2.755    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.781 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         0.671     3.452    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[2]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.482     3.934 r  camera_delay_inst/cmos_data_d1_reg[2]_srl2/Q
                         net (fo=1, routed)           0.000     3.934    camera_delay_inst/cmos_data_d1_reg[2]_srl2_n_0
    SLICE_X2Y114         FDRE                                         r  camera_delay_inst/cmos_data_d2_reg[2]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    A15                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    A15                  IBUF (Prop_ibuf_I_O)         0.457     0.457 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.594     3.051    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.056     3.107 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.236     3.343    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.372 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         0.945     4.317    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         FDRE                                         r  camera_delay_inst/cmos_data_d2_reg[2]__0/C
                         clock pessimism             -0.865     3.452    
    SLICE_X2Y114         FDRE (Hold_fdre_C_D)         0.121     3.573    camera_delay_inst/cmos_data_d2_reg[2]__0
  -------------------------------------------------------------------
                         required time                         -3.573    
                         arrival time                           3.934    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 camera_delay_inst/cmos_data_d1_reg[1]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_delay_inst/cmos_data_d2_reg[1]__0/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.484ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.317ns
    Source Clock Delay      (SCD):    3.452ns
    Clock Pessimism Removal (CPR):    0.865ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    A15                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    A15                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.229     2.498    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.045     2.543 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.212     2.755    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.781 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         0.671     3.452    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[1]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.484     3.936 r  camera_delay_inst/cmos_data_d1_reg[1]_srl2/Q
                         net (fo=1, routed)           0.000     3.936    camera_delay_inst/cmos_data_d1_reg[1]_srl2_n_0
    SLICE_X2Y114         FDRE                                         r  camera_delay_inst/cmos_data_d2_reg[1]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    A15                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    A15                  IBUF (Prop_ibuf_I_O)         0.457     0.457 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.594     3.051    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.056     3.107 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.236     3.343    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.372 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         0.945     4.317    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         FDRE                                         r  camera_delay_inst/cmos_data_d2_reg[1]__0/C
                         clock pessimism             -0.865     3.452    
    SLICE_X2Y114         FDRE (Hold_fdre_C_D)         0.121     3.573    camera_delay_inst/cmos_data_d2_reg[1]__0
  -------------------------------------------------------------------
                         required time                         -3.573    
                         arrival time                           3.936    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 camera_delay_inst/cmos_data_d1_reg[3]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_delay_inst/cmos_data_d2_reg[3]__0/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.484ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.317ns
    Source Clock Delay      (SCD):    3.452ns
    Clock Pessimism Removal (CPR):    0.865ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    A15                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    A15                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.229     2.498    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.045     2.543 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.212     2.755    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.781 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         0.671     3.452    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[3]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.484     3.936 r  camera_delay_inst/cmos_data_d1_reg[3]_srl2/Q
                         net (fo=1, routed)           0.000     3.936    camera_delay_inst/cmos_data_d1_reg[3]_srl2_n_0
    SLICE_X2Y114         FDRE                                         r  camera_delay_inst/cmos_data_d2_reg[3]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    A15                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    A15                  IBUF (Prop_ibuf_I_O)         0.457     0.457 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.594     3.051    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.056     3.107 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.236     3.343    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.372 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         0.945     4.317    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         FDRE                                         r  camera_delay_inst/cmos_data_d2_reg[3]__0/C
                         clock pessimism             -0.865     3.452    
    SLICE_X2Y114         FDRE (Hold_fdre_C_D)         0.121     3.573    camera_delay_inst/cmos_data_d2_reg[3]__0
  -------------------------------------------------------------------
                         required time                         -3.573    
                         arrival time                           3.936    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 camera_delay_inst/cmos_data_d1_reg[0]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_delay_inst/cmos_data_d2_reg[0]__0/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.490ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.317ns
    Source Clock Delay      (SCD):    3.452ns
    Clock Pessimism Removal (CPR):    0.865ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    A15                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    A15                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.229     2.498    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.045     2.543 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.212     2.755    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.781 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         0.671     3.452    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[0]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     3.942 r  camera_delay_inst/cmos_data_d1_reg[0]_srl2/Q
                         net (fo=1, routed)           0.000     3.942    camera_delay_inst/cmos_data_d1_reg[0]_srl2_n_0
    SLICE_X2Y114         FDRE                                         r  camera_delay_inst/cmos_data_d2_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    A15                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    A15                  IBUF (Prop_ibuf_I_O)         0.457     0.457 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.594     3.051    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.056     3.107 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.236     3.343    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.372 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         0.945     4.317    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         FDRE                                         r  camera_delay_inst/cmos_data_d2_reg[0]__0/C
                         clock pessimism             -0.865     3.452    
    SLICE_X2Y114         FDRE (Hold_fdre_C_D)         0.120     3.572    camera_delay_inst/cmos_data_d2_reg[0]__0
  -------------------------------------------------------------------
                         required time                         -3.572    
                         arrival time                           3.942    
  -------------------------------------------------------------------
                         slack                                  0.370    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cmos2_pclk
Waveform(ns):       { 0.000 5.952 }
Period(ns):         11.904
Sources:            { cmos2_pclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         11.904      9.328      RAMB36_X0Y19   camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         11.904      9.749      BUFGCTRL_X0Y1  cmos_select_inst/cmos_pclk_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         11.904      10.904     SLICE_X2Y114   camera_delay_inst/cmos_data_d2_reg[0]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         11.904      10.904     SLICE_X2Y114   camera_delay_inst/cmos_data_d2_reg[1]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         11.904      10.904     SLICE_X2Y114   camera_delay_inst/cmos_data_d2_reg[2]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         11.904      10.904     SLICE_X1Y98    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         11.904      10.904     SLICE_X1Y98    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         11.904      10.904     SLICE_X1Y99    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         11.904      10.904     SLICE_X3Y101   camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.904      10.904     SLICE_X1Y101   camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.952       4.972      SLICE_X2Y100   camera_delay_inst/cmos_href_buf_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.952       4.972      SLICE_X2Y114   camera_delay_inst/cmos_data_d1_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.952       4.972      SLICE_X2Y114   camera_delay_inst/cmos_data_d1_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.952       4.972      SLICE_X2Y114   camera_delay_inst/cmos_data_d1_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.952       4.972      SLICE_X2Y114   camera_delay_inst/cmos_data_d1_reg[3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.952       4.972      SLICE_X2Y114   camera_delay_inst/cmos_data_d1_reg[4]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.952       4.972      SLICE_X2Y114   camera_delay_inst/cmos_data_d1_reg[5]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.952       4.972      SLICE_X2Y114   camera_delay_inst/cmos_data_d1_reg[6]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.952       4.972      SLICE_X2Y114   camera_delay_inst/cmos_data_d1_reg[7]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.952       4.972      SLICE_X8Y102   camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.952       4.972      SLICE_X8Y102   camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.952       4.972      SLICE_X2Y114   camera_delay_inst/cmos_data_d1_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.952       4.972      SLICE_X2Y114   camera_delay_inst/cmos_data_d1_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.952       4.972      SLICE_X2Y114   camera_delay_inst/cmos_data_d1_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.952       4.972      SLICE_X2Y114   camera_delay_inst/cmos_data_d1_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.952       4.972      SLICE_X2Y114   camera_delay_inst/cmos_data_d1_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.952       4.972      SLICE_X2Y114   camera_delay_inst/cmos_data_d1_reg[5]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.952       4.972      SLICE_X2Y114   camera_delay_inst/cmos_data_d1_reg[6]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.952       4.972      SLICE_X2Y114   camera_delay_inst/cmos_data_d1_reg[7]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.952       4.972      SLICE_X2Y100   camera_delay_inst/cmos_href_buf_reg[1]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  rx_clk
  To Clock:  rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.226ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.226ns  (required time - arrival time)
  Source:                 mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rx_clk rise@8.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        6.662ns  (logic 2.204ns (33.083%)  route 4.458ns (66.917%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 12.792 - 8.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.449    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.545 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        1.542     5.087    mac_test0/mac_top0/mac_rx0/mac0/gmii_tx_clk
    SLICE_X13Y70         FDCE                                         r  mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDCE (Prop_fdce_C_Q)         0.419     5.506 r  mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/Q
                         net (fo=51, routed)          3.640     9.146    mac_test0/mac_top0/mac_rx0/mac0/crc_rec_reg[7]_0[3]
    SLICE_X42Y78         LUT2 (Prop_lut2_I0_O)        0.299     9.445 r  mac_test0/mac_top0/mac_rx0/mac0/reply_checksum_tmp[14]_i_6/O
                         net (fo=1, routed)           0.000     9.445    mac_test0/mac_top0/mac_rx0/mac0/reply_checksum_tmp[14]_i_6_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.958 r  mac_test0/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.958    mac_test0/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[14]_i_2_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.075 r  mac_test0/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.075    mac_test0/mac_top0/icmp0/mac_rx_data_d2_reg[7]_4[0]
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.192 r  mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.192    mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[22]_i_2_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.309 r  mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.309    mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[26]_i_2_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.624 r  mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[30]_i_2/O[3]
                         net (fo=1, routed)           0.818    11.442    mac_test0/mac_top0/icmp0/checksum_adder18_return[30]
    SLICE_X45Y82         LUT5 (Prop_lut5_I1_O)        0.307    11.749 r  mac_test0/mac_top0/icmp0/reply_checksum_tmp[30]_i_1/O
                         net (fo=1, routed)           0.000    11.749    mac_test0/mac_top0/icmp0/reply_checksum_tmp[30]_i_1_n_0
    SLICE_X45Y82         FDCE                                         r  mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     8.000     8.000 r  
    K18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     9.407 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.275    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.366 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        1.427    12.792    mac_test0/mac_top0/icmp0/gmii_tx_clk
    SLICE_X45Y82         FDCE                                         r  mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[30]/C
                         clock pessimism              0.187    12.979    
                         clock uncertainty           -0.035    12.944    
    SLICE_X45Y82         FDCE (Setup_fdce_C_D)        0.031    12.975    mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[30]
  -------------------------------------------------------------------
                         required time                         12.975    
                         arrival time                         -11.749    
  -------------------------------------------------------------------
                         slack                                  1.226    

Slack (MET) :             1.258ns  (required time - arrival time)
  Source:                 mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/icmp0/checksum_tmp_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rx_clk rise@8.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        6.680ns  (logic 2.229ns (33.370%)  route 4.451ns (66.630%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 12.795 - 8.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.449    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.545 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        1.542     5.087    mac_test0/mac_top0/mac_rx0/mac0/gmii_tx_clk
    SLICE_X13Y70         FDCE                                         r  mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDCE (Prop_fdce_C_Q)         0.419     5.506 r  mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/Q
                         net (fo=51, routed)          3.644     9.149    mac_test0/mac_top0/mac_rx0/mac0/crc_rec_reg[7]_0[3]
    SLICE_X47Y81         LUT2 (Prop_lut2_I0_O)        0.299     9.448 r  mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp[14]_i_6/O
                         net (fo=1, routed)           0.000     9.448    mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp[14]_i_6_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.980 r  mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.980    mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.094 r  mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.094    mac_test0/mac_top0/icmp0/CO[0]
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.208 r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.208    mac_test0/mac_top0/icmp0/checksum_tmp_reg[22]_i_2_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.322 r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.322    mac_test0/mac_top0/icmp0/checksum_tmp_reg[26]_i_2_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.656 r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[30]_i_2/O[1]
                         net (fo=1, routed)           0.807    11.463    mac_test0/mac_top0/icmp0/checksum_adder15_return[28]
    SLICE_X46Y85         LUT4 (Prop_lut4_I1_O)        0.303    11.766 r  mac_test0/mac_top0/icmp0/checksum_tmp[28]_i_1/O
                         net (fo=1, routed)           0.000    11.766    mac_test0/mac_top0/icmp0/checksum_tmp[28]_i_1_n_0
    SLICE_X46Y85         FDCE                                         r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     8.000     8.000 r  
    K18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     9.407 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.275    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.366 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        1.430    12.795    mac_test0/mac_top0/icmp0/gmii_tx_clk
    SLICE_X46Y85         FDCE                                         r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[28]/C
                         clock pessimism              0.187    12.982    
                         clock uncertainty           -0.035    12.947    
    SLICE_X46Y85         FDCE (Setup_fdce_C_D)        0.077    13.024    mac_test0/mac_top0/icmp0/checksum_tmp_reg[28]
  -------------------------------------------------------------------
                         required time                         13.024    
                         arrival time                         -11.766    
  -------------------------------------------------------------------
                         slack                                  1.258    

Slack (MET) :             1.321ns  (required time - arrival time)
  Source:                 mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/icmp0/checksum_tmp_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rx_clk rise@8.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        6.622ns  (logic 2.250ns (33.980%)  route 4.372ns (66.020%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 12.795 - 8.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.449    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.545 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        1.541     5.086    mac_test0/mac_top0/mac_rx0/mac0/gmii_tx_clk
    SLICE_X12Y71         FDCE                                         r  mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]/Q
                         net (fo=50, routed)          3.841     9.445    mac_test0/mac_top0/mac_rx0/mac0/crc_rec_reg[7]_0[7]
    SLICE_X48Y79         LUT2 (Prop_lut2_I0_O)        0.124     9.569 r  mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp[7]_i_3/O
                         net (fo=1, routed)           0.000     9.569    mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp[7]_i_3_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.970 r  mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.970    mac_test0/mac_top0/icmp0/mac_rx_data_d2_reg[7]_3[0]
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.084 r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.084    mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_i_2_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.198 r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.198    mac_test0/mac_top0/icmp0/checksum_tmp_reg[15]_i_2_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.312 r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.312    mac_test0/mac_top0/icmp0/checksum_tmp_reg[19]_i_2_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.426 r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.426    mac_test0/mac_top0/icmp0/checksum_tmp_reg[23]_i_2_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.540 r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.540    mac_test0/mac_top0/icmp0/checksum_tmp_reg[27]_i_2_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.874 r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[31]_i_5/O[1]
                         net (fo=1, routed)           0.531    11.404    mac_test0/mac_top0/icmp0/checksum_adder_return[29]
    SLICE_X46Y85         LUT4 (Prop_lut4_I3_O)        0.303    11.707 r  mac_test0/mac_top0/icmp0/checksum_tmp[29]_i_1/O
                         net (fo=1, routed)           0.000    11.707    mac_test0/mac_top0/icmp0/checksum_tmp[29]_i_1_n_0
    SLICE_X46Y85         FDCE                                         r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     8.000     8.000 r  
    K18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     9.407 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.275    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.366 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        1.430    12.795    mac_test0/mac_top0/icmp0/gmii_tx_clk
    SLICE_X46Y85         FDCE                                         r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[29]/C
                         clock pessimism              0.187    12.982    
                         clock uncertainty           -0.035    12.947    
    SLICE_X46Y85         FDCE (Setup_fdce_C_D)        0.081    13.028    mac_test0/mac_top0/icmp0/checksum_tmp_reg[29]
  -------------------------------------------------------------------
                         required time                         13.028    
                         arrival time                         -11.707    
  -------------------------------------------------------------------
                         slack                                  1.321    

Slack (MET) :             1.421ns  (required time - arrival time)
  Source:                 mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/icmp0/checksum_tmp_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rx_clk rise@8.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        6.520ns  (logic 2.154ns (33.038%)  route 4.366ns (66.962%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 12.795 - 8.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.449    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.545 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        1.541     5.086    mac_test0/mac_top0/mac_rx0/mac0/gmii_tx_clk
    SLICE_X12Y71         FDCE                                         r  mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]/Q
                         net (fo=50, routed)          3.841     9.445    mac_test0/mac_top0/mac_rx0/mac0/crc_rec_reg[7]_0[7]
    SLICE_X48Y79         LUT2 (Prop_lut2_I0_O)        0.124     9.569 r  mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp[7]_i_3/O
                         net (fo=1, routed)           0.000     9.569    mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp[7]_i_3_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.970 r  mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.970    mac_test0/mac_top0/icmp0/mac_rx_data_d2_reg[7]_3[0]
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.084 r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.084    mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_i_2_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.198 r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.198    mac_test0/mac_top0/icmp0/checksum_tmp_reg[15]_i_2_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.312 r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.312    mac_test0/mac_top0/icmp0/checksum_tmp_reg[19]_i_2_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.426 r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.426    mac_test0/mac_top0/icmp0/checksum_tmp_reg[23]_i_2_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.540 r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.540    mac_test0/mac_top0/icmp0/checksum_tmp_reg[27]_i_2_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.779 r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[31]_i_5/O[2]
                         net (fo=1, routed)           0.525    11.303    mac_test0/mac_top0/icmp0/checksum_adder_return[30]
    SLICE_X46Y85         LUT4 (Prop_lut4_I3_O)        0.302    11.605 r  mac_test0/mac_top0/icmp0/checksum_tmp[30]_i_1/O
                         net (fo=1, routed)           0.000    11.605    mac_test0/mac_top0/icmp0/checksum_tmp[30]_i_1_n_0
    SLICE_X46Y85         FDCE                                         r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     8.000     8.000 r  
    K18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     9.407 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.275    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.366 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        1.430    12.795    mac_test0/mac_top0/icmp0/gmii_tx_clk
    SLICE_X46Y85         FDCE                                         r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[30]/C
                         clock pessimism              0.187    12.982    
                         clock uncertainty           -0.035    12.947    
    SLICE_X46Y85         FDCE (Setup_fdce_C_D)        0.079    13.026    mac_test0/mac_top0/icmp0/checksum_tmp_reg[30]
  -------------------------------------------------------------------
                         required time                         13.026    
                         arrival time                         -11.605    
  -------------------------------------------------------------------
                         slack                                  1.421    

Slack (MET) :             1.427ns  (required time - arrival time)
  Source:                 mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/icmp0/checksum_tmp_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rx_clk rise@8.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        6.511ns  (logic 2.136ns (32.808%)  route 4.375ns (67.192%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 12.794 - 8.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.449    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.545 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        1.541     5.086    mac_test0/mac_top0/mac_rx0/mac0/gmii_tx_clk
    SLICE_X12Y71         FDCE                                         r  mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]/Q
                         net (fo=50, routed)          3.841     9.445    mac_test0/mac_top0/mac_rx0/mac0/crc_rec_reg[7]_0[7]
    SLICE_X48Y79         LUT2 (Prop_lut2_I0_O)        0.124     9.569 r  mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp[7]_i_3/O
                         net (fo=1, routed)           0.000     9.569    mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp[7]_i_3_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.970 r  mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.970    mac_test0/mac_top0/icmp0/mac_rx_data_d2_reg[7]_3[0]
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.084 r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.084    mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_i_2_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.198 r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.198    mac_test0/mac_top0/icmp0/checksum_tmp_reg[15]_i_2_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.312 r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.312    mac_test0/mac_top0/icmp0/checksum_tmp_reg[19]_i_2_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.426 r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.426    mac_test0/mac_top0/icmp0/checksum_tmp_reg[23]_i_2_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.760 r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.534    11.293    mac_test0/mac_top0/icmp0/checksum_adder_return[25]
    SLICE_X46Y84         LUT4 (Prop_lut4_I3_O)        0.303    11.596 r  mac_test0/mac_top0/icmp0/checksum_tmp[25]_i_1/O
                         net (fo=1, routed)           0.000    11.596    mac_test0/mac_top0/icmp0/checksum_tmp[25]_i_1_n_0
    SLICE_X46Y84         FDCE                                         r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     8.000     8.000 r  
    K18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     9.407 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.275    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.366 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        1.429    12.794    mac_test0/mac_top0/icmp0/gmii_tx_clk
    SLICE_X46Y84         FDCE                                         r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[25]/C
                         clock pessimism              0.187    12.981    
                         clock uncertainty           -0.035    12.946    
    SLICE_X46Y84         FDCE (Setup_fdce_C_D)        0.077    13.023    mac_test0/mac_top0/icmp0/checksum_tmp_reg[25]
  -------------------------------------------------------------------
                         required time                         13.023    
                         arrival time                         -11.596    
  -------------------------------------------------------------------
                         slack                                  1.427    

Slack (MET) :             1.456ns  (required time - arrival time)
  Source:                 mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/icmp0/checksum_tmp_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rx_clk rise@8.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        6.484ns  (logic 2.232ns (34.424%)  route 4.252ns (65.576%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 12.795 - 8.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.449    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.545 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        1.541     5.086    mac_test0/mac_top0/mac_rx0/mac0/gmii_tx_clk
    SLICE_X12Y71         FDCE                                         r  mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]/Q
                         net (fo=50, routed)          3.841     9.445    mac_test0/mac_top0/mac_rx0/mac0/crc_rec_reg[7]_0[7]
    SLICE_X48Y79         LUT2 (Prop_lut2_I0_O)        0.124     9.569 r  mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp[7]_i_3/O
                         net (fo=1, routed)           0.000     9.569    mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp[7]_i_3_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.970 r  mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.970    mac_test0/mac_top0/icmp0/mac_rx_data_d2_reg[7]_3[0]
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.084 r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.084    mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_i_2_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.198 r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.198    mac_test0/mac_top0/icmp0/checksum_tmp_reg[15]_i_2_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.312 r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.312    mac_test0/mac_top0/icmp0/checksum_tmp_reg[19]_i_2_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.426 r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.426    mac_test0/mac_top0/icmp0/checksum_tmp_reg[23]_i_2_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.540 r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.540    mac_test0/mac_top0/icmp0/checksum_tmp_reg[27]_i_2_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.853 r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[31]_i_5/O[3]
                         net (fo=1, routed)           0.411    11.263    mac_test0/mac_top0/icmp0/checksum_adder_return[31]
    SLICE_X46Y85         LUT4 (Prop_lut4_I3_O)        0.306    11.569 r  mac_test0/mac_top0/icmp0/checksum_tmp[31]_i_2/O
                         net (fo=1, routed)           0.000    11.569    mac_test0/mac_top0/icmp0/checksum_tmp[31]_i_2_n_0
    SLICE_X46Y85         FDCE                                         r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     8.000     8.000 r  
    K18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     9.407 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.275    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.366 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        1.430    12.795    mac_test0/mac_top0/icmp0/gmii_tx_clk
    SLICE_X46Y85         FDCE                                         r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[31]/C
                         clock pessimism              0.187    12.982    
                         clock uncertainty           -0.035    12.947    
    SLICE_X46Y85         FDCE (Setup_fdce_C_D)        0.079    13.026    mac_test0/mac_top0/icmp0/checksum_tmp_reg[31]
  -------------------------------------------------------------------
                         required time                         13.026    
                         arrival time                         -11.569    
  -------------------------------------------------------------------
                         slack                                  1.456    

Slack (MET) :             1.463ns  (required time - arrival time)
  Source:                 mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/icmp0/checksum_tmp_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rx_clk rise@8.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        6.430ns  (logic 1.999ns (31.090%)  route 4.431ns (68.910%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 12.798 - 8.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.449    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.545 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        1.542     5.087    mac_test0/mac_top0/mac_rx0/mac0/gmii_tx_clk
    SLICE_X13Y70         FDCE                                         r  mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDCE (Prop_fdce_C_Q)         0.419     5.506 r  mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/Q
                         net (fo=51, routed)          3.644     9.149    mac_test0/mac_top0/mac_rx0/mac0/crc_rec_reg[7]_0[3]
    SLICE_X47Y81         LUT2 (Prop_lut2_I0_O)        0.299     9.448 r  mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp[14]_i_6/O
                         net (fo=1, routed)           0.000     9.448    mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp[14]_i_6_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.980 r  mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.980    mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.094 r  mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.094    mac_test0/mac_top0/icmp0/CO[0]
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.208 r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.208    mac_test0/mac_top0/icmp0/checksum_tmp_reg[22]_i_2_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.430 r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[26]_i_2/O[0]
                         net (fo=1, routed)           0.787    11.217    mac_test0/mac_top0/icmp0/checksum_adder15_return[23]
    SLICE_X51Y84         LUT4 (Prop_lut4_I1_O)        0.299    11.516 r  mac_test0/mac_top0/icmp0/checksum_tmp[23]_i_1/O
                         net (fo=1, routed)           0.000    11.516    mac_test0/mac_top0/icmp0/checksum_tmp[23]_i_1_n_0
    SLICE_X51Y84         FDCE                                         r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     8.000     8.000 r  
    K18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     9.407 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.275    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.366 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        1.433    12.798    mac_test0/mac_top0/icmp0/gmii_tx_clk
    SLICE_X51Y84         FDCE                                         r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[23]/C
                         clock pessimism              0.187    12.985    
                         clock uncertainty           -0.035    12.950    
    SLICE_X51Y84         FDCE (Setup_fdce_C_D)        0.029    12.979    mac_test0/mac_top0/icmp0/checksum_tmp_reg[23]
  -------------------------------------------------------------------
                         required time                         12.979    
                         arrival time                         -11.516    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             1.535ns  (required time - arrival time)
  Source:                 mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/icmp0/checksum_tmp_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rx_clk rise@8.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        6.407ns  (logic 2.040ns (31.841%)  route 4.367ns (68.159%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 12.794 - 8.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.449    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.545 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        1.541     5.086    mac_test0/mac_top0/mac_rx0/mac0/gmii_tx_clk
    SLICE_X12Y71         FDCE                                         r  mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]/Q
                         net (fo=50, routed)          3.841     9.445    mac_test0/mac_top0/mac_rx0/mac0/crc_rec_reg[7]_0[7]
    SLICE_X48Y79         LUT2 (Prop_lut2_I0_O)        0.124     9.569 r  mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp[7]_i_3/O
                         net (fo=1, routed)           0.000     9.569    mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp[7]_i_3_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.970 r  mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.970    mac_test0/mac_top0/icmp0/mac_rx_data_d2_reg[7]_3[0]
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.084 r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.084    mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_i_2_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.198 r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.198    mac_test0/mac_top0/icmp0/checksum_tmp_reg[15]_i_2_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.312 r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.312    mac_test0/mac_top0/icmp0/checksum_tmp_reg[19]_i_2_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.426 r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.426    mac_test0/mac_top0/icmp0/checksum_tmp_reg[23]_i_2_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.665 r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[27]_i_2/O[2]
                         net (fo=1, routed)           0.526    11.190    mac_test0/mac_top0/icmp0/checksum_adder_return[26]
    SLICE_X46Y84         LUT4 (Prop_lut4_I3_O)        0.302    11.492 r  mac_test0/mac_top0/icmp0/checksum_tmp[26]_i_1/O
                         net (fo=1, routed)           0.000    11.492    mac_test0/mac_top0/icmp0/checksum_tmp[26]_i_1_n_0
    SLICE_X46Y84         FDCE                                         r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     8.000     8.000 r  
    K18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     9.407 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.275    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.366 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        1.429    12.794    mac_test0/mac_top0/icmp0/gmii_tx_clk
    SLICE_X46Y84         FDCE                                         r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[26]/C
                         clock pessimism              0.187    12.981    
                         clock uncertainty           -0.035    12.946    
    SLICE_X46Y84         FDCE (Setup_fdce_C_D)        0.081    13.027    mac_test0/mac_top0/icmp0/checksum_tmp_reg[26]
  -------------------------------------------------------------------
                         required time                         13.027    
                         arrival time                         -11.492    
  -------------------------------------------------------------------
                         slack                                  1.535    

Slack (MET) :             1.541ns  (required time - arrival time)
  Source:                 mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/icmp0/checksum_tmp_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rx_clk rise@8.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        6.265ns  (logic 1.597ns (25.493%)  route 4.668ns (74.507%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 12.789 - 8.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.449    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.545 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        1.544     5.089    mac_test0/mac_top0/mac_rx0/mac0/gmii_tx_clk
    SLICE_X15Y68         FDCE                                         r  mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y68         FDCE (Prop_fdce_C_Q)         0.456     5.545 r  mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[2]/Q
                         net (fo=51, routed)          3.658     9.203    mac_test0/mac_top0/mac_rx0/mac0/crc_rec_reg[7]_0[2]
    SLICE_X48Y78         LUT2 (Prop_lut2_I0_O)        0.124     9.327 r  mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp[3]_i_4/O
                         net (fo=1, routed)           0.000     9.327    mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp[3]_i_4_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.725 r  mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.725    mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[3]_i_2_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.038 r  mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.630    10.668    mac_test0/mac_top0/icmp0/mac_rx_data_d2_reg[7]_1[7]
    SLICE_X47Y79         LUT4 (Prop_lut4_I3_O)        0.306    10.974 r  mac_test0/mac_top0/icmp0/checksum_tmp[7]_i_1/O
                         net (fo=1, routed)           0.379    11.353    mac_test0/mac_top0/icmp0/checksum_tmp[7]_i_1_n_0
    SLICE_X47Y79         FDCE                                         r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     8.000     8.000 r  
    K18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     9.407 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.275    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.366 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        1.424    12.789    mac_test0/mac_top0/icmp0/gmii_tx_clk
    SLICE_X47Y79         FDCE                                         r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[7]/C
                         clock pessimism              0.187    12.976    
                         clock uncertainty           -0.035    12.941    
    SLICE_X47Y79         FDCE (Setup_fdce_C_D)       -0.047    12.894    mac_test0/mac_top0/icmp0/checksum_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         12.894    
                         arrival time                         -11.353    
  -------------------------------------------------------------------
                         slack                                  1.541    

Slack (MET) :             1.552ns  (required time - arrival time)
  Source:                 mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/icmp0/checksum_tmp_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rx_clk rise@8.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        6.386ns  (logic 2.022ns (31.662%)  route 4.364ns (68.338%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 12.793 - 8.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.449    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.545 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        1.541     5.086    mac_test0/mac_top0/mac_rx0/mac0/gmii_tx_clk
    SLICE_X12Y71         FDCE                                         r  mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]/Q
                         net (fo=50, routed)          3.841     9.445    mac_test0/mac_top0/mac_rx0/mac0/crc_rec_reg[7]_0[7]
    SLICE_X48Y79         LUT2 (Prop_lut2_I0_O)        0.124     9.569 r  mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp[7]_i_3/O
                         net (fo=1, routed)           0.000     9.569    mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp[7]_i_3_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.970 r  mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.970    mac_test0/mac_top0/icmp0/mac_rx_data_d2_reg[7]_3[0]
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.084 r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.084    mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_i_2_n_0
    SLICE_X48Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.198 r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.198    mac_test0/mac_top0/icmp0/checksum_tmp_reg[15]_i_2_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.312 r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.312    mac_test0/mac_top0/icmp0/checksum_tmp_reg[19]_i_2_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.646 r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[23]_i_2/O[1]
                         net (fo=1, routed)           0.523    11.169    mac_test0/mac_top0/icmp0/checksum_adder_return[21]
    SLICE_X46Y83         LUT4 (Prop_lut4_I3_O)        0.303    11.472 r  mac_test0/mac_top0/icmp0/checksum_tmp[21]_i_1/O
                         net (fo=1, routed)           0.000    11.472    mac_test0/mac_top0/icmp0/checksum_tmp[21]_i_1_n_0
    SLICE_X46Y83         FDCE                                         r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     8.000     8.000 r  
    K18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     9.407 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.275    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.366 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        1.428    12.793    mac_test0/mac_top0/icmp0/gmii_tx_clk
    SLICE_X46Y83         FDCE                                         r  mac_test0/mac_top0/icmp0/checksum_tmp_reg[21]/C
                         clock pessimism              0.187    12.980    
                         clock uncertainty           -0.035    12.945    
    SLICE_X46Y83         FDCE (Setup_fdce_C_D)        0.079    13.024    mac_test0/mac_top0/icmp0/checksum_tmp_reg[21]
  -------------------------------------------------------------------
                         required time                         13.024    
                         arrival time                         -11.472    
  -------------------------------------------------------------------
                         slack                                  1.552    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mac_test0/mac_top0/cache0/destination_mac_addr_reg[45]/C
                            (rising edge-triggered cell FDPE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/mac_tx0/arp_tx0/arp_destination_mac_addr_reg[45]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.226ns (55.775%)  route 0.179ns (44.225%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.879    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        0.546     1.451    mac_test0/mac_top0/cache0/gmii_tx_clk
    SLICE_X35Y73         FDPE                                         r  mac_test0/mac_top0/cache0/destination_mac_addr_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDPE (Prop_fdpe_C_Q)         0.128     1.579 r  mac_test0/mac_top0/cache0/destination_mac_addr_reg[45]/Q
                         net (fo=2, routed)           0.179     1.758    mac_test0/mac_top0/cache0/destination_mac_addr[45]
    SLICE_X36Y73         LUT3 (Prop_lut3_I0_O)        0.098     1.856 r  mac_test0/mac_top0/cache0/arp_destination_mac_addr[45]_i_1/O
                         net (fo=1, routed)           0.000     1.856    mac_test0/mac_top0/mac_tx0/arp_tx0/destination_mac_addr_reg[47][45]
    SLICE_X36Y73         FDCE                                         r  mac_test0/mac_top0/mac_tx0/arp_tx0/arp_destination_mac_addr_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.122    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.151 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        0.812     1.963    mac_test0/mac_top0/mac_tx0/arp_tx0/gmii_tx_clk
    SLICE_X36Y73         FDCE                                         r  mac_test0/mac_top0/mac_tx0/arp_tx0/arp_destination_mac_addr_reg[45]/C
                         clock pessimism             -0.250     1.713    
    SLICE_X36Y73         FDCE (Hold_fdce_C_D)         0.092     1.805    mac_test0/mac_top0/mac_tx0/arp_tx0/arp_destination_mac_addr_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 mac_test0/mac_top0/mac_rx0/ip0/check_out_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/mac_rx0/ip0/checkout_buf_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.140%)  route 0.239ns (62.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.879    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        0.550     1.455    mac_test0/mac_top0/mac_rx0/ip0/gmii_tx_clk
    SLICE_X31Y79         FDCE                                         r  mac_test0/mac_top0/mac_rx0/ip0/check_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDCE (Prop_fdce_C_Q)         0.141     1.596 r  mac_test0/mac_top0/mac_rx0/ip0/check_out_reg[14]/Q
                         net (fo=1, routed)           0.239     1.834    mac_test0/mac_top0/mac_rx0/ip0/check_out[14]
    SLICE_X36Y79         FDCE                                         r  mac_test0/mac_top0/mac_rx0/ip0/checkout_buf_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.122    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.151 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        0.817     1.967    mac_test0/mac_top0/mac_rx0/ip0/gmii_tx_clk
    SLICE_X36Y79         FDCE                                         r  mac_test0/mac_top0/mac_rx0/ip0/checkout_buf_reg[14]/C
                         clock pessimism             -0.250     1.717    
    SLICE_X36Y79         FDCE (Hold_fdce_C_D)         0.066     1.783    mac_test0/mac_top0/mac_rx0/ip0/checkout_buf_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 mac_test0/mac_top0/mac_rx0/ip0/check_out_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/mac_rx0/ip0/checkout_buf_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.140%)  route 0.249ns (63.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.879    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        0.549     1.454    mac_test0/mac_top0/mac_rx0/ip0/gmii_tx_clk
    SLICE_X31Y78         FDCE                                         r  mac_test0/mac_top0/mac_rx0/ip0/check_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDCE (Prop_fdce_C_Q)         0.141     1.595 r  mac_test0/mac_top0/mac_rx0/ip0/check_out_reg[11]/Q
                         net (fo=1, routed)           0.249     1.844    mac_test0/mac_top0/mac_rx0/ip0/check_out[11]
    SLICE_X36Y78         FDCE                                         r  mac_test0/mac_top0/mac_rx0/ip0/checkout_buf_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.122    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.151 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        0.816     1.966    mac_test0/mac_top0/mac_rx0/ip0/gmii_tx_clk
    SLICE_X36Y78         FDCE                                         r  mac_test0/mac_top0/mac_rx0/ip0/checkout_buf_reg[11]/C
                         clock pessimism             -0.250     1.716    
    SLICE_X36Y78         FDCE (Hold_fdce_C_D)         0.075     1.791    mac_test0/mac_top0/mac_rx0/ip0/checkout_buf_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 mac_test0/mac_top0/icmp0/ram_write_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.949%)  route 0.153ns (52.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.879    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        0.552     1.457    mac_test0/mac_top0/icmp0/gmii_tx_clk
    SLICE_X48Y77         FDCE                                         r  mac_test0/mac_top0/icmp0/ram_write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDCE (Prop_fdce_C_Q)         0.141     1.598 r  mac_test0/mac_top0/icmp0/ram_write_addr_reg[1]/Q
                         net (fo=1, routed)           0.153     1.751    mac_test0/mac_top0/icmp0/icmp_receive_ram/Q[1]
    RAMB18_X1Y30         RAMB18E1                                     r  mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.122    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.151 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        0.862     2.013    mac_test0/mac_top0/icmp0/icmp_receive_ram/gmii_tx_clk
    RAMB18_X1Y30         RAMB18E1                                     r  mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/CLKARDCLK
                         clock pessimism             -0.499     1.513    
    RAMB18_X1Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.696    mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 mac_test0/mac_top0/icmp0/ram_write_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.906%)  route 0.153ns (52.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.879    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        0.552     1.457    mac_test0/mac_top0/icmp0/gmii_tx_clk
    SLICE_X48Y77         FDCE                                         r  mac_test0/mac_top0/icmp0/ram_write_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDCE (Prop_fdce_C_Q)         0.141     1.598 r  mac_test0/mac_top0/icmp0/ram_write_addr_reg[0]/Q
                         net (fo=1, routed)           0.153     1.751    mac_test0/mac_top0/icmp0/icmp_receive_ram/Q[0]
    RAMB18_X1Y30         RAMB18E1                                     r  mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.122    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.151 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        0.862     2.013    mac_test0/mac_top0/icmp0/icmp_receive_ram/gmii_tx_clk
    RAMB18_X1Y30         RAMB18E1                                     r  mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/CLKARDCLK
                         clock pessimism             -0.499     1.513    
    RAMB18_X1Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.696    mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 mac_test0/mac_top0/mac_rx0/ip0/check_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/mac_rx0/ip0/checkout_buf_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.420%)  route 0.257ns (64.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.879    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        0.549     1.454    mac_test0/mac_top0/mac_rx0/ip0/gmii_tx_clk
    SLICE_X31Y77         FDCE                                         r  mac_test0/mac_top0/mac_rx0/ip0/check_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDCE (Prop_fdce_C_Q)         0.141     1.595 r  mac_test0/mac_top0/mac_rx0/ip0/check_out_reg[6]/Q
                         net (fo=1, routed)           0.257     1.852    mac_test0/mac_top0/mac_rx0/ip0/check_out[6]
    SLICE_X36Y79         FDCE                                         r  mac_test0/mac_top0/mac_rx0/ip0/checkout_buf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.122    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.151 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        0.817     1.967    mac_test0/mac_top0/mac_rx0/ip0/gmii_tx_clk
    SLICE_X36Y79         FDCE                                         r  mac_test0/mac_top0/mac_rx0/ip0/checkout_buf_reg[6]/C
                         clock pessimism             -0.250     1.717    
    SLICE_X36Y79         FDCE (Hold_fdce_C_D)         0.070     1.787    mac_test0/mac_top0/mac_rx0/ip0/checkout_buf_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 mac_test0/mac_top0/cache0/arp_cache_reg[38]/C
                            (rising edge-triggered cell FDPE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/cache0/destination_mac_addr_reg[38]/D
                            (rising edge-triggered cell FDPE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.247ns (57.685%)  route 0.181ns (42.315%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.879    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        0.545     1.450    mac_test0/mac_top0/cache0/gmii_tx_clk
    SLICE_X34Y75         FDPE                                         r  mac_test0/mac_top0/cache0/arp_cache_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDPE (Prop_fdpe_C_Q)         0.148     1.598 r  mac_test0/mac_top0/cache0/arp_cache_reg[38]/Q
                         net (fo=2, routed)           0.181     1.779    mac_test0/mac_top0/cache0/arp_cache_reg_n_0_[38]
    SLICE_X36Y75         LUT2 (Prop_lut2_I1_O)        0.099     1.878 r  mac_test0/mac_top0/cache0/destination_mac_addr[38]_i_1/O
                         net (fo=1, routed)           0.000     1.878    mac_test0/mac_top0/cache0/destination_mac_addr[38]_i_1_n_0
    SLICE_X36Y75         FDPE                                         r  mac_test0/mac_top0/cache0/destination_mac_addr_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.122    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.151 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        0.811     1.962    mac_test0/mac_top0/cache0/gmii_tx_clk
    SLICE_X36Y75         FDPE                                         r  mac_test0/mac_top0/cache0/destination_mac_addr_reg[38]/C
                         clock pessimism             -0.250     1.712    
    SLICE_X36Y75         FDPE (Hold_fdpe_C_D)         0.092     1.804    mac_test0/mac_top0/cache0/destination_mac_addr_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 mac_test0/mac_top0/cache0/destination_mac_addr_reg[38]/C
                            (rising edge-triggered cell FDPE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/mac_tx0/arp_tx0/arp_destination_mac_addr_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.188ns (40.313%)  route 0.278ns (59.687%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.879    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        0.546     1.451    mac_test0/mac_top0/cache0/gmii_tx_clk
    SLICE_X36Y75         FDPE                                         r  mac_test0/mac_top0/cache0/destination_mac_addr_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDPE (Prop_fdpe_C_Q)         0.141     1.592 r  mac_test0/mac_top0/cache0/destination_mac_addr_reg[38]/Q
                         net (fo=2, routed)           0.278     1.870    mac_test0/mac_top0/cache0/destination_mac_addr[38]
    SLICE_X34Y74         LUT3 (Prop_lut3_I0_O)        0.047     1.917 r  mac_test0/mac_top0/cache0/arp_destination_mac_addr[38]_i_1/O
                         net (fo=1, routed)           0.000     1.917    mac_test0/mac_top0/mac_tx0/arp_tx0/destination_mac_addr_reg[47][38]
    SLICE_X34Y74         FDCE                                         r  mac_test0/mac_top0/mac_tx0/arp_tx0/arp_destination_mac_addr_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.122    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.151 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        0.811     1.961    mac_test0/mac_top0/mac_tx0/arp_tx0/gmii_tx_clk
    SLICE_X34Y74         FDCE                                         r  mac_test0/mac_top0/mac_tx0/arp_tx0/arp_destination_mac_addr_reg[38]/C
                         clock pessimism             -0.250     1.711    
    SLICE_X34Y74         FDCE (Hold_fdce_C_D)         0.131     1.842    mac_test0/mac_top0/mac_tx0/arp_tx0/arp_destination_mac_addr_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 mac_test0/mac_top0/mac_rx0/ip0/check_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/mac_rx0/ip0/checkout_buf_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.031%)  route 0.273ns (65.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.879    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        0.549     1.454    mac_test0/mac_top0/mac_rx0/ip0/gmii_tx_clk
    SLICE_X31Y78         FDCE                                         r  mac_test0/mac_top0/mac_rx0/ip0/check_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDCE (Prop_fdce_C_Q)         0.141     1.595 r  mac_test0/mac_top0/mac_rx0/ip0/check_out_reg[8]/Q
                         net (fo=1, routed)           0.273     1.868    mac_test0/mac_top0/mac_rx0/ip0/check_out[8]
    SLICE_X36Y79         FDCE                                         r  mac_test0/mac_top0/mac_rx0/ip0/checkout_buf_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.122    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.151 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        0.817     1.967    mac_test0/mac_top0/mac_rx0/ip0/gmii_tx_clk
    SLICE_X36Y79         FDCE                                         r  mac_test0/mac_top0/mac_rx0/ip0/checkout_buf_reg[8]/C
                         clock pessimism             -0.250     1.717    
    SLICE_X36Y79         FDCE (Hold_fdce_C_D)         0.072     1.789    mac_test0/mac_top0/mac_rx0/ip0/checkout_buf_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 mac_test0/mac_top0/cache0/destination_mac_addr_reg[19]/C
                            (rising edge-triggered cell FDPE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/mac_tx0/arp_tx0/arp_destination_mac_addr_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (42.017%)  route 0.257ns (57.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.879    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        0.546     1.451    mac_test0/mac_top0/cache0/gmii_tx_clk
    SLICE_X35Y73         FDPE                                         r  mac_test0/mac_top0/cache0/destination_mac_addr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDPE (Prop_fdpe_C_Q)         0.141     1.592 r  mac_test0/mac_top0/cache0/destination_mac_addr_reg[19]/Q
                         net (fo=2, routed)           0.257     1.848    mac_test0/mac_top0/cache0/destination_mac_addr[19]
    SLICE_X36Y72         LUT3 (Prop_lut3_I0_O)        0.045     1.893 r  mac_test0/mac_top0/cache0/arp_destination_mac_addr[19]_i_1/O
                         net (fo=1, routed)           0.000     1.893    mac_test0/mac_top0/mac_tx0/arp_tx0/destination_mac_addr_reg[47][19]
    SLICE_X36Y72         FDCE                                         r  mac_test0/mac_top0/mac_tx0/arp_tx0/arp_destination_mac_addr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.122    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.151 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        0.814     1.965    mac_test0/mac_top0/mac_tx0/arp_tx0/gmii_tx_clk
    SLICE_X36Y72         FDCE                                         r  mac_test0/mac_top0/mac_tx0/arp_tx0/arp_destination_mac_addr_reg[19]/C
                         clock pessimism             -0.250     1.715    
    SLICE_X36Y72         FDCE (Hold_fdce_C_D)         0.091     1.806    mac_test0/mac_top0/mac_tx0/arp_tx0/arp_destination_mac_addr_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.088    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { rgmii_rxc }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X1Y30    mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X1Y30    mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y19    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y67    util_gmii_to_rgmii_m0/gen_tx_data[2].rgmii_td_out/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y71    util_gmii_to_rgmii_m0/gen_tx_data[3].rgmii_td_out/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y73    util_gmii_to_rgmii_m0/genblk2[0].rgmii_rx_iddr/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y52    util_gmii_to_rgmii_m0/genblk2[1].rgmii_rx_iddr/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y57    util_gmii_to_rgmii_m0/genblk2[2].rgmii_rx_iddr/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y78    util_gmii_to_rgmii_m0/genblk2[3].rgmii_rx_iddr/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X2Y85     mac_test0/vsync_posedge_buf_reg[7]_srl8_mac_test0_vsync_posedge_buf_reg_c_6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X2Y85     mac_test0/vsync_posedge_buf_reg[7]_srl8_mac_test0_vsync_posedge_buf_reg_c_6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X6Y100    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X6Y100    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X0Y130    mac_test0/cmos_href_d0_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X10Y79    mac_test0/mac_top0/mac_tx0/ip0/ip_send_data_length_d0_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X10Y79    mac_test0/mac_top0/mac_tx0/ip0/ip_send_data_length_d0_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X10Y79    mac_test0/mac_top0/mac_tx0/ip0/ip_send_data_length_d0_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X2Y70     mac_test0/mac_top0/mac_tx0/mac0/mac_data_valid_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X2Y70     mac_test0/mac_top0/mac_tx0/mac0/mac_data_valid_tmp_reg/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X6Y100    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X2Y85     mac_test0/vsync_posedge_buf_reg[7]_srl8_mac_test0_vsync_posedge_buf_reg_c_6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X2Y85     mac_test0/vsync_posedge_buf_reg[7]_srl8_mac_test0_vsync_posedge_buf_reg_c_6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X6Y100    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y101    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y101    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X5Y84     mac_test0/cmos_vsync_d2_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X37Y77    mac_test0/mac_top0/icmp0/state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X34Y76    mac_test0/mac_top0/mac_rx0/ip0/ip_rec_destination_addr_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X33Y77    mac_test0/mac_top0/mac_rx0/ip0/ip_rec_destination_addr_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       14.117ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.117ns  (required time - arrival time)
  Source:                 i2c_config_m0/lut_index_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/txr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.907ns  (logic 1.362ns (23.058%)  route 4.545ns (76.942%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.064ns = ( 25.064 - 20.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.739     5.303    i2c_config_m0/sys_clk_IBUF_BUFG
    SLICE_X11Y140        FDCE                                         r  i2c_config_m0/lut_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y140        FDCE (Prop_fdce_C_Q)         0.456     5.759 r  i2c_config_m0/lut_index_reg[3]/Q
                         net (fo=97, routed)          2.420     8.179    i2c_config_m0/i2c_master_top_m0/Q[3]
    SLICE_X10Y138        LUT6 (Prop_lut6_I4_O)        0.124     8.303 r  i2c_config_m0/i2c_master_top_m0/txr[3]_i_20/O
                         net (fo=1, routed)           0.000     8.303    i2c_config_m0/i2c_master_top_m0/txr[3]_i_20_n_0
    SLICE_X10Y138        MUXF7 (Prop_muxf7_I0_O)      0.241     8.544 r  i2c_config_m0/i2c_master_top_m0/txr_reg[3]_i_14/O
                         net (fo=1, routed)           0.000     8.544    i2c_config_m0/i2c_master_top_m0/txr_reg[3]_i_14_n_0
    SLICE_X10Y138        MUXF8 (Prop_muxf8_I0_O)      0.098     8.642 r  i2c_config_m0/i2c_master_top_m0/txr_reg[3]_i_7/O
                         net (fo=1, routed)           0.949     9.591    i2c_config_m0/i2c_master_top_m0/txr_reg[3]_i_7_n_0
    SLICE_X8Y138         LUT6 (Prop_lut6_I3_O)        0.319     9.910 r  i2c_config_m0/i2c_master_top_m0/txr[3]_i_3/O
                         net (fo=1, routed)           1.176    11.086    i2c_config_m0/i2c_master_top_m0/txr[3]_i_3_n_0
    SLICE_X5Y139         LUT6 (Prop_lut6_I4_O)        0.124    11.210 r  i2c_config_m0/i2c_master_top_m0/txr[3]_i_1/O
                         net (fo=1, routed)           0.000    11.210    i2c_config_m0/i2c_master_top_m0/txr_0[3]
    SLICE_X5Y139         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/txr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.680    25.064    i2c_config_m0/i2c_master_top_m0/sys_clk_IBUF_BUFG
    SLICE_X5Y139         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/txr_reg[3]/C
                         clock pessimism              0.267    25.331    
                         clock uncertainty           -0.035    25.295    
    SLICE_X5Y139         FDCE (Setup_fdce_C_D)        0.031    25.326    i2c_config_m0/i2c_master_top_m0/txr_reg[3]
  -------------------------------------------------------------------
                         required time                         25.326    
                         arrival time                         -11.210    
  -------------------------------------------------------------------
                         slack                                 14.117    

Slack (MET) :             14.128ns  (required time - arrival time)
  Source:                 i2c_config_m0/lut_index_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/txr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.894ns  (logic 1.182ns (20.055%)  route 4.712ns (79.945%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.064ns = ( 25.064 - 20.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.739     5.303    i2c_config_m0/sys_clk_IBUF_BUFG
    SLICE_X11Y140        FDCE                                         r  i2c_config_m0/lut_index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y140        FDCE (Prop_fdce_C_Q)         0.456     5.759 r  i2c_config_m0/lut_index_reg[4]/Q
                         net (fo=97, routed)          2.122     7.881    i2c_config_m0/i2c_master_top_m0/Q[4]
    SLICE_X9Y140         LUT2 (Prop_lut2_I1_O)        0.152     8.033 r  i2c_config_m0/i2c_master_top_m0/txr[7]_i_19/O
                         net (fo=1, routed)           0.658     8.691    i2c_config_m0/i2c_master_top_m0/txr[7]_i_19_n_0
    SLICE_X8Y140         LUT6 (Prop_lut6_I0_O)        0.326     9.017 r  i2c_config_m0/i2c_master_top_m0/txr[7]_i_12/O
                         net (fo=1, routed)           0.897     9.914    i2c_config_m0/i2c_master_top_m0/txr[7]_i_12_n_0
    SLICE_X8Y140         LUT6 (Prop_lut6_I4_O)        0.124    10.038 r  i2c_config_m0/i2c_master_top_m0/txr[7]_i_4/O
                         net (fo=1, routed)           1.034    11.072    i2c_config_m0/i2c_master_top_m0/txr[7]_i_4_n_0
    SLICE_X5Y140         LUT6 (Prop_lut6_I2_O)        0.124    11.196 r  i2c_config_m0/i2c_master_top_m0/txr[7]_i_1/O
                         net (fo=1, routed)           0.000    11.196    i2c_config_m0/i2c_master_top_m0/txr_0[7]
    SLICE_X5Y140         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/txr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.680    25.064    i2c_config_m0/i2c_master_top_m0/sys_clk_IBUF_BUFG
    SLICE_X5Y140         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/txr_reg[7]/C
                         clock pessimism              0.267    25.331    
                         clock uncertainty           -0.035    25.295    
    SLICE_X5Y140         FDCE (Setup_fdce_C_D)        0.029    25.324    i2c_config_m0/i2c_master_top_m0/txr_reg[7]
  -------------------------------------------------------------------
                         required time                         25.324    
                         arrival time                         -11.196    
  -------------------------------------------------------------------
                         slack                                 14.128    

Slack (MET) :             14.314ns  (required time - arrival time)
  Source:                 i2c_config_m0/lut_index_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/txr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.706ns  (logic 0.952ns (16.683%)  route 4.754ns (83.317%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.063ns = ( 25.063 - 20.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.739     5.303    i2c_config_m0/sys_clk_IBUF_BUFG
    SLICE_X11Y140        FDCE                                         r  i2c_config_m0/lut_index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y140        FDCE (Prop_fdce_C_Q)         0.456     5.759 r  i2c_config_m0/lut_index_reg[4]/Q
                         net (fo=97, routed)          2.122     7.881    i2c_config_m0/i2c_master_top_m0/Q[4]
    SLICE_X9Y140         LUT5 (Prop_lut5_I1_O)        0.124     8.005 r  i2c_config_m0/i2c_master_top_m0/txr[7]_i_13/O
                         net (fo=1, routed)           0.812     8.817    i2c_config_m0/i2c_master_top_m0/txr[7]_i_13_n_0
    SLICE_X9Y141         LUT6 (Prop_lut6_I1_O)        0.124     8.941 r  i2c_config_m0/i2c_master_top_m0/txr[7]_i_6/O
                         net (fo=3, routed)           0.904     9.845    i2c_config_m0/i2c_master_top_m0/cmos1_lut_data[31]
    SLICE_X5Y140         LUT6 (Prop_lut6_I4_O)        0.124     9.969 r  i2c_config_m0/i2c_master_top_m0/txr[2]_i_4/O
                         net (fo=2, routed)           0.916    10.885    i2c_config_m0/i2c_master_top_m0/txr[2]_i_4_n_0
    SLICE_X7Y138         LUT6 (Prop_lut6_I5_O)        0.124    11.009 r  i2c_config_m0/i2c_master_top_m0/txr[2]_i_1/O
                         net (fo=1, routed)           0.000    11.009    i2c_config_m0/i2c_master_top_m0/txr_0[2]
    SLICE_X7Y138         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/txr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.679    25.063    i2c_config_m0/i2c_master_top_m0/sys_clk_IBUF_BUFG
    SLICE_X7Y138         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/txr_reg[2]/C
                         clock pessimism              0.267    25.330    
                         clock uncertainty           -0.035    25.294    
    SLICE_X7Y138         FDCE (Setup_fdce_C_D)        0.029    25.323    i2c_config_m0/i2c_master_top_m0/txr_reg[2]
  -------------------------------------------------------------------
                         required time                         25.323    
                         arrival time                         -11.009    
  -------------------------------------------------------------------
                         slack                                 14.314    

Slack (MET) :             14.403ns  (required time - arrival time)
  Source:                 i2c_config_m1/lut_index_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i2c_config_m1/i2c_master_top_m0/txr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.553ns  (logic 0.952ns (17.145%)  route 4.601ns (82.855%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 24.999 - 20.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.740     5.304    i2c_config_m1/sys_clk_IBUF_BUFG
    SLICE_X15Y145        FDCE                                         r  i2c_config_m1/lut_index_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y145        FDCE (Prop_fdce_C_Q)         0.456     5.760 r  i2c_config_m1/lut_index_reg[6]/Q
                         net (fo=94, routed)          1.871     7.631    i2c_config_m1/i2c_master_top_m0/Q[6]
    SLICE_X14Y146        LUT5 (Prop_lut5_I4_O)        0.124     7.755 r  i2c_config_m1/i2c_master_top_m0/txr[7]_i_13__0/O
                         net (fo=1, routed)           0.689     8.444    i2c_config_m1/i2c_master_top_m0/txr[7]_i_13__0_n_0
    SLICE_X14Y146        LUT6 (Prop_lut6_I1_O)        0.124     8.568 r  i2c_config_m1/i2c_master_top_m0/txr[7]_i_6__0/O
                         net (fo=3, routed)           1.090     9.658    i2c_config_m1/i2c_master_top_m0/cmos2_lut_data[31]
    SLICE_X10Y147        LUT6 (Prop_lut6_I4_O)        0.124     9.782 r  i2c_config_m1/i2c_master_top_m0/txr[2]_i_4__0/O
                         net (fo=2, routed)           0.950    10.732    i2c_config_m1/i2c_master_top_m0/txr[2]_i_4__0_n_0
    SLICE_X11Y144        LUT6 (Prop_lut6_I5_O)        0.124    10.856 r  i2c_config_m1/i2c_master_top_m0/txr[1]_i_1__0/O
                         net (fo=1, routed)           0.000    10.856    i2c_config_m1/i2c_master_top_m0/txr[1]
    SLICE_X11Y144        FDCE                                         r  i2c_config_m1/i2c_master_top_m0/txr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.615    24.999    i2c_config_m1/i2c_master_top_m0/sys_clk_IBUF_BUFG
    SLICE_X11Y144        FDCE                                         r  i2c_config_m1/i2c_master_top_m0/txr_reg[1]/C
                         clock pessimism              0.267    25.266    
                         clock uncertainty           -0.035    25.230    
    SLICE_X11Y144        FDCE (Setup_fdce_C_D)        0.029    25.259    i2c_config_m1/i2c_master_top_m0/txr_reg[1]
  -------------------------------------------------------------------
                         required time                         25.259    
                         arrival time                         -10.856    
  -------------------------------------------------------------------
                         slack                                 14.403    

Slack (MET) :             14.406ns  (required time - arrival time)
  Source:                 i2c_config_m1/lut_index_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i2c_config_m1/i2c_master_top_m0/txr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.552ns  (logic 0.952ns (17.148%)  route 4.600ns (82.852%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 24.999 - 20.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.740     5.304    i2c_config_m1/sys_clk_IBUF_BUFG
    SLICE_X15Y145        FDCE                                         r  i2c_config_m1/lut_index_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y145        FDCE (Prop_fdce_C_Q)         0.456     5.760 r  i2c_config_m1/lut_index_reg[6]/Q
                         net (fo=94, routed)          1.871     7.631    i2c_config_m1/i2c_master_top_m0/Q[6]
    SLICE_X14Y146        LUT5 (Prop_lut5_I4_O)        0.124     7.755 r  i2c_config_m1/i2c_master_top_m0/txr[7]_i_13__0/O
                         net (fo=1, routed)           0.689     8.444    i2c_config_m1/i2c_master_top_m0/txr[7]_i_13__0_n_0
    SLICE_X14Y146        LUT6 (Prop_lut6_I1_O)        0.124     8.568 r  i2c_config_m1/i2c_master_top_m0/txr[7]_i_6__0/O
                         net (fo=3, routed)           1.090     9.658    i2c_config_m1/i2c_master_top_m0/cmos2_lut_data[31]
    SLICE_X10Y147        LUT6 (Prop_lut6_I4_O)        0.124     9.782 r  i2c_config_m1/i2c_master_top_m0/txr[2]_i_4__0/O
                         net (fo=2, routed)           0.949    10.731    i2c_config_m1/i2c_master_top_m0/txr[2]_i_4__0_n_0
    SLICE_X11Y144        LUT6 (Prop_lut6_I5_O)        0.124    10.855 r  i2c_config_m1/i2c_master_top_m0/txr[2]_i_1__0/O
                         net (fo=1, routed)           0.000    10.855    i2c_config_m1/i2c_master_top_m0/txr[2]
    SLICE_X11Y144        FDCE                                         r  i2c_config_m1/i2c_master_top_m0/txr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.615    24.999    i2c_config_m1/i2c_master_top_m0/sys_clk_IBUF_BUFG
    SLICE_X11Y144        FDCE                                         r  i2c_config_m1/i2c_master_top_m0/txr_reg[2]/C
                         clock pessimism              0.267    25.266    
                         clock uncertainty           -0.035    25.230    
    SLICE_X11Y144        FDCE (Setup_fdce_C_D)        0.031    25.261    i2c_config_m1/i2c_master_top_m0/txr_reg[2]
  -------------------------------------------------------------------
                         required time                         25.261    
                         arrival time                         -10.855    
  -------------------------------------------------------------------
                         slack                                 14.406    

Slack (MET) :             14.574ns  (required time - arrival time)
  Source:                 i2c_config_m0/lut_index_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/txr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.448ns  (logic 0.952ns (17.474%)  route 4.496ns (82.526%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.065ns = ( 25.065 - 20.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.739     5.303    i2c_config_m0/sys_clk_IBUF_BUFG
    SLICE_X11Y140        FDCE                                         r  i2c_config_m0/lut_index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y140        FDCE (Prop_fdce_C_Q)         0.456     5.759 r  i2c_config_m0/lut_index_reg[4]/Q
                         net (fo=97, routed)          2.122     7.881    i2c_config_m0/i2c_master_top_m0/Q[4]
    SLICE_X9Y140         LUT5 (Prop_lut5_I1_O)        0.124     8.005 r  i2c_config_m0/i2c_master_top_m0/txr[7]_i_13/O
                         net (fo=1, routed)           0.812     8.817    i2c_config_m0/i2c_master_top_m0/txr[7]_i_13_n_0
    SLICE_X9Y141         LUT6 (Prop_lut6_I1_O)        0.124     8.941 r  i2c_config_m0/i2c_master_top_m0/txr[7]_i_6/O
                         net (fo=3, routed)           0.529     9.470    i2c_config_m0/i2c_master_top_m0/cmos1_lut_data[31]
    SLICE_X8Y141         LUT6 (Prop_lut6_I4_O)        0.124     9.594 r  i2c_config_m0/i2c_master_top_m0/txr[6]_i_3/O
                         net (fo=1, routed)           1.033    10.627    i2c_config_m0/i2c_master_top_m0/txr[6]_i_3_n_0
    SLICE_X5Y141         LUT6 (Prop_lut6_I4_O)        0.124    10.751 r  i2c_config_m0/i2c_master_top_m0/txr[6]_i_1/O
                         net (fo=1, routed)           0.000    10.751    i2c_config_m0/i2c_master_top_m0/txr_0[6]
    SLICE_X5Y141         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/txr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.681    25.065    i2c_config_m0/i2c_master_top_m0/sys_clk_IBUF_BUFG
    SLICE_X5Y141         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/txr_reg[6]/C
                         clock pessimism              0.267    25.332    
                         clock uncertainty           -0.035    25.296    
    SLICE_X5Y141         FDCE (Setup_fdce_C_D)        0.029    25.325    i2c_config_m0/i2c_master_top_m0/txr_reg[6]
  -------------------------------------------------------------------
                         required time                         25.325    
                         arrival time                         -10.751    
  -------------------------------------------------------------------
                         slack                                 14.574    

Slack (MET) :             14.592ns  (required time - arrival time)
  Source:                 reset_m0/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_m0/cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.915ns  (logic 0.890ns (18.107%)  route 4.025ns (81.893%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.063ns = ( 25.063 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.808     5.372    reset_m0/sys_clk_IBUF_BUFG
    SLICE_X2Y108         FDRE                                         r  reset_m0/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDRE (Prop_fdre_C_Q)         0.518     5.890 r  reset_m0/cnt_reg[11]/Q
                         net (fo=2, routed)           0.889     6.779    reset_m0/cnt_reg_n_0_[11]
    SLICE_X2Y108         LUT4 (Prop_lut4_I2_O)        0.124     6.903 r  reset_m0/cnt[27]_i_6/O
                         net (fo=1, routed)           0.658     7.561    reset_m0/cnt[27]_i_6_n_0
    SLICE_X2Y107         LUT6 (Prop_lut6_I5_O)        0.124     7.685 r  reset_m0/cnt[27]_i_2/O
                         net (fo=28, routed)          1.949     9.635    reset_m0/cnt[27]_i_2_n_0
    SLICE_X2Y111         LUT3 (Prop_lut3_I0_O)        0.124     9.759 r  reset_m0/cnt[27]_i_1/O
                         net (fo=2, routed)           0.528    10.287    reset_m0/cnt[27]_i_1_n_0
    SLICE_X3Y112         FDRE                                         r  reset_m0/cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.679    25.063    reset_m0/sys_clk_IBUF_BUFG
    SLICE_X3Y112         FDRE                                         r  reset_m0/cnt_reg[26]/C
                         clock pessimism              0.281    25.344    
                         clock uncertainty           -0.035    25.308    
    SLICE_X3Y112         FDRE (Setup_fdre_C_R)       -0.429    24.879    reset_m0/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         24.879    
                         arrival time                         -10.287    
  -------------------------------------------------------------------
                         slack                                 14.592    

Slack (MET) :             14.592ns  (required time - arrival time)
  Source:                 reset_m0/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_m0/cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.915ns  (logic 0.890ns (18.107%)  route 4.025ns (81.893%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.063ns = ( 25.063 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.808     5.372    reset_m0/sys_clk_IBUF_BUFG
    SLICE_X2Y108         FDRE                                         r  reset_m0/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDRE (Prop_fdre_C_Q)         0.518     5.890 r  reset_m0/cnt_reg[11]/Q
                         net (fo=2, routed)           0.889     6.779    reset_m0/cnt_reg_n_0_[11]
    SLICE_X2Y108         LUT4 (Prop_lut4_I2_O)        0.124     6.903 r  reset_m0/cnt[27]_i_6/O
                         net (fo=1, routed)           0.658     7.561    reset_m0/cnt[27]_i_6_n_0
    SLICE_X2Y107         LUT6 (Prop_lut6_I5_O)        0.124     7.685 r  reset_m0/cnt[27]_i_2/O
                         net (fo=28, routed)          1.949     9.635    reset_m0/cnt[27]_i_2_n_0
    SLICE_X2Y111         LUT3 (Prop_lut3_I0_O)        0.124     9.759 r  reset_m0/cnt[27]_i_1/O
                         net (fo=2, routed)           0.528    10.287    reset_m0/cnt[27]_i_1_n_0
    SLICE_X3Y112         FDRE                                         r  reset_m0/cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.679    25.063    reset_m0/sys_clk_IBUF_BUFG
    SLICE_X3Y112         FDRE                                         r  reset_m0/cnt_reg[27]/C
                         clock pessimism              0.281    25.344    
                         clock uncertainty           -0.035    25.308    
    SLICE_X3Y112         FDRE (Setup_fdre_C_R)       -0.429    24.879    reset_m0/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         24.879    
                         arrival time                         -10.287    
  -------------------------------------------------------------------
                         slack                                 14.592    

Slack (MET) :             14.725ns  (required time - arrival time)
  Source:                 i2c_config_m0/lut_index_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/txr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.295ns  (logic 1.331ns (25.136%)  route 3.964ns (74.864%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.062ns = ( 25.062 - 20.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.739     5.303    i2c_config_m0/sys_clk_IBUF_BUFG
    SLICE_X11Y140        FDCE                                         r  i2c_config_m0/lut_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y140        FDCE (Prop_fdce_C_Q)         0.456     5.759 r  i2c_config_m0/lut_index_reg[3]/Q
                         net (fo=97, routed)          2.445     8.203    i2c_config_m0/i2c_master_top_m0/Q[3]
    SLICE_X3Y137         LUT6 (Prop_lut6_I1_O)        0.124     8.327 r  i2c_config_m0/i2c_master_top_m0/txr[1]_i_23/O
                         net (fo=1, routed)           0.000     8.327    i2c_config_m0/i2c_master_top_m0/txr[1]_i_23_n_0
    SLICE_X3Y137         MUXF7 (Prop_muxf7_I1_O)      0.217     8.544 r  i2c_config_m0/i2c_master_top_m0/txr_reg[1]_i_15/O
                         net (fo=1, routed)           0.000     8.544    i2c_config_m0/i2c_master_top_m0/txr_reg[1]_i_15_n_0
    SLICE_X3Y137         MUXF8 (Prop_muxf8_I1_O)      0.094     8.638 r  i2c_config_m0/i2c_master_top_m0/txr_reg[1]_i_7/O
                         net (fo=1, routed)           1.087     9.725    i2c_config_m0/i2c_master_top_m0/txr_reg[1]_i_7_n_0
    SLICE_X5Y137         LUT6 (Prop_lut6_I3_O)        0.316    10.041 r  i2c_config_m0/i2c_master_top_m0/txr[1]_i_3/O
                         net (fo=1, routed)           0.433    10.474    i2c_config_m0/i2c_master_top_m0/txr[1]_i_3_n_0
    SLICE_X5Y137         LUT6 (Prop_lut6_I4_O)        0.124    10.598 r  i2c_config_m0/i2c_master_top_m0/txr[1]_i_1/O
                         net (fo=1, routed)           0.000    10.598    i2c_config_m0/i2c_master_top_m0/txr_0[1]
    SLICE_X5Y137         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/txr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.678    25.062    i2c_config_m0/i2c_master_top_m0/sys_clk_IBUF_BUFG
    SLICE_X5Y137         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/txr_reg[1]/C
                         clock pessimism              0.267    25.329    
                         clock uncertainty           -0.035    25.293    
    SLICE_X5Y137         FDCE (Setup_fdce_C_D)        0.029    25.322    i2c_config_m0/i2c_master_top_m0/txr_reg[1]
  -------------------------------------------------------------------
                         required time                         25.322    
                         arrival time                         -10.598    
  -------------------------------------------------------------------
                         slack                                 14.725    

Slack (MET) :             14.850ns  (required time - arrival time)
  Source:                 i2c_config_m1/lut_index_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i2c_config_m1/i2c_master_top_m0/txr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.153ns  (logic 1.362ns (26.429%)  route 3.791ns (73.571%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 24.999 - 20.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.740     5.304    i2c_config_m1/sys_clk_IBUF_BUFG
    SLICE_X16Y146        FDCE                                         r  i2c_config_m1/lut_index_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y146        FDCE (Prop_fdce_C_Q)         0.456     5.760 r  i2c_config_m1/lut_index_reg[7]/Q
                         net (fo=94, routed)          2.368     8.128    i2c_config_m1/i2c_master_top_m0/Q[7]
    SLICE_X11Y147        LUT6 (Prop_lut6_I1_O)        0.124     8.252 r  i2c_config_m1/i2c_master_top_m0/txr[0]_i_17__0/O
                         net (fo=1, routed)           0.000     8.252    i2c_config_m1/i2c_master_top_m0/txr[0]_i_17__0_n_0
    SLICE_X11Y147        MUXF7 (Prop_muxf7_I0_O)      0.238     8.490 r  i2c_config_m1/i2c_master_top_m0/txr_reg[0]_i_9__0/O
                         net (fo=1, routed)           0.000     8.490    i2c_config_m1/i2c_master_top_m0/txr_reg[0]_i_9__0_n_0
    SLICE_X11Y147        MUXF8 (Prop_muxf8_I0_O)      0.104     8.594 r  i2c_config_m1/i2c_master_top_m0/txr_reg[0]_i_5__0/O
                         net (fo=1, routed)           0.754     9.348    i2c_config_m1/i2c_master_top_m0/txr_reg[0]_i_5__0_n_0
    SLICE_X10Y146        LUT5 (Prop_lut5_I2_O)        0.316     9.664 r  i2c_config_m1/i2c_master_top_m0/txr[0]_i_2__0/O
                         net (fo=1, routed)           0.669    10.333    i2c_config_m1/i2c_master_top_m0/txr[0]_i_2__0_n_0
    SLICE_X10Y146        LUT6 (Prop_lut6_I0_O)        0.124    10.457 r  i2c_config_m1/i2c_master_top_m0/txr[0]_i_1__0/O
                         net (fo=1, routed)           0.000    10.457    i2c_config_m1/i2c_master_top_m0/txr[0]
    SLICE_X10Y146        FDCE                                         r  i2c_config_m1/i2c_master_top_m0/txr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.615    24.999    i2c_config_m1/i2c_master_top_m0/sys_clk_IBUF_BUFG
    SLICE_X10Y146        FDCE                                         r  i2c_config_m1/i2c_master_top_m0/txr_reg[0]/C
                         clock pessimism              0.267    25.266    
                         clock uncertainty           -0.035    25.230    
    SLICE_X10Y146        FDCE (Setup_fdce_C_D)        0.077    25.307    i2c_config_m1/i2c_master_top_m0/txr_reg[0]
  -------------------------------------------------------------------
                         required time                         25.307    
                         arrival time                         -10.457    
  -------------------------------------------------------------------
                         slack                                 14.850    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 i2c_config_m1/i2c_master_top_m0/byte_controller/sr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i2c_config_m1/i2c_master_top_m0/byte_controller/sr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.646     1.570    i2c_config_m1/i2c_master_top_m0/byte_controller/sys_clk_IBUF_BUFG
    SLICE_X9Y144         FDRE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/sr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y144         FDRE (Prop_fdre_C_Q)         0.141     1.711 r  i2c_config_m1/i2c_master_top_m0/byte_controller/sr_reg[5]/Q
                         net (fo=1, routed)           0.054     1.765    i2c_config_m1/i2c_master_top_m0/byte_controller/sr_reg_n_0_[5]
    SLICE_X8Y144         LUT4 (Prop_lut4_I3_O)        0.045     1.810 r  i2c_config_m1/i2c_master_top_m0/byte_controller/sr[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.810    i2c_config_m1/i2c_master_top_m0/byte_controller/sr[6]_i_1__0_n_0
    SLICE_X8Y144         FDRE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/sr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.921     2.090    i2c_config_m1/i2c_master_top_m0/byte_controller/sys_clk_IBUF_BUFG
    SLICE_X8Y144         FDRE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/sr_reg[6]/C
                         clock pessimism             -0.508     1.583    
    SLICE_X8Y144         FDRE (Hold_fdre_C_D)         0.121     1.704    i2c_config_m1/i2c_master_top_m0/byte_controller/sr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 i2c_config_m0/lut_index_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i2c_config_m0/lut_index_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.485%)  route 0.102ns (35.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.645     1.569    i2c_config_m0/sys_clk_IBUF_BUFG
    SLICE_X11Y140        FDCE                                         r  i2c_config_m0/lut_index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y140        FDCE (Prop_fdce_C_Q)         0.141     1.710 r  i2c_config_m0/lut_index_reg[4]/Q
                         net (fo=97, routed)          0.102     1.812    i2c_config_m0/cmos1_lut_index[4]
    SLICE_X10Y140        LUT6 (Prop_lut6_I4_O)        0.045     1.857 r  i2c_config_m0/lut_index[5]_i_1/O
                         net (fo=1, routed)           0.000     1.857    i2c_config_m0/lut_index[5]_i_1_n_0
    SLICE_X10Y140        FDCE                                         r  i2c_config_m0/lut_index_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.920     2.089    i2c_config_m0/sys_clk_IBUF_BUFG
    SLICE_X10Y140        FDCE                                         r  i2c_config_m0/lut_index_reg[5]/C
                         clock pessimism             -0.508     1.582    
    SLICE_X10Y140        FDCE (Hold_fdce_C_D)         0.120     1.702    i2c_config_m0/lut_index_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.248%)  route 0.101ns (41.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.671     1.595    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sys_clk_IBUF_BUFG
    SLICE_X0Y136         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y136         FDRE (Prop_fdre_C_Q)         0.141     1.736 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA_reg[1]/Q
                         net (fo=1, routed)           0.101     1.837    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA_reg_n_0_[1]
    SLICE_X2Y135         FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.945     2.114    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sys_clk_IBUF_BUFG
    SLICE_X2Y135         FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[0]/C
                         clock pessimism             -0.505     1.610    
    SLICE_X2Y135         FDSE (Hold_fdse_C_D)         0.052     1.662    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/start_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.674     1.598    i2c_config_m0/i2c_master_top_m0/sys_clk_IBUF_BUFG
    SLICE_X3Y141         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDCE (Prop_fdce_C_Q)         0.141     1.739 r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[13]/Q
                         net (fo=6, routed)           0.123     1.861    i2c_config_m0/i2c_master_top_m0/byte_controller/out[10]
    SLICE_X2Y141         LUT5 (Prop_lut5_I2_O)        0.045     1.906 r  i2c_config_m0/i2c_master_top_m0/byte_controller/start_i_1/O
                         net (fo=1, routed)           0.000     1.906    i2c_config_m0/i2c_master_top_m0/byte_controller_n_2
    SLICE_X2Y141         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.949     2.118    i2c_config_m0/i2c_master_top_m0/sys_clk_IBUF_BUFG
    SLICE_X2Y141         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/start_reg/C
                         clock pessimism             -0.508     1.611    
    SLICE_X2Y141         FDCE (Hold_fdce_C_D)         0.120     1.731    i2c_config_m0/i2c_master_top_m0/start_reg
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 i2c_config_m1/i2c_master_top_m0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i2c_config_m1/i2c_master_top_m0/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.524%)  route 0.126ns (40.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.647     1.571    i2c_config_m1/i2c_master_top_m0/sys_clk_IBUF_BUFG
    SLICE_X9Y148         FDPE                                         r  i2c_config_m1/i2c_master_top_m0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y148         FDPE (Prop_fdpe_C_Q)         0.141     1.712 f  i2c_config_m1/i2c_master_top_m0/FSM_onehot_state_reg[0]/Q
                         net (fo=11, routed)          0.126     1.838    i2c_config_m1/i2c_master_top_m0/byte_controller/out[0]
    SLICE_X8Y148         LUT6 (Prop_lut6_I1_O)        0.045     1.883 r  i2c_config_m1/i2c_master_top_m0/byte_controller/FSM_onehot_state[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.883    i2c_config_m1/i2c_master_top_m0/byte_controller_n_17
    SLICE_X8Y148         FDCE                                         r  i2c_config_m1/i2c_master_top_m0/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.922     2.091    i2c_config_m1/i2c_master_top_m0/sys_clk_IBUF_BUFG
    SLICE_X8Y148         FDCE                                         r  i2c_config_m1/i2c_master_top_m0/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.508     1.584    
    SLICE_X8Y148         FDCE (Hold_fdce_C_D)         0.121     1.705    i2c_config_m1/i2c_master_top_m0/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/sSDA_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/dSDA_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.714%)  route 0.122ns (46.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.676     1.600    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/sys_clk_IBUF_BUFG
    SLICE_X1Y148         FDRE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/sSDA_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y148         FDRE (Prop_fdre_C_Q)         0.141     1.741 r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/sSDA_reg/Q
                         net (fo=4, routed)           0.122     1.862    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/sSDA
    SLICE_X2Y147         FDSE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/dSDA_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.951     2.120    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/sys_clk_IBUF_BUFG
    SLICE_X2Y147         FDSE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/dSDA_reg/C
                         clock pessimism             -0.505     1.616    
    SLICE_X2Y147         FDSE (Hold_fdse_C_D)         0.060     1.676    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/dSDA_reg
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 i2c_config_m1/i2c_master_top_m0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i2c_config_m1/i2c_master_top_m0/FSM_onehot_state_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.855%)  route 0.159ns (46.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.647     1.571    i2c_config_m1/i2c_master_top_m0/sys_clk_IBUF_BUFG
    SLICE_X9Y148         FDPE                                         r  i2c_config_m1/i2c_master_top_m0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y148         FDPE (Prop_fdpe_C_Q)         0.141     1.712 f  i2c_config_m1/i2c_master_top_m0/FSM_onehot_state_reg[0]/Q
                         net (fo=11, routed)          0.159     1.871    i2c_config_m1/i2c_master_top_m0/byte_controller/out[0]
    SLICE_X10Y148        LUT6 (Prop_lut6_I4_O)        0.045     1.916 r  i2c_config_m1/i2c_master_top_m0/byte_controller/FSM_onehot_state[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.916    i2c_config_m1/i2c_master_top_m0/byte_controller_n_14
    SLICE_X10Y148        FDCE                                         r  i2c_config_m1/i2c_master_top_m0/FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.922     2.091    i2c_config_m1/i2c_master_top_m0/sys_clk_IBUF_BUFG
    SLICE_X10Y148        FDCE                                         r  i2c_config_m1/i2c_master_top_m0/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.484     1.608    
    SLICE_X10Y148        FDCE (Hold_fdce_C_D)         0.121     1.729    i2c_config_m1/i2c_master_top_m0/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dscl_oen_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.227ns (80.953%)  route 0.053ns (19.047%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.670     1.594    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sys_clk_IBUF_BUFG
    SLICE_X1Y133         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dscl_oen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y133         FDRE (Prop_fdre_C_Q)         0.128     1.722 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dscl_oen_reg/Q
                         net (fo=1, routed)           0.053     1.775    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dscl_oen
    SLICE_X1Y133         LUT4 (Prop_lut4_I1_O)        0.099     1.874 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_i_1/O
                         net (fo=1, routed)           0.000     1.874    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait0
    SLICE_X1Y133         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.943     2.112    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sys_clk_IBUF_BUFG
    SLICE_X1Y133         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_reg/C
                         clock pessimism             -0.519     1.594    
    SLICE_X1Y133         FDRE (Hold_fdre_C_D)         0.092     1.686    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_reg
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.613%)  route 0.131ns (44.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.676     1.600    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/sys_clk_IBUF_BUFG
    SLICE_X2Y148         FDSE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y148         FDSE (Prop_fdse_C_Q)         0.164     1.764 r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[1]/Q
                         net (fo=2, routed)           0.131     1.895    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg_n_0_[1]
    SLICE_X4Y148         FDSE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.949     2.118    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/sys_clk_IBUF_BUFG
    SLICE_X4Y148         FDSE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[2]/C
                         clock pessimism             -0.484     1.635    
    SLICE_X4Y148         FDSE (Hold_fdse_C_D)         0.070     1.705    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.051%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.671     1.595    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sys_clk_IBUF_BUFG
    SLICE_X1Y135         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y135         FDRE (Prop_fdre_C_Q)         0.141     1.736 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA_reg/Q
                         net (fo=4, routed)           0.109     1.845    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA
    SLICE_X0Y135         LUT4 (Prop_lut4_I0_O)        0.045     1.890 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dout_i_1/O
                         net (fo=1, routed)           0.000     1.890    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dout_i_1_n_0
    SLICE_X0Y135         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.945     2.114    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sys_clk_IBUF_BUFG
    SLICE_X0Y135         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dout_reg/C
                         clock pessimism             -0.507     1.608    
    SLICE_X0Y135         FDRE (Hold_fdre_C_D)         0.091     1.699    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dout_reg
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X5Y137   i2c_config_m0/i2c_master_top_m0/txr_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X7Y138   i2c_config_m0/i2c_master_top_m0/txr_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X14Y147  i2c_config_m1/lut_index_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X14Y147  i2c_config_m1/lut_index_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X13Y145  i2c_config_m1/lut_index_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X14Y147  i2c_config_m1/lut_index_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X16Y145  i2c_config_m1/lut_index_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X15Y145  i2c_config_m1/lut_index_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X16Y146  i2c_config_m1/lut_index_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X7Y138   i2c_config_m0/i2c_master_top_m0/txr_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X13Y145  i2c_config_m1/lut_index_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X15Y145  i2c_config_m1/lut_index_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X14Y145  i2c_config_m1/lut_index_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X14Y145  i2c_config_m1/lut_index_reg[9]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X5Y139   i2c_config_m0/i2c_master_top_m0/txr_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X5Y139   i2c_config_m0/i2c_master_top_m0/txr_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X5Y139   i2c_config_m0/i2c_master_top_m0/txr_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X5Y141   i2c_config_m0/i2c_master_top_m0/txr_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X5Y140   i2c_config_m0/i2c_master_top_m0/txr_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X5Y137   i2c_config_m0/i2c_master_top_m0/txr_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X7Y138   i2c_config_m0/i2c_master_top_m0/txr_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X14Y147  i2c_config_m1/lut_index_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X14Y147  i2c_config_m1/lut_index_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X13Y145  i2c_config_m1/lut_index_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X14Y147  i2c_config_m1/lut_index_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X15Y145  i2c_config_m1/lut_index_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X14Y145  i2c_config_m1/lut_index_reg[8]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X14Y145  i2c_config_m1/lut_index_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X5Y139   i2c_config_m0/i2c_master_top_m0/txr_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  rx_clk
  To Clock:  cmos1_pclk

Setup :            0  Failing Endpoints,  Worst Slack        6.599ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.599ns  (required time - arrival time)
  Source:                 camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.308ns  (logic 0.456ns (34.852%)  route 0.852ns (65.148%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95                                       0.000     0.000 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.852     1.308    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X4Y96          FDRE                                         r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X4Y96          FDRE (Setup_fdre_C_D)       -0.093     7.907    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -1.308    
  -------------------------------------------------------------------
                         slack                                  6.599    

Slack (MET) :             6.704ns  (required time - arrival time)
  Source:                 camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.030ns  (logic 0.419ns (40.695%)  route 0.611ns (59.305%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95                                       0.000     0.000 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.611     1.030    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X4Y96          FDRE                                         r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X4Y96          FDRE (Setup_fdre_C_D)       -0.266     7.734    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.734    
                         arrival time                          -1.030    
  -------------------------------------------------------------------
                         slack                                  6.704    

Slack (MET) :             6.764ns  (required time - arrival time)
  Source:                 camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.180ns  (logic 0.518ns (43.892%)  route 0.662ns (56.108%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98                                       0.000     0.000 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.662     1.180    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[11]
    SLICE_X2Y97          FDRE                                         r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X2Y97          FDRE (Setup_fdre_C_D)       -0.056     7.944    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -1.180    
  -------------------------------------------------------------------
                         slack                                  6.764    

Slack (MET) :             6.814ns  (required time - arrival time)
  Source:                 camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.919ns  (logic 0.419ns (45.584%)  route 0.500ns (54.416%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95                                       0.000     0.000 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.500     0.919    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X4Y96          FDRE                                         r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X4Y96          FDRE (Setup_fdre_C_D)       -0.267     7.733    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.733    
                         arrival time                          -0.919    
  -------------------------------------------------------------------
                         slack                                  6.814    

Slack (MET) :             6.817ns  (required time - arrival time)
  Source:                 camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.088ns  (logic 0.518ns (47.614%)  route 0.570ns (52.386%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95                                       0.000     0.000 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.570     1.088    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X5Y94          FDRE                                         r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X5Y94          FDRE (Setup_fdre_C_D)       -0.095     7.905    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -1.088    
  -------------------------------------------------------------------
                         slack                                  6.817    

Slack (MET) :             6.818ns  (required time - arrival time)
  Source:                 camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.915ns  (logic 0.419ns (45.816%)  route 0.496ns (54.184%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97                                       0.000     0.000 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.496     0.915    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X3Y97          FDRE                                         r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X3Y97          FDRE (Setup_fdre_C_D)       -0.267     7.733    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.733    
                         arrival time                          -0.915    
  -------------------------------------------------------------------
                         slack                                  6.818    

Slack (MET) :             6.820ns  (required time - arrival time)
  Source:                 camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.916ns  (logic 0.478ns (52.155%)  route 0.438ns (47.845%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95                                       0.000     0.000 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.438     0.916    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X5Y94          FDRE                                         r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X5Y94          FDRE (Setup_fdre_C_D)       -0.264     7.736    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.736    
                         arrival time                          -0.916    
  -------------------------------------------------------------------
                         slack                                  6.820    

Slack (MET) :             6.849ns  (required time - arrival time)
  Source:                 camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.881ns  (logic 0.419ns (47.576%)  route 0.462ns (52.424%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95                                       0.000     0.000 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.462     0.881    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X3Y93          FDRE                                         r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X3Y93          FDRE (Setup_fdre_C_D)       -0.270     7.730    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.730    
                         arrival time                          -0.881    
  -------------------------------------------------------------------
                         slack                                  6.849    

Slack (MET) :             6.850ns  (required time - arrival time)
  Source:                 camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.057ns  (logic 0.456ns (43.156%)  route 0.601ns (56.844%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95                                       0.000     0.000 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.601     1.057    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X3Y97          FDRE                                         r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X3Y97          FDRE (Setup_fdre_C_D)       -0.093     7.907    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -1.057    
  -------------------------------------------------------------------
                         slack                                  6.850    

Slack (MET) :             6.990ns  (required time - arrival time)
  Source:                 camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.917ns  (logic 0.456ns (49.726%)  route 0.461ns (50.274%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95                                       0.000     0.000 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.461     0.917    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X3Y93          FDRE                                         r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X3Y93          FDRE (Setup_fdre_C_D)       -0.093     7.907    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -0.917    
  -------------------------------------------------------------------
                         slack                                  6.990    





---------------------------------------------------------------------------------------------------
From Clock:  cmos1_pclk
  To Clock:  cmos2_pclk

Setup :            0  Failing Endpoints,  Worst Slack        0.471ns,  Total Violation        0.000ns
Hold  :           10  Failing Endpoints,  Worst Slack       -0.750ns,  Total Violation       -7.430ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 cmos1_db[4]
                            (input port clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_delay_inst/cmos_data_d1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos2_pclk rise@11.904ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        17.387ns  (logic 1.628ns (9.365%)  route 15.759ns (90.635%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            2.200ns
  Clock Path Skew:        8.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.208ns = ( 20.112 - 11.904 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.200     2.200    
    C18                                               0.000     2.200 r  cmos1_db[4] (IN)
                         net (fo=0)                   0.000     2.200    cmos1_db[4]
    C18                  IBUF (Prop_ibuf_I_O)         1.504     3.704 r  cmos1_db_IBUF[4]_inst/O
                         net (fo=1, routed)           8.069    11.773    cmos_select_inst/cmos1_db_IBUF[2]
    SLICE_X0Y123         LUT3 (Prop_lut3_I0_O)        0.124    11.897 r  cmos_select_inst/cmos_data_d1_reg[2]_srl2_i_1/O
                         net (fo=1, routed)           7.690    19.587    camera_delay_inst/cmos_data[2]
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     11.904    11.904 r  
    A15                                               0.000    11.904 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos2_pclk
    A15                  IBUF (Prop_ibuf_I_O)         1.431    13.335 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.387    17.722    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.100    17.822 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.521    18.343    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.434 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         1.678    20.112    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[2]_srl2/CLK
                         clock pessimism              0.000    20.112    
                         clock uncertainty           -0.035    20.076    
    SLICE_X2Y114         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    20.058    camera_delay_inst/cmos_data_d1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         20.058    
                         arrival time                         -19.587    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             2.191ns  (required time - arrival time)
  Source:                 cmos1_db[9]
                            (input port clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_delay_inst/cmos_data_d1_reg[7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos2_pclk rise@11.904ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        15.643ns  (logic 1.647ns (10.527%)  route 13.996ns (89.473%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            2.200ns
  Clock Path Skew:        8.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.208ns = ( 20.112 - 11.904 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.200     2.200    
    B18                                               0.000     2.200 r  cmos1_db[9] (IN)
                         net (fo=0)                   0.000     2.200    cmos1_db[9]
    B18                  IBUF (Prop_ibuf_I_O)         1.497     3.697 r  cmos1_db_IBUF[9]_inst/O
                         net (fo=1, routed)           8.027    11.723    cmos_select_inst/cmos1_db_IBUF[7]
    SLICE_X0Y127         LUT3 (Prop_lut3_I0_O)        0.150    11.873 r  cmos_select_inst/cmos_data_d1_reg[7]_srl2_i_1/O
                         net (fo=1, routed)           5.970    17.843    camera_delay_inst/cmos_data[7]
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     11.904    11.904 r  
    A15                                               0.000    11.904 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos2_pclk
    A15                  IBUF (Prop_ibuf_I_O)         1.431    13.335 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.387    17.722    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.100    17.822 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.521    18.343    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.434 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         1.678    20.112    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[7]_srl2/CLK
                         clock pessimism              0.000    20.112    
                         clock uncertainty           -0.035    20.076    
    SLICE_X2Y114         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.043    20.033    camera_delay_inst/cmos_data_d1_reg[7]_srl2
  -------------------------------------------------------------------
                         required time                         20.033    
                         arrival time                         -17.843    
  -------------------------------------------------------------------
                         slack                                  2.191    

Slack (MET) :             4.210ns  (required time - arrival time)
  Source:                 camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDSE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos2_pclk rise@11.904ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        7.445ns  (logic 1.678ns (22.539%)  route 5.767ns (77.461%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.039ns = ( 19.943 - 11.904 ) 
    Source Clock Delay      (SCD):    8.265ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    E19                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.344     5.839    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.124     5.963 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.580     6.543    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.639 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         1.626     8.265    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y94          FDRE                                         r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.518     8.783 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/Q
                         net (fo=3, routed)           2.759    11.542    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/D[2]
    SLICE_X1Y95          LUT4 (Prop_lut4_I0_O)        0.124    11.666 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[1].gms.ms_i_1/O
                         net (fo=1, routed)           0.000    11.666    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1_reg[1]
    SLICE_X1Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.216 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.216    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_3
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.373 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           1.194    13.567    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2
    SLICE_X0Y96          LUT5 (Prop_lut5_I1_O)        0.329    13.896 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           1.814    15.710    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_0
    SLICE_X0Y97          FDSE                                         r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     11.904    11.904 r  
    A15                                               0.000    11.904 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos2_pclk
    A15                  IBUF (Prop_ibuf_I_O)         1.431    13.335 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.387    17.722    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.100    17.822 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.521    18.343    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.434 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         1.510    19.943    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X0Y97          FDSE                                         r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.092    20.036    
                         clock uncertainty           -0.035    20.000    
    SLICE_X0Y97          FDSE (Setup_fdse_C_D)       -0.081    19.919    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         19.919    
                         arrival time                         -15.710    
  -------------------------------------------------------------------
                         slack                                  4.210    

Slack (MET) :             4.328ns  (required time - arrival time)
  Source:                 camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDSE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos2_pclk rise@11.904ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        7.340ns  (logic 1.678ns (22.860%)  route 5.662ns (77.140%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.039ns = ( 19.943 - 11.904 ) 
    Source Clock Delay      (SCD):    8.265ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    E19                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.344     5.839    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.124     5.963 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.580     6.543    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.639 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         1.626     8.265    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y94          FDRE                                         r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.518     8.783 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/Q
                         net (fo=3, routed)           2.759    11.542    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/D[2]
    SLICE_X1Y95          LUT4 (Prop_lut4_I0_O)        0.124    11.666 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[1].gms.ms_i_1/O
                         net (fo=1, routed)           0.000    11.666    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1_reg[1]
    SLICE_X1Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.216 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.216    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_3
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.373 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           1.194    13.567    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2
    SLICE_X0Y96          LUT5 (Prop_lut5_I1_O)        0.329    13.896 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           1.710    15.606    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_0
    SLICE_X0Y97          FDSE                                         r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     11.904    11.904 r  
    A15                                               0.000    11.904 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos2_pclk
    A15                  IBUF (Prop_ibuf_I_O)         1.431    13.335 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.387    17.722    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.100    17.822 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.521    18.343    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.434 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         1.510    19.943    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X0Y97          FDSE                                         r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.092    20.036    
                         clock uncertainty           -0.035    20.000    
    SLICE_X0Y97          FDSE (Setup_fdse_C_D)       -0.067    19.933    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         19.933    
                         arrival time                         -15.606    
  -------------------------------------------------------------------
                         slack                                  4.328    

Slack (MET) :             5.100ns  (required time - arrival time)
  Source:                 cmos1_db[8]
                            (input port clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_delay_inst/cmos_data_d1_reg[6]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos2_pclk rise@11.904ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        12.757ns  (logic 1.620ns (12.696%)  route 11.137ns (87.304%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            2.200ns
  Clock Path Skew:        8.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.208ns = ( 20.112 - 11.904 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.200     2.200    
    B17                                               0.000     2.200 r  cmos1_db[8] (IN)
                         net (fo=0)                   0.000     2.200    cmos1_db[8]
    B17                  IBUF (Prop_ibuf_I_O)         1.496     3.696 r  cmos1_db_IBUF[8]_inst/O
                         net (fo=1, routed)           9.100    12.795    cmos_select_inst/cmos1_db_IBUF[6]
    SLICE_X0Y127         LUT3 (Prop_lut3_I0_O)        0.124    12.919 r  cmos_select_inst/cmos_data_d1_reg[6]_srl2_i_1/O
                         net (fo=1, routed)           2.038    14.957    camera_delay_inst/cmos_data[6]
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[6]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     11.904    11.904 r  
    A15                                               0.000    11.904 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos2_pclk
    A15                  IBUF (Prop_ibuf_I_O)         1.431    13.335 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.387    17.722    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.100    17.822 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.521    18.343    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.434 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         1.678    20.112    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[6]_srl2/CLK
                         clock pessimism              0.000    20.112    
                         clock uncertainty           -0.035    20.076    
    SLICE_X2Y114         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    20.057    camera_delay_inst/cmos_data_d1_reg[6]_srl2
  -------------------------------------------------------------------
                         required time                         20.057    
                         arrival time                         -14.957    
  -------------------------------------------------------------------
                         slack                                  5.100    

Slack (MET) :             5.623ns  (required time - arrival time)
  Source:                 cmos1_db[5]
                            (input port clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_delay_inst/cmos_data_d1_reg[3]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos2_pclk rise@11.904ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        12.013ns  (logic 1.671ns (13.912%)  route 10.342ns (86.088%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            2.200ns
  Clock Path Skew:        8.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.208ns = ( 20.112 - 11.904 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.200     2.200    
    A18                                               0.000     2.200 r  cmos1_db[5] (IN)
                         net (fo=0)                   0.000     2.200    cmos1_db[5]
    A18                  IBUF (Prop_ibuf_I_O)         1.519     3.719 r  cmos1_db_IBUF[5]_inst/O
                         net (fo=1, routed)           8.672    12.391    cmos_select_inst/cmos1_db_IBUF[3]
    SLICE_X0Y122         LUT3 (Prop_lut3_I0_O)        0.152    12.543 r  cmos_select_inst/cmos_data_d1_reg[3]_srl2_i_1/O
                         net (fo=1, routed)           1.670    14.213    camera_delay_inst/cmos_data[3]
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[3]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     11.904    11.904 r  
    A15                                               0.000    11.904 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos2_pclk
    A15                  IBUF (Prop_ibuf_I_O)         1.431    13.335 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.387    17.722    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.100    17.822 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.521    18.343    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.434 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         1.678    20.112    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[3]_srl2/CLK
                         clock pessimism              0.000    20.112    
                         clock uncertainty           -0.035    20.076    
    SLICE_X2Y114         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.241    19.835    camera_delay_inst/cmos_data_d1_reg[3]_srl2
  -------------------------------------------------------------------
                         required time                         19.835    
                         arrival time                         -14.213    
  -------------------------------------------------------------------
                         slack                                  5.623    

Slack (MET) :             5.996ns  (required time - arrival time)
  Source:                 cmos1_db[6]
                            (input port clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_delay_inst/cmos_data_d1_reg[4]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos2_pclk rise@11.904ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        11.634ns  (logic 1.666ns (14.322%)  route 9.968ns (85.678%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            2.200ns
  Clock Path Skew:        8.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.208ns = ( 20.112 - 11.904 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.200     2.200    
    A20                                               0.000     2.200 r  cmos1_db[6] (IN)
                         net (fo=0)                   0.000     2.200    cmos1_db[6]
    A20                  IBUF (Prop_ibuf_I_O)         1.516     3.716 r  cmos1_db_IBUF[6]_inst/O
                         net (fo=1, routed)           8.191    11.907    cmos_select_inst/cmos1_db_IBUF[4]
    SLICE_X0Y123         LUT3 (Prop_lut3_I0_O)        0.150    12.057 r  cmos_select_inst/cmos_data_d1_reg[4]_srl2_i_1/O
                         net (fo=1, routed)           1.777    13.834    camera_delay_inst/cmos_data[4]
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[4]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     11.904    11.904 r  
    A15                                               0.000    11.904 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos2_pclk
    A15                  IBUF (Prop_ibuf_I_O)         1.431    13.335 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.387    17.722    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.100    17.822 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.521    18.343    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.434 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         1.678    20.112    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[4]_srl2/CLK
                         clock pessimism              0.000    20.112    
                         clock uncertainty           -0.035    20.076    
    SLICE_X2Y114         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.246    19.830    camera_delay_inst/cmos_data_d1_reg[4]_srl2
  -------------------------------------------------------------------
                         required time                         19.830    
                         arrival time                         -13.834    
  -------------------------------------------------------------------
                         slack                                  5.996    

Slack (MET) :             6.080ns  (required time - arrival time)
  Source:                 camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos2_pclk rise@11.904ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        5.674ns  (logic 0.839ns (14.787%)  route 4.835ns (85.213%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.038ns = ( 19.942 - 11.904 ) 
    Source Clock Delay      (SCD):    8.262ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    E19                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.344     5.839    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.124     5.963 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.580     6.543    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.639 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         1.623     8.262    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y96          FDRE                                         r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.419     8.681 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/Q
                         net (fo=7, routed)           3.216    11.897    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][8]
    SLICE_X2Y97          LUT4 (Prop_lut4_I3_O)        0.296    12.193 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[3]_i_2/O
                         net (fo=1, routed)           1.619    13.812    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[3]_i_2_n_0
    SLICE_X3Y96          LUT6 (Prop_lut6_I5_O)        0.124    13.936 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[3]_i_1/O
                         net (fo=1, routed)           0.000    13.936    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[3]
    SLICE_X3Y96          FDRE                                         r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     11.904    11.904 r  
    A15                                               0.000    11.904 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos2_pclk
    A15                  IBUF (Prop_ibuf_I_O)         1.431    13.335 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.387    17.722    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.100    17.822 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.521    18.343    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.434 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         1.509    19.942    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y96          FDRE                                         r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[3]/C
                         clock pessimism              0.078    20.021    
                         clock uncertainty           -0.035    19.985    
    SLICE_X3Y96          FDRE (Setup_fdre_C_D)        0.031    20.016    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         20.016    
                         arrival time                         -13.936    
  -------------------------------------------------------------------
                         slack                                  6.080    

Slack (MET) :             6.187ns  (required time - arrival time)
  Source:                 cmos1_db[7]
                            (input port clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_delay_inst/cmos_data_d1_reg[5]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos2_pclk rise@11.904ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        11.660ns  (logic 1.621ns (13.899%)  route 10.039ns (86.101%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            2.200ns
  Clock Path Skew:        8.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.208ns = ( 20.112 - 11.904 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.200     2.200    
    C17                                               0.000     2.200 r  cmos1_db[7] (IN)
                         net (fo=0)                   0.000     2.200    cmos1_db[7]
    C17                  IBUF (Prop_ibuf_I_O)         1.497     3.697 r  cmos1_db_IBUF[7]_inst/O
                         net (fo=1, routed)           8.332    12.029    cmos_select_inst/cmos1_db_IBUF[5]
    SLICE_X0Y122         LUT3 (Prop_lut3_I0_O)        0.124    12.153 r  cmos_select_inst/cmos_data_d1_reg[5]_srl2_i_1/O
                         net (fo=1, routed)           1.707    13.860    camera_delay_inst/cmos_data[5]
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[5]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     11.904    11.904 r  
    A15                                               0.000    11.904 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos2_pclk
    A15                  IBUF (Prop_ibuf_I_O)         1.431    13.335 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.387    17.722    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.100    17.822 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.521    18.343    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.434 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         1.678    20.112    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[5]_srl2/CLK
                         clock pessimism              0.000    20.112    
                         clock uncertainty           -0.035    20.076    
    SLICE_X2Y114         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    20.046    camera_delay_inst/cmos_data_d1_reg[5]_srl2
  -------------------------------------------------------------------
                         required time                         20.046    
                         arrival time                         -13.860    
  -------------------------------------------------------------------
                         slack                                  6.187    

Slack (MET) :             6.258ns  (required time - arrival time)
  Source:                 cmos1_db[3]
                            (input port clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_delay_inst/cmos_data_d1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos2_pclk rise@11.904ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        11.566ns  (logic 1.630ns (14.090%)  route 9.937ns (85.910%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            2.200ns
  Clock Path Skew:        8.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.208ns = ( 20.112 - 11.904 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.200     2.200    
    C19                                               0.000     2.200 r  cmos1_db[3] (IN)
                         net (fo=0)                   0.000     2.200    cmos1_db[3]
    C19                  IBUF (Prop_ibuf_I_O)         1.506     3.706 r  cmos1_db_IBUF[3]_inst/O
                         net (fo=1, routed)           2.658     6.363    cmos_select_inst/cmos1_db_IBUF[1]
    SLICE_X0Y122         LUT3 (Prop_lut3_I0_O)        0.124     6.487 r  cmos_select_inst/cmos_data_d1_reg[1]_srl2_i_1/O
                         net (fo=1, routed)           7.279    13.766    camera_delay_inst/cmos_data[1]
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     11.904    11.904 r  
    A15                                               0.000    11.904 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos2_pclk
    A15                  IBUF (Prop_ibuf_I_O)         1.431    13.335 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.387    17.722    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.100    17.822 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.521    18.343    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.434 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         1.678    20.112    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[1]_srl2/CLK
                         clock pessimism              0.000    20.112    
                         clock uncertainty           -0.035    20.076    
    SLICE_X2Y114         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    20.024    camera_delay_inst/cmos_data_d1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         20.024    
                         arrival time                         -13.766    
  -------------------------------------------------------------------
                         slack                                  6.258    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.750ns  (arrival time - required time)
  Source:                 camera_delay_inst/cmos_data_d1_reg[4]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_delay_inst/cmos_data_d2_reg[4]__0/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        1.303ns  (logic 1.303ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.295ns
    Source Clock Delay      (SCD):    7.494ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    E19                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.679     5.103    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.100     5.203 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.521     5.724    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.815 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         1.678     7.494    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[4]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.303     8.797 r  camera_delay_inst/cmos_data_d1_reg[4]_srl2/Q
                         net (fo=1, routed)           0.000     8.797    camera_delay_inst/cmos_data_d1_reg[4]_srl2_n_0
    SLICE_X2Y114         FDRE                                         r  camera_delay_inst/cmos_data_d2_reg[4]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    A15                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    A15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           5.189     6.690    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.124     6.814 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.580     7.395    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.491 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         1.804     9.295    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         FDRE                                         r  camera_delay_inst/cmos_data_d2_reg[4]__0/C
                         clock pessimism             -0.126     9.169    
                         clock uncertainty            0.035     9.204    
    SLICE_X2Y114         FDRE (Hold_fdre_C_D)         0.343     9.547    camera_delay_inst/cmos_data_d2_reg[4]__0
  -------------------------------------------------------------------
                         required time                         -9.547    
                         arrival time                           8.797    
  -------------------------------------------------------------------
                         slack                                 -0.750    

Slack (VIOLATED) :        -0.750ns  (arrival time - required time)
  Source:                 camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                            (rising edge-triggered cell SRL16E clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        1.303ns  (logic 1.303ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.232ns
    Source Clock Delay      (SCD):    7.432ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    E19                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.679     5.103    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.100     5.203 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.521     5.724    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.815 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         1.616     7.432    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X8Y102         SRL16E                                       r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.303     8.735 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/Q
                         net (fo=1, routed)           0.000     8.735    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0
    SLICE_X8Y102         FDRE                                         r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    A15                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    A15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           5.189     6.690    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.124     6.814 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.580     7.395    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.491 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         1.741     9.232    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X8Y102         FDRE                                         r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/C
                         clock pessimism             -0.125     9.107    
                         clock uncertainty            0.035     9.142    
    SLICE_X8Y102         FDRE (Hold_fdre_C_D)         0.343     9.485    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]
  -------------------------------------------------------------------
                         required time                         -9.485    
                         arrival time                           8.735    
  -------------------------------------------------------------------
                         slack                                 -0.750    

Slack (VIOLATED) :        -0.750ns  (arrival time - required time)
  Source:                 camera_delay_inst/cmos_href_buf_reg[1]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_delay_inst/cmos_href_buf_reg[2]__0/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        1.303ns  (logic 1.303ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.301ns
    Source Clock Delay      (SCD):    7.500ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    E19                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.679     5.103    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.100     5.203 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.521     5.724    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.815 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         1.684     7.500    camera_delay_inst/cmos_pclk
    SLICE_X2Y100         SRL16E                                       r  camera_delay_inst/cmos_href_buf_reg[1]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.303     8.803 r  camera_delay_inst/cmos_href_buf_reg[1]_srl2/Q
                         net (fo=1, routed)           0.000     8.803    camera_delay_inst/cmos_href_buf_reg[1]_srl2_n_0
    SLICE_X2Y100         FDRE                                         r  camera_delay_inst/cmos_href_buf_reg[2]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    A15                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    A15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           5.189     6.690    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.124     6.814 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.580     7.395    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.491 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         1.810     9.301    camera_delay_inst/cmos_pclk
    SLICE_X2Y100         FDRE                                         r  camera_delay_inst/cmos_href_buf_reg[2]__0/C
                         clock pessimism             -0.126     9.175    
                         clock uncertainty            0.035     9.210    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.343     9.553    camera_delay_inst/cmos_href_buf_reg[2]__0
  -------------------------------------------------------------------
                         required time                         -9.553    
                         arrival time                           8.803    
  -------------------------------------------------------------------
                         slack                                 -0.750    

Slack (VIOLATED) :        -0.749ns  (arrival time - required time)
  Source:                 camera_delay_inst/cmos_data_d1_reg[6]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_delay_inst/cmos_data_d2_reg[6]__0/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        1.304ns  (logic 1.304ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.295ns
    Source Clock Delay      (SCD):    7.494ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    E19                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.679     5.103    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.100     5.203 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.521     5.724    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.815 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         1.678     7.494    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[6]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.304     8.798 r  camera_delay_inst/cmos_data_d1_reg[6]_srl2/Q
                         net (fo=1, routed)           0.000     8.798    camera_delay_inst/cmos_data_d1_reg[6]_srl2_n_0
    SLICE_X2Y114         FDRE                                         r  camera_delay_inst/cmos_data_d2_reg[6]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    A15                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    A15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           5.189     6.690    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.124     6.814 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.580     7.395    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.491 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         1.804     9.295    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         FDRE                                         r  camera_delay_inst/cmos_data_d2_reg[6]__0/C
                         clock pessimism             -0.126     9.169    
                         clock uncertainty            0.035     9.204    
    SLICE_X2Y114         FDRE (Hold_fdre_C_D)         0.343     9.547    camera_delay_inst/cmos_data_d2_reg[6]__0
  -------------------------------------------------------------------
                         required time                         -9.547    
                         arrival time                           8.798    
  -------------------------------------------------------------------
                         slack                                 -0.749    

Slack (VIOLATED) :        -0.746ns  (arrival time - required time)
  Source:                 camera_delay_inst/cmos_data_d1_reg[2]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_delay_inst/cmos_data_d2_reg[2]__0/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        1.295ns  (logic 1.295ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.295ns
    Source Clock Delay      (SCD):    7.494ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    E19                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.679     5.103    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.100     5.203 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.521     5.724    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.815 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         1.678     7.494    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[2]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.295     8.789 r  camera_delay_inst/cmos_data_d1_reg[2]_srl2/Q
                         net (fo=1, routed)           0.000     8.789    camera_delay_inst/cmos_data_d1_reg[2]_srl2_n_0
    SLICE_X2Y114         FDRE                                         r  camera_delay_inst/cmos_data_d2_reg[2]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    A15                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    A15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           5.189     6.690    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.124     6.814 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.580     7.395    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.491 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         1.804     9.295    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         FDRE                                         r  camera_delay_inst/cmos_data_d2_reg[2]__0/C
                         clock pessimism             -0.126     9.169    
                         clock uncertainty            0.035     9.204    
    SLICE_X2Y114         FDRE (Hold_fdre_C_D)         0.331     9.535    camera_delay_inst/cmos_data_d2_reg[2]__0
  -------------------------------------------------------------------
                         required time                         -9.535    
                         arrival time                           8.789    
  -------------------------------------------------------------------
                         slack                                 -0.746    

Slack (VIOLATED) :        -0.741ns  (arrival time - required time)
  Source:                 camera_delay_inst/cmos_data_d1_reg[1]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_delay_inst/cmos_data_d2_reg[1]__0/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        1.302ns  (logic 1.302ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.295ns
    Source Clock Delay      (SCD):    7.494ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    E19                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.679     5.103    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.100     5.203 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.521     5.724    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.815 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         1.678     7.494    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[1]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.302     8.796 r  camera_delay_inst/cmos_data_d1_reg[1]_srl2/Q
                         net (fo=1, routed)           0.000     8.796    camera_delay_inst/cmos_data_d1_reg[1]_srl2_n_0
    SLICE_X2Y114         FDRE                                         r  camera_delay_inst/cmos_data_d2_reg[1]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    A15                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    A15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           5.189     6.690    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.124     6.814 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.580     7.395    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.491 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         1.804     9.295    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         FDRE                                         r  camera_delay_inst/cmos_data_d2_reg[1]__0/C
                         clock pessimism             -0.126     9.169    
                         clock uncertainty            0.035     9.204    
    SLICE_X2Y114         FDRE (Hold_fdre_C_D)         0.333     9.537    camera_delay_inst/cmos_data_d2_reg[1]__0
  -------------------------------------------------------------------
                         required time                         -9.537    
                         arrival time                           8.796    
  -------------------------------------------------------------------
                         slack                                 -0.741    

Slack (VIOLATED) :        -0.741ns  (arrival time - required time)
  Source:                 camera_delay_inst/cmos_data_d1_reg[3]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_delay_inst/cmos_data_d2_reg[3]__0/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        1.300ns  (logic 1.300ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.295ns
    Source Clock Delay      (SCD):    7.494ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    E19                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.679     5.103    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.100     5.203 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.521     5.724    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.815 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         1.678     7.494    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[3]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.300     8.794 r  camera_delay_inst/cmos_data_d1_reg[3]_srl2/Q
                         net (fo=1, routed)           0.000     8.794    camera_delay_inst/cmos_data_d1_reg[3]_srl2_n_0
    SLICE_X2Y114         FDRE                                         r  camera_delay_inst/cmos_data_d2_reg[3]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    A15                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    A15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           5.189     6.690    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.124     6.814 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.580     7.395    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.491 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         1.804     9.295    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         FDRE                                         r  camera_delay_inst/cmos_data_d2_reg[3]__0/C
                         clock pessimism             -0.126     9.169    
                         clock uncertainty            0.035     9.204    
    SLICE_X2Y114         FDRE (Hold_fdre_C_D)         0.331     9.535    camera_delay_inst/cmos_data_d2_reg[3]__0
  -------------------------------------------------------------------
                         required time                         -9.535    
                         arrival time                           8.794    
  -------------------------------------------------------------------
                         slack                                 -0.741    

Slack (VIOLATED) :        -0.737ns  (arrival time - required time)
  Source:                 camera_delay_inst/cmos_data_d1_reg[5]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_delay_inst/cmos_data_d2_reg[5]__0/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        1.316ns  (logic 1.316ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.295ns
    Source Clock Delay      (SCD):    7.494ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    E19                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.679     5.103    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.100     5.203 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.521     5.724    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.815 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         1.678     7.494    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[5]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.316     8.810 r  camera_delay_inst/cmos_data_d1_reg[5]_srl2/Q
                         net (fo=1, routed)           0.000     8.810    camera_delay_inst/cmos_data_d1_reg[5]_srl2_n_0
    SLICE_X2Y114         FDRE                                         r  camera_delay_inst/cmos_data_d2_reg[5]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    A15                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    A15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           5.189     6.690    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.124     6.814 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.580     7.395    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.491 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         1.804     9.295    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         FDRE                                         r  camera_delay_inst/cmos_data_d2_reg[5]__0/C
                         clock pessimism             -0.126     9.169    
                         clock uncertainty            0.035     9.204    
    SLICE_X2Y114         FDRE (Hold_fdre_C_D)         0.343     9.547    camera_delay_inst/cmos_data_d2_reg[5]__0
  -------------------------------------------------------------------
                         required time                         -9.547    
                         arrival time                           8.810    
  -------------------------------------------------------------------
                         slack                                 -0.737    

Slack (VIOLATED) :        -0.733ns  (arrival time - required time)
  Source:                 camera_delay_inst/cmos_data_d1_reg[7]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_delay_inst/cmos_data_d2_reg[7]__0/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        1.320ns  (logic 1.320ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.295ns
    Source Clock Delay      (SCD):    7.494ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    E19                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.679     5.103    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.100     5.203 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.521     5.724    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.815 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         1.678     7.494    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[7]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.320     8.814 r  camera_delay_inst/cmos_data_d1_reg[7]_srl2/Q
                         net (fo=1, routed)           0.000     8.814    camera_delay_inst/cmos_data_d1_reg[7]_srl2_n_0
    SLICE_X2Y114         FDRE                                         r  camera_delay_inst/cmos_data_d2_reg[7]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    A15                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    A15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           5.189     6.690    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.124     6.814 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.580     7.395    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.491 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         1.804     9.295    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         FDRE                                         r  camera_delay_inst/cmos_data_d2_reg[7]__0/C
                         clock pessimism             -0.126     9.169    
                         clock uncertainty            0.035     9.204    
    SLICE_X2Y114         FDRE (Hold_fdre_C_D)         0.343     9.547    camera_delay_inst/cmos_data_d2_reg[7]__0
  -------------------------------------------------------------------
                         required time                         -9.547    
                         arrival time                           8.814    
  -------------------------------------------------------------------
                         slack                                 -0.733    

Slack (VIOLATED) :        -0.728ns  (arrival time - required time)
  Source:                 camera_delay_inst/cmos_data_d1_reg[0]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_delay_inst/cmos_data_d2_reg[0]__0/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        1.312ns  (logic 1.312ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.295ns
    Source Clock Delay      (SCD):    7.494ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    E19                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.679     5.103    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.100     5.203 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.521     5.724    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.815 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         1.678     7.494    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         SRL16E                                       r  camera_delay_inst/cmos_data_d1_reg[0]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.312     8.806 r  camera_delay_inst/cmos_data_d1_reg[0]_srl2/Q
                         net (fo=1, routed)           0.000     8.806    camera_delay_inst/cmos_data_d1_reg[0]_srl2_n_0
    SLICE_X2Y114         FDRE                                         r  camera_delay_inst/cmos_data_d2_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    A15                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    A15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           5.189     6.690    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.124     6.814 r  cmos_select_inst/camera_fifo_inst_i_2/O
                         net (fo=1, routed)           0.580     7.395    cmos_select_inst/cmos_pclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.491 r  cmos_select_inst/cmos_pclk_BUFG_inst/O
                         net (fo=130, routed)         1.804     9.295    camera_delay_inst/cmos_pclk
    SLICE_X2Y114         FDRE                                         r  camera_delay_inst/cmos_data_d2_reg[0]__0/C
                         clock pessimism             -0.126     9.169    
                         clock uncertainty            0.035     9.204    
    SLICE_X2Y114         FDRE (Hold_fdre_C_D)         0.330     9.534    camera_delay_inst/cmos_data_d2_reg[0]__0
  -------------------------------------------------------------------
                         required time                         -9.534    
                         arrival time                           8.806    
  -------------------------------------------------------------------
                         slack                                 -0.728    





---------------------------------------------------------------------------------------------------
From Clock:  rx_clk
  To Clock:  cmos2_pclk

Setup :            0  Failing Endpoints,  Worst Slack        6.599ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.599ns  (required time - arrival time)
  Source:                 camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.308ns  (logic 0.456ns (34.852%)  route 0.852ns (65.148%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95                                       0.000     0.000 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.852     1.308    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X4Y96          FDRE                                         r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X4Y96          FDRE (Setup_fdre_C_D)       -0.093     7.907    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -1.308    
  -------------------------------------------------------------------
                         slack                                  6.599    

Slack (MET) :             6.704ns  (required time - arrival time)
  Source:                 camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.030ns  (logic 0.419ns (40.695%)  route 0.611ns (59.305%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95                                       0.000     0.000 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.611     1.030    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X4Y96          FDRE                                         r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X4Y96          FDRE (Setup_fdre_C_D)       -0.266     7.734    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.734    
                         arrival time                          -1.030    
  -------------------------------------------------------------------
                         slack                                  6.704    

Slack (MET) :             6.764ns  (required time - arrival time)
  Source:                 camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.180ns  (logic 0.518ns (43.892%)  route 0.662ns (56.108%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98                                       0.000     0.000 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.662     1.180    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[11]
    SLICE_X2Y97          FDRE                                         r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X2Y97          FDRE (Setup_fdre_C_D)       -0.056     7.944    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -1.180    
  -------------------------------------------------------------------
                         slack                                  6.764    

Slack (MET) :             6.814ns  (required time - arrival time)
  Source:                 camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.919ns  (logic 0.419ns (45.584%)  route 0.500ns (54.416%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95                                       0.000     0.000 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.500     0.919    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X4Y96          FDRE                                         r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X4Y96          FDRE (Setup_fdre_C_D)       -0.267     7.733    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.733    
                         arrival time                          -0.919    
  -------------------------------------------------------------------
                         slack                                  6.814    

Slack (MET) :             6.817ns  (required time - arrival time)
  Source:                 camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.088ns  (logic 0.518ns (47.614%)  route 0.570ns (52.386%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95                                       0.000     0.000 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.570     1.088    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X5Y94          FDRE                                         r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X5Y94          FDRE (Setup_fdre_C_D)       -0.095     7.905    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -1.088    
  -------------------------------------------------------------------
                         slack                                  6.817    

Slack (MET) :             6.818ns  (required time - arrival time)
  Source:                 camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.915ns  (logic 0.419ns (45.816%)  route 0.496ns (54.184%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97                                       0.000     0.000 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.496     0.915    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X3Y97          FDRE                                         r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X3Y97          FDRE (Setup_fdre_C_D)       -0.267     7.733    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.733    
                         arrival time                          -0.915    
  -------------------------------------------------------------------
                         slack                                  6.818    

Slack (MET) :             6.820ns  (required time - arrival time)
  Source:                 camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.916ns  (logic 0.478ns (52.155%)  route 0.438ns (47.845%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95                                       0.000     0.000 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.438     0.916    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X5Y94          FDRE                                         r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X5Y94          FDRE (Setup_fdre_C_D)       -0.264     7.736    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.736    
                         arrival time                          -0.916    
  -------------------------------------------------------------------
                         slack                                  6.820    

Slack (MET) :             6.849ns  (required time - arrival time)
  Source:                 camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.881ns  (logic 0.419ns (47.576%)  route 0.462ns (52.424%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95                                       0.000     0.000 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.462     0.881    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X3Y93          FDRE                                         r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X3Y93          FDRE (Setup_fdre_C_D)       -0.270     7.730    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.730    
                         arrival time                          -0.881    
  -------------------------------------------------------------------
                         slack                                  6.849    

Slack (MET) :             6.850ns  (required time - arrival time)
  Source:                 camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.057ns  (logic 0.456ns (43.156%)  route 0.601ns (56.844%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95                                       0.000     0.000 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.601     1.057    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X3Y97          FDRE                                         r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X3Y97          FDRE (Setup_fdre_C_D)       -0.093     7.907    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -1.057    
  -------------------------------------------------------------------
                         slack                                  6.850    

Slack (MET) :             6.990ns  (required time - arrival time)
  Source:                 camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.917ns  (logic 0.456ns (49.726%)  route 0.461ns (50.274%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95                                       0.000     0.000 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.461     0.917    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X3Y93          FDRE                                         r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X3Y93          FDRE (Setup_fdre_C_D)       -0.093     7.907    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -0.917    
  -------------------------------------------------------------------
                         slack                                  6.990    





---------------------------------------------------------------------------------------------------
From Clock:  cmos1_pclk
  To Clock:  rx_clk

Setup :            2  Failing Endpoints,  Worst Slack       -5.023ns,  Total Violation       -9.089ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.707ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.023ns  (required time - arrival time)
  Source:                 cmos1_vsync
                            (input port clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            mac_test0/cmos_vsync_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.064ns  (rx_clk rise@1000.000ns - cmos1_pclk rise@999.936ns)
  Data Path Delay:        2.631ns  (logic 0.509ns (19.367%)  route 2.121ns (80.633%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            4.000ns
  Clock Path Skew:        1.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 1001.565 - 1000.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 999.936 - 999.936 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                    999.936   999.936 r  
                         input delay                  4.000  1003.936    
    F18                                               0.000  1003.936 r  cmos1_vsync (IN)
                         net (fo=0)                   0.000  1003.936    cmos1_vsync
    F18                  IBUF (Prop_ibuf_I_O)         0.453  1004.389 r  cmos1_vsync_IBUF_inst/O
                         net (fo=1, routed)           2.121  1006.511    cmos_select_inst/cmos1_vsync_IBUF
    SLICE_X0Y125         LUT3 (Prop_lut3_I0_O)        0.056  1006.567 r  cmos_select_inst/camera_fifo_inst_i_1/O
                         net (fo=3, routed)           0.000  1006.567    mac_test0/rst
    SLICE_X0Y125         FDCE                                         r  mac_test0/cmos_vsync_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)  1000.000  1000.000 r  
    K18                                               0.000  1000.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000  1000.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.245  1000.245 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634  1000.879    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  1000.905 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        0.660  1001.565    mac_test0/gmii_tx_clk
    SLICE_X0Y125         FDCE                                         r  mac_test0/cmos_vsync_d0_reg/C
                         clock pessimism              0.000  1001.565    
                         clock uncertainty           -0.035  1001.530    
    SLICE_X0Y125         FDCE (Setup_fdce_C_D)        0.014  1001.544    mac_test0/cmos_vsync_d0_reg
  -------------------------------------------------------------------
                         required time                       1001.544    
                         arrival time                       -1006.567    
  -------------------------------------------------------------------
                         slack                                 -5.023    

Slack (VIOLATED) :        -4.067ns  (required time - arrival time)
  Source:                 cmos1_href
                            (input port clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            mac_test0/cmos_href_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.064ns  (rx_clk rise@1000.000ns - cmos1_pclk rise@999.936ns)
  Data Path Delay:        6.961ns  (logic 1.619ns (23.263%)  route 5.342ns (76.737%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            2.200ns
  Clock Path Skew:        5.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 1005.035 - 1000.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 999.936 - 999.936 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                    999.936   999.936 r  
                         input delay                  2.200  1002.136    
    E18                                               0.000  1002.136 r  cmos1_href (IN)
                         net (fo=0)                   0.000  1002.136    cmos1_href
    E18                  IBUF (Prop_ibuf_I_O)         1.495  1003.631 r  cmos1_href_IBUF_inst/O
                         net (fo=1, routed)           5.342  1008.973    cmos_select_inst/cmos1_href_IBUF
    SLICE_X0Y130         LUT3 (Prop_lut3_I0_O)        0.124  1009.097 r  cmos_select_inst/cmos_href_d0_i_1/O
                         net (fo=2, routed)           0.000  1009.097    mac_test0/cmos_href
    SLICE_X0Y130         FDCE                                         r  mac_test0/cmos_href_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)  1000.000  1000.000 r  
    K18                                               0.000  1000.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000  1000.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407  1001.407 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868  1003.275    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.366 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        1.669  1005.035    mac_test0/gmii_tx_clk
    SLICE_X0Y130         FDCE                                         r  mac_test0/cmos_href_d0_reg/C
                         clock pessimism              0.000  1005.035    
                         clock uncertainty           -0.035  1004.999    
    SLICE_X0Y130         FDCE (Setup_fdce_C_D)        0.031  1005.030    mac_test0/cmos_href_d0_reg
  -------------------------------------------------------------------
                         required time                       1005.030    
                         arrival time                       -1009.097    
  -------------------------------------------------------------------
                         slack                                 -4.067    

Slack (MET) :             10.344ns  (required time - arrival time)
  Source:                 camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        1.330ns  (logic 0.419ns (31.499%)  route 0.911ns (68.501%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94                                       0.000     0.000 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.911     1.330    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X8Y94          FDRE                                         r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X8Y94          FDRE (Setup_fdre_C_D)       -0.230    11.674    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         11.674    
                         arrival time                          -1.330    
  -------------------------------------------------------------------
                         slack                                 10.344    

Slack (MET) :             10.534ns  (required time - arrival time)
  Source:                 camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        1.103ns  (logic 0.419ns (38.004%)  route 0.684ns (61.996%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94                                       0.000     0.000 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.684     1.103    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X4Y94          FDRE                                         r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X4Y94          FDRE (Setup_fdre_C_D)       -0.267    11.637    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         11.637    
                         arrival time                          -1.103    
  -------------------------------------------------------------------
                         slack                                 10.534    

Slack (MET) :             10.571ns  (required time - arrival time)
  Source:                 camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        1.057ns  (logic 0.419ns (39.657%)  route 0.638ns (60.343%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94                                       0.000     0.000 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.638     1.057    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X7Y93          FDRE                                         r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X7Y93          FDRE (Setup_fdre_C_D)       -0.276    11.628    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         11.628    
                         arrival time                          -1.057    
  -------------------------------------------------------------------
                         slack                                 10.571    

Slack (MET) :             10.622ns  (required time - arrival time)
  Source:                 camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        1.016ns  (logic 0.419ns (41.236%)  route 0.597ns (58.764%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94                                       0.000     0.000 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.597     1.016    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X4Y94          FDRE                                         r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X4Y94          FDRE (Setup_fdre_C_D)       -0.266    11.638    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         11.638    
                         arrival time                          -1.016    
  -------------------------------------------------------------------
                         slack                                 10.622    

Slack (MET) :             10.678ns  (required time - arrival time)
  Source:                 camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        1.008ns  (logic 0.419ns (41.575%)  route 0.589ns (58.425%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94                                       0.000     0.000 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.589     1.008    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X6Y94          FDRE                                         r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X6Y94          FDRE (Setup_fdre_C_D)       -0.218    11.686    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         11.686    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                 10.678    

Slack (MET) :             10.720ns  (required time - arrival time)
  Source:                 camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.765%)  route 0.636ns (58.235%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96                                       0.000     0.000 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.636     1.092    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[10]
    SLICE_X4Y95          FDRE                                         r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X4Y95          FDRE (Setup_fdre_C_D)       -0.092    11.812    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                         11.812    
                         arrival time                          -1.092    
  -------------------------------------------------------------------
                         slack                                 10.720    

Slack (MET) :             10.766ns  (required time - arrival time)
  Source:                 camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        1.091ns  (logic 0.456ns (41.811%)  route 0.635ns (58.189%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94                                       0.000     0.000 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.635     1.091    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X6Y94          FDRE                                         r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X6Y94          FDRE (Setup_fdre_C_D)       -0.047    11.857    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         11.857    
                         arrival time                          -1.091    
  -------------------------------------------------------------------
                         slack                                 10.766    

Slack (MET) :             10.768ns  (required time - arrival time)
  Source:                 camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        1.041ns  (logic 0.456ns (43.822%)  route 0.585ns (56.178%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94                                       0.000     0.000 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.585     1.041    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X4Y94          FDRE                                         r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X4Y94          FDRE (Setup_fdre_C_D)       -0.095    11.809    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         11.809    
                         arrival time                          -1.041    
  -------------------------------------------------------------------
                         slack                                 10.768    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.707ns  (arrival time - required time)
  Source:                 cmos1_vsync
                            (input port clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            mac_test0/cmos_vsync_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        5.145ns  (logic 1.527ns (29.679%)  route 3.618ns (70.321%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            2.200ns
  Clock Path Skew:        5.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.332ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.200     2.200    
    F18                                               0.000     2.200 r  cmos1_vsync (IN)
                         net (fo=0)                   0.000     2.200    cmos1_vsync
    F18                  IBUF (Prop_ibuf_I_O)         1.427     3.627 r  cmos1_vsync_IBUF_inst/O
                         net (fo=1, routed)           3.618     7.245    cmos_select_inst/cmos1_vsync_IBUF
    SLICE_X0Y125         LUT3 (Prop_lut3_I0_O)        0.100     7.345 r  cmos_select_inst/camera_fifo_inst_i_1/O
                         net (fo=3, routed)           0.000     7.345    mac_test0/rst
    SLICE_X0Y125         FDCE                                         r  mac_test0/cmos_vsync_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.449    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.545 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        1.787     5.332    mac_test0/gmii_tx_clk
    SLICE_X0Y125         FDCE                                         r  mac_test0/cmos_vsync_d0_reg/C
                         clock pessimism              0.000     5.332    
                         clock uncertainty            0.035     5.367    
    SLICE_X0Y125         FDCE (Hold_fdce_C_D)         0.271     5.638    mac_test0/cmos_vsync_d0_reg
  -------------------------------------------------------------------
                         required time                         -5.638    
                         arrival time                           7.345    
  -------------------------------------------------------------------
                         slack                                  1.707    

Slack (MET) :             2.700ns  (arrival time - required time)
  Source:                 cmos1_href
                            (input port clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            mac_test0/cmos_href_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        2.716ns  (logic 0.308ns (11.341%)  route 2.408ns (88.659%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            2.200ns
  Clock Path Skew:        2.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.200     2.200    
    E18                                               0.000     2.200 r  cmos1_href (IN)
                         net (fo=0)                   0.000     2.200    cmos1_href
    E18                  IBUF (Prop_ibuf_I_O)         0.263     2.463 r  cmos1_href_IBUF_inst/O
                         net (fo=1, routed)           2.408     4.871    cmos_select_inst/cmos1_href_IBUF
    SLICE_X0Y130         LUT3 (Prop_lut3_I0_O)        0.045     4.916 r  cmos_select_inst/cmos_href_d0_i_1/O
                         net (fo=2, routed)           0.000     4.916    mac_test0/cmos_href
    SLICE_X0Y130         FDCE                                         r  mac_test0/cmos_href_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.122    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.151 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        0.938     2.089    mac_test0/gmii_tx_clk
    SLICE_X0Y130         FDCE                                         r  mac_test0/cmos_href_d0_reg/C
                         clock pessimism              0.000     2.089    
                         clock uncertainty            0.035     2.124    
    SLICE_X0Y130         FDCE (Hold_fdce_C_D)         0.092     2.216    mac_test0/cmos_href_d0_reg
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           4.916    
  -------------------------------------------------------------------
                         slack                                  2.700    





---------------------------------------------------------------------------------------------------
From Clock:  cmos2_pclk
  To Clock:  rx_clk

Setup :            2  Failing Endpoints,  Worst Slack       -6.741ns,  Total Violation      -11.558ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.469ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.741ns  (required time - arrival time)
  Source:                 cmos2_href
                            (input port clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            mac_test0/cmos_href_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.064ns  (rx_clk rise@1000.000ns - cmos2_pclk rise@999.936ns)
  Data Path Delay:        7.836ns  (logic 1.588ns (20.269%)  route 6.247ns (79.731%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            4.000ns
  Clock Path Skew:        5.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 1005.035 - 1000.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 999.936 - 999.936 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                    999.936   999.936 r  
                         input delay                  4.000  1003.936    
    D15                                               0.000  1003.936 r  cmos2_href (IN)
                         net (fo=0)                   0.000  1003.936    cmos2_href
    D15                  IBUF (Prop_ibuf_I_O)         1.464  1005.400 r  cmos2_href_IBUF_inst/O
                         net (fo=1, routed)           6.247  1011.648    cmos_select_inst/cmos2_href_IBUF
    SLICE_X0Y130         LUT3 (Prop_lut3_I2_O)        0.124  1011.772 r  cmos_select_inst/cmos_href_d0_i_1/O
                         net (fo=2, routed)           0.000  1011.772    mac_test0/cmos_href
    SLICE_X0Y130         FDCE                                         r  mac_test0/cmos_href_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)  1000.000  1000.000 r  
    K18                                               0.000  1000.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000  1000.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407  1001.407 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868  1003.275    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.366 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        1.669  1005.035    mac_test0/gmii_tx_clk
    SLICE_X0Y130         FDCE                                         r  mac_test0/cmos_href_d0_reg/C
                         clock pessimism              0.000  1005.035    
                         clock uncertainty           -0.035  1004.999    
    SLICE_X0Y130         FDCE (Setup_fdce_C_D)        0.031  1005.030    mac_test0/cmos_href_d0_reg
  -------------------------------------------------------------------
                         required time                       1005.030    
                         arrival time                       -1011.772    
  -------------------------------------------------------------------
                         slack                                 -6.741    

Slack (VIOLATED) :        -4.817ns  (required time - arrival time)
  Source:                 cmos2_vsync
                            (input port clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            mac_test0/cmos_vsync_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.064ns  (rx_clk rise@1000.000ns - cmos2_pclk rise@999.936ns)
  Data Path Delay:        2.424ns  (logic 0.518ns (21.346%)  route 1.907ns (78.654%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            4.000ns
  Clock Path Skew:        1.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 1001.565 - 1000.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 999.936 - 999.936 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                    999.936   999.936 r  
                         input delay                  4.000  1003.936    
    A16                                               0.000  1003.936 r  cmos2_vsync (IN)
                         net (fo=0)                   0.000  1003.936    cmos2_vsync
    A16                  IBUF (Prop_ibuf_I_O)         0.462  1004.398 r  cmos2_vsync_IBUF_inst/O
                         net (fo=1, routed)           1.907  1006.304    cmos_select_inst/cmos2_vsync_IBUF
    SLICE_X0Y125         LUT3 (Prop_lut3_I2_O)        0.056  1006.360 r  cmos_select_inst/camera_fifo_inst_i_1/O
                         net (fo=3, routed)           0.000  1006.360    mac_test0/rst
    SLICE_X0Y125         FDCE                                         r  mac_test0/cmos_vsync_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)  1000.000  1000.000 r  
    K18                                               0.000  1000.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000  1000.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.245  1000.245 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634  1000.879    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  1000.905 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        0.660  1001.565    mac_test0/gmii_tx_clk
    SLICE_X0Y125         FDCE                                         r  mac_test0/cmos_vsync_d0_reg/C
                         clock pessimism              0.000  1001.565    
                         clock uncertainty           -0.035  1001.530    
    SLICE_X0Y125         FDCE (Setup_fdce_C_D)        0.014  1001.544    mac_test0/cmos_vsync_d0_reg
  -------------------------------------------------------------------
                         required time                       1001.544    
                         arrival time                       -1006.360    
  -------------------------------------------------------------------
                         slack                                 -4.817    

Slack (MET) :             10.344ns  (required time - arrival time)
  Source:                 camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        1.330ns  (logic 0.419ns (31.499%)  route 0.911ns (68.501%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94                                       0.000     0.000 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.911     1.330    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X8Y94          FDRE                                         r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X8Y94          FDRE (Setup_fdre_C_D)       -0.230    11.674    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         11.674    
                         arrival time                          -1.330    
  -------------------------------------------------------------------
                         slack                                 10.344    

Slack (MET) :             10.534ns  (required time - arrival time)
  Source:                 camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        1.103ns  (logic 0.419ns (38.004%)  route 0.684ns (61.996%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94                                       0.000     0.000 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.684     1.103    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X4Y94          FDRE                                         r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X4Y94          FDRE (Setup_fdre_C_D)       -0.267    11.637    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         11.637    
                         arrival time                          -1.103    
  -------------------------------------------------------------------
                         slack                                 10.534    

Slack (MET) :             10.571ns  (required time - arrival time)
  Source:                 camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        1.057ns  (logic 0.419ns (39.657%)  route 0.638ns (60.343%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94                                       0.000     0.000 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.638     1.057    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X7Y93          FDRE                                         r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X7Y93          FDRE (Setup_fdre_C_D)       -0.276    11.628    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         11.628    
                         arrival time                          -1.057    
  -------------------------------------------------------------------
                         slack                                 10.571    

Slack (MET) :             10.622ns  (required time - arrival time)
  Source:                 camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        1.016ns  (logic 0.419ns (41.236%)  route 0.597ns (58.764%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94                                       0.000     0.000 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.597     1.016    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X4Y94          FDRE                                         r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X4Y94          FDRE (Setup_fdre_C_D)       -0.266    11.638    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         11.638    
                         arrival time                          -1.016    
  -------------------------------------------------------------------
                         slack                                 10.622    

Slack (MET) :             10.678ns  (required time - arrival time)
  Source:                 camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        1.008ns  (logic 0.419ns (41.575%)  route 0.589ns (58.425%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94                                       0.000     0.000 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.589     1.008    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X6Y94          FDRE                                         r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X6Y94          FDRE (Setup_fdre_C_D)       -0.218    11.686    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         11.686    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                 10.678    

Slack (MET) :             10.720ns  (required time - arrival time)
  Source:                 camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.765%)  route 0.636ns (58.235%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96                                       0.000     0.000 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.636     1.092    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[10]
    SLICE_X4Y95          FDRE                                         r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X4Y95          FDRE (Setup_fdre_C_D)       -0.092    11.812    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                         11.812    
                         arrival time                          -1.092    
  -------------------------------------------------------------------
                         slack                                 10.720    

Slack (MET) :             10.766ns  (required time - arrival time)
  Source:                 camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        1.091ns  (logic 0.456ns (41.811%)  route 0.635ns (58.189%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94                                       0.000     0.000 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.635     1.091    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X6Y94          FDRE                                         r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X6Y94          FDRE (Setup_fdre_C_D)       -0.047    11.857    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         11.857    
                         arrival time                          -1.091    
  -------------------------------------------------------------------
                         slack                                 10.766    

Slack (MET) :             10.768ns  (required time - arrival time)
  Source:                 camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        1.041ns  (logic 0.456ns (43.822%)  route 0.585ns (56.178%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94                                       0.000     0.000 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.585     1.041    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X4Y94          FDRE                                         r  camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X4Y94          FDRE (Setup_fdre_C_D)       -0.095    11.809    camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         11.809    
                         arrival time                          -1.041    
  -------------------------------------------------------------------
                         slack                                 10.768    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.469ns  (arrival time - required time)
  Source:                 cmos2_vsync
                            (input port clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            mac_test0/cmos_vsync_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        4.907ns  (logic 1.535ns (31.282%)  route 3.372ns (68.718%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            2.200ns
  Clock Path Skew:        5.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.332ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.200     2.200    
    A16                                               0.000     2.200 r  cmos2_vsync (IN)
                         net (fo=0)                   0.000     2.200    cmos2_vsync
    A16                  IBUF (Prop_ibuf_I_O)         1.435     3.635 r  cmos2_vsync_IBUF_inst/O
                         net (fo=1, routed)           3.372     7.007    cmos_select_inst/cmos2_vsync_IBUF
    SLICE_X0Y125         LUT3 (Prop_lut3_I2_O)        0.100     7.107 r  cmos_select_inst/camera_fifo_inst_i_1/O
                         net (fo=3, routed)           0.000     7.107    mac_test0/rst
    SLICE_X0Y125         FDCE                                         r  mac_test0/cmos_vsync_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.449    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.545 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        1.787     5.332    mac_test0/gmii_tx_clk
    SLICE_X0Y125         FDCE                                         r  mac_test0/cmos_vsync_d0_reg/C
                         clock pessimism              0.000     5.332    
                         clock uncertainty            0.035     5.367    
    SLICE_X0Y125         FDCE (Hold_fdce_C_D)         0.271     5.638    mac_test0/cmos_vsync_d0_reg
  -------------------------------------------------------------------
                         required time                         -5.638    
                         arrival time                           7.107    
  -------------------------------------------------------------------
                         slack                                  1.469    

Slack (MET) :             3.154ns  (arrival time - required time)
  Source:                 cmos2_href
                            (input port clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            mac_test0/cmos_href_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        3.170ns  (logic 0.277ns (8.746%)  route 2.892ns (91.254%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            2.200ns
  Clock Path Skew:        2.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.200     2.200    
    D15                                               0.000     2.200 r  cmos2_href (IN)
                         net (fo=0)                   0.000     2.200    cmos2_href
    D15                  IBUF (Prop_ibuf_I_O)         0.232     2.432 r  cmos2_href_IBUF_inst/O
                         net (fo=1, routed)           2.892     5.325    cmos_select_inst/cmos2_href_IBUF
    SLICE_X0Y130         LUT3 (Prop_lut3_I2_O)        0.045     5.370 r  cmos_select_inst/cmos_href_d0_i_1/O
                         net (fo=2, routed)           0.000     5.370    mac_test0/cmos_href
    SLICE_X0Y130         FDCE                                         r  mac_test0/cmos_href_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.122    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.151 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        0.938     2.089    mac_test0/gmii_tx_clk
    SLICE_X0Y130         FDCE                                         r  mac_test0/cmos_href_d0_reg/C
                         clock pessimism              0.000     2.089    
                         clock uncertainty            0.035     2.124    
    SLICE_X0Y130         FDCE (Hold_fdce_C_D)         0.092     2.216    mac_test0/cmos_href_d0_reg
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           5.370    
  -------------------------------------------------------------------
                         slack                                  3.154    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.441ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.292ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.441ns  (required time - arrival time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mac_test0/cmos_href_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@24.000ns - sys_clk rise@20.000ns)
  Data Path Delay:        2.226ns  (logic 0.580ns (26.057%)  route 1.646ns (73.943%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 29.035 - 24.000 ) 
    Source Clock Delay      (SCD):    5.364ns = ( 25.364 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496    21.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.467    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.800    25.364    cmos_select_inst/sys_clk_IBUF_BUFG
    SLICE_X1Y117         FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDCE (Prop_fdce_C_Q)         0.456    25.820 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          1.646    27.466    cmos_select_inst/key_sig_reg_n_0
    SLICE_X0Y130         LUT3 (Prop_lut3_I1_O)        0.124    27.590 r  cmos_select_inst/cmos_href_d0_i_1/O
                         net (fo=2, routed)           0.000    27.590    mac_test0/cmos_href
    SLICE_X0Y130         FDCE                                         r  mac_test0/cmos_href_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)    24.000    24.000 r  
    K18                                               0.000    24.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000    24.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407    25.407 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868    27.275    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.366 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        1.669    29.035    mac_test0/gmii_tx_clk
    SLICE_X0Y130         FDCE                                         r  mac_test0/cmos_href_d0_reg/C
                         clock pessimism              0.000    29.035    
                         clock uncertainty           -0.035    28.999    
    SLICE_X0Y130         FDCE (Setup_fdce_C_D)        0.031    29.030    mac_test0/cmos_href_d0_reg
  -------------------------------------------------------------------
                         required time                         29.030    
                         arrival time                         -27.590    
  -------------------------------------------------------------------
                         slack                                  1.441    

Slack (MET) :             1.572ns  (required time - arrival time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mac_test0/cmos_vsync_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@24.000ns - sys_clk rise@20.000ns)
  Data Path Delay:        2.089ns  (logic 0.580ns (27.761%)  route 1.509ns (72.239%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 29.029 - 24.000 ) 
    Source Clock Delay      (SCD):    5.364ns = ( 25.364 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496    21.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.467    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=295, routed)         1.800    25.364    cmos_select_inst/sys_clk_IBUF_BUFG
    SLICE_X1Y117         FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDCE (Prop_fdce_C_Q)         0.456    25.820 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          1.509    27.329    cmos_select_inst/key_sig_reg_n_0
    SLICE_X0Y125         LUT3 (Prop_lut3_I1_O)        0.124    27.453 r  cmos_select_inst/camera_fifo_inst_i_1/O
                         net (fo=3, routed)           0.000    27.453    mac_test0/rst
    SLICE_X0Y125         FDCE                                         r  mac_test0/cmos_vsync_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)    24.000    24.000 r  
    K18                                               0.000    24.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000    24.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407    25.407 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868    27.275    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.366 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        1.663    29.029    mac_test0/gmii_tx_clk
    SLICE_X0Y125         FDCE                                         r  mac_test0/cmos_vsync_d0_reg/C
                         clock pessimism              0.000    29.029    
                         clock uncertainty           -0.035    28.993    
    SLICE_X0Y125         FDCE (Setup_fdce_C_D)        0.032    29.025    mac_test0/cmos_vsync_d0_reg
  -------------------------------------------------------------------
                         required time                         29.025    
                         arrival time                         -27.453    
  -------------------------------------------------------------------
                         slack                                  1.572    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mac_test0/cmos_vsync_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.186ns (20.457%)  route 0.723ns (79.543%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.669     1.593    cmos_select_inst/sys_clk_IBUF_BUFG
    SLICE_X1Y117         FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDCE (Prop_fdce_C_Q)         0.141     1.734 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          0.723     2.457    cmos_select_inst/key_sig_reg_n_0
    SLICE_X0Y125         LUT3 (Prop_lut3_I1_O)        0.045     2.502 r  cmos_select_inst/camera_fifo_inst_i_1/O
                         net (fo=3, routed)           0.000     2.502    mac_test0/rst
    SLICE_X0Y125         FDCE                                         r  mac_test0/cmos_vsync_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.122    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.151 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        0.932     2.083    mac_test0/gmii_tx_clk
    SLICE_X0Y125         FDCE                                         r  mac_test0/cmos_vsync_d0_reg/C
                         clock pessimism              0.000     2.083    
                         clock uncertainty            0.035     2.118    
    SLICE_X0Y125         FDCE (Hold_fdce_C_D)         0.092     2.210    mac_test0/cmos_vsync_d0_reg
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.502    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mac_test0/cmos_href_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.186ns (18.734%)  route 0.807ns (81.266%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.496ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=295, routed)         0.669     1.593    cmos_select_inst/sys_clk_IBUF_BUFG
    SLICE_X1Y117         FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDCE (Prop_fdce_C_Q)         0.141     1.734 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          0.807     2.541    cmos_select_inst/key_sig_reg_n_0
    SLICE_X0Y130         LUT3 (Prop_lut3_I1_O)        0.045     2.586 r  cmos_select_inst/cmos_href_d0_i_1/O
                         net (fo=2, routed)           0.000     2.586    mac_test0/cmos_href
    SLICE_X0Y130         FDCE                                         r  mac_test0/cmos_href_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.122    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.151 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        0.938     2.089    mac_test0/gmii_tx_clk
    SLICE_X0Y130         FDCE                                         r  mac_test0/cmos_href_d0_reg/C
                         clock pessimism              0.000     2.089    
                         clock uncertainty            0.035     2.124    
    SLICE_X0Y130         FDCE (Hold_fdce_C_D)         0.092     2.216    mac_test0/cmos_href_d0_reg
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           2.586    
  -------------------------------------------------------------------
                         slack                                  0.370    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rx_clk
  To Clock:  rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.023ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.023ns  (required time - arrival time)
  Source:                 mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/mac_tx0/c0/Crc_reg[15]/PRE
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rx_clk rise@8.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 0.456ns (29.367%)  route 1.097ns (70.633%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 12.859 - 8.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.449    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.545 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        1.603     5.148    mac_test0/mac_top0/mac_tx0/mac0/gmii_tx_clk
    SLICE_X7Y73          FDPE                                         r  mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDPE (Prop_fdpe_C_Q)         0.456     5.604 f  mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.097     6.700    mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X1Y71          FDPE                                         f  mac_test0/mac_top0/mac_tx0/c0/Crc_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     8.000     8.000 r  
    K18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     9.407 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.275    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.366 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        1.494    12.859    mac_test0/mac_top0/mac_tx0/c0/gmii_tx_clk
    SLICE_X1Y71          FDPE                                         r  mac_test0/mac_top0/mac_tx0/c0/Crc_reg[15]/C
                         clock pessimism              0.258    13.118    
                         clock uncertainty           -0.035    13.082    
    SLICE_X1Y71          FDPE (Recov_fdpe_C_PRE)     -0.359    12.723    mac_test0/mac_top0/mac_tx0/c0/Crc_reg[15]
  -------------------------------------------------------------------
                         required time                         12.723    
                         arrival time                          -6.700    
  -------------------------------------------------------------------
                         slack                                  6.023    

Slack (MET) :             6.023ns  (required time - arrival time)
  Source:                 mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/mac_tx0/c0/Crc_reg[20]/PRE
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rx_clk rise@8.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 0.456ns (29.367%)  route 1.097ns (70.633%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 12.859 - 8.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.449    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.545 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        1.603     5.148    mac_test0/mac_top0/mac_tx0/mac0/gmii_tx_clk
    SLICE_X7Y73          FDPE                                         r  mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDPE (Prop_fdpe_C_Q)         0.456     5.604 f  mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.097     6.700    mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X1Y71          FDPE                                         f  mac_test0/mac_top0/mac_tx0/c0/Crc_reg[20]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     8.000     8.000 r  
    K18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     9.407 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.275    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.366 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        1.494    12.859    mac_test0/mac_top0/mac_tx0/c0/gmii_tx_clk
    SLICE_X1Y71          FDPE                                         r  mac_test0/mac_top0/mac_tx0/c0/Crc_reg[20]/C
                         clock pessimism              0.258    13.118    
                         clock uncertainty           -0.035    13.082    
    SLICE_X1Y71          FDPE (Recov_fdpe_C_PRE)     -0.359    12.723    mac_test0/mac_top0/mac_tx0/c0/Crc_reg[20]
  -------------------------------------------------------------------
                         required time                         12.723    
                         arrival time                          -6.700    
  -------------------------------------------------------------------
                         slack                                  6.023    

Slack (MET) :             6.023ns  (required time - arrival time)
  Source:                 mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/mac_tx0/c0/Crc_reg[28]/PRE
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rx_clk rise@8.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 0.456ns (29.367%)  route 1.097ns (70.633%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 12.859 - 8.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.449    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.545 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        1.603     5.148    mac_test0/mac_top0/mac_tx0/mac0/gmii_tx_clk
    SLICE_X7Y73          FDPE                                         r  mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDPE (Prop_fdpe_C_Q)         0.456     5.604 f  mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.097     6.700    mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X1Y71          FDPE                                         f  mac_test0/mac_top0/mac_tx0/c0/Crc_reg[28]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     8.000     8.000 r  
    K18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     9.407 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.275    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.366 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        1.494    12.859    mac_test0/mac_top0/mac_tx0/c0/gmii_tx_clk
    SLICE_X1Y71          FDPE                                         r  mac_test0/mac_top0/mac_tx0/c0/Crc_reg[28]/C
                         clock pessimism              0.258    13.118    
                         clock uncertainty           -0.035    13.082    
    SLICE_X1Y71          FDPE (Recov_fdpe_C_PRE)     -0.359    12.723    mac_test0/mac_top0/mac_tx0/c0/Crc_reg[28]
  -------------------------------------------------------------------
                         required time                         12.723    
                         arrival time                          -6.700    
  -------------------------------------------------------------------
                         slack                                  6.023    

Slack (MET) :             6.023ns  (required time - arrival time)
  Source:                 mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/mac_tx0/c0/Crc_reg[7]/PRE
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rx_clk rise@8.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 0.456ns (29.367%)  route 1.097ns (70.633%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 12.859 - 8.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.449    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.545 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        1.603     5.148    mac_test0/mac_top0/mac_tx0/mac0/gmii_tx_clk
    SLICE_X7Y73          FDPE                                         r  mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDPE (Prop_fdpe_C_Q)         0.456     5.604 f  mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.097     6.700    mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X1Y71          FDPE                                         f  mac_test0/mac_top0/mac_tx0/c0/Crc_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     8.000     8.000 r  
    K18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     9.407 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.275    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.366 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        1.494    12.859    mac_test0/mac_top0/mac_tx0/c0/gmii_tx_clk
    SLICE_X1Y71          FDPE                                         r  mac_test0/mac_top0/mac_tx0/c0/Crc_reg[7]/C
                         clock pessimism              0.258    13.118    
                         clock uncertainty           -0.035    13.082    
    SLICE_X1Y71          FDPE (Recov_fdpe_C_PRE)     -0.359    12.723    mac_test0/mac_top0/mac_tx0/c0/Crc_reg[7]
  -------------------------------------------------------------------
                         required time                         12.723    
                         arrival time                          -6.700    
  -------------------------------------------------------------------
                         slack                                  6.023    

Slack (MET) :             6.104ns  (required time - arrival time)
  Source:                 mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/mac_rx0/c0/Crc_reg[6]/PRE
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rx_clk rise@8.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        1.287ns  (logic 0.419ns (32.546%)  route 0.868ns (67.454%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 12.799 - 8.000 ) 
    Source Clock Delay      (SCD):    5.095ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.449    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.545 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        1.550     5.095    mac_test0/mac_top0/mac_rx0/mac0/gmii_tx_clk
    SLICE_X13Y64         FDPE                                         r  mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDPE (Prop_fdpe_C_Q)         0.419     5.514 f  mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.868     6.382    mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X10Y62         FDPE                                         f  mac_test0/mac_top0/mac_rx0/c0/Crc_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     8.000     8.000 r  
    K18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     9.407 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.275    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.366 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        1.434    12.799    mac_test0/mac_top0/mac_rx0/c0/gmii_tx_clk
    SLICE_X10Y62         FDPE                                         r  mac_test0/mac_top0/mac_rx0/c0/Crc_reg[6]/C
                         clock pessimism              0.258    13.058    
                         clock uncertainty           -0.035    13.022    
    SLICE_X10Y62         FDPE (Recov_fdpe_C_PRE)     -0.536    12.486    mac_test0/mac_top0/mac_rx0/c0/Crc_reg[6]
  -------------------------------------------------------------------
                         required time                         12.486    
                         arrival time                          -6.382    
  -------------------------------------------------------------------
                         slack                                  6.104    

Slack (MET) :             6.104ns  (required time - arrival time)
  Source:                 mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/mac_rx0/c0/Crc_reg[26]/PRE
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rx_clk rise@8.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        1.287ns  (logic 0.419ns (32.551%)  route 0.868ns (67.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 12.797 - 8.000 ) 
    Source Clock Delay      (SCD):    5.095ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.449    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.545 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        1.550     5.095    mac_test0/mac_top0/mac_rx0/mac0/gmii_tx_clk
    SLICE_X13Y64         FDPE                                         r  mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDPE (Prop_fdpe_C_Q)         0.419     5.514 f  mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.868     6.382    mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X11Y65         FDPE                                         f  mac_test0/mac_top0/mac_rx0/c0/Crc_reg[26]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     8.000     8.000 r  
    K18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     9.407 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.275    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.366 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        1.432    12.797    mac_test0/mac_top0/mac_rx0/c0/gmii_tx_clk
    SLICE_X11Y65         FDPE                                         r  mac_test0/mac_top0/mac_rx0/c0/Crc_reg[26]/C
                         clock pessimism              0.258    13.056    
                         clock uncertainty           -0.035    13.020    
    SLICE_X11Y65         FDPE (Recov_fdpe_C_PRE)     -0.534    12.486    mac_test0/mac_top0/mac_rx0/c0/Crc_reg[26]
  -------------------------------------------------------------------
                         required time                         12.486    
                         arrival time                          -6.382    
  -------------------------------------------------------------------
                         slack                                  6.104    

Slack (MET) :             6.104ns  (required time - arrival time)
  Source:                 mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/mac_rx0/c0/Crc_reg[30]/PRE
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rx_clk rise@8.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        1.287ns  (logic 0.419ns (32.551%)  route 0.868ns (67.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 12.797 - 8.000 ) 
    Source Clock Delay      (SCD):    5.095ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.449    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.545 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        1.550     5.095    mac_test0/mac_top0/mac_rx0/mac0/gmii_tx_clk
    SLICE_X13Y64         FDPE                                         r  mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDPE (Prop_fdpe_C_Q)         0.419     5.514 f  mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.868     6.382    mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X11Y65         FDPE                                         f  mac_test0/mac_top0/mac_rx0/c0/Crc_reg[30]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     8.000     8.000 r  
    K18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     9.407 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.275    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.366 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        1.432    12.797    mac_test0/mac_top0/mac_rx0/c0/gmii_tx_clk
    SLICE_X11Y65         FDPE                                         r  mac_test0/mac_top0/mac_rx0/c0/Crc_reg[30]/C
                         clock pessimism              0.258    13.056    
                         clock uncertainty           -0.035    13.020    
    SLICE_X11Y65         FDPE (Recov_fdpe_C_PRE)     -0.534    12.486    mac_test0/mac_top0/mac_rx0/c0/Crc_reg[30]
  -------------------------------------------------------------------
                         required time                         12.486    
                         arrival time                          -6.382    
  -------------------------------------------------------------------
                         slack                                  6.104    

Slack (MET) :             6.156ns  (required time - arrival time)
  Source:                 mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/mac_tx0/c0/Crc_reg[24]/PRE
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rx_clk rise@8.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 0.456ns (32.203%)  route 0.960ns (67.797%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 12.857 - 8.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.449    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.545 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        1.603     5.148    mac_test0/mac_top0/mac_tx0/mac0/gmii_tx_clk
    SLICE_X7Y73          FDPE                                         r  mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDPE (Prop_fdpe_C_Q)         0.456     5.604 f  mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.960     6.564    mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X2Y72          FDPE                                         f  mac_test0/mac_top0/mac_tx0/c0/Crc_reg[24]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     8.000     8.000 r  
    K18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     9.407 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.275    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.366 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        1.492    12.857    mac_test0/mac_top0/mac_tx0/c0/gmii_tx_clk
    SLICE_X2Y72          FDPE                                         r  mac_test0/mac_top0/mac_tx0/c0/Crc_reg[24]/C
                         clock pessimism              0.258    13.116    
                         clock uncertainty           -0.035    13.080    
    SLICE_X2Y72          FDPE (Recov_fdpe_C_PRE)     -0.361    12.719    mac_test0/mac_top0/mac_tx0/c0/Crc_reg[24]
  -------------------------------------------------------------------
                         required time                         12.719    
                         arrival time                          -6.564    
  -------------------------------------------------------------------
                         slack                                  6.156    

Slack (MET) :             6.156ns  (required time - arrival time)
  Source:                 mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/mac_tx0/c0/Crc_reg[26]/PRE
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rx_clk rise@8.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 0.456ns (32.203%)  route 0.960ns (67.797%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 12.857 - 8.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.449    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.545 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        1.603     5.148    mac_test0/mac_top0/mac_tx0/mac0/gmii_tx_clk
    SLICE_X7Y73          FDPE                                         r  mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDPE (Prop_fdpe_C_Q)         0.456     5.604 f  mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.960     6.564    mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X2Y72          FDPE                                         f  mac_test0/mac_top0/mac_tx0/c0/Crc_reg[26]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     8.000     8.000 r  
    K18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     9.407 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.275    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.366 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        1.492    12.857    mac_test0/mac_top0/mac_tx0/c0/gmii_tx_clk
    SLICE_X2Y72          FDPE                                         r  mac_test0/mac_top0/mac_tx0/c0/Crc_reg[26]/C
                         clock pessimism              0.258    13.116    
                         clock uncertainty           -0.035    13.080    
    SLICE_X2Y72          FDPE (Recov_fdpe_C_PRE)     -0.361    12.719    mac_test0/mac_top0/mac_tx0/c0/Crc_reg[26]
  -------------------------------------------------------------------
                         required time                         12.719    
                         arrival time                          -6.564    
  -------------------------------------------------------------------
                         slack                                  6.156    

Slack (MET) :             6.156ns  (required time - arrival time)
  Source:                 mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/mac_tx0/c0/Crc_reg[2]/PRE
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rx_clk rise@8.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 0.456ns (32.203%)  route 0.960ns (67.797%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 12.857 - 8.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.449    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.545 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        1.603     5.148    mac_test0/mac_top0/mac_tx0/mac0/gmii_tx_clk
    SLICE_X7Y73          FDPE                                         r  mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDPE (Prop_fdpe_C_Q)         0.456     5.604 f  mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.960     6.564    mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X2Y72          FDPE                                         f  mac_test0/mac_top0/mac_tx0/c0/Crc_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     8.000     8.000 r  
    K18                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     9.407 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.275    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.366 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        1.492    12.857    mac_test0/mac_top0/mac_tx0/c0/gmii_tx_clk
    SLICE_X2Y72          FDPE                                         r  mac_test0/mac_top0/mac_tx0/c0/Crc_reg[2]/C
                         clock pessimism              0.258    13.116    
                         clock uncertainty           -0.035    13.080    
    SLICE_X2Y72          FDPE (Recov_fdpe_C_PRE)     -0.361    12.719    mac_test0/mac_top0/mac_tx0/c0/Crc_reg[2]
  -------------------------------------------------------------------
                         required time                         12.719    
                         arrival time                          -6.564    
  -------------------------------------------------------------------
                         slack                                  6.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/mac_rx0/c0/Crc_reg[0]/PRE
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.128ns (45.486%)  route 0.153ns (54.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.879    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        0.558     1.463    mac_test0/mac_top0/mac_rx0/mac0/gmii_tx_clk
    SLICE_X13Y64         FDPE                                         r  mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDPE (Prop_fdpe_C_Q)         0.128     1.591 f  mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.153     1.744    mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X12Y64         FDPE                                         f  mac_test0/mac_top0/mac_rx0/c0/Crc_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.122    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.151 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        0.826     1.977    mac_test0/mac_top0/mac_rx0/c0/gmii_tx_clk
    SLICE_X12Y64         FDPE                                         r  mac_test0/mac_top0/mac_rx0/c0/Crc_reg[0]/C
                         clock pessimism             -0.501     1.476    
    SLICE_X12Y64         FDPE (Remov_fdpe_C_PRE)     -0.124     1.352    mac_test0/mac_top0/mac_rx0/c0/Crc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/mac_rx0/c0/Crc_reg[11]/PRE
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.128ns (45.486%)  route 0.153ns (54.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.879    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        0.558     1.463    mac_test0/mac_top0/mac_rx0/mac0/gmii_tx_clk
    SLICE_X13Y64         FDPE                                         r  mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDPE (Prop_fdpe_C_Q)         0.128     1.591 f  mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.153     1.744    mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X12Y64         FDPE                                         f  mac_test0/mac_top0/mac_rx0/c0/Crc_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.122    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.151 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        0.826     1.977    mac_test0/mac_top0/mac_rx0/c0/gmii_tx_clk
    SLICE_X12Y64         FDPE                                         r  mac_test0/mac_top0/mac_rx0/c0/Crc_reg[11]/C
                         clock pessimism             -0.501     1.476    
    SLICE_X12Y64         FDPE (Remov_fdpe_C_PRE)     -0.124     1.352    mac_test0/mac_top0/mac_rx0/c0/Crc_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/mac_rx0/c0/Crc_reg[19]/PRE
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.128ns (45.486%)  route 0.153ns (54.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.879    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        0.558     1.463    mac_test0/mac_top0/mac_rx0/mac0/gmii_tx_clk
    SLICE_X13Y64         FDPE                                         r  mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDPE (Prop_fdpe_C_Q)         0.128     1.591 f  mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.153     1.744    mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X12Y64         FDPE                                         f  mac_test0/mac_top0/mac_rx0/c0/Crc_reg[19]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.122    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.151 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        0.826     1.977    mac_test0/mac_top0/mac_rx0/c0/gmii_tx_clk
    SLICE_X12Y64         FDPE                                         r  mac_test0/mac_top0/mac_rx0/c0/Crc_reg[19]/C
                         clock pessimism             -0.501     1.476    
    SLICE_X12Y64         FDPE (Remov_fdpe_C_PRE)     -0.124     1.352    mac_test0/mac_top0/mac_rx0/c0/Crc_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/mac_rx0/c0/Crc_reg[27]/PRE
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.128ns (45.486%)  route 0.153ns (54.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.879    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        0.558     1.463    mac_test0/mac_top0/mac_rx0/mac0/gmii_tx_clk
    SLICE_X13Y64         FDPE                                         r  mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDPE (Prop_fdpe_C_Q)         0.128     1.591 f  mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.153     1.744    mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X12Y64         FDPE                                         f  mac_test0/mac_top0/mac_rx0/c0/Crc_reg[27]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.122    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.151 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        0.826     1.977    mac_test0/mac_top0/mac_rx0/c0/gmii_tx_clk
    SLICE_X12Y64         FDPE                                         r  mac_test0/mac_top0/mac_rx0/c0/Crc_reg[27]/C
                         clock pessimism             -0.501     1.476    
    SLICE_X12Y64         FDPE (Remov_fdpe_C_PRE)     -0.124     1.352    mac_test0/mac_top0/mac_rx0/c0/Crc_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/mac_rx0/c0/Crc_reg[3]/PRE
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.128ns (45.486%)  route 0.153ns (54.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.879    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        0.558     1.463    mac_test0/mac_top0/mac_rx0/mac0/gmii_tx_clk
    SLICE_X13Y64         FDPE                                         r  mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDPE (Prop_fdpe_C_Q)         0.128     1.591 f  mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.153     1.744    mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X12Y64         FDPE                                         f  mac_test0/mac_top0/mac_rx0/c0/Crc_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.122    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.151 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        0.826     1.977    mac_test0/mac_top0/mac_rx0/c0/gmii_tx_clk
    SLICE_X12Y64         FDPE                                         r  mac_test0/mac_top0/mac_rx0/c0/Crc_reg[3]/C
                         clock pessimism             -0.501     1.476    
    SLICE_X12Y64         FDPE (Remov_fdpe_C_PRE)     -0.124     1.352    mac_test0/mac_top0/mac_rx0/c0/Crc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/mac_rx0/c0/Crc_reg[8]/PRE
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.128ns (45.486%)  route 0.153ns (54.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.879    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        0.558     1.463    mac_test0/mac_top0/mac_rx0/mac0/gmii_tx_clk
    SLICE_X13Y64         FDPE                                         r  mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDPE (Prop_fdpe_C_Q)         0.128     1.591 f  mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.153     1.744    mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X12Y64         FDPE                                         f  mac_test0/mac_top0/mac_rx0/c0/Crc_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.122    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.151 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        0.826     1.977    mac_test0/mac_top0/mac_rx0/c0/gmii_tx_clk
    SLICE_X12Y64         FDPE                                         r  mac_test0/mac_top0/mac_rx0/c0/Crc_reg[8]/C
                         clock pessimism             -0.501     1.476    
    SLICE_X12Y64         FDPE (Remov_fdpe_C_PRE)     -0.124     1.352    mac_test0/mac_top0/mac_rx0/c0/Crc_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/mac_rx0/c0/Crc_reg[16]/PRE
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.128ns (43.060%)  route 0.169ns (56.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.879    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        0.558     1.463    mac_test0/mac_top0/mac_rx0/mac0/gmii_tx_clk
    SLICE_X13Y64         FDPE                                         r  mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDPE (Prop_fdpe_C_Q)         0.128     1.591 f  mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.169     1.760    mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X12Y63         FDPE                                         f  mac_test0/mac_top0/mac_rx0/c0/Crc_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.122    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.151 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        0.826     1.977    mac_test0/mac_top0/mac_rx0/c0/gmii_tx_clk
    SLICE_X12Y63         FDPE                                         r  mac_test0/mac_top0/mac_rx0/c0/Crc_reg[16]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X12Y63         FDPE (Remov_fdpe_C_PRE)     -0.124     1.354    mac_test0/mac_top0/mac_rx0/c0/Crc_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/mac_rx0/c0/Crc_reg[22]/PRE
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.128ns (43.060%)  route 0.169ns (56.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.879    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        0.558     1.463    mac_test0/mac_top0/mac_rx0/mac0/gmii_tx_clk
    SLICE_X13Y64         FDPE                                         r  mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDPE (Prop_fdpe_C_Q)         0.128     1.591 f  mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.169     1.760    mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X12Y63         FDPE                                         f  mac_test0/mac_top0/mac_rx0/c0/Crc_reg[22]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.122    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.151 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        0.826     1.977    mac_test0/mac_top0/mac_rx0/c0/gmii_tx_clk
    SLICE_X12Y63         FDPE                                         r  mac_test0/mac_top0/mac_rx0/c0/Crc_reg[22]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X12Y63         FDPE (Remov_fdpe_C_PRE)     -0.124     1.354    mac_test0/mac_top0/mac_rx0/c0/Crc_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/mac_rx0/c0/Crc_reg[31]/PRE
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.128ns (43.060%)  route 0.169ns (56.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.879    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        0.558     1.463    mac_test0/mac_top0/mac_rx0/mac0/gmii_tx_clk
    SLICE_X13Y64         FDPE                                         r  mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDPE (Prop_fdpe_C_Q)         0.128     1.591 f  mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.169     1.760    mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X12Y63         FDPE                                         f  mac_test0/mac_top0/mac_rx0/c0/Crc_reg[31]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.122    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.151 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        0.826     1.977    mac_test0/mac_top0/mac_rx0/c0/gmii_tx_clk
    SLICE_X12Y63         FDPE                                         r  mac_test0/mac_top0/mac_rx0/c0/Crc_reg[31]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X12Y63         FDPE (Remov_fdpe_C_PRE)     -0.124     1.354    mac_test0/mac_top0/mac_rx0/c0/Crc_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test0/mac_top0/mac_rx0/c0/Crc_reg[5]/PRE
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.128ns (43.060%)  route 0.169ns (56.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.879    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        0.558     1.463    mac_test0/mac_top0/mac_rx0/mac0/gmii_tx_clk
    SLICE_X13Y64         FDPE                                         r  mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDPE (Prop_fdpe_C_Q)         0.128     1.591 f  mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.169     1.760    mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X12Y63         FDPE                                         f  mac_test0/mac_top0/mac_rx0/c0/Crc_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    K18                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.122    util_gmii_to_rgmii_m0/rgmii_rxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.151 r  util_gmii_to_rgmii_m0/bufmr_rgmii_rxc/O
                         net (fo=2164, routed)        0.826     1.977    mac_test0/mac_top0/mac_rx0/c0/gmii_tx_clk
    SLICE_X12Y63         FDPE                                         r  mac_test0/mac_top0/mac_rx0/c0/Crc_reg[5]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X12Y63         FDPE (Remov_fdpe_C_PRE)     -0.124     1.354    mac_test0/mac_top0/mac_rx0/c0/Crc_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.406    





