Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Apr 12 15:41:05 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     96.936        0.000                      0                   55        0.162        0.000                      0                   55       49.020        0.000                       0                    25  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              96.936        0.000                      0                   55        0.162        0.000                      0                   55       49.020        0.000                       0                    25  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       96.936ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.936ns  (required time - arrival time)
  Source:                 forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            butt_edge/D_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.771ns  (logic 0.608ns (21.944%)  route 2.163ns (78.056%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 104.921 - 100.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.635     5.219    forLoop_idx_0_988780785[0].cond_butt_dirs/CLK
    SLICE_X1Y38          FDRE                                         r  forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.456     5.675 r  forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[9]/Q
                         net (fo=4, routed)           1.816     7.492    forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[9]
    SLICE_X1Y38          LUT5 (Prop_lut5_I0_O)        0.152     7.644 r  forLoop_idx_0_988780785[0].cond_butt_dirs/led_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.346     7.990    butt_edge/led_OBUF[0]
    SLICE_X2Y38          FDRE                                         r  butt_edge/D_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.516   104.921    butt_edge/CLK
    SLICE_X2Y38          FDRE                                         r  butt_edge/D_last_q_reg/C
                         clock pessimism              0.273   105.194    
                         clock uncertainty           -0.035   105.159    
    SLICE_X2Y38          FDRE (Setup_fdre_C_D)       -0.233   104.926    butt_edge/D_last_q_reg
  -------------------------------------------------------------------
                         required time                        104.926    
                         arrival time                          -7.990    
  -------------------------------------------------------------------
                         slack                                 96.936    

Slack (MET) :             97.241ns  (required time - arrival time)
  Source:                 forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.518ns  (logic 0.842ns (33.433%)  route 1.676ns (66.567%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 104.921 - 100.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.635     5.219    forLoop_idx_0_988780785[0].cond_butt_dirs/CLK
    SLICE_X0Y38          FDRE                                         r  forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.419     5.638 f  forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[2]/Q
                         net (fo=5, routed)           0.690     6.328    forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[2]
    SLICE_X1Y38          LUT6 (Prop_lut6_I1_O)        0.299     6.627 r  forLoop_idx_0_988780785[0].cond_butt_dirs/led_OBUF[7]_inst_i_2/O
                         net (fo=7, routed)           0.456     7.083    forLoop_idx_0_988780785[0].cond_butt_dirs/led_OBUF[7]_inst_i_2_n_0
    SLICE_X1Y38          LUT5 (Prop_lut5_I2_O)        0.124     7.207 r  forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q[8]_i_2/O
                         net (fo=9, routed)           0.531     7.738    forLoop_idx_0_988780785[0].cond_butt_dirs/sel
    SLICE_X0Y38          FDRE                                         r  forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.516   104.921    forLoop_idx_0_988780785[0].cond_butt_dirs/CLK
    SLICE_X0Y38          FDRE                                         r  forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[1]/C
                         clock pessimism              0.298   105.219    
                         clock uncertainty           -0.035   105.184    
    SLICE_X0Y38          FDRE (Setup_fdre_C_CE)      -0.205   104.979    forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.979    
                         arrival time                          -7.738    
  -------------------------------------------------------------------
                         slack                                 97.241    

Slack (MET) :             97.241ns  (required time - arrival time)
  Source:                 forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.518ns  (logic 0.842ns (33.433%)  route 1.676ns (66.567%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 104.921 - 100.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.635     5.219    forLoop_idx_0_988780785[0].cond_butt_dirs/CLK
    SLICE_X0Y38          FDRE                                         r  forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.419     5.638 f  forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[2]/Q
                         net (fo=5, routed)           0.690     6.328    forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[2]
    SLICE_X1Y38          LUT6 (Prop_lut6_I1_O)        0.299     6.627 r  forLoop_idx_0_988780785[0].cond_butt_dirs/led_OBUF[7]_inst_i_2/O
                         net (fo=7, routed)           0.456     7.083    forLoop_idx_0_988780785[0].cond_butt_dirs/led_OBUF[7]_inst_i_2_n_0
    SLICE_X1Y38          LUT5 (Prop_lut5_I2_O)        0.124     7.207 r  forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q[8]_i_2/O
                         net (fo=9, routed)           0.531     7.738    forLoop_idx_0_988780785[0].cond_butt_dirs/sel
    SLICE_X0Y38          FDRE                                         r  forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.516   104.921    forLoop_idx_0_988780785[0].cond_butt_dirs/CLK
    SLICE_X0Y38          FDRE                                         r  forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[2]/C
                         clock pessimism              0.298   105.219    
                         clock uncertainty           -0.035   105.184    
    SLICE_X0Y38          FDRE (Setup_fdre_C_CE)      -0.205   104.979    forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.979    
                         arrival time                          -7.738    
  -------------------------------------------------------------------
                         slack                                 97.241    

Slack (MET) :             97.241ns  (required time - arrival time)
  Source:                 forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.518ns  (logic 0.842ns (33.433%)  route 1.676ns (66.567%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 104.921 - 100.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.635     5.219    forLoop_idx_0_988780785[0].cond_butt_dirs/CLK
    SLICE_X0Y38          FDRE                                         r  forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.419     5.638 f  forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[2]/Q
                         net (fo=5, routed)           0.690     6.328    forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[2]
    SLICE_X1Y38          LUT6 (Prop_lut6_I1_O)        0.299     6.627 r  forLoop_idx_0_988780785[0].cond_butt_dirs/led_OBUF[7]_inst_i_2/O
                         net (fo=7, routed)           0.456     7.083    forLoop_idx_0_988780785[0].cond_butt_dirs/led_OBUF[7]_inst_i_2_n_0
    SLICE_X1Y38          LUT5 (Prop_lut5_I2_O)        0.124     7.207 r  forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q[8]_i_2/O
                         net (fo=9, routed)           0.531     7.738    forLoop_idx_0_988780785[0].cond_butt_dirs/sel
    SLICE_X0Y38          FDRE                                         r  forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.516   104.921    forLoop_idx_0_988780785[0].cond_butt_dirs/CLK
    SLICE_X0Y38          FDRE                                         r  forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[3]/C
                         clock pessimism              0.298   105.219    
                         clock uncertainty           -0.035   105.184    
    SLICE_X0Y38          FDRE (Setup_fdre_C_CE)      -0.205   104.979    forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.979    
                         arrival time                          -7.738    
  -------------------------------------------------------------------
                         slack                                 97.241    

Slack (MET) :             97.241ns  (required time - arrival time)
  Source:                 forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.518ns  (logic 0.842ns (33.433%)  route 1.676ns (66.567%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 104.921 - 100.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.635     5.219    forLoop_idx_0_988780785[0].cond_butt_dirs/CLK
    SLICE_X0Y38          FDRE                                         r  forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.419     5.638 f  forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[2]/Q
                         net (fo=5, routed)           0.690     6.328    forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[2]
    SLICE_X1Y38          LUT6 (Prop_lut6_I1_O)        0.299     6.627 r  forLoop_idx_0_988780785[0].cond_butt_dirs/led_OBUF[7]_inst_i_2/O
                         net (fo=7, routed)           0.456     7.083    forLoop_idx_0_988780785[0].cond_butt_dirs/led_OBUF[7]_inst_i_2_n_0
    SLICE_X1Y38          LUT5 (Prop_lut5_I2_O)        0.124     7.207 r  forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q[8]_i_2/O
                         net (fo=9, routed)           0.531     7.738    forLoop_idx_0_988780785[0].cond_butt_dirs/sel
    SLICE_X0Y38          FDRE                                         r  forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.516   104.921    forLoop_idx_0_988780785[0].cond_butt_dirs/CLK
    SLICE_X0Y38          FDRE                                         r  forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[4]/C
                         clock pessimism              0.298   105.219    
                         clock uncertainty           -0.035   105.184    
    SLICE_X0Y38          FDRE (Setup_fdre_C_CE)      -0.205   104.979    forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                        104.979    
                         arrival time                          -7.738    
  -------------------------------------------------------------------
                         slack                                 97.241    

Slack (MET) :             97.241ns  (required time - arrival time)
  Source:                 forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.518ns  (logic 0.842ns (33.433%)  route 1.676ns (66.567%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 104.921 - 100.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.635     5.219    forLoop_idx_0_988780785[0].cond_butt_dirs/CLK
    SLICE_X0Y38          FDRE                                         r  forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.419     5.638 f  forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[2]/Q
                         net (fo=5, routed)           0.690     6.328    forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[2]
    SLICE_X1Y38          LUT6 (Prop_lut6_I1_O)        0.299     6.627 r  forLoop_idx_0_988780785[0].cond_butt_dirs/led_OBUF[7]_inst_i_2/O
                         net (fo=7, routed)           0.456     7.083    forLoop_idx_0_988780785[0].cond_butt_dirs/led_OBUF[7]_inst_i_2_n_0
    SLICE_X1Y38          LUT5 (Prop_lut5_I2_O)        0.124     7.207 r  forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q[8]_i_2/O
                         net (fo=9, routed)           0.531     7.738    forLoop_idx_0_988780785[0].cond_butt_dirs/sel
    SLICE_X0Y38          FDRE                                         r  forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.516   104.921    forLoop_idx_0_988780785[0].cond_butt_dirs/CLK
    SLICE_X0Y38          FDRE                                         r  forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[5]/C
                         clock pessimism              0.298   105.219    
                         clock uncertainty           -0.035   105.184    
    SLICE_X0Y38          FDRE (Setup_fdre_C_CE)      -0.205   104.979    forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                        104.979    
                         arrival time                          -7.738    
  -------------------------------------------------------------------
                         slack                                 97.241    

Slack (MET) :             97.241ns  (required time - arrival time)
  Source:                 forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.518ns  (logic 0.842ns (33.433%)  route 1.676ns (66.567%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 104.921 - 100.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.635     5.219    forLoop_idx_0_988780785[0].cond_butt_dirs/CLK
    SLICE_X0Y38          FDRE                                         r  forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.419     5.638 f  forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[2]/Q
                         net (fo=5, routed)           0.690     6.328    forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[2]
    SLICE_X1Y38          LUT6 (Prop_lut6_I1_O)        0.299     6.627 r  forLoop_idx_0_988780785[0].cond_butt_dirs/led_OBUF[7]_inst_i_2/O
                         net (fo=7, routed)           0.456     7.083    forLoop_idx_0_988780785[0].cond_butt_dirs/led_OBUF[7]_inst_i_2_n_0
    SLICE_X1Y38          LUT5 (Prop_lut5_I2_O)        0.124     7.207 r  forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q[8]_i_2/O
                         net (fo=9, routed)           0.531     7.738    forLoop_idx_0_988780785[0].cond_butt_dirs/sel
    SLICE_X0Y38          FDRE                                         r  forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.516   104.921    forLoop_idx_0_988780785[0].cond_butt_dirs/CLK
    SLICE_X0Y38          FDRE                                         r  forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[6]/C
                         clock pessimism              0.298   105.219    
                         clock uncertainty           -0.035   105.184    
    SLICE_X0Y38          FDRE (Setup_fdre_C_CE)      -0.205   104.979    forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                        104.979    
                         arrival time                          -7.738    
  -------------------------------------------------------------------
                         slack                                 97.241    

Slack (MET) :             97.242ns  (required time - arrival time)
  Source:                 forLoop_idx_0_988780785[0].cond_butt_dirs/sync/D_pipe_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 0.773ns (34.012%)  route 1.500ns (65.988%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 104.921 - 100.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.631     5.215    forLoop_idx_0_988780785[0].cond_butt_dirs/sync/CLK
    SLICE_X2Y34          FDRE                                         r  forLoop_idx_0_988780785[0].cond_butt_dirs/sync/D_pipe_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.478     5.693 f  forLoop_idx_0_988780785[0].cond_butt_dirs/sync/D_pipe_q_reg[2]/Q
                         net (fo=1, routed)           0.952     6.645    forLoop_idx_0_988780785[0].cond_butt_dirs/sync/D_pipe_q[2]
    SLICE_X1Y37          LUT1 (Prop_lut1_I0_O)        0.295     6.940 r  forLoop_idx_0_988780785[0].cond_butt_dirs/sync/D_ctr_q[8]_i_1/O
                         net (fo=10, routed)          0.548     7.488    forLoop_idx_0_988780785[0].cond_butt_dirs/sync_n_0
    SLICE_X0Y38          FDRE                                         r  forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.516   104.921    forLoop_idx_0_988780785[0].cond_butt_dirs/CLK
    SLICE_X0Y38          FDRE                                         r  forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[1]/C
                         clock pessimism              0.273   105.194    
                         clock uncertainty           -0.035   105.159    
    SLICE_X0Y38          FDRE (Setup_fdre_C_R)       -0.429   104.730    forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.730    
                         arrival time                          -7.488    
  -------------------------------------------------------------------
                         slack                                 97.242    

Slack (MET) :             97.242ns  (required time - arrival time)
  Source:                 forLoop_idx_0_988780785[0].cond_butt_dirs/sync/D_pipe_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 0.773ns (34.012%)  route 1.500ns (65.988%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 104.921 - 100.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.631     5.215    forLoop_idx_0_988780785[0].cond_butt_dirs/sync/CLK
    SLICE_X2Y34          FDRE                                         r  forLoop_idx_0_988780785[0].cond_butt_dirs/sync/D_pipe_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.478     5.693 f  forLoop_idx_0_988780785[0].cond_butt_dirs/sync/D_pipe_q_reg[2]/Q
                         net (fo=1, routed)           0.952     6.645    forLoop_idx_0_988780785[0].cond_butt_dirs/sync/D_pipe_q[2]
    SLICE_X1Y37          LUT1 (Prop_lut1_I0_O)        0.295     6.940 r  forLoop_idx_0_988780785[0].cond_butt_dirs/sync/D_ctr_q[8]_i_1/O
                         net (fo=10, routed)          0.548     7.488    forLoop_idx_0_988780785[0].cond_butt_dirs/sync_n_0
    SLICE_X0Y38          FDRE                                         r  forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.516   104.921    forLoop_idx_0_988780785[0].cond_butt_dirs/CLK
    SLICE_X0Y38          FDRE                                         r  forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[2]/C
                         clock pessimism              0.273   105.194    
                         clock uncertainty           -0.035   105.159    
    SLICE_X0Y38          FDRE (Setup_fdre_C_R)       -0.429   104.730    forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.730    
                         arrival time                          -7.488    
  -------------------------------------------------------------------
                         slack                                 97.242    

Slack (MET) :             97.242ns  (required time - arrival time)
  Source:                 forLoop_idx_0_988780785[0].cond_butt_dirs/sync/D_pipe_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 0.773ns (34.012%)  route 1.500ns (65.988%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 104.921 - 100.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.631     5.215    forLoop_idx_0_988780785[0].cond_butt_dirs/sync/CLK
    SLICE_X2Y34          FDRE                                         r  forLoop_idx_0_988780785[0].cond_butt_dirs/sync/D_pipe_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.478     5.693 f  forLoop_idx_0_988780785[0].cond_butt_dirs/sync/D_pipe_q_reg[2]/Q
                         net (fo=1, routed)           0.952     6.645    forLoop_idx_0_988780785[0].cond_butt_dirs/sync/D_pipe_q[2]
    SLICE_X1Y37          LUT1 (Prop_lut1_I0_O)        0.295     6.940 r  forLoop_idx_0_988780785[0].cond_butt_dirs/sync/D_ctr_q[8]_i_1/O
                         net (fo=10, routed)          0.548     7.488    forLoop_idx_0_988780785[0].cond_butt_dirs/sync_n_0
    SLICE_X0Y38          FDRE                                         r  forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.516   104.921    forLoop_idx_0_988780785[0].cond_butt_dirs/CLK
    SLICE_X0Y38          FDRE                                         r  forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[3]/C
                         clock pessimism              0.273   105.194    
                         clock uncertainty           -0.035   105.159    
    SLICE_X0Y38          FDRE (Setup_fdre_C_R)       -0.429   104.730    forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.730    
                         arrival time                          -7.488    
  -------------------------------------------------------------------
                         slack                                 97.242    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 D_count_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            D_count_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.719%)  route 0.081ns (30.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.593     1.537    clk_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  D_count_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  D_count_q_reg[5]/Q
                         net (fo=3, routed)           0.081     1.758    led_OBUF[5]
    SLICE_X0Y39          LUT3 (Prop_lut3_I0_O)        0.045     1.803 r  D_count_q[6]_i_2/O
                         net (fo=1, routed)           0.000     1.803    p_0_in__0[6]
    SLICE_X0Y39          FDRE                                         r  D_count_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.864     2.054    clk_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  D_count_q_reg[6]/C
                         clock pessimism             -0.504     1.550    
    SLICE_X0Y39          FDRE (Hold_fdre_C_D)         0.092     1.642    D_count_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 D_count_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            D_count_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.144%)  route 0.120ns (38.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.593     1.537    clk_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  D_count_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  D_count_q_reg[0]/Q
                         net (fo=8, routed)           0.120     1.798    led_OBUF[0]
    SLICE_X0Y39          LUT5 (Prop_lut5_I2_O)        0.048     1.846 r  D_count_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.846    p_0_in__0[4]
    SLICE_X0Y39          FDRE                                         r  D_count_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.864     2.054    clk_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  D_count_q_reg[4]/C
                         clock pessimism             -0.504     1.550    
    SLICE_X0Y39          FDRE (Hold_fdre_C_D)         0.105     1.655    D_count_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.592     1.536    forLoop_idx_0_988780785[0].cond_butt_dirs/CLK
    SLICE_X1Y37          FDRE                                         r  forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[7]/Q
                         net (fo=6, routed)           0.168     1.845    forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[7]
    SLICE_X1Y37          LUT4 (Prop_lut4_I0_O)        0.042     1.887 r  forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q[8]_i_3/O
                         net (fo=1, routed)           0.000     1.887    forLoop_idx_0_988780785[0].cond_butt_dirs/p_0_in[8]
    SLICE_X1Y37          FDRE                                         r  forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.862     2.052    forLoop_idx_0_988780785[0].cond_butt_dirs/CLK
    SLICE_X1Y37          FDRE                                         r  forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[8]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X1Y37          FDRE (Hold_fdre_C_D)         0.107     1.643    forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.346%)  route 0.156ns (45.654%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.593     1.537    forLoop_idx_0_988780785[0].cond_butt_dirs/CLK
    SLICE_X0Y38          FDRE                                         r  forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[1]/Q
                         net (fo=6, routed)           0.156     1.834    forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[1]
    SLICE_X0Y38          LUT6 (Prop_lut6_I3_O)        0.045     1.879 r  forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.879    forLoop_idx_0_988780785[0].cond_butt_dirs/p_0_in[5]
    SLICE_X0Y38          FDRE                                         r  forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.864     2.054    forLoop_idx_0_988780785[0].cond_butt_dirs/CLK
    SLICE_X0Y38          FDRE                                         r  forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[5]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X0Y38          FDRE (Hold_fdre_C_D)         0.092     1.629    forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 D_count_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            D_count_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.593     1.537    clk_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  D_count_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  D_count_q_reg[0]/Q
                         net (fo=8, routed)           0.181     1.859    led_OBUF[0]
    SLICE_X1Y39          LUT4 (Prop_lut4_I1_O)        0.043     1.902 r  D_count_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.902    p_0_in__0[3]
    SLICE_X1Y39          FDRE                                         r  D_count_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.864     2.054    clk_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  D_count_q_reg[3]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X1Y39          FDRE (Hold_fdre_C_D)         0.107     1.644    D_count_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 D_count_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            D_count_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.504%)  route 0.168ns (47.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.593     1.537    clk_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  D_count_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  D_count_q_reg[0]/Q
                         net (fo=8, routed)           0.168     1.846    led_OBUF[0]
    SLICE_X1Y39          LUT6 (Prop_lut6_I2_O)        0.045     1.891 r  D_count_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.891    p_0_in__0[5]
    SLICE_X1Y39          FDRE                                         r  D_count_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.864     2.054    clk_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  D_count_q_reg[5]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X1Y39          FDRE (Hold_fdre_C_D)         0.092     1.629    D_count_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.592     1.536    forLoop_idx_0_988780785[0].cond_butt_dirs/CLK
    SLICE_X1Y37          FDRE                                         r  forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[7]/Q
                         net (fo=6, routed)           0.168     1.845    forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[7]
    SLICE_X1Y37          LUT3 (Prop_lut3_I2_O)        0.045     1.890 r  forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q[7]_i_1/O
                         net (fo=1, routed)           0.000     1.890    forLoop_idx_0_988780785[0].cond_butt_dirs/p_0_in[7]
    SLICE_X1Y37          FDRE                                         r  forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.862     2.052    forLoop_idx_0_988780785[0].cond_butt_dirs/CLK
    SLICE_X1Y37          FDRE                                         r  forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[7]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X1Y37          FDRE (Hold_fdre_C_D)         0.091     1.627    forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reset_cond/D_stage_q_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.593     1.537    reset_cond/CLK
    SLICE_X2Y39          FDPE                                         r  reset_cond/D_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDPE (Prop_fdpe_C_Q)         0.164     1.701 r  reset_cond/D_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.170     1.871    reset_cond/D_stage_d[2]
    SLICE_X2Y39          FDPE                                         r  reset_cond/D_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.864     2.054    reset_cond/CLK
    SLICE_X2Y39          FDPE                                         r  reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X2Y39          FDPE (Hold_fdpe_C_D)         0.063     1.600    reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 D_count_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            D_count_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.593     1.537    clk_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  D_count_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  D_count_q_reg[0]/Q
                         net (fo=8, routed)           0.181     1.859    led_OBUF[0]
    SLICE_X1Y39          LUT3 (Prop_lut3_I1_O)        0.045     1.904 r  D_count_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.904    p_0_in__0[2]
    SLICE_X1Y39          FDRE                                         r  D_count_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.864     2.054    clk_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  D_count_q_reg[2]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X1Y39          FDRE (Hold_fdre_C_D)         0.092     1.629    D_count_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reset_cond/D_stage_q_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.593     1.537    reset_cond/CLK
    SLICE_X2Y39          FDPE                                         r  reset_cond/D_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDPE (Prop_fdpe_C_Q)         0.164     1.701 r  reset_cond/D_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.176     1.877    reset_cond/D_stage_d[3]
    SLICE_X2Y39          FDPE                                         r  reset_cond/D_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.864     2.054    reset_cond/CLK
    SLICE_X2Y39          FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X2Y39          FDPE (Hold_fdpe_C_D)         0.063     1.600    reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.277    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X1Y39    D_count_q_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X1Y39    D_count_q_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X1Y39    D_count_q_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X1Y39    D_count_q_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X0Y39    D_count_q_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X1Y39    D_count_q_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X0Y39    D_count_q_reg[6]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X2Y38    butt_edge/D_last_q_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X0Y37    forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[0]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         50.000      49.020     SLICE_X2Y34    forLoop_idx_0_988780785[0].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         50.000      49.020     SLICE_X2Y34    forLoop_idx_0_988780785[0].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         50.000      49.500     SLICE_X1Y39    D_count_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         50.000      49.500     SLICE_X1Y39    D_count_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         50.000      49.500     SLICE_X1Y39    D_count_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         50.000      49.500     SLICE_X1Y39    D_count_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         50.000      49.500     SLICE_X1Y39    D_count_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         50.000      49.500     SLICE_X1Y39    D_count_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         50.000      49.500     SLICE_X1Y39    D_count_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         50.000      49.500     SLICE_X1Y39    D_count_q_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         50.000      49.020     SLICE_X2Y34    forLoop_idx_0_988780785[0].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         50.000      49.020     SLICE_X2Y34    forLoop_idx_0_988780785[0].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         50.000      49.500     SLICE_X1Y39    D_count_q_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         50.000      49.500     SLICE_X1Y39    D_count_q_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         50.000      49.500     SLICE_X1Y39    D_count_q_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         50.000      49.500     SLICE_X1Y39    D_count_q_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         50.000      49.500     SLICE_X1Y39    D_count_q_reg[2]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         50.000      49.500     SLICE_X1Y39    D_count_q_reg[2]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         50.000      49.500     SLICE_X1Y39    D_count_q_reg[3]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         50.000      49.500     SLICE_X1Y39    D_count_q_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.055ns  (logic 4.362ns (54.157%)  route 3.693ns (45.843%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.635     5.219    forLoop_idx_0_988780785[0].cond_butt_dirs/CLK
    SLICE_X1Y38          FDRE                                         r  forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.456     5.675 r  forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[9]/Q
                         net (fo=4, routed)           1.816     7.492    forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[9]
    SLICE_X1Y38          LUT5 (Prop_lut5_I0_O)        0.152     7.644 r  forLoop_idx_0_988780785[0].cond_butt_dirs/led_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           1.876     9.520    led_OBUF[7]
    N16                  OBUF (Prop_obuf_I_O)         3.754    13.274 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.274    led[7]
    N16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_count_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.197ns  (logic 4.099ns (66.156%)  route 2.097ns (33.844%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.636     5.220    clk_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  D_count_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.419     5.639 r  D_count_q_reg[1]/Q
                         net (fo=7, routed)           2.097     7.737    led_OBUF[1]
    K12                  OBUF (Prop_obuf_I_O)         3.680    11.417 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.417    led[1]
    K12                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_count_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.852ns  (logic 3.994ns (68.250%)  route 1.858ns (31.750%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.636     5.220    clk_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  D_count_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.456     5.676 r  D_count_q_reg[2]/Q
                         net (fo=6, routed)           1.858     7.534    led_OBUF[2]
    L14                  OBUF (Prop_obuf_I_O)         3.538    11.072 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.072    led[2]
    L14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_count_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.825ns  (logic 3.993ns (68.554%)  route 1.832ns (31.446%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.636     5.220    clk_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  D_count_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.456     5.676 r  D_count_q_reg[5]/Q
                         net (fo=3, routed)           1.832     7.508    led_OBUF[5]
    M14                  OBUF (Prop_obuf_I_O)         3.537    11.046 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.046    led[5]
    M14                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_count_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.814ns  (logic 4.106ns (70.627%)  route 1.708ns (29.373%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.636     5.220    clk_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  D_count_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.419     5.639 r  D_count_q_reg[3]/Q
                         net (fo=5, routed)           1.708     7.347    led_OBUF[3]
    L13                  OBUF (Prop_obuf_I_O)         3.687    11.035 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.035    led[3]
    L13                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_count_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.814ns  (logic 3.969ns (68.269%)  route 1.845ns (31.731%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.636     5.220    clk_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  D_count_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.456     5.676 r  D_count_q_reg[0]/Q
                         net (fo=8, routed)           1.845     7.521    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         3.513    11.034 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.034    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_count_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.770ns  (logic 4.018ns (69.629%)  route 1.752ns (30.371%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.636     5.220    clk_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  D_count_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     5.676 r  D_count_q_reg[4]/Q
                         net (fo=4, routed)           1.752     7.429    led_OBUF[4]
    M16                  OBUF (Prop_obuf_I_O)         3.562    10.990 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.990    led[4]
    M16                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_count_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.666ns  (logic 3.981ns (70.268%)  route 1.685ns (29.732%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.636     5.220    clk_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  D_count_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     5.676 r  D_count_q_reg[6]/Q
                         net (fo=2, routed)           1.685     7.361    led_OBUF[6]
    M12                  OBUF (Prop_obuf_I_O)         3.525    10.886 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.886    led[6]
    M12                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_count_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.698ns  (logic 1.367ns (80.530%)  route 0.331ns (19.470%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.593     1.537    clk_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  D_count_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  D_count_q_reg[6]/Q
                         net (fo=2, routed)           0.331     2.008    led_OBUF[6]
    M12                  OBUF (Prop_obuf_I_O)         1.226     3.234 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.234    led[6]
    M12                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_count_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.772ns  (logic 1.397ns (78.852%)  route 0.375ns (21.148%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.593     1.537    clk_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  D_count_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.128     1.665 r  D_count_q_reg[3]/Q
                         net (fo=5, routed)           0.375     2.039    led_OBUF[3]
    L13                  OBUF (Prop_obuf_I_O)         1.269     3.309 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.309    led[3]
    L13                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_count_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.779ns  (logic 1.355ns (76.178%)  route 0.424ns (23.822%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.593     1.537    clk_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  D_count_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  D_count_q_reg[0]/Q
                         net (fo=8, routed)           0.424     2.101    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         1.214     3.315 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.315    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_count_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.783ns  (logic 1.403ns (78.717%)  route 0.379ns (21.283%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.593     1.537    clk_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  D_count_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  D_count_q_reg[4]/Q
                         net (fo=4, routed)           0.379     2.057    led_OBUF[4]
    M16                  OBUF (Prop_obuf_I_O)         1.262     3.319 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.319    led[4]
    M16                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_count_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.792ns  (logic 1.379ns (76.964%)  route 0.413ns (23.036%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.593     1.537    clk_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  D_count_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  D_count_q_reg[5]/Q
                         net (fo=3, routed)           0.413     2.091    led_OBUF[5]
    M14                  OBUF (Prop_obuf_I_O)         1.238     3.329 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.329    led[5]
    M14                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_count_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.804ns  (logic 1.380ns (76.453%)  route 0.425ns (23.547%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.593     1.537    clk_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  D_count_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  D_count_q_reg[2]/Q
                         net (fo=6, routed)           0.425     2.103    led_OBUF[2]
    L14                  OBUF (Prop_obuf_I_O)         1.239     3.341 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.341    led[2]
    L14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_count_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.915ns  (logic 1.389ns (72.518%)  route 0.526ns (27.482%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.593     1.537    clk_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  D_count_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.128     1.665 r  D_count_q_reg[1]/Q
                         net (fo=7, routed)           0.526     2.191    led_OBUF[1]
    K12                  OBUF (Prop_obuf_I_O)         1.261     3.452 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.452    led[1]
    K12                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.180ns  (logic 1.543ns (70.778%)  route 0.637ns (29.222%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.592     1.536    forLoop_idx_0_988780785[0].cond_butt_dirs/CLK
    SLICE_X1Y37          FDRE                                         r  forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.128     1.664 r  forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[8]/Q
                         net (fo=5, routed)           0.207     1.871    forLoop_idx_0_988780785[0].cond_butt_dirs/D_ctr_q_reg[8]
    SLICE_X1Y38          LUT5 (Prop_lut5_I4_O)        0.100     1.971 r  forLoop_idx_0_988780785[0].cond_butt_dirs/led_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.430     2.401    led_OBUF[7]
    N16                  OBUF (Prop_obuf_I_O)         1.315     3.716 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.716    led[7]
    N16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.477ns  (logic 1.634ns (36.491%)  route 2.844ns (63.509%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.177     3.687    reset_cond/rst_n_IBUF
    SLICE_X0Y37          LUT1 (Prop_lut1_I0_O)        0.124     3.811 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.666     4.477    reset_cond/M_reset_cond_in
    SLICE_X2Y39          FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.517     4.922    reset_cond/CLK
    SLICE_X2Y39          FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.477ns  (logic 1.634ns (36.491%)  route 2.844ns (63.509%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.177     3.687    reset_cond/rst_n_IBUF
    SLICE_X0Y37          LUT1 (Prop_lut1_I0_O)        0.124     3.811 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.666     4.477    reset_cond/M_reset_cond_in
    SLICE_X2Y39          FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.517     4.922    reset_cond/CLK
    SLICE_X2Y39          FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.477ns  (logic 1.634ns (36.491%)  route 2.844ns (63.509%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.177     3.687    reset_cond/rst_n_IBUF
    SLICE_X0Y37          LUT1 (Prop_lut1_I0_O)        0.124     3.811 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.666     4.477    reset_cond/M_reset_cond_in
    SLICE_X2Y39          FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.517     4.922    reset_cond/CLK
    SLICE_X2Y39          FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.477ns  (logic 1.634ns (36.491%)  route 2.844ns (63.509%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.177     3.687    reset_cond/rst_n_IBUF
    SLICE_X0Y37          LUT1 (Prop_lut1_I0_O)        0.124     3.811 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.666     4.477    reset_cond/M_reset_cond_in
    SLICE_X2Y39          FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.517     4.922    reset_cond/CLK
    SLICE_X2Y39          FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_988780785[0].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.358ns  (logic 1.626ns (48.424%)  route 1.732ns (51.576%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.258     2.760    forLoop_idx_0_988780785[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X0Y34          LUT1 (Prop_lut1_I0_O)        0.124     2.884 r  forLoop_idx_0_988780785[0].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2_i_1/O
                         net (fo=1, routed)           0.474     3.358    forLoop_idx_0_988780785[0].cond_butt_dirs/sync/D_pipe_d[0]
    SLICE_X2Y34          SRL16E                                       r  forLoop_idx_0_988780785[0].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.513     4.918    forLoop_idx_0_988780785[0].cond_butt_dirs/sync/CLK
    SLICE_X2Y34          SRL16E                                       r  forLoop_idx_0_988780785[0].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_988780785[0].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.951ns  (logic 0.315ns (33.110%)  route 0.636ns (66.890%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         0.270     0.270 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.484     0.754    forLoop_idx_0_988780785[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X0Y34          LUT1 (Prop_lut1_I0_O)        0.045     0.799 r  forLoop_idx_0_988780785[0].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2_i_1/O
                         net (fo=1, routed)           0.152     0.951    forLoop_idx_0_988780785[0].cond_butt_dirs/sync/D_pipe_d[0]
    SLICE_X2Y34          SRL16E                                       r  forLoop_idx_0_988780785[0].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.860     2.050    forLoop_idx_0_988780785[0].cond_butt_dirs/sync/CLK
    SLICE_X2Y34          SRL16E                                       r  forLoop_idx_0_988780785[0].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/CLK

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.410ns  (logic 0.322ns (22.867%)  route 1.088ns (77.133%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.858     1.136    reset_cond/rst_n_IBUF
    SLICE_X0Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.181 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.229     1.410    reset_cond/M_reset_cond_in
    SLICE_X2Y39          FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.864     2.054    reset_cond/CLK
    SLICE_X2Y39          FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.410ns  (logic 0.322ns (22.867%)  route 1.088ns (77.133%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.858     1.136    reset_cond/rst_n_IBUF
    SLICE_X0Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.181 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.229     1.410    reset_cond/M_reset_cond_in
    SLICE_X2Y39          FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.864     2.054    reset_cond/CLK
    SLICE_X2Y39          FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.410ns  (logic 0.322ns (22.867%)  route 1.088ns (77.133%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.858     1.136    reset_cond/rst_n_IBUF
    SLICE_X0Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.181 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.229     1.410    reset_cond/M_reset_cond_in
    SLICE_X2Y39          FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.864     2.054    reset_cond/CLK
    SLICE_X2Y39          FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.410ns  (logic 0.322ns (22.867%)  route 1.088ns (77.133%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.858     1.136    reset_cond/rst_n_IBUF
    SLICE_X0Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.181 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.229     1.410    reset_cond/M_reset_cond_in
    SLICE_X2Y39          FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.864     2.054    reset_cond/CLK
    SLICE_X2Y39          FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





