#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Oct 24 09:14:02 2018
# Process ID: 13158
# Current directory: /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch
# Command line: vivado -nolog -notrace
# Log file: 
# Journal file: /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/vivado.jou
#-----------------------------------------------------------
start_gui
create_project posit_overlay_2017 /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay_2017 -part xc7z020clg400-1
set_property board_part www.digilentinc.com:pynq-z1:part0:1.0 [current_project]
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
create_peripheral user.org user posit_es2_adder 1.0 -dir /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core user.org:user:posit_es2_adder:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core user.org:user:posit_es2_adder:1.0]
write_peripheral [ipx::find_open_core user.org:user:posit_es2_adder:1.0]
set_property  ip_repo_paths  /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0 [current_project]
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv user.org:user:posit_es2_adder:1.0 posit_es2_adder_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins posit_es2_adder_0/S00_AXI]
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
ipx::edit_ip_in_project -upgrade true -name posit_es2_adder_v1_0_project -directory /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay_2017/posit_overlay_2017.tmp/posit_es2_adder_v1_0_project /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/component.xml
update_compile_order -fileset sources_1
add_files -norecurse -copy_to /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src {/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_extract_raw.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positaccum_accumprod_16_raw.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_normalize_prod_sum.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_normalize_accum.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positaccum_prod_16_raw.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positadd_4_raw.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positadd_8_raw.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positaccum_16.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_extract_accum.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positadd_prod_4_raw.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positadd_prod_8_raw.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positmult_4_raw_sumval.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positaccum_accum_16_raw.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_defines.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positadd_4_truncated_raw.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_normalize_product_prod_sum_sum.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positaccum_16_raw.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positadd_4_truncated_prodsum_raw.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positmult_4_raw.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positmult.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_normalize_prod.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positmult_4.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positadd.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_product_prod_sum_sum_to_prod.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_normalize_accum_prod.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_normalize_sum.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_extract.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positadd_8.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positadd_4.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_normalize.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positmult_4_truncated_raw_prodsumsum.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positmult_4_truncated_raw_sumval.sv}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -copy_to /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src {/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/tb/testadd.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/tb/positadd_prod_4_raw_322_tb.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/tb/positmult_32bit_tb.v /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/tb/positadd_4_raw_tb.vhd /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/tb/positadd_32bit_tb.v /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/tb/positaccum_32bit_tb.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/tb/positadd_8_32bit_tb.v /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/tb/positmult_4_32bit_tb.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/tb/positadd_raw_test.vhd /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/tb/positadd_4_raw_322_tb.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/tb/positadd_4_32bit_tb.v /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/tb/positmult_4_raw_322_tb.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/tb/test_mult.sv}
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top testadd [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
add_files -norecurse -copy_to /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src {/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/LOD_N.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/shift_left.v /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/posit_common.vhd /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/shift_right.v /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/LZD_N.sv}
update_compile_order -fileset sources_1
launch_simulation
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top positadd_4_raw_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
export_ip_user_files -of_objects  [get_files /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positadd_4_raw_tb.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/test_mult.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positaccum_32bit_tb.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positadd_raw_test.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positadd_4_raw_322_tb.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positadd_prod_4_raw_322_tb.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positmult_4_32bit_tb.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positmult_4_raw_322_tb.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positadd_32bit_tb.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positadd_4_32bit_tb.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positadd_8_32bit_tb.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positmult_32bit_tb.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/testadd.sv] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positadd_4_raw_tb.vhd /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/test_mult.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positaccum_32bit_tb.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positadd_raw_test.vhd /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positadd_4_raw_322_tb.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positadd_prod_4_raw_322_tb.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positmult_4_32bit_tb.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positmult_4_raw_322_tb.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positadd_32bit_tb.v /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positadd_4_32bit_tb.v /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positadd_8_32bit_tb.v /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positmult_32bit_tb.v /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/testadd.sv}
export_ip_user_files -of_objects  [get_files /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positaccum_16.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positaccum_accum_16_raw.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positaccum_accumprod_16_raw.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positaccum_prod_16_raw.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positmult_4.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positadd_4_truncated_prodsum_raw.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positadd_4_truncated_raw.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/posit_normalize_accum_prod.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/posit_normalize_product_prod_sum_sum.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/hdl/posit_es2_adder_v1_0.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positmult_4_truncated_raw_prodsumsum.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positmult_4_truncated_raw_sumval.sv] -no_script -reset -force -quiet
remove_files  {/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positaccum_16.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positaccum_accum_16_raw.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positaccum_accumprod_16_raw.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positaccum_prod_16_raw.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positmult_4.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positadd_4_truncated_prodsum_raw.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positadd_4_truncated_raw.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/posit_normalize_accum_prod.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/posit_normalize_product_prod_sum_sum.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/hdl/posit_es2_adder_v1_0.v /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positmult_4_truncated_raw_prodsumsum.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positmult_4_truncated_raw_sumval.sv}
update_compile_order -fileset sources_1
set_property source_mgmt_mode DisplayOnly [current_project]
current_project posit_overlay_2017
current_project posit_es2_adder_v1_0_project
delete_fileset sim_1
export_ip_user_files -of_objects  [get_files /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positadd.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/posit_extract.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/LOD_N.sv] -no_script -reset -force -quiet
remove_files  {/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positadd.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/posit_extract.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/LOD_N.sv}
export_ip_user_files -of_objects  [get_files /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positadd_4.sv] -no_script -reset -force -quiet
remove_files  /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positadd_4.sv
export_ip_user_files -of_objects  [get_files /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/posit_product_prod_sum_sum_to_prod.sv] -no_script -reset -force -quiet
remove_files  /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/posit_product_prod_sum_sum_to_prod.sv
export_ip_user_files -of_objects  [get_files /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positadd_8.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positaccum_16_raw.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positmult.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/posit_extract_accum.sv] -no_script -reset -force -quiet
remove_files  {/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positadd_8.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positaccum_16_raw.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positmult.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/posit_extract_accum.sv}
export_ip_user_files -of_objects  [get_files /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/LZD_N.sv] -no_script -reset -force -quiet
remove_files  /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/LZD_N.sv
export_ip_user_files -of_objects  [get_files /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/posit_extract_raw.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/shift_right.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positadd_4_raw.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positadd_8_raw.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/shift_left.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positadd_prod_4_raw.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positadd_prod_8_raw.sv] -no_script -reset -force -quiet
remove_files  {/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/posit_extract_raw.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/shift_right.v /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positadd_4_raw.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positadd_8_raw.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/shift_left.v /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positadd_prod_4_raw.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positadd_prod_8_raw.sv}
export_ip_user_files -of_objects  [get_files /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/posit_normalize.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/posit_normalize_accum.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/posit_normalize_prod.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/posit_normalize_prod_sum.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/posit_normalize_sum.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/hdl/posit_es2_adder_v1_0_S00_AXI.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positmult_4_raw.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positmult_4_raw_sumval.sv] -no_script -reset -force -quiet
remove_files  {/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/posit_normalize.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/posit_normalize_accum.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/posit_normalize_prod.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/posit_normalize_prod_sum.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/posit_normalize_sum.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/hdl/posit_es2_adder_v1_0_S00_AXI.v /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positmult_4_raw.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positmult_4_raw_sumval.sv}
close_project
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_cells posit_es2_adder_0]
report_ip_status -name ip_status 
save_bd_design
create_peripheral user.org user posit_es2_adder 1.0 -dir /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core user.org:user:posit_es2_adder:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core user.org:user:posit_es2_adder:1.0]
write_peripheral [ipx::find_open_core user.org:user:posit_es2_adder:1.0]
set_property  ip_repo_paths  {/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0 /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_posit_es2_adder_v1_0 -directory /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/component.xml
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes -copy_to /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src {/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/tb/testadd.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/tb/positadd_prod_4_raw_322_tb.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/tb/positmult_32bit_tb.v /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/tb/positadd_4_raw_tb.vhd /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/tb/positadd_32bit_tb.v /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/tb/positaccum_32bit_tb.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/tb/positadd_8_32bit_tb.v /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/tb/positmult_4_32bit_tb.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/tb/positadd_raw_test.vhd /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/tb/positadd_4_raw_322_tb.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/tb/positadd_4_32bit_tb.v /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/tb/positmult_4_raw_322_tb.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/tb/test_mult.sv}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -copy_to /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src {/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/tb/testadd.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/tb/positadd_prod_4_raw_322_tb.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/tb/positmult_32bit_tb.v /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/tb/positadd_4_raw_tb.vhd /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/tb/positadd_32bit_tb.v /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/tb/positaccum_32bit_tb.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/tb/positadd_8_32bit_tb.v /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/tb/positmult_4_32bit_tb.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/tb/positadd_raw_test.vhd /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/tb/positadd_4_raw_322_tb.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/tb/positadd_4_32bit_tb.v /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/tb/positmult_4_raw_322_tb.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/tb/test_mult.sv}
update_compile_order -fileset sim_1
add_files -norecurse -copy_to /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src {/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/LOD_N.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/shift_left.v /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/posit_common.vhd /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/shift_right.v /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/LZD_N.sv}
update_compile_order -fileset sources_1
add_files -norecurse -copy_to /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src {/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_extract_raw.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positaccum_accumprod_16_raw.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_normalize_prod_sum.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_normalize_accum.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positaccum_prod_16_raw.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positadd_4_raw.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positadd_8_raw.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positaccum_16.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_extract_accum.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positadd_prod_4_raw.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positadd_prod_8_raw.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positmult_4_raw_sumval.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positaccum_accum_16_raw.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_defines.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positadd_4_truncated_raw.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_normalize_product_prod_sum_sum.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positaccum_16_raw.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positadd_4_truncated_prodsum_raw.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positmult_4_raw.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positmult.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_normalize_prod.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positmult_4.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positadd.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_product_prod_sum_sum_to_prod.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_normalize_accum_prod.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_normalize_sum.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_extract.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positadd_8.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positadd_4.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_normalize.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positmult_4_truncated_raw_prodsumsum.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positmult_4_truncated_raw_sumval.sv}
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top positadd_8_32bit_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
set_property source_mgmt_mode DisplayOnly [current_project]
reorder_files -front /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/positadd_8.sv
reorder_files -front {/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/LZD_N.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/LOD_N.sv /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/shift_left.v /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/posit_common.vhd /home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0/src/shift_right.v}
launch_simulation
current_project posit_overlay_2017
close_project
