Running: /home/parallels/Desktop/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/parallels/Desktop/M152A-project/vga_tb_isim_beh.exe -prj /home/parallels/Desktop/M152A-project/vga_tb_beh.prj work.vga_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "/home/parallels/Desktop/M152A-project/update_joy2.v" into library work
Analyzing Verilog file "/home/parallels/Desktop/M152A-project/update_joy1.v" into library work
Analyzing Verilog file "/home/parallels/Desktop/M152A-project/mover.v" into library work
Analyzing Verilog file "/home/parallels/Desktop/M152A-project/vga640x480.v" into library work
Analyzing Verilog file "/home/parallels/Desktop/M152A-project/vga_tb.v" into library work
Analyzing Verilog file "/home/parallels/Desktop/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94824 KB
Fuse CPU Usage: 1020 ms
Compiling module update_joy1
Compiling module update_joy2
Compiling module mover
Compiling module vga640x480
Compiling module vga_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 6 Verilog Units
Built simulation executable /home/parallels/Desktop/M152A-project/vga_tb_isim_beh.exe
Fuse Memory Usage: 393028 KB
Fuse CPU Usage: 1030 ms
GCC CPU Usage: 380 ms
