# SystemVerilog Testbench with OOP

References:

[1] https://github.com/andres-mancera/ethernet_10ge_mac_SV_tb
