Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon May  7 22:21:31 2018
| Host         : DESKTOP-B3RT09T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file eth_tx_uart_rx_timing_summary_routed.rpt -rpx eth_tx_uart_rx_timing_summary_routed.rpx -warn_on_violation
| Design       : eth_tx_uart_rx
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.034        0.000                      0                 1616        0.070        0.000                      0                 1582        1.100        0.000                       0                   401  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
SYSCLK_P              {0.000 2.500}        5.000           200.000         
  clk_out1_pll_25MHZ  {0.000 20.000}       40.000          25.000          
  clk_out2_pll_25MHZ  {0.000 5.000}        10.000          100.000         
  clkfbout_pll_25MHZ  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SYSCLK_P                                                                                                                                                                1.100        0.000                       0                     1  
  clk_out1_pll_25MHZ       31.771        0.000                      0                  757        0.121        0.000                      0                  757       19.500        0.000                       0                   195  
  clk_out2_pll_25MHZ        4.034        0.000                      0                  825        0.070        0.000                      0                  825        4.500        0.000                       0                   202  
  clkfbout_pll_25MHZ                                                                                                                                                    3.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_pll_25MHZ  clk_out1_pll_25MHZ        8.910        0.000                      0                   17                                                                        
clk_out1_pll_25MHZ  clk_out2_pll_25MHZ       38.987        0.000                      0                   17                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SYSCLK_P
  To Clock:  SYSCLK_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SYSCLK_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SYSCLK_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll_25MHZ
  To Clock:  clk_out1_pll_25MHZ

Setup :            0  Failing Endpoints,  Worst Slack       31.771ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.771ns  (required time - arrival time)
  Source:                 ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pll_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pll_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pll_25MHZ rise@40.000ns - clk_out1_pll_25MHZ rise@0.000ns)
  Data Path Delay:        7.771ns  (logic 0.904ns (11.633%)  route 6.867ns (88.367%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.590ns = ( 38.410 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.232ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    pll_25MHZ_inst/inst/clk_out1_pll_25MHZ
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  pll_25MHZ_inst/inst/clkout1_buf/O
                         net (fo=194, routed)         1.481    -1.232    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_clk
    SLICE_X21Y126        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y126        FDRE (Prop_fdre_C_Q)         0.379    -0.853 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/Q
                         net (fo=1, routed)           0.799    -0.053    ethernet_tx_inst/rd_data_count[10]
    SLICE_X20Y127        LUT6 (Prop_lut6_I1_O)        0.105     0.052 r  ethernet_tx_inst/PHY_TX_CTRL_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.648     0.699    ethernet_tx_inst/PHY_TX_CTRL_OBUF_inst_i_5_n_0
    SLICE_X22Y125        LUT6 (Prop_lut6_I5_O)        0.105     0.804 f  ethernet_tx_inst/PHY_TX_CTRL_OBUF_inst_i_2/O
                         net (fo=5, routed)           0.821     1.626    ethernet_tx_inst/PHY_TX_CTRL_OBUF_inst_i_2_n_0
    SLICE_X17Y119        LUT3 (Prop_lut3_I1_O)        0.105     1.731 r  ethernet_tx_inst/PHY_TXD_OBUF[3]_inst_i_2/O
                         net (fo=6, routed)           0.809     2.540    ethernet_tx_inst/PHY_TXD_OBUF[3]_inst_i_2_n_0
    SLICE_X16Y121        LUT6 (Prop_lut6_I5_O)        0.105     2.645 r  ethernet_tx_inst/ex_tx_uart_rx_fifo_inst_i_1/O
                         net (fo=21, routed)          1.559     4.204    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/rd_en
    SLICE_X36Y121        LUT3 (Prop_lut3_I1_O)        0.105     4.309 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb_inferred__0/i_/O
                         net (fo=9, routed)           2.230     6.539    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ENB
    RAMB36_X0Y27         RAMB36E1                                     r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_25MHZ rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    40.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    40.850 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    41.854    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    35.455 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    36.907    pll_25MHZ_inst/inst/clk_out1_pll_25MHZ
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    36.984 r  pll_25MHZ_inst/inst/clkout1_buf/O
                         net (fo=194, routed)         1.425    38.410    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X0Y27         RAMB36E1                                     r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.369    38.779    
                         clock uncertainty           -0.082    38.697    
    RAMB36_X0Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    38.310    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.310    
                         arrival time                          -6.539    
  -------------------------------------------------------------------
                         slack                                 31.771    

Slack (MET) :             32.147ns  (required time - arrival time)
  Source:                 ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pll_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pll_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pll_25MHZ rise@40.000ns - clk_out1_pll_25MHZ rise@0.000ns)
  Data Path Delay:        7.305ns  (logic 0.904ns (12.375%)  route 6.401ns (87.625%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.679ns = ( 38.321 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.232ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    pll_25MHZ_inst/inst/clk_out1_pll_25MHZ
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  pll_25MHZ_inst/inst/clkout1_buf/O
                         net (fo=194, routed)         1.481    -1.232    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_clk
    SLICE_X21Y126        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y126        FDRE (Prop_fdre_C_Q)         0.379    -0.853 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/Q
                         net (fo=1, routed)           0.799    -0.053    ethernet_tx_inst/rd_data_count[10]
    SLICE_X20Y127        LUT6 (Prop_lut6_I1_O)        0.105     0.052 r  ethernet_tx_inst/PHY_TX_CTRL_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.648     0.699    ethernet_tx_inst/PHY_TX_CTRL_OBUF_inst_i_5_n_0
    SLICE_X22Y125        LUT6 (Prop_lut6_I5_O)        0.105     0.804 f  ethernet_tx_inst/PHY_TX_CTRL_OBUF_inst_i_2/O
                         net (fo=5, routed)           0.821     1.626    ethernet_tx_inst/PHY_TX_CTRL_OBUF_inst_i_2_n_0
    SLICE_X17Y119        LUT3 (Prop_lut3_I1_O)        0.105     1.731 r  ethernet_tx_inst/PHY_TXD_OBUF[3]_inst_i_2/O
                         net (fo=6, routed)           0.809     2.540    ethernet_tx_inst/PHY_TXD_OBUF[3]_inst_i_2_n_0
    SLICE_X16Y121        LUT6 (Prop_lut6_I5_O)        0.105     2.645 r  ethernet_tx_inst/ex_tx_uart_rx_fifo_inst_i_1/O
                         net (fo=21, routed)          1.559     4.204    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/rd_en
    SLICE_X36Y121        LUT3 (Prop_lut3_I1_O)        0.105     4.309 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb_inferred__0/i_/O
                         net (fo=9, routed)           1.765     6.074    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ENB
    RAMB36_X2Y27         RAMB36E1                                     r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_25MHZ rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    40.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    40.850 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    41.854    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    35.455 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    36.907    pll_25MHZ_inst/inst/clk_out1_pll_25MHZ
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    36.984 r  pll_25MHZ_inst/inst/clkout1_buf/O
                         net (fo=194, routed)         1.336    38.321    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y27         RAMB36E1                                     r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.369    38.690    
                         clock uncertainty           -0.082    38.608    
    RAMB36_X2Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    38.221    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.221    
                         arrival time                          -6.074    
  -------------------------------------------------------------------
                         slack                                 32.147    

Slack (MET) :             32.203ns  (required time - arrival time)
  Source:                 ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pll_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pll_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pll_25MHZ rise@40.000ns - clk_out1_pll_25MHZ rise@0.000ns)
  Data Path Delay:        7.340ns  (logic 0.904ns (12.316%)  route 6.436ns (87.684%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 38.411 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.232ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    pll_25MHZ_inst/inst/clk_out1_pll_25MHZ
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  pll_25MHZ_inst/inst/clkout1_buf/O
                         net (fo=194, routed)         1.481    -1.232    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_clk
    SLICE_X21Y126        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y126        FDRE (Prop_fdre_C_Q)         0.379    -0.853 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/Q
                         net (fo=1, routed)           0.799    -0.053    ethernet_tx_inst/rd_data_count[10]
    SLICE_X20Y127        LUT6 (Prop_lut6_I1_O)        0.105     0.052 r  ethernet_tx_inst/PHY_TX_CTRL_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.648     0.699    ethernet_tx_inst/PHY_TX_CTRL_OBUF_inst_i_5_n_0
    SLICE_X22Y125        LUT6 (Prop_lut6_I5_O)        0.105     0.804 f  ethernet_tx_inst/PHY_TX_CTRL_OBUF_inst_i_2/O
                         net (fo=5, routed)           0.821     1.626    ethernet_tx_inst/PHY_TX_CTRL_OBUF_inst_i_2_n_0
    SLICE_X17Y119        LUT3 (Prop_lut3_I1_O)        0.105     1.731 r  ethernet_tx_inst/PHY_TXD_OBUF[3]_inst_i_2/O
                         net (fo=6, routed)           0.809     2.540    ethernet_tx_inst/PHY_TXD_OBUF[3]_inst_i_2_n_0
    SLICE_X16Y121        LUT6 (Prop_lut6_I5_O)        0.105     2.645 r  ethernet_tx_inst/ex_tx_uart_rx_fifo_inst_i_1/O
                         net (fo=21, routed)          1.559     4.204    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/rd_en
    SLICE_X36Y121        LUT3 (Prop_lut3_I1_O)        0.105     4.309 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb_inferred__0/i_/O
                         net (fo=9, routed)           1.799     6.108    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y29         RAMB36E1                                     r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_25MHZ rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    40.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    40.850 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    41.854    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    35.455 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    36.907    pll_25MHZ_inst/inst/clk_out1_pll_25MHZ
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    36.984 r  pll_25MHZ_inst/inst/clkout1_buf/O
                         net (fo=194, routed)         1.426    38.411    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X1Y29         RAMB36E1                                     r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.369    38.780    
                         clock uncertainty           -0.082    38.698    
    RAMB36_X1Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    38.311    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.311    
                         arrival time                          -6.108    
  -------------------------------------------------------------------
                         slack                                 32.203    

Slack (MET) :             32.617ns  (required time - arrival time)
  Source:                 ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pll_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pll_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pll_25MHZ rise@40.000ns - clk_out1_pll_25MHZ rise@0.000ns)
  Data Path Delay:        6.922ns  (logic 0.904ns (13.061%)  route 6.018ns (86.939%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 38.407 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.232ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    pll_25MHZ_inst/inst/clk_out1_pll_25MHZ
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  pll_25MHZ_inst/inst/clkout1_buf/O
                         net (fo=194, routed)         1.481    -1.232    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_clk
    SLICE_X21Y126        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y126        FDRE (Prop_fdre_C_Q)         0.379    -0.853 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/Q
                         net (fo=1, routed)           0.799    -0.053    ethernet_tx_inst/rd_data_count[10]
    SLICE_X20Y127        LUT6 (Prop_lut6_I1_O)        0.105     0.052 r  ethernet_tx_inst/PHY_TX_CTRL_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.648     0.699    ethernet_tx_inst/PHY_TX_CTRL_OBUF_inst_i_5_n_0
    SLICE_X22Y125        LUT6 (Prop_lut6_I5_O)        0.105     0.804 f  ethernet_tx_inst/PHY_TX_CTRL_OBUF_inst_i_2/O
                         net (fo=5, routed)           0.821     1.626    ethernet_tx_inst/PHY_TX_CTRL_OBUF_inst_i_2_n_0
    SLICE_X17Y119        LUT3 (Prop_lut3_I1_O)        0.105     1.731 r  ethernet_tx_inst/PHY_TXD_OBUF[3]_inst_i_2/O
                         net (fo=6, routed)           0.809     2.540    ethernet_tx_inst/PHY_TXD_OBUF[3]_inst_i_2_n_0
    SLICE_X16Y121        LUT6 (Prop_lut6_I5_O)        0.105     2.645 r  ethernet_tx_inst/ex_tx_uart_rx_fifo_inst_i_1/O
                         net (fo=21, routed)          1.559     4.204    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/rd_en
    SLICE_X36Y121        LUT3 (Prop_lut3_I1_O)        0.105     4.309 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb_inferred__0/i_/O
                         net (fo=9, routed)           1.381     5.690    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y27         RAMB36E1                                     r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_25MHZ rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    40.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    40.850 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    41.854    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    35.455 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    36.907    pll_25MHZ_inst/inst/clk_out1_pll_25MHZ
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    36.984 r  pll_25MHZ_inst/inst/clkout1_buf/O
                         net (fo=194, routed)         1.422    38.407    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X1Y27         RAMB36E1                                     r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.369    38.776    
                         clock uncertainty           -0.082    38.694    
    RAMB36_X1Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    38.307    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.307    
                         arrival time                          -5.690    
  -------------------------------------------------------------------
                         slack                                 32.617    

Slack (MET) :             32.709ns  (required time - arrival time)
  Source:                 ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pll_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pll_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pll_25MHZ rise@40.000ns - clk_out1_pll_25MHZ rise@0.000ns)
  Data Path Delay:        6.833ns  (logic 0.904ns (13.229%)  route 5.929ns (86.771%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 38.411 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.232ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    pll_25MHZ_inst/inst/clk_out1_pll_25MHZ
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  pll_25MHZ_inst/inst/clkout1_buf/O
                         net (fo=194, routed)         1.481    -1.232    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_clk
    SLICE_X21Y126        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y126        FDRE (Prop_fdre_C_Q)         0.379    -0.853 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/Q
                         net (fo=1, routed)           0.799    -0.053    ethernet_tx_inst/rd_data_count[10]
    SLICE_X20Y127        LUT6 (Prop_lut6_I1_O)        0.105     0.052 r  ethernet_tx_inst/PHY_TX_CTRL_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.648     0.699    ethernet_tx_inst/PHY_TX_CTRL_OBUF_inst_i_5_n_0
    SLICE_X22Y125        LUT6 (Prop_lut6_I5_O)        0.105     0.804 f  ethernet_tx_inst/PHY_TX_CTRL_OBUF_inst_i_2/O
                         net (fo=5, routed)           0.821     1.626    ethernet_tx_inst/PHY_TX_CTRL_OBUF_inst_i_2_n_0
    SLICE_X17Y119        LUT3 (Prop_lut3_I1_O)        0.105     1.731 r  ethernet_tx_inst/PHY_TXD_OBUF[3]_inst_i_2/O
                         net (fo=6, routed)           0.809     2.540    ethernet_tx_inst/PHY_TXD_OBUF[3]_inst_i_2_n_0
    SLICE_X16Y121        LUT6 (Prop_lut6_I5_O)        0.105     2.645 r  ethernet_tx_inst/ex_tx_uart_rx_fifo_inst_i_1/O
                         net (fo=21, routed)          1.559     4.204    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/rd_en
    SLICE_X36Y121        LUT3 (Prop_lut3_I1_O)        0.105     4.309 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb_inferred__0/i_/O
                         net (fo=9, routed)           1.293     5.602    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y21         RAMB36E1                                     r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_25MHZ rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    40.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    40.850 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    41.854    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    35.455 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    36.907    pll_25MHZ_inst/inst/clk_out1_pll_25MHZ
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    36.984 r  pll_25MHZ_inst/inst/clkout1_buf/O
                         net (fo=194, routed)         1.426    38.411    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X1Y21         RAMB36E1                                     r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.369    38.780    
                         clock uncertainty           -0.082    38.698    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    38.311    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.311    
                         arrival time                          -5.602    
  -------------------------------------------------------------------
                         slack                                 32.709    

Slack (MET) :             32.761ns  (required time - arrival time)
  Source:                 ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pll_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pll_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pll_25MHZ rise@40.000ns - clk_out1_pll_25MHZ rise@0.000ns)
  Data Path Delay:        6.859ns  (logic 0.904ns (13.179%)  route 5.955ns (86.821%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 38.549 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.232ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    pll_25MHZ_inst/inst/clk_out1_pll_25MHZ
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  pll_25MHZ_inst/inst/clkout1_buf/O
                         net (fo=194, routed)         1.481    -1.232    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_clk
    SLICE_X21Y126        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y126        FDRE (Prop_fdre_C_Q)         0.379    -0.853 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/Q
                         net (fo=1, routed)           0.799    -0.053    ethernet_tx_inst/rd_data_count[10]
    SLICE_X20Y127        LUT6 (Prop_lut6_I1_O)        0.105     0.052 r  ethernet_tx_inst/PHY_TX_CTRL_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.648     0.699    ethernet_tx_inst/PHY_TX_CTRL_OBUF_inst_i_5_n_0
    SLICE_X22Y125        LUT6 (Prop_lut6_I5_O)        0.105     0.804 f  ethernet_tx_inst/PHY_TX_CTRL_OBUF_inst_i_2/O
                         net (fo=5, routed)           0.821     1.626    ethernet_tx_inst/PHY_TX_CTRL_OBUF_inst_i_2_n_0
    SLICE_X17Y119        LUT3 (Prop_lut3_I1_O)        0.105     1.731 r  ethernet_tx_inst/PHY_TXD_OBUF[3]_inst_i_2/O
                         net (fo=6, routed)           0.809     2.540    ethernet_tx_inst/PHY_TXD_OBUF[3]_inst_i_2_n_0
    SLICE_X16Y121        LUT6 (Prop_lut6_I5_O)        0.105     2.645 r  ethernet_tx_inst/ex_tx_uart_rx_fifo_inst_i_1/O
                         net (fo=21, routed)          0.768     3.413    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/rd_en
    SLICE_X22Y120        LUT3 (Prop_lut3_I1_O)        0.105     3.518 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb/O
                         net (fo=9, routed)           2.110     5.628    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y19         RAMB36E1                                     r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_25MHZ rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    40.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    40.850 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    41.854    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    35.455 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    36.907    pll_25MHZ_inst/inst/clk_out1_pll_25MHZ
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    36.984 r  pll_25MHZ_inst/inst/clkout1_buf/O
                         net (fo=194, routed)         1.565    38.549    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X1Y19         RAMB36E1                                     r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.309    38.858    
                         clock uncertainty           -0.082    38.776    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    38.389    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.389    
                         arrival time                          -5.628    
  -------------------------------------------------------------------
                         slack                                 32.761    

Slack (MET) :             32.804ns  (required time - arrival time)
  Source:                 ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pll_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pll_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pll_25MHZ rise@40.000ns - clk_out1_pll_25MHZ rise@0.000ns)
  Data Path Delay:        6.652ns  (logic 0.904ns (13.590%)  route 5.748ns (86.410%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns = ( 38.325 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.232ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    pll_25MHZ_inst/inst/clk_out1_pll_25MHZ
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  pll_25MHZ_inst/inst/clkout1_buf/O
                         net (fo=194, routed)         1.481    -1.232    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_clk
    SLICE_X21Y126        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y126        FDRE (Prop_fdre_C_Q)         0.379    -0.853 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/Q
                         net (fo=1, routed)           0.799    -0.053    ethernet_tx_inst/rd_data_count[10]
    SLICE_X20Y127        LUT6 (Prop_lut6_I1_O)        0.105     0.052 r  ethernet_tx_inst/PHY_TX_CTRL_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.648     0.699    ethernet_tx_inst/PHY_TX_CTRL_OBUF_inst_i_5_n_0
    SLICE_X22Y125        LUT6 (Prop_lut6_I5_O)        0.105     0.804 f  ethernet_tx_inst/PHY_TX_CTRL_OBUF_inst_i_2/O
                         net (fo=5, routed)           0.821     1.626    ethernet_tx_inst/PHY_TX_CTRL_OBUF_inst_i_2_n_0
    SLICE_X17Y119        LUT3 (Prop_lut3_I1_O)        0.105     1.731 r  ethernet_tx_inst/PHY_TXD_OBUF[3]_inst_i_2/O
                         net (fo=6, routed)           0.809     2.540    ethernet_tx_inst/PHY_TXD_OBUF[3]_inst_i_2_n_0
    SLICE_X16Y121        LUT6 (Prop_lut6_I5_O)        0.105     2.645 r  ethernet_tx_inst/ex_tx_uart_rx_fifo_inst_i_1/O
                         net (fo=21, routed)          2.185     4.829    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/pwropt_5
    SLICE_X40Y104        LUT5 (Prop_lut5_I1_O)        0.105     4.934 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/xlnx_opt_LUT_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_21/O
                         net (fo=1, routed)           0.486     5.421    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_12
    RAMB36_X2Y20         RAMB36E1                                     r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_25MHZ rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    40.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    40.850 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    41.854    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    35.455 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    36.907    pll_25MHZ_inst/inst/clk_out1_pll_25MHZ
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    36.984 r  pll_25MHZ_inst/inst/clkout1_buf/O
                         net (fo=194, routed)         1.340    38.325    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y20         RAMB36E1                                     r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.369    38.694    
                         clock uncertainty           -0.082    38.612    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    38.225    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.225    
                         arrival time                          -5.421    
  -------------------------------------------------------------------
                         slack                                 32.804    

Slack (MET) :             32.826ns  (required time - arrival time)
  Source:                 ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pll_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pll_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pll_25MHZ rise@40.000ns - clk_out1_pll_25MHZ rise@0.000ns)
  Data Path Delay:        6.613ns  (logic 0.904ns (13.671%)  route 5.709ns (86.330%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.693ns = ( 38.307 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.232ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    pll_25MHZ_inst/inst/clk_out1_pll_25MHZ
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  pll_25MHZ_inst/inst/clkout1_buf/O
                         net (fo=194, routed)         1.481    -1.232    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_clk
    SLICE_X21Y126        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y126        FDRE (Prop_fdre_C_Q)         0.379    -0.853 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/Q
                         net (fo=1, routed)           0.799    -0.053    ethernet_tx_inst/rd_data_count[10]
    SLICE_X20Y127        LUT6 (Prop_lut6_I1_O)        0.105     0.052 r  ethernet_tx_inst/PHY_TX_CTRL_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.648     0.699    ethernet_tx_inst/PHY_TX_CTRL_OBUF_inst_i_5_n_0
    SLICE_X22Y125        LUT6 (Prop_lut6_I5_O)        0.105     0.804 f  ethernet_tx_inst/PHY_TX_CTRL_OBUF_inst_i_2/O
                         net (fo=5, routed)           0.821     1.626    ethernet_tx_inst/PHY_TX_CTRL_OBUF_inst_i_2_n_0
    SLICE_X17Y119        LUT3 (Prop_lut3_I1_O)        0.105     1.731 r  ethernet_tx_inst/PHY_TXD_OBUF[3]_inst_i_2/O
                         net (fo=6, routed)           0.809     2.540    ethernet_tx_inst/PHY_TXD_OBUF[3]_inst_i_2_n_0
    SLICE_X16Y121        LUT6 (Prop_lut6_I5_O)        0.105     2.645 r  ethernet_tx_inst/ex_tx_uart_rx_fifo_inst_i_1/O
                         net (fo=21, routed)          0.768     3.413    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/rd_en
    SLICE_X22Y120        LUT3 (Prop_lut3_I1_O)        0.105     3.518 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb/O
                         net (fo=9, routed)           1.863     5.381    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB
    RAMB36_X3Y24         RAMB36E1                                     r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_25MHZ rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    40.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    40.850 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    41.854    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    35.455 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    36.907    pll_25MHZ_inst/inst/clk_out1_pll_25MHZ
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    36.984 r  pll_25MHZ_inst/inst/clkout1_buf/O
                         net (fo=194, routed)         1.322    38.307    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X3Y24         RAMB36E1                                     r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.369    38.676    
                         clock uncertainty           -0.082    38.594    
    RAMB36_X3Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    38.207    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.207    
                         arrival time                          -5.381    
  -------------------------------------------------------------------
                         slack                                 32.826    

Slack (MET) :             32.861ns  (required time - arrival time)
  Source:                 ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pll_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pll_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pll_25MHZ rise@40.000ns - clk_out1_pll_25MHZ rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 0.904ns (13.736%)  route 5.677ns (86.264%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 38.311 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.232ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    pll_25MHZ_inst/inst/clk_out1_pll_25MHZ
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  pll_25MHZ_inst/inst/clkout1_buf/O
                         net (fo=194, routed)         1.481    -1.232    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_clk
    SLICE_X21Y126        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y126        FDRE (Prop_fdre_C_Q)         0.379    -0.853 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/Q
                         net (fo=1, routed)           0.799    -0.053    ethernet_tx_inst/rd_data_count[10]
    SLICE_X20Y127        LUT6 (Prop_lut6_I1_O)        0.105     0.052 r  ethernet_tx_inst/PHY_TX_CTRL_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.648     0.699    ethernet_tx_inst/PHY_TX_CTRL_OBUF_inst_i_5_n_0
    SLICE_X22Y125        LUT6 (Prop_lut6_I5_O)        0.105     0.804 f  ethernet_tx_inst/PHY_TX_CTRL_OBUF_inst_i_2/O
                         net (fo=5, routed)           0.821     1.626    ethernet_tx_inst/PHY_TX_CTRL_OBUF_inst_i_2_n_0
    SLICE_X17Y119        LUT3 (Prop_lut3_I1_O)        0.105     1.731 r  ethernet_tx_inst/PHY_TXD_OBUF[3]_inst_i_2/O
                         net (fo=6, routed)           0.809     2.540    ethernet_tx_inst/PHY_TXD_OBUF[3]_inst_i_2_n_0
    SLICE_X16Y121        LUT6 (Prop_lut6_I5_O)        0.105     2.645 r  ethernet_tx_inst/ex_tx_uart_rx_fifo_inst_i_1/O
                         net (fo=21, routed)          0.768     3.413    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/rd_en
    SLICE_X22Y120        LUT3 (Prop_lut3_I1_O)        0.105     3.518 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb/O
                         net (fo=9, routed)           1.832     5.349    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ENB
    RAMB36_X3Y26         RAMB36E1                                     r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_25MHZ rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    40.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    40.850 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    41.854    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    35.455 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    36.907    pll_25MHZ_inst/inst/clk_out1_pll_25MHZ
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    36.984 r  pll_25MHZ_inst/inst/clkout1_buf/O
                         net (fo=194, routed)         1.326    38.311    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X3Y26         RAMB36E1                                     r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.369    38.680    
                         clock uncertainty           -0.082    38.598    
    RAMB36_X3Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    38.211    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.211    
                         arrival time                          -5.349    
  -------------------------------------------------------------------
                         slack                                 32.861    

Slack (MET) :             32.948ns  (required time - arrival time)
  Source:                 ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pll_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pll_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pll_25MHZ rise@40.000ns - clk_out1_pll_25MHZ rise@0.000ns)
  Data Path Delay:        6.509ns  (logic 0.904ns (13.889%)  route 5.605ns (86.111%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns = ( 38.325 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.232ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    pll_25MHZ_inst/inst/clk_out1_pll_25MHZ
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  pll_25MHZ_inst/inst/clkout1_buf/O
                         net (fo=194, routed)         1.481    -1.232    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_clk
    SLICE_X21Y126        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y126        FDRE (Prop_fdre_C_Q)         0.379    -0.853 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[11]/Q
                         net (fo=1, routed)           0.799    -0.053    ethernet_tx_inst/rd_data_count[10]
    SLICE_X20Y127        LUT6 (Prop_lut6_I1_O)        0.105     0.052 r  ethernet_tx_inst/PHY_TX_CTRL_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.648     0.699    ethernet_tx_inst/PHY_TX_CTRL_OBUF_inst_i_5_n_0
    SLICE_X22Y125        LUT6 (Prop_lut6_I5_O)        0.105     0.804 f  ethernet_tx_inst/PHY_TX_CTRL_OBUF_inst_i_2/O
                         net (fo=5, routed)           0.821     1.626    ethernet_tx_inst/PHY_TX_CTRL_OBUF_inst_i_2_n_0
    SLICE_X17Y119        LUT3 (Prop_lut3_I1_O)        0.105     1.731 r  ethernet_tx_inst/PHY_TXD_OBUF[3]_inst_i_2/O
                         net (fo=6, routed)           0.809     2.540    ethernet_tx_inst/PHY_TXD_OBUF[3]_inst_i_2_n_0
    SLICE_X16Y121        LUT6 (Prop_lut6_I5_O)        0.105     2.645 r  ethernet_tx_inst/ex_tx_uart_rx_fifo_inst_i_1/O
                         net (fo=21, routed)          1.559     4.204    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/rd_en
    SLICE_X36Y121        LUT3 (Prop_lut3_I1_O)        0.105     4.309 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb_inferred__0/i_/O
                         net (fo=9, routed)           0.968     5.277    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ENB
    RAMB36_X2Y21         RAMB36E1                                     r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_25MHZ rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    40.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    40.850 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    41.854    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    35.455 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    36.907    pll_25MHZ_inst/inst/clk_out1_pll_25MHZ
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    36.984 r  pll_25MHZ_inst/inst/clkout1_buf/O
                         net (fo=194, routed)         1.340    38.325    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y21         RAMB36E1                                     r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.369    38.694    
                         clock uncertainty           -0.082    38.612    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    38.225    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.225    
                         arrival time                          -5.277    
  -------------------------------------------------------------------
                         slack                                 32.948    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pll_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_25MHZ rise@0.000ns - clk_out1_pll_25MHZ rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.937ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.713 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.182    pll_25MHZ_inst/inst/clk_out1_pll_25MHZ
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  pll_25MHZ_inst/inst/clkout1_buf/O
                         net (fo=194, routed)         0.616    -0.541    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X19Y120        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055    -0.344    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X19Y120        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    pll_25MHZ_inst/inst/clk_out1_pll_25MHZ
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  pll_25MHZ_inst/inst/clkout1_buf/O
                         net (fo=194, routed)         0.887    -0.937    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X19Y120        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism              0.396    -0.541    
    SLICE_X19Y120        FDRE (Hold_fdre_C_D)         0.075    -0.466    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pll_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_25MHZ rise@0.000ns - clk_out1_pll_25MHZ rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.937ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.713 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.182    pll_25MHZ_inst/inst/clk_out1_pll_25MHZ
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  pll_25MHZ_inst/inst/clkout1_buf/O
                         net (fo=194, routed)         0.616    -0.541    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X19Y120        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.055    -0.344    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X19Y120        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    pll_25MHZ_inst/inst/clk_out1_pll_25MHZ
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  pll_25MHZ_inst/inst/clkout1_buf/O
                         net (fo=194, routed)         0.887    -0.937    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X19Y120        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism              0.396    -0.541    
    SLICE_X19Y120        FDRE (Hold_fdre_C_D)         0.071    -0.470    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pll_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_25MHZ rise@0.000ns - clk_out1_pll_25MHZ rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.941ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.713 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.182    pll_25MHZ_inst/inst/clk_out1_pll_25MHZ
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  pll_25MHZ_inst/inst/clkout1_buf/O
                         net (fo=194, routed)         0.614    -0.543    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X22Y127        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y127        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][16]/Q
                         net (fo=1, routed)           0.055    -0.323    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][16]
    SLICE_X22Y127        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    pll_25MHZ_inst/inst/clk_out1_pll_25MHZ
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  pll_25MHZ_inst/inst/clkout1_buf/O
                         net (fo=194, routed)         0.883    -0.941    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X22Y127        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][16]/C
                         clock pessimism              0.398    -0.543    
    SLICE_X22Y127        FDRE (Hold_fdre_C_D)         0.064    -0.479    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][16]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pll_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_25MHZ rise@0.000ns - clk_out1_pll_25MHZ rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.941ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.713 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.182    pll_25MHZ_inst/inst/clk_out1_pll_25MHZ
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  pll_25MHZ_inst/inst/clkout1_buf/O
                         net (fo=194, routed)         0.614    -0.543    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X22Y122        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y122        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.055    -0.323    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X22Y122        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    pll_25MHZ_inst/inst/clk_out1_pll_25MHZ
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  pll_25MHZ_inst/inst/clkout1_buf/O
                         net (fo=194, routed)         0.883    -0.941    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X22Y122        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism              0.398    -0.543    
    SLICE_X22Y122        FDRE (Hold_fdre_C_D)         0.064    -0.479    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pll_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_25MHZ rise@0.000ns - clk_out1_pll_25MHZ rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.941ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.713 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.182    pll_25MHZ_inst/inst/clk_out1_pll_25MHZ
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  pll_25MHZ_inst/inst/clkout1_buf/O
                         net (fo=194, routed)         0.614    -0.543    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X22Y122        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y122        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.055    -0.323    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X22Y122        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    pll_25MHZ_inst/inst/clk_out1_pll_25MHZ
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  pll_25MHZ_inst/inst/clkout1_buf/O
                         net (fo=194, routed)         0.883    -0.941    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X22Y122        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism              0.398    -0.543    
    SLICE_X22Y122        FDRE (Hold_fdre_C_D)         0.064    -0.479    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pll_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_25MHZ rise@0.000ns - clk_out1_pll_25MHZ rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.940ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.713 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.182    pll_25MHZ_inst/inst/clk_out1_pll_25MHZ
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  pll_25MHZ_inst/inst/clkout1_buf/O
                         net (fo=194, routed)         0.614    -0.543    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X20Y121        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.055    -0.323    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X20Y121        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    pll_25MHZ_inst/inst/clk_out1_pll_25MHZ
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  pll_25MHZ_inst/inst/clkout1_buf/O
                         net (fo=194, routed)         0.884    -0.940    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X20Y121        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism              0.397    -0.543    
    SLICE_X20Y121        FDRE (Hold_fdre_C_D)         0.064    -0.479    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pll_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_25MHZ rise@0.000ns - clk_out1_pll_25MHZ rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.940ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.713 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.182    pll_25MHZ_inst/inst/clk_out1_pll_25MHZ
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  pll_25MHZ_inst/inst/clkout1_buf/O
                         net (fo=194, routed)         0.614    -0.543    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X22Y121        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.055    -0.323    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X22Y121        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    pll_25MHZ_inst/inst/clk_out1_pll_25MHZ
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  pll_25MHZ_inst/inst/clkout1_buf/O
                         net (fo=194, routed)         0.884    -0.940    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X22Y121        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism              0.397    -0.543    
    SLICE_X22Y121        FDRE (Hold_fdre_C_D)         0.064    -0.479    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pll_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_25MHZ rise@0.000ns - clk_out1_pll_25MHZ rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.941ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.713 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.182    pll_25MHZ_inst/inst/clk_out1_pll_25MHZ
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  pll_25MHZ_inst/inst/clkout1_buf/O
                         net (fo=194, routed)         0.614    -0.543    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X22Y122        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y122        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/Q
                         net (fo=1, routed)           0.055    -0.323    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][12]
    SLICE_X22Y122        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    pll_25MHZ_inst/inst/clk_out1_pll_25MHZ
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  pll_25MHZ_inst/inst/clkout1_buf/O
                         net (fo=194, routed)         0.883    -0.941    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X22Y122        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][12]/C
                         clock pessimism              0.398    -0.543    
    SLICE_X22Y122        FDRE (Hold_fdre_C_D)         0.060    -0.483    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][12]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pll_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_25MHZ rise@0.000ns - clk_out1_pll_25MHZ rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.941ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.713 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.182    pll_25MHZ_inst/inst/clk_out1_pll_25MHZ
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  pll_25MHZ_inst/inst/clkout1_buf/O
                         net (fo=194, routed)         0.614    -0.543    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X22Y127        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y127        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/Q
                         net (fo=1, routed)           0.055    -0.323    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][14]
    SLICE_X22Y127        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    pll_25MHZ_inst/inst/clk_out1_pll_25MHZ
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  pll_25MHZ_inst/inst/clkout1_buf/O
                         net (fo=194, routed)         0.883    -0.941    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X22Y127        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][14]/C
                         clock pessimism              0.398    -0.543    
    SLICE_X22Y127        FDRE (Hold_fdre_C_D)         0.060    -0.483    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][14]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pll_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_25MHZ rise@0.000ns - clk_out1_pll_25MHZ rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.944ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.713 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.182    pll_25MHZ_inst/inst/clk_out1_pll_25MHZ
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  pll_25MHZ_inst/inst/clkout1_buf/O
                         net (fo=194, routed)         0.611    -0.546    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X22Y125        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y125        FDRE (Prop_fdre_C_Q)         0.164    -0.382 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.055    -0.326    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][10]
    SLICE_X22Y125        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    pll_25MHZ_inst/inst/clk_out1_pll_25MHZ
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  pll_25MHZ_inst/inst/clkout1_buf/O
                         net (fo=194, routed)         0.880    -0.944    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X22Y125        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism              0.398    -0.546    
    SLICE_X22Y125        FDRE (Hold_fdre_C_D)         0.060    -0.486    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pll_25MHZ
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         40.000      37.611     RAMB36_X3Y24     ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         40.000      37.611     RAMB36_X2Y26     ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         40.000      37.611     RAMB36_X1Y25     ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         40.000      37.611     RAMB36_X0Y24     ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         40.000      37.611     RAMB36_X0Y27     ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         40.000      37.611     RAMB36_X0Y22     ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         40.000      37.611     RAMB36_X2Y23     ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         40.000      37.611     RAMB36_X2Y20     ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         40.000      37.611     RAMB36_X3Y26     ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         40.000      37.611     RAMB36_X0Y20     ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y120    ethernet_tx_inst/cnt_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y121    ethernet_tx_inst/cnt_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y121    ethernet_tx_inst/cnt_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y120    ethernet_tx_inst/cnt_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y120    ethernet_tx_inst/cnt_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y120    ethernet_tx_inst/cnt_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X19Y119    ethernet_tx_inst/datain_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X19Y119    ethernet_tx_inst/datain_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X19Y119    ethernet_tx_inst/datain_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X19Y119    ethernet_tx_inst/datain_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y120    ethernet_tx_inst/cnt_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y120    ethernet_tx_inst/cnt_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X17Y120    ethernet_tx_inst/cnt_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X17Y120    ethernet_tx_inst/cnt_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y121    ethernet_tx_inst/cnt_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y121    ethernet_tx_inst/cnt_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y121    ethernet_tx_inst/cnt_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y121    ethernet_tx_inst/cnt_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y120    ethernet_tx_inst/cnt_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y120    ethernet_tx_inst/cnt_reg_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_pll_25MHZ
  To Clock:  clk_out2_pll_25MHZ

Setup :            0  Failing Endpoints,  Worst Slack        4.034ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.034ns  (required time - arrival time)
  Source:                 ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll_25MHZ rise@10.000ns - clk_out2_pll_25MHZ rise@0.000ns)
  Data Path Delay:        5.331ns  (logic 0.379ns (7.110%)  route 4.952ns (92.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns = ( 8.325 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.228ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -4.317 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.793    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=200, routed)         1.485    -1.228    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y127         FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y127         FDRE (Prop_fdre_C_Q)         0.379    -0.849 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/Q
                         net (fo=26, routed)          4.952     4.103    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[15][10]
    RAMB36_X2Y20         RAMB36E1                                     r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_25MHZ rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.854    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399     5.455 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     6.907    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.984 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=200, routed)         1.340     8.325    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y20         RAMB36E1                                     r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.369     8.694    
                         clock uncertainty           -0.066     8.628    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.490     8.138    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.138    
                         arrival time                          -4.103    
  -------------------------------------------------------------------
                         slack                                  4.034    

Slack (MET) :             4.058ns  (required time - arrival time)
  Source:                 ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll_25MHZ rise@10.000ns - clk_out2_pll_25MHZ rise@0.000ns)
  Data Path Delay:        5.395ns  (logic 0.538ns (9.973%)  route 4.857ns (90.027%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.693ns = ( 8.307 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.230ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -4.317 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.793    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=200, routed)         1.483    -1.230    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X12Y126        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y126        FDRE (Prop_fdre_C_Q)         0.433    -0.797 f  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[15]/Q
                         net (fo=50, routed)          4.386     3.589    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[15][15]
    SLICE_X60Y127        LUT4 (Prop_lut4_I3_O)        0.105     3.694 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/xlnx_opt_LUT_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_97/O
                         net (fo=1, routed)           0.471     4.165    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_50
    RAMB36_X3Y25         RAMB36E1                                     r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_25MHZ rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.854    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399     5.455 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     6.907    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.984 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=200, routed)         1.322     8.307    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y25         RAMB36E1                                     r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.369     8.676    
                         clock uncertainty           -0.066     8.610    
    RAMB36_X3Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387     8.223    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.223    
                         arrival time                          -4.165    
  -------------------------------------------------------------------
                         slack                                  4.058    

Slack (MET) :             4.143ns  (required time - arrival time)
  Source:                 ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll_25MHZ rise@10.000ns - clk_out2_pll_25MHZ rise@0.000ns)
  Data Path Delay:        5.314ns  (logic 0.538ns (10.125%)  route 4.776ns (89.875%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 8.311 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.230ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -4.317 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.793    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=200, routed)         1.483    -1.230    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X10Y126        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y126        FDRE (Prop_fdre_C_Q)         0.433    -0.797 f  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[16]/Q
                         net (fo=36, routed)          4.249     3.452    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X60Y117        LUT4 (Prop_lut4_I2_O)        0.105     3.557 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/xlnx_opt_LUT_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_75/O
                         net (fo=1, routed)           0.527     4.084    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_39
    RAMB36_X3Y23         RAMB36E1                                     r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_25MHZ rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.854    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399     5.455 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     6.907    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.984 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=200, routed)         1.326     8.311    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y23         RAMB36E1                                     r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.369     8.680    
                         clock uncertainty           -0.066     8.614    
    RAMB36_X3Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387     8.227    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.227    
                         arrival time                          -4.084    
  -------------------------------------------------------------------
                         slack                                  4.143    

Slack (MET) :             4.326ns  (required time - arrival time)
  Source:                 ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll_25MHZ rise@10.000ns - clk_out2_pll_25MHZ rise@0.000ns)
  Data Path Delay:        5.038ns  (logic 0.379ns (7.523%)  route 4.659ns (92.477%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.676ns = ( 8.324 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.228ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -4.317 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.793    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=200, routed)         1.485    -1.228    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y127         FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y127         FDRE (Prop_fdre_C_Q)         0.379    -0.849 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/Q
                         net (fo=26, routed)          4.659     3.810    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[15][10]
    RAMB36_X2Y21         RAMB36E1                                     r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_25MHZ rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.854    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399     5.455 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     6.907    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.984 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=200, routed)         1.339     8.324    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y21         RAMB36E1                                     r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.369     8.693    
                         clock uncertainty           -0.066     8.627    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.490     8.137    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          8.137    
                         arrival time                          -3.810    
  -------------------------------------------------------------------
                         slack                                  4.326    

Slack (MET) :             4.353ns  (required time - arrival time)
  Source:                 ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll_25MHZ rise@10.000ns - clk_out2_pll_25MHZ rise@0.000ns)
  Data Path Delay:        5.098ns  (logic 0.538ns (10.554%)  route 4.560ns (89.446%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.695ns = ( 8.305 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.230ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -4.317 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.793    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=200, routed)         1.483    -1.230    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X10Y126        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y126        FDRE (Prop_fdre_C_Q)         0.433    -0.797 f  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[16]/Q
                         net (fo=36, routed)          4.089     3.292    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X60Y122        LUT4 (Prop_lut4_I2_O)        0.105     3.397 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/xlnx_opt_LUT_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_55/O
                         net (fo=1, routed)           0.471     3.868    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_29
    RAMB36_X3Y24         RAMB36E1                                     r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_25MHZ rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.854    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399     5.455 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     6.907    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.984 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=200, routed)         1.320     8.305    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y24         RAMB36E1                                     r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.369     8.674    
                         clock uncertainty           -0.066     8.608    
    RAMB36_X3Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387     8.221    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          8.221    
                         arrival time                          -3.868    
  -------------------------------------------------------------------
                         slack                                  4.353    

Slack (MET) :             4.425ns  (required time - arrival time)
  Source:                 ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll_25MHZ rise@10.000ns - clk_out2_pll_25MHZ rise@0.000ns)
  Data Path Delay:        4.927ns  (logic 0.379ns (7.693%)  route 4.548ns (92.307%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 8.311 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.228ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -4.317 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.793    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=200, routed)         1.485    -1.228    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y127         FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y127         FDRE (Prop_fdre_C_Q)         0.379    -0.849 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/Q
                         net (fo=26, routed)          4.548     3.699    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[15][10]
    RAMB36_X3Y23         RAMB36E1                                     r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_25MHZ rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.854    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399     5.455 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     6.907    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.984 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=200, routed)         1.326     8.311    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y23         RAMB36E1                                     r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.369     8.680    
                         clock uncertainty           -0.066     8.614    
    RAMB36_X3Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.490     8.124    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.124    
                         arrival time                          -3.699    
  -------------------------------------------------------------------
                         slack                                  4.425    

Slack (MET) :             4.572ns  (required time - arrival time)
  Source:                 ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll_25MHZ rise@10.000ns - clk_out2_pll_25MHZ rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 0.433ns (8.984%)  route 4.387ns (91.016%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.678ns = ( 8.322 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.230ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -4.317 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.793    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=200, routed)         1.483    -1.230    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X12Y126        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y126        FDRE (Prop_fdre_C_Q)         0.433    -0.797 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[15]/Q
                         net (fo=50, routed)          4.387     3.590    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[15][15]
    RAMB36_X2Y27         RAMB36E1                                     r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_25MHZ rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.854    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399     5.455 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     6.907    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.984 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=200, routed)         1.337     8.322    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y27         RAMB36E1                                     r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.369     8.691    
                         clock uncertainty           -0.066     8.625    
    RAMB36_X2Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.462     8.163    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          8.163    
                         arrival time                          -3.590    
  -------------------------------------------------------------------
                         slack                                  4.572    

Slack (MET) :             4.616ns  (required time - arrival time)
  Source:                 ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll_25MHZ rise@10.000ns - clk_out2_pll_25MHZ rise@0.000ns)
  Data Path Delay:        4.745ns  (logic 0.379ns (7.988%)  route 4.366ns (92.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.679ns = ( 8.321 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.228ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -4.317 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.793    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=200, routed)         1.485    -1.228    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y127         FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y127         FDRE (Prop_fdre_C_Q)         0.379    -0.849 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/Q
                         net (fo=26, routed)          4.366     3.517    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[15][10]
    RAMB36_X2Y22         RAMB36E1                                     r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_25MHZ rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.854    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399     5.455 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     6.907    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.984 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=200, routed)         1.336     8.321    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y22         RAMB36E1                                     r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.369     8.690    
                         clock uncertainty           -0.066     8.624    
    RAMB36_X2Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.490     8.134    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.134    
                         arrival time                          -3.517    
  -------------------------------------------------------------------
                         slack                                  4.616    

Slack (MET) :             4.639ns  (required time - arrival time)
  Source:                 ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll_25MHZ rise@10.000ns - clk_out2_pll_25MHZ rise@0.000ns)
  Data Path Delay:        4.828ns  (logic 0.538ns (11.143%)  route 4.290ns (88.857%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.678ns = ( 8.322 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.230ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -4.317 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.793    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=200, routed)         1.483    -1.230    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X12Y126        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y126        FDRE (Prop_fdre_C_Q)         0.433    -0.797 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[15]/Q
                         net (fo=50, routed)          4.015     3.218    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[15][15]
    SLICE_X42Y137        LUT4 (Prop_lut4_I3_O)        0.105     3.323 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/xlnx_opt_LUT_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_59/O
                         net (fo=1, routed)           0.275     3.598    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_31
    RAMB36_X2Y27         RAMB36E1                                     r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_25MHZ rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.854    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399     5.455 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     6.907    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.984 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=200, routed)         1.337     8.322    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y27         RAMB36E1                                     r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.369     8.691    
                         clock uncertainty           -0.066     8.625    
    RAMB36_X2Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387     8.238    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          8.238    
                         arrival time                          -3.598    
  -------------------------------------------------------------------
                         slack                                  4.639    

Slack (MET) :             4.670ns  (required time - arrival time)
  Source:                 ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_pll_25MHZ rise@10.000ns - clk_out2_pll_25MHZ rise@0.000ns)
  Data Path Delay:        4.713ns  (logic 0.433ns (9.187%)  route 4.280ns (90.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.687ns = ( 8.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.230ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -4.317 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -2.793    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=200, routed)         1.483    -1.230    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X12Y126        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y126        FDRE (Prop_fdre_C_Q)         0.433    -0.797 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[15]/Q
                         net (fo=50, routed)          4.280     3.484    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[15][15]
    RAMB36_X3Y26         RAMB36E1                                     r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_25MHZ rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.854    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.399     5.455 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     6.907    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.984 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=200, routed)         1.328     8.313    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y26         RAMB36E1                                     r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.369     8.682    
                         clock uncertainty           -0.066     8.616    
    RAMB36_X3Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.462     8.154    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          8.154    
                         arrival time                          -3.484    
  -------------------------------------------------------------------
                         slack                                  4.670    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[13]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_25MHZ rise@0.000ns - clk_out2_pll_25MHZ rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.081%)  route 0.165ns (53.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.713 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.182    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=200, routed)         0.617    -0.540    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y127         FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[13]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y127         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[13]_rep/Q
                         net (fo=8, routed)           0.165    -0.234    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ADDRA[13]
    RAMB36_X0Y25         RAMB36E1                                     r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.431 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.852    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=200, routed)         0.925    -0.898    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y25         RAMB36E1                                     r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.411    -0.487    
    RAMB36_X0Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.304    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_25MHZ rise@0.000ns - clk_out2_pll_25MHZ rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.858%)  route 0.166ns (54.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.713 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.182    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=200, routed)         0.617    -0.540    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y127         FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y127         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]_rep/Q
                         net (fo=8, routed)           0.166    -0.232    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ADDRA[10]
    RAMB36_X0Y25         RAMB36E1                                     r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.431 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.852    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=200, routed)         0.925    -0.898    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y25         RAMB36E1                                     r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.411    -0.487    
    RAMB36_X0Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.304    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_25MHZ rise@0.000ns - clk_out2_pll_25MHZ rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.916%)  route 0.170ns (57.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.713 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.182    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=200, routed)         0.614    -0.543    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y125         FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDRE (Prop_fdre_C_Q)         0.128    -0.415 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]_rep/Q
                         net (fo=8, routed)           0.170    -0.244    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ADDRA[4]
    RAMB36_X0Y25         RAMB36E1                                     r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.431 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.852    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=200, routed)         0.925    -0.898    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y25         RAMB36E1                                     r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.411    -0.487    
    RAMB36_X0Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.130    -0.357    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_25MHZ rise@0.000ns - clk_out2_pll_25MHZ rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.940ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.713 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.182    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=200, routed)         0.615    -0.542    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X15Y126        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/Q
                         net (fo=1, routed)           0.055    -0.345    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][12]
    SLICE_X15Y126        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.431 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.852    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=200, routed)         0.884    -0.940    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X15Y126        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][12]/C
                         clock pessimism              0.398    -0.542    
    SLICE_X15Y126        FDRE (Hold_fdre_C_D)         0.075    -0.467    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][12]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_25MHZ rise@0.000ns - clk_out2_pll_25MHZ rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.937ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.713 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.182    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=200, routed)         0.617    -0.540    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X15Y121        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.055    -0.343    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X15Y121        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.431 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.852    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=200, routed)         0.887    -0.937    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X15Y121        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism              0.397    -0.540    
    SLICE_X15Y121        FDRE (Hold_fdre_C_D)         0.075    -0.465    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_25MHZ rise@0.000ns - clk_out2_pll_25MHZ rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.713 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.182    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=200, routed)         0.614    -0.543    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X9Y124         FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y124         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]_rep/Q
                         net (fo=8, routed)           0.242    -0.160    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ADDRA[2]
    RAMB36_X0Y25         RAMB36E1                                     r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.431 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.852    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=200, routed)         0.925    -0.898    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y25         RAMB36E1                                     r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.433    -0.465    
    RAMB36_X0Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183    -0.282    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_25MHZ rise@0.000ns - clk_out2_pll_25MHZ rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.940ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.713 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.182    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=200, routed)         0.615    -0.542    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X15Y126        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/Q
                         net (fo=1, routed)           0.055    -0.345    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][13]
    SLICE_X15Y126        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.431 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.852    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=200, routed)         0.884    -0.940    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X15Y126        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][13]/C
                         clock pessimism              0.398    -0.542    
    SLICE_X15Y126        FDRE (Hold_fdre_C_D)         0.071    -0.471    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][13]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_25MHZ rise@0.000ns - clk_out2_pll_25MHZ rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.937ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.713 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.182    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=200, routed)         0.617    -0.540    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X15Y121        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.055    -0.343    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X15Y121        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.431 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.852    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=200, routed)         0.887    -0.937    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X15Y121        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism              0.397    -0.540    
    SLICE_X15Y121        FDRE (Hold_fdre_C_D)         0.071    -0.469    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_25MHZ rise@0.000ns - clk_out2_pll_25MHZ rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.908%)  route 0.227ns (58.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.713 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.182    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=200, routed)         0.615    -0.542    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X10Y126        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y126        FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_rep/Q
                         net (fo=8, routed)           0.227    -0.150    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ADDRA[7]
    RAMB36_X0Y25         RAMB36E1                                     r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.431 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.852    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=200, routed)         0.925    -0.898    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y25         RAMB36E1                                     r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.433    -0.465    
    RAMB36_X0Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.282    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_25MHZ rise@0.000ns - clk_out2_pll_25MHZ rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.093%)  route 0.261ns (64.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.713 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.182    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=200, routed)         0.614    -0.543    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X13Y125        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]_rep/Q
                         net (fo=8, routed)           0.261    -0.141    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ADDRA[8]
    RAMB36_X0Y25         RAMB36E1                                     r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_25MHZ rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    pll_25MHZ_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  pll_25MHZ_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    pll_25MHZ_inst/inst/clk_in1_pll_25MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.431 r  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.852    pll_25MHZ_inst/inst/clk_out2_pll_25MHZ
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  pll_25MHZ_inst/inst/clkout2_buf/O
                         net (fo=200, routed)         0.925    -0.898    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y25         RAMB36E1                                     r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.433    -0.465    
    RAMB36_X0Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.282    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_pll_25MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         10.000      7.611      RAMB36_X3Y24     ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         10.000      7.611      RAMB36_X2Y26     ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         10.000      7.611      RAMB36_X1Y25     ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         10.000      7.611      RAMB36_X0Y24     ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         10.000      7.611      RAMB36_X0Y27     ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         10.000      7.611      RAMB36_X0Y22     ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         10.000      7.611      RAMB36_X2Y23     ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         10.000      7.611      RAMB36_X2Y20     ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         10.000      7.611      RAMB36_X3Y26     ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         10.000      7.611      RAMB36_X0Y20     ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X20Y119    rx_uart_inst/rx_bps_inst/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X20Y119    rx_uart_inst/rx_bps_inst/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X20Y119    rx_uart_inst/rx_bps_inst/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y123    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y124    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y124    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y126    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y126    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y127    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y127    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X20Y119    rx_uart_inst/rx_bps_inst/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X20Y119    rx_uart_inst/rx_bps_inst/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X20Y119    rx_uart_inst/rx_bps_inst/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y123    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y124    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y124    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y126    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y126    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y127    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y127    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll_25MHZ
  To Clock:  clkfbout_pll_25MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll_25MHZ
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { pll_25MHZ_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         5.000       3.408      BUFGCTRL_X0Y2    pll_25MHZ_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  pll_25MHZ_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_pll_25MHZ
  To Clock:  clk_out1_pll_25MHZ

Setup :            0  Failing Endpoints,  Worst Slack        8.910ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.910ns  (required time - arrival time)
  Source:                 ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pll_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.924ns  (logic 0.398ns (43.054%)  route 0.526ns (56.946%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y120                                     0.000     0.000 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X20Y120        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.526     0.924    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X20Y121        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X20Y121        FDRE (Setup_fdre_C_D)       -0.166     9.834    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.834    
                         arrival time                          -0.924    
  -------------------------------------------------------------------
                         slack                                  8.910    

Slack (MET) :             8.946ns  (required time - arrival time)
  Source:                 ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pll_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.854ns  (logic 0.398ns (46.580%)  route 0.456ns (53.420%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y120                                     0.000     0.000 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X18Y120        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.456     0.854    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X19Y120        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X19Y120        FDRE (Setup_fdre_C_D)       -0.200     9.800    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.800    
                         arrival time                          -0.854    
  -------------------------------------------------------------------
                         slack                                  8.946    

Slack (MET) :             9.009ns  (required time - arrival time)
  Source:                 ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pll_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.825ns  (logic 0.348ns (42.203%)  route 0.477ns (57.797%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y122                                     0.000     0.000 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X23Y122        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.477     0.825    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X22Y122        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y122        FDRE (Setup_fdre_C_D)       -0.166     9.834    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.834    
                         arrival time                          -0.825    
  -------------------------------------------------------------------
                         slack                                  9.009    

Slack (MET) :             9.013ns  (required time - arrival time)
  Source:                 ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pll_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.912ns  (logic 0.433ns (47.454%)  route 0.479ns (52.546%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y120                                     0.000     0.000 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X18Y120        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.479     0.912    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X19Y120        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X19Y120        FDRE (Setup_fdre_C_D)       -0.075     9.925    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.912    
  -------------------------------------------------------------------
                         slack                                  9.013    

Slack (MET) :             9.015ns  (required time - arrival time)
  Source:                 ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pll_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.819ns  (logic 0.348ns (42.501%)  route 0.471ns (57.499%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y125                                     0.000     0.000 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X23Y125        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.471     0.819    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[11]
    SLICE_X22Y125        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y125        FDRE (Setup_fdre_C_D)       -0.166     9.834    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          9.834    
                         arrival time                          -0.819    
  -------------------------------------------------------------------
                         slack                                  9.015    

Slack (MET) :             9.015ns  (required time - arrival time)
  Source:                 ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pll_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.819ns  (logic 0.348ns (42.501%)  route 0.471ns (57.499%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y122                                     0.000     0.000 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[13]/C
    SLICE_X23Y122        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[13]/Q
                         net (fo=1, routed)           0.471     0.819    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[13]
    SLICE_X22Y122        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y122        FDRE (Setup_fdre_C_D)       -0.166     9.834    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][13]
  -------------------------------------------------------------------
                         required time                          9.834    
                         arrival time                          -0.819    
  -------------------------------------------------------------------
                         slack                                  9.015    

Slack (MET) :             9.021ns  (required time - arrival time)
  Source:                 ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pll_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.814ns  (logic 0.348ns (42.758%)  route 0.466ns (57.242%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y122                                     0.000     0.000 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X23Y122        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.466     0.814    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X22Y122        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y122        FDRE (Setup_fdre_C_D)       -0.165     9.835    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.835    
                         arrival time                          -0.814    
  -------------------------------------------------------------------
                         slack                                  9.021    

Slack (MET) :             9.058ns  (required time - arrival time)
  Source:                 ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pll_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.911ns  (logic 0.379ns (41.586%)  route 0.532ns (58.414%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y122                                     0.000     0.000 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X23Y122        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.532     0.911    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X22Y121        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y121        FDRE (Setup_fdre_C_D)       -0.031     9.969    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.969    
                         arrival time                          -0.911    
  -------------------------------------------------------------------
                         slack                                  9.058    

Slack (MET) :             9.070ns  (required time - arrival time)
  Source:                 ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pll_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.913ns  (logic 0.379ns (41.527%)  route 0.534ns (58.473%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y125                                     0.000     0.000 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X23Y125        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.534     0.913    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[10]
    SLICE_X22Y125        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y125        FDRE (Setup_fdre_C_D)       -0.017     9.983    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          9.983    
                         arrival time                          -0.913    
  -------------------------------------------------------------------
                         slack                                  9.070    

Slack (MET) :             9.103ns  (required time - arrival time)
  Source:                 ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pll_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.731ns  (logic 0.348ns (47.577%)  route 0.383ns (52.423%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y127                                     0.000     0.000 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[15]/C
    SLICE_X23Y127        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[15]/Q
                         net (fo=1, routed)           0.383     0.731    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[15]
    SLICE_X22Y127        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y127        FDRE (Setup_fdre_C_D)       -0.166     9.834    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][15]
  -------------------------------------------------------------------
                         required time                          9.834    
                         arrival time                          -0.731    
  -------------------------------------------------------------------
                         slack                                  9.103    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll_25MHZ
  To Clock:  clk_out2_pll_25MHZ

Setup :            0  Failing Endpoints,  Worst Slack       38.987ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.987ns  (required time - arrival time)
  Source:                 ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.857ns  (logic 0.398ns (46.435%)  route 0.459ns (53.565%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y123                                     0.000     0.000 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X16Y123        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.459     0.857    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[11]
    SLICE_X16Y124        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X16Y124        FDRE (Setup_fdre_C_D)       -0.156    39.844    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                         39.844    
                         arrival time                          -0.857    
  -------------------------------------------------------------------
                         slack                                 38.987    

Slack (MET) :             39.007ns  (required time - arrival time)
  Source:                 ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.827ns  (logic 0.348ns (42.065%)  route 0.479ns (57.935%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123                                     0.000     0.000 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X13Y123        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.479     0.827    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X12Y123        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X12Y123        FDRE (Setup_fdre_C_D)       -0.166    39.834    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.834    
                         arrival time                          -0.827    
  -------------------------------------------------------------------
                         slack                                 39.007    

Slack (MET) :             39.029ns  (required time - arrival time)
  Source:                 ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.771ns  (logic 0.398ns (51.644%)  route 0.373ns (48.356%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y126                                     0.000     0.000 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/C
    SLICE_X16Y126        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/Q
                         net (fo=1, routed)           0.373     0.771    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[13]
    SLICE_X15Y126        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X15Y126        FDRE (Setup_fdre_C_D)       -0.200    39.800    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]
  -------------------------------------------------------------------
                         required time                         39.800    
                         arrival time                          -0.771    
  -------------------------------------------------------------------
                         slack                                 39.029    

Slack (MET) :             39.034ns  (required time - arrival time)
  Source:                 ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.763ns  (logic 0.398ns (52.142%)  route 0.365ns (47.858%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y121                                     0.000     0.000 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X16Y121        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.365     0.763    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X15Y121        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X15Y121        FDRE (Setup_fdre_C_D)       -0.203    39.797    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.797    
                         arrival time                          -0.763    
  -------------------------------------------------------------------
                         slack                                 39.034    

Slack (MET) :             39.095ns  (required time - arrival time)
  Source:                 ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.735ns  (logic 0.348ns (47.319%)  route 0.387ns (52.681%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y122                                     0.000     0.000 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X13Y122        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.387     0.735    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X12Y122        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X12Y122        FDRE (Setup_fdre_C_D)       -0.170    39.830    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         39.830    
                         arrival time                          -0.735    
  -------------------------------------------------------------------
                         slack                                 39.095    

Slack (MET) :             39.103ns  (required time - arrival time)
  Source:                 ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.731ns  (logic 0.348ns (47.577%)  route 0.383ns (52.423%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y127                                     0.000     0.000 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[15]/C
    SLICE_X17Y127        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[15]/Q
                         net (fo=1, routed)           0.383     0.731    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[15]
    SLICE_X16Y127        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X16Y127        FDRE (Setup_fdre_C_D)       -0.166    39.834    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][15]
  -------------------------------------------------------------------
                         required time                         39.834    
                         arrival time                          -0.731    
  -------------------------------------------------------------------
                         slack                                 39.103    

Slack (MET) :             39.103ns  (required time - arrival time)
  Source:                 ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.731ns  (logic 0.348ns (47.577%)  route 0.383ns (52.423%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y123                                     0.000     0.000 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X15Y123        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.383     0.731    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X14Y123        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X14Y123        FDRE (Setup_fdre_C_D)       -0.166    39.834    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.834    
                         arrival time                          -0.731    
  -------------------------------------------------------------------
                         slack                                 39.103    

Slack (MET) :             39.103ns  (required time - arrival time)
  Source:                 ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.880ns  (logic 0.379ns (43.080%)  route 0.501ns (56.920%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123                                     0.000     0.000 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X13Y123        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.501     0.880    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X12Y123        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X12Y123        FDRE (Setup_fdre_C_D)       -0.017    39.983    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.983    
                         arrival time                          -0.880    
  -------------------------------------------------------------------
                         slack                                 39.103    

Slack (MET) :             39.112ns  (required time - arrival time)
  Source:                 ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.722ns  (logic 0.348ns (48.173%)  route 0.374ns (51.827%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y123                                      0.000     0.000 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X9Y123         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.374     0.722    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X10Y123        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X10Y123        FDRE (Setup_fdre_C_D)       -0.166    39.834    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.834    
                         arrival time                          -0.722    
  -------------------------------------------------------------------
                         slack                                 39.112    

Slack (MET) :             39.138ns  (required time - arrival time)
  Source:                 ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll_25MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_pll_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.787ns  (logic 0.433ns (55.053%)  route 0.354ns (44.947%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y126                                     0.000     0.000 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/C
    SLICE_X16Y126        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/Q
                         net (fo=1, routed)           0.354     0.787    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[12]
    SLICE_X15Y126        FDRE                                         r  ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X15Y126        FDRE (Setup_fdre_C_D)       -0.075    39.925    ex_tx_uart_rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]
  -------------------------------------------------------------------
                         required time                         39.925    
                         arrival time                          -0.787    
  -------------------------------------------------------------------
                         slack                                 39.138    





