Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Nov 14 15:31:17 2017
| Host         : LogOut-AsusPro running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file evo_v1_wrapper_timing_summary_routed.rpt -rpx evo_v1_wrapper_timing_summary_routed.rpx
| Design       : evo_v1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.187        0.000                      0                16020        0.045        0.000                      0                16020        4.020        0.000                       0                  5451  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.187        0.000                      0                15418        0.045        0.000                      0                15418        4.020        0.000                       0                  5451  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               3.820        0.000                      0                  602        0.551        0.000                      0                  602  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg15_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.409ns  (logic 1.450ns (15.411%)  route 7.959ns (84.589%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        1.765     3.073    evo_v1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[24])
                                                      1.450     4.523 r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[24]
                         net (fo=81, routed)          7.959    12.482    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_wdata[24]
    SLICE_X36Y16         FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg15_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        1.568    12.760    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y16         FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg15_reg[24]/C
                         clock pessimism              0.130    12.890    
                         clock uncertainty           -0.154    12.736    
    SLICE_X36Y16         FDRE (Setup_fdre_C_D)       -0.067    12.669    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg15_reg[24]
  -------------------------------------------------------------------
                         required time                         12.669    
                         arrival time                         -12.482    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg7_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.298ns  (logic 1.450ns (15.594%)  route 7.848ns (84.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        1.765     3.073    evo_v1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[24])
                                                      1.450     4.523 r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[24]
                         net (fo=81, routed)          7.848    12.371    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_wdata[24]
    SLICE_X33Y18         FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg7_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        1.490    12.682    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y18         FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg7_reg[24]/C
                         clock pessimism              0.130    12.812    
                         clock uncertainty           -0.154    12.658    
    SLICE_X33Y18         FDRE (Setup_fdre_C_D)       -0.095    12.563    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg7_reg[24]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                         -12.371    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.388ns  (logic 1.450ns (15.446%)  route 7.938ns (84.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 12.764 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        1.765     3.073    evo_v1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[24])
                                                      1.450     4.523 r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[24]
                         net (fo=81, routed)          7.938    12.460    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_wdata[24]
    SLICE_X36Y12         FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        1.571    12.763    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y12         FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[24]/C
                         clock pessimism              0.130    12.893    
                         clock uncertainty           -0.154    12.739    
    SLICE_X36Y12         FDRE (Setup_fdre_C_D)       -0.067    12.672    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[24]
  -------------------------------------------------------------------
                         required time                         12.672    
                         arrival time                         -12.460    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.384ns  (logic 1.450ns (15.452%)  route 7.934ns (84.548%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 12.764 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        1.765     3.073    evo_v1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[24])
                                                      1.450     4.523 r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[24]
                         net (fo=81, routed)          7.934    12.457    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_wdata[24]
    SLICE_X39Y12         FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        1.571    12.763    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y12         FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[24]/C
                         clock pessimism              0.130    12.893    
                         clock uncertainty           -0.154    12.739    
    SLICE_X39Y12         FDRE (Setup_fdre_C_D)       -0.067    12.672    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[24]
  -------------------------------------------------------------------
                         required time                         12.672    
                         arrival time                         -12.457    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.287ns  (required time - arrival time)
  Source:                 evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.350ns  (logic 1.450ns (15.508%)  route 7.900ns (84.492%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        1.765     3.073    evo_v1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[5])
                                                      1.450     4.523 r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[5]
                         net (fo=83, routed)          7.900    12.423    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_wdata[5]
    SLICE_X15Y2          FDRE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        1.502    12.694    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y2          FDRE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
                         clock pessimism              0.230    12.925    
                         clock uncertainty           -0.154    12.771    
    SLICE_X15Y2          FDRE (Setup_fdre_C_D)       -0.061    12.710    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[5]
  -------------------------------------------------------------------
                         required time                         12.710    
                         arrival time                         -12.423    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.357ns  (required time - arrival time)
  Source:                 evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/ADC_IRQ_0/U0/ADC_IRQ_v1_0_S00_AXI_inst/slv_reg22_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.173ns  (logic 1.450ns (15.807%)  route 7.723ns (84.193%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        1.765     3.073    evo_v1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[28])
                                                      1.450     4.523 r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[28]
                         net (fo=82, routed)          7.723    12.246    evo_v1_i/ADC_IRQ_0/U0/ADC_IRQ_v1_0_S00_AXI_inst/s00_axi_wdata[28]
    SLICE_X25Y48         FDRE                                         r  evo_v1_i/ADC_IRQ_0/U0/ADC_IRQ_v1_0_S00_AXI_inst/slv_reg22_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        1.496    12.688    evo_v1_i/ADC_IRQ_0/U0/ADC_IRQ_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y48         FDRE                                         r  evo_v1_i/ADC_IRQ_0/U0/ADC_IRQ_v1_0_S00_AXI_inst/slv_reg22_reg[28]/C
                         clock pessimism              0.130    12.818    
                         clock uncertainty           -0.154    12.664    
    SLICE_X25Y48         FDRE (Setup_fdre_C_D)       -0.061    12.603    evo_v1_i/ADC_IRQ_0/U0/ADC_IRQ_v1_0_S00_AXI_inst/slv_reg22_reg[28]
  -------------------------------------------------------------------
                         required time                         12.603    
                         arrival time                         -12.246    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg15_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.294ns  (logic 1.450ns (15.602%)  route 7.844ns (84.398%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 12.741 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        1.765     3.073    evo_v1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[19])
                                                      1.450     4.523 r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[19]
                         net (fo=81, routed)          7.844    12.367    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_wdata[19]
    SLICE_X2Y9           FDRE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg15_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        1.549    12.741    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y9           FDRE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg15_reg[19]/C
                         clock pessimism              0.230    12.972    
                         clock uncertainty           -0.154    12.818    
    SLICE_X2Y9           FDRE (Setup_fdre_C_D)       -0.093    12.725    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg15_reg[19]
  -------------------------------------------------------------------
                         required time                         12.725    
                         arrival time                         -12.367    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg8_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.321ns  (logic 1.450ns (15.556%)  route 7.871ns (84.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        1.765     3.073    evo_v1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[17])
                                                      1.450     4.523 r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[17]
                         net (fo=81, routed)          7.871    12.394    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_wdata[17]
    SLICE_X4Y8           FDRE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg8_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        1.550    12.742    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y8           FDRE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg8_reg[17]/C
                         clock pessimism              0.230    12.973    
                         clock uncertainty           -0.154    12.819    
    SLICE_X4Y8           FDRE (Setup_fdre_C_D)       -0.031    12.788    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg8_reg[17]
  -------------------------------------------------------------------
                         required time                         12.788    
                         arrival time                         -12.394    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.397ns  (required time - arrival time)
  Source:                 evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.249ns  (logic 1.450ns (15.677%)  route 7.799ns (84.323%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        1.765     3.073    evo_v1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[30])
                                                      1.450     4.523 r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[30]
                         net (fo=82, routed)          7.799    12.322    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_wdata[30]
    SLICE_X19Y11         FDRE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        1.497    12.689    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y11         FDRE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[30]/C
                         clock pessimism              0.230    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X19Y11         FDRE (Setup_fdre_C_D)       -0.047    12.719    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[30]
  -------------------------------------------------------------------
                         required time                         12.719    
                         arrival time                         -12.322    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.421ns  (required time - arrival time)
  Source:                 evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.137ns  (logic 1.450ns (15.870%)  route 7.687ns (84.130%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        1.765     3.073    evo_v1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[5])
                                                      1.450     4.523 r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[5]
                         net (fo=83, routed)          7.687    12.210    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_wdata[5]
    SLICE_X24Y9          FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        1.493    12.685    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y9          FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg1_reg[5]/C
                         clock pessimism              0.130    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X24Y9          FDRE (Setup_fdre_C_D)       -0.031    12.630    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         12.630    
                         arrival time                         -12.210    
  -------------------------------------------------------------------
                         slack                                  0.421    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.212ns (47.849%)  route 0.231ns (52.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        0.584     0.925    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X0Y49          FDRE                                         r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[54]/Q
                         net (fo=1, routed)           0.231     1.320    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg_n_0_[54]
    SLICE_X0Y50          LUT3 (Prop_lut3_I2_O)        0.048     1.368 r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i[54]_i_1/O
                         net (fo=1, routed)           0.000     1.368    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer[54]
    SLICE_X0Y50          FDRE                                         r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        0.851     1.221    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X0Y50          FDRE                                         r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[54]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.131     1.323    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.442%)  route 0.232ns (52.558%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        0.584     0.925    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X0Y49          FDRE                                         r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[53]/Q
                         net (fo=1, routed)           0.232     1.320    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg_n_0_[53]
    SLICE_X0Y50          LUT3 (Prop_lut3_I2_O)        0.045     1.365 r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i[53]_i_1/O
                         net (fo=1, routed)           0.000     1.365    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer[53]
    SLICE_X0Y50          FDRE                                         r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        0.851     1.221    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X0Y50          FDRE                                         r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[53]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.120     1.312    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 evo_v1_i/Gpio_Controller_0/U0/Gpio_Controller_v1_0_S00_AXI_inst/slv_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Gpio_Controller_0/U0/Gpio_Controller_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.188%)  route 0.235ns (55.812%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        0.558     0.899    evo_v1_i/Gpio_Controller_0/U0/Gpio_Controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y39         FDRE                                         r  evo_v1_i/Gpio_Controller_0/U0/Gpio_Controller_v1_0_S00_AXI_inst/slv_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  evo_v1_i/Gpio_Controller_0/U0/Gpio_Controller_v1_0_S00_AXI_inst/slv_reg2_reg[5]/Q
                         net (fo=1, routed)           0.235     1.274    evo_v1_i/Gpio_Controller_0/U0/Gpio_Controller_v1_0_S00_AXI_inst/slv_reg2[5]
    SLICE_X21Y37         LUT6 (Prop_lut6_I5_O)        0.045     1.319 r  evo_v1_i/Gpio_Controller_0/U0/Gpio_Controller_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     1.319    evo_v1_i/Gpio_Controller_0/U0/Gpio_Controller_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X21Y37         FDRE                                         r  evo_v1_i/Gpio_Controller_0/U0/Gpio_Controller_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        0.826     1.196    evo_v1_i/Gpio_Controller_0/U0/Gpio_Controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y37         FDRE                                         r  evo_v1_i/Gpio_Controller_0/U0/Gpio_Controller_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X21Y37         FDRE (Hold_fdre_C_D)         0.091     1.253    evo_v1_i/Gpio_Controller_0/U0/Gpio_Controller_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[5]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.897%)  route 0.219ns (63.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        0.581     0.922    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X1Y55          FDRE                                         r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.128     1.050 r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.219     1.269    evo_v1_i/processing_system7_0/inst/M_AXI_GP0_BID[5]
    PS7_X0Y0             PS7                                          r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        0.893     1.263    evo_v1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[5])
                                                     -0.053     1.181    evo_v1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.128ns (33.858%)  route 0.250ns (66.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        0.584     0.925    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[58]/Q
                         net (fo=1, routed)           0.250     1.303    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][28]
    SLICE_X1Y54          FDRE                                         r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        0.850     1.220    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X1Y54          FDRE                                         r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                         clock pessimism             -0.029     1.191    
    SLICE_X1Y54          FDRE (Hold_fdre_C_D)         0.017     1.208    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.274ns (59.094%)  route 0.190ns (40.906%))
  Logic Levels:           2  (LUT4=1 MUXF7=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        0.556     0.897    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y13         FDRE                                         r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=96, routed)          0.190     1.250    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/slv_reg0[0]
    SLICE_X22Y13         LUT4 (Prop_lut4_I3_O)        0.045     1.295 r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata[5]_i_3/O
                         net (fo=1, routed)           0.000     1.295    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata[5]_i_3_n_0
    SLICE_X22Y13         MUXF7 (Prop_muxf7_I1_O)      0.065     1.360 r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.360    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X22Y13         FDRE                                         r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        0.823     1.193    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y13         FDRE                                         r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X22Y13         FDRE (Hold_fdre_C_D)         0.105     1.264    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.223%)  route 0.271ns (65.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        0.581     0.922    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X1Y55          FDRE                                         r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.141     1.063 r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[0]/Q
                         net (fo=1, routed)           0.271     1.334    evo_v1_i/processing_system7_0/inst/M_AXI_GP0_BRESP[0]
    PS7_X0Y0             PS7                                          r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        0.893     1.263    evo_v1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[0])
                                                      0.000     1.234    evo_v1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.190%)  route 0.271ns (65.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        0.581     0.922    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X1Y55          FDRE                                         r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.141     1.063 r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.271     1.334    evo_v1_i/processing_system7_0/inst/M_AXI_GP0_BID[4]
    PS7_X0Y0             PS7                                          r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        0.893     1.263    evo_v1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[4])
                                                      0.000     1.234    evo_v1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/deadBand_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.141ns (73.018%)  route 0.052ns (26.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        0.560     0.901    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y5          FDRE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y5          FDRE (Prop_fdre_C_Q)         0.141     1.042 r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[13]/Q
                         net (fo=1, routed)           0.052     1.094    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg12[13]
    SLICE_X20Y5          FDRE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/deadBand_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        0.830     1.200    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y5          FDRE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/deadBand_i_reg[13]/C
                         clock pessimism             -0.286     0.914    
    SLICE_X20Y5          FDRE (Hold_fdre_C_D)         0.076     0.990    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/deadBand_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.990    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.128ns (35.054%)  route 0.237ns (64.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        0.581     0.922    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X1Y55          FDRE                                         r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.128     1.050 r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.237     1.287    evo_v1_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        0.893     1.263    evo_v1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.054     1.180    evo_v1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         10.000      6.000      XADC_X0Y0      evo_v1_i/xadc_wiz_0/U0/DCLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y7     evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y9     evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y9     evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y5     evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/integral_i0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y7     evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y12    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X1Y3     evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X0Y11    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i0__2/CLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y33    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y33    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y36    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y36    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y33    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y36    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y36    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y33    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y33    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y33    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y33    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y31    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y31    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y31    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y33    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y38    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y38    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y38    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y38    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y33    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.820ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.551ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.820ns  (required time - arrival time)
  Source:                 evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[28]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.572ns  (logic 0.966ns (17.336%)  route 4.606ns (82.664%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        1.738     3.046    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y28         FDRE                                         r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.419     3.465 r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[22]/Q
                         net (fo=2, routed)           1.286     4.751    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[22]
    SLICE_X36Y28         LUT4 (Prop_lut4_I1_O)        0.299     5.050 r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_14/O
                         net (fo=1, routed)           0.669     5.719    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_14_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I0_O)        0.124     5.843 r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_11/O
                         net (fo=2, routed)           1.138     6.981    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_11_n_0
    SLICE_X39Y22         LUT5 (Prop_lut5_I0_O)        0.124     7.105 f  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          1.514     8.618    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X34Y28         FDCE                                         f  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        1.488    12.680    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y28         FDCE                                         r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[28]/C
                         clock pessimism              0.230    12.911    
                         clock uncertainty           -0.154    12.757    
    SLICE_X34Y28         FDCE (Recov_fdce_C_CLR)     -0.319    12.438    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[28]
  -------------------------------------------------------------------
                         required time                         12.438    
                         arrival time                          -8.618    
  -------------------------------------------------------------------
                         slack                                  3.820    

Slack (MET) :             3.820ns  (required time - arrival time)
  Source:                 evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.572ns  (logic 0.966ns (17.336%)  route 4.606ns (82.664%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        1.738     3.046    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y28         FDRE                                         r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.419     3.465 r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[22]/Q
                         net (fo=2, routed)           1.286     4.751    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[22]
    SLICE_X36Y28         LUT4 (Prop_lut4_I1_O)        0.299     5.050 r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_14/O
                         net (fo=1, routed)           0.669     5.719    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_14_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I0_O)        0.124     5.843 r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_11/O
                         net (fo=2, routed)           1.138     6.981    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_11_n_0
    SLICE_X39Y22         LUT5 (Prop_lut5_I0_O)        0.124     7.105 f  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          1.514     8.618    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X34Y28         FDCE                                         f  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        1.488    12.680    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y28         FDCE                                         r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[29]/C
                         clock pessimism              0.230    12.911    
                         clock uncertainty           -0.154    12.757    
    SLICE_X34Y28         FDCE (Recov_fdce_C_CLR)     -0.319    12.438    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[29]
  -------------------------------------------------------------------
                         required time                         12.438    
                         arrival time                          -8.618    
  -------------------------------------------------------------------
                         slack                                  3.820    

Slack (MET) :             3.820ns  (required time - arrival time)
  Source:                 evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[30]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.572ns  (logic 0.966ns (17.336%)  route 4.606ns (82.664%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        1.738     3.046    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y28         FDRE                                         r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.419     3.465 r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[22]/Q
                         net (fo=2, routed)           1.286     4.751    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[22]
    SLICE_X36Y28         LUT4 (Prop_lut4_I1_O)        0.299     5.050 r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_14/O
                         net (fo=1, routed)           0.669     5.719    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_14_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I0_O)        0.124     5.843 r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_11/O
                         net (fo=2, routed)           1.138     6.981    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_11_n_0
    SLICE_X39Y22         LUT5 (Prop_lut5_I0_O)        0.124     7.105 f  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          1.514     8.618    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X34Y28         FDCE                                         f  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        1.488    12.680    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y28         FDCE                                         r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[30]/C
                         clock pessimism              0.230    12.911    
                         clock uncertainty           -0.154    12.757    
    SLICE_X34Y28         FDCE (Recov_fdce_C_CLR)     -0.319    12.438    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[30]
  -------------------------------------------------------------------
                         required time                         12.438    
                         arrival time                          -8.618    
  -------------------------------------------------------------------
                         slack                                  3.820    

Slack (MET) :             3.820ns  (required time - arrival time)
  Source:                 evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[31]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.572ns  (logic 0.966ns (17.336%)  route 4.606ns (82.664%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        1.738     3.046    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y28         FDRE                                         r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.419     3.465 r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[22]/Q
                         net (fo=2, routed)           1.286     4.751    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[22]
    SLICE_X36Y28         LUT4 (Prop_lut4_I1_O)        0.299     5.050 r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_14/O
                         net (fo=1, routed)           0.669     5.719    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_14_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I0_O)        0.124     5.843 r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_11/O
                         net (fo=2, routed)           1.138     6.981    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_11_n_0
    SLICE_X39Y22         LUT5 (Prop_lut5_I0_O)        0.124     7.105 f  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          1.514     8.618    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X34Y28         FDCE                                         f  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        1.488    12.680    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y28         FDCE                                         r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[31]/C
                         clock pessimism              0.230    12.911    
                         clock uncertainty           -0.154    12.757    
    SLICE_X34Y28         FDCE (Recov_fdce_C_CLR)     -0.319    12.438    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[31]
  -------------------------------------------------------------------
                         required time                         12.438    
                         arrival time                          -8.618    
  -------------------------------------------------------------------
                         slack                                  3.820    

Slack (MET) :             3.870ns  (required time - arrival time)
  Source:                 evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/quadA_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.434ns  (logic 0.966ns (17.778%)  route 4.468ns (82.222%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.679 - 10.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        1.738     3.046    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y28         FDRE                                         r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.419     3.465 r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[22]/Q
                         net (fo=2, routed)           1.286     4.751    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[22]
    SLICE_X36Y28         LUT4 (Prop_lut4_I1_O)        0.299     5.050 r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_14/O
                         net (fo=1, routed)           0.669     5.719    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_14_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I0_O)        0.124     5.843 r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_11/O
                         net (fo=2, routed)           1.138     6.981    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_11_n_0
    SLICE_X39Y22         LUT5 (Prop_lut5_I0_O)        0.124     7.105 f  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          1.375     8.480    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X35Y27         FDCE                                         f  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/quadA_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        1.486    12.678    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y27         FDCE                                         r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/quadA_reg_reg[2]/C
                         clock pessimism              0.230    12.909    
                         clock uncertainty           -0.154    12.755    
    SLICE_X35Y27         FDCE (Recov_fdce_C_CLR)     -0.405    12.350    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/quadA_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.350    
                         arrival time                          -8.480    
  -------------------------------------------------------------------
                         slack                                  3.870    

Slack (MET) :             3.870ns  (required time - arrival time)
  Source:                 evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/quadB_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.434ns  (logic 0.966ns (17.778%)  route 4.468ns (82.222%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.679 - 10.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        1.738     3.046    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y28         FDRE                                         r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.419     3.465 r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[22]/Q
                         net (fo=2, routed)           1.286     4.751    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[22]
    SLICE_X36Y28         LUT4 (Prop_lut4_I1_O)        0.299     5.050 r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_14/O
                         net (fo=1, routed)           0.669     5.719    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_14_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I0_O)        0.124     5.843 r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_11/O
                         net (fo=2, routed)           1.138     6.981    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_11_n_0
    SLICE_X39Y22         LUT5 (Prop_lut5_I0_O)        0.124     7.105 f  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          1.375     8.480    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X35Y27         FDCE                                         f  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/quadB_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        1.486    12.678    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y27         FDCE                                         r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/quadB_reg_reg[0]/C
                         clock pessimism              0.230    12.909    
                         clock uncertainty           -0.154    12.755    
    SLICE_X35Y27         FDCE (Recov_fdce_C_CLR)     -0.405    12.350    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/quadB_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.350    
                         arrival time                          -8.480    
  -------------------------------------------------------------------
                         slack                                  3.870    

Slack (MET) :             3.870ns  (required time - arrival time)
  Source:                 evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/quadB_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.434ns  (logic 0.966ns (17.778%)  route 4.468ns (82.222%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.679 - 10.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        1.738     3.046    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y28         FDRE                                         r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.419     3.465 r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[22]/Q
                         net (fo=2, routed)           1.286     4.751    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[22]
    SLICE_X36Y28         LUT4 (Prop_lut4_I1_O)        0.299     5.050 r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_14/O
                         net (fo=1, routed)           0.669     5.719    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_14_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I0_O)        0.124     5.843 r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_11/O
                         net (fo=2, routed)           1.138     6.981    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_11_n_0
    SLICE_X39Y22         LUT5 (Prop_lut5_I0_O)        0.124     7.105 f  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          1.375     8.480    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X35Y27         FDCE                                         f  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/quadB_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        1.486    12.678    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y27         FDCE                                         r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/quadB_reg_reg[1]/C
                         clock pessimism              0.230    12.909    
                         clock uncertainty           -0.154    12.755    
    SLICE_X35Y27         FDCE (Recov_fdce_C_CLR)     -0.405    12.350    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/quadB_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.350    
                         arrival time                          -8.480    
  -------------------------------------------------------------------
                         slack                                  3.870    

Slack (MET) :             3.870ns  (required time - arrival time)
  Source:                 evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/quadB_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.434ns  (logic 0.966ns (17.778%)  route 4.468ns (82.222%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.679 - 10.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        1.738     3.046    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y28         FDRE                                         r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.419     3.465 r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[22]/Q
                         net (fo=2, routed)           1.286     4.751    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[22]
    SLICE_X36Y28         LUT4 (Prop_lut4_I1_O)        0.299     5.050 r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_14/O
                         net (fo=1, routed)           0.669     5.719    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_14_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I0_O)        0.124     5.843 r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_11/O
                         net (fo=2, routed)           1.138     6.981    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_11_n_0
    SLICE_X39Y22         LUT5 (Prop_lut5_I0_O)        0.124     7.105 f  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          1.375     8.480    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X35Y27         FDCE                                         f  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/quadB_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        1.486    12.678    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y27         FDCE                                         r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/quadB_reg_reg[2]/C
                         clock pessimism              0.230    12.909    
                         clock uncertainty           -0.154    12.755    
    SLICE_X35Y27         FDCE (Recov_fdce_C_CLR)     -0.405    12.350    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/quadB_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.350    
                         arrival time                          -8.480    
  -------------------------------------------------------------------
                         slack                                  3.870    

Slack (MET) :             3.956ns  (required time - arrival time)
  Source:                 evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[24]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.434ns  (logic 0.966ns (17.778%)  route 4.468ns (82.222%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.679 - 10.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        1.738     3.046    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y28         FDRE                                         r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.419     3.465 r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[22]/Q
                         net (fo=2, routed)           1.286     4.751    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[22]
    SLICE_X36Y28         LUT4 (Prop_lut4_I1_O)        0.299     5.050 r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_14/O
                         net (fo=1, routed)           0.669     5.719    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_14_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I0_O)        0.124     5.843 r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_11/O
                         net (fo=2, routed)           1.138     6.981    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_11_n_0
    SLICE_X39Y22         LUT5 (Prop_lut5_I0_O)        0.124     7.105 f  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          1.375     8.480    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X34Y27         FDCE                                         f  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        1.486    12.678    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y27         FDCE                                         r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[24]/C
                         clock pessimism              0.230    12.909    
                         clock uncertainty           -0.154    12.755    
    SLICE_X34Y27         FDCE (Recov_fdce_C_CLR)     -0.319    12.436    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[24]
  -------------------------------------------------------------------
                         required time                         12.436    
                         arrival time                          -8.480    
  -------------------------------------------------------------------
                         slack                                  3.956    

Slack (MET) :             3.956ns  (required time - arrival time)
  Source:                 evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.434ns  (logic 0.966ns (17.778%)  route 4.468ns (82.222%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.679 - 10.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        1.738     3.046    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y28         FDRE                                         r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.419     3.465 r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[22]/Q
                         net (fo=2, routed)           1.286     4.751    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[22]
    SLICE_X36Y28         LUT4 (Prop_lut4_I1_O)        0.299     5.050 r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_14/O
                         net (fo=1, routed)           0.669     5.719    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_14_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I0_O)        0.124     5.843 r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_11/O
                         net (fo=2, routed)           1.138     6.981    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_11_n_0
    SLICE_X39Y22         LUT5 (Prop_lut5_I0_O)        0.124     7.105 f  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          1.375     8.480    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X34Y27         FDCE                                         f  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        1.486    12.678    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y27         FDCE                                         r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[25]/C
                         clock pessimism              0.230    12.909    
                         clock uncertainty           -0.154    12.755    
    SLICE_X34Y27         FDCE (Recov_fdce_C_CLR)     -0.319    12.436    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[25]
  -------------------------------------------------------------------
                         required time                         12.436    
                         arrival time                          -8.480    
  -------------------------------------------------------------------
                         slack                                  3.956    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/quadA_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.186ns (39.075%)  route 0.290ns (60.925%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        0.577     0.918    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y24         FDRE                                         r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDRE (Prop_fdre_C_Q)         0.141     1.059 f  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=3, routed)           0.164     1.222    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg1[0]
    SLICE_X39Y22         LUT5 (Prop_lut5_I4_O)        0.045     1.267 f  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          0.126     1.394    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X39Y21         FDCE                                         f  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/quadA_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        0.847     1.217    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y21         FDCE                                         r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/quadA_reg_reg[0]/C
                         clock pessimism             -0.282     0.935    
    SLICE_X39Y21         FDCE (Remov_fdce_C_CLR)     -0.092     0.843    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/quadA_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/quadA_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.186ns (39.075%)  route 0.290ns (60.925%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        0.577     0.918    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y24         FDRE                                         r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDRE (Prop_fdre_C_Q)         0.141     1.059 f  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=3, routed)           0.164     1.222    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg1[0]
    SLICE_X39Y22         LUT5 (Prop_lut5_I4_O)        0.045     1.267 f  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          0.126     1.394    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X39Y21         FDCE                                         f  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/quadA_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        0.847     1.217    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y21         FDCE                                         r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/quadA_reg_reg[1]/C
                         clock pessimism             -0.282     0.935    
    SLICE_X39Y21         FDCE (Remov_fdce_C_CLR)     -0.092     0.843    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/quadA_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.971%)  route 0.346ns (65.029%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        0.551     0.891    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y23         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           0.131     1.164    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[0]
    SLICE_X28Y22         LUT5 (Prop_lut5_I3_O)        0.045     1.209 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          0.215     1.423    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X26Y21         FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        0.819     1.189    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y21         FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[0]/C
                         clock pessimism             -0.262     0.927    
    SLICE_X26Y21         FDCE (Remov_fdce_C_CLR)     -0.092     0.835    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.971%)  route 0.346ns (65.029%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        0.551     0.891    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y23         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           0.131     1.164    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[0]
    SLICE_X28Y22         LUT5 (Prop_lut5_I3_O)        0.045     1.209 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          0.215     1.423    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X26Y21         FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        0.819     1.189    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y21         FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[1]/C
                         clock pessimism             -0.262     0.927    
    SLICE_X26Y21         FDCE (Remov_fdce_C_CLR)     -0.092     0.835    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.971%)  route 0.346ns (65.029%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        0.551     0.891    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y23         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           0.131     1.164    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[0]
    SLICE_X28Y22         LUT5 (Prop_lut5_I3_O)        0.045     1.209 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          0.215     1.423    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X26Y21         FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        0.819     1.189    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y21         FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[2]/C
                         clock pessimism             -0.262     0.927    
    SLICE_X26Y21         FDCE (Remov_fdce_C_CLR)     -0.092     0.835    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.971%)  route 0.346ns (65.029%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        0.551     0.891    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y23         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           0.131     1.164    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[0]
    SLICE_X28Y22         LUT5 (Prop_lut5_I3_O)        0.045     1.209 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          0.215     1.423    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X26Y21         FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        0.819     1.189    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y21         FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[3]/C
                         clock pessimism             -0.262     0.927    
    SLICE_X26Y21         FDCE (Remov_fdce_C_CLR)     -0.092     0.835    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (33.992%)  route 0.361ns (66.008%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        0.551     0.891    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y23         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           0.131     1.164    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[0]
    SLICE_X28Y22         LUT5 (Prop_lut5_I3_O)        0.045     1.209 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          0.230     1.439    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X26Y22         FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        0.818     1.188    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y22         FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[4]/C
                         clock pessimism             -0.262     0.926    
    SLICE_X26Y22         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (33.992%)  route 0.361ns (66.008%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        0.551     0.891    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y23         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           0.131     1.164    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[0]
    SLICE_X28Y22         LUT5 (Prop_lut5_I3_O)        0.045     1.209 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          0.230     1.439    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X26Y22         FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        0.818     1.188    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y22         FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[5]/C
                         clock pessimism             -0.262     0.926    
    SLICE_X26Y22         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (33.992%)  route 0.361ns (66.008%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        0.551     0.891    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y23         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           0.131     1.164    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[0]
    SLICE_X28Y22         LUT5 (Prop_lut5_I3_O)        0.045     1.209 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          0.230     1.439    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X26Y22         FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        0.818     1.188    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y22         FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[6]/C
                         clock pessimism             -0.262     0.926    
    SLICE_X26Y22         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (33.992%)  route 0.361ns (66.008%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        0.551     0.891    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y23         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           0.131     1.164    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[0]
    SLICE_X28Y22         LUT5 (Prop_lut5_I3_O)        0.045     1.209 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          0.230     1.439    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X26Y22         FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5459, routed)        0.818     1.188    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y22         FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[7]/C
                         clock pessimism             -0.262     0.926    
    SLICE_X26Y22         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.605    





