
\begin{figure}[t]
    \centering
    \begin{minipage}{0.75\textwidth}
        \inputminted{SystemVerilog}{media/code/always_ff.svh}
    \end{minipage}
    \caption[
        Examples of bug-prone \mintinline{SystemVerilog}{always_ff} blocks
    ]{
        Potentially confusing behaviors of \mintinline{SystemVerilog}{always_ff} blocks
    }
    \label{fig:always_ff}
\end{figure}
