// Seed: 574075492
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  assign module_1.id_3 = 0;
  input wire id_2;
  inout wire id_1;
  int id_6;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd27,
    parameter id_5 = 32'd90
) (
    id_1,
    id_2,
    _id_3[id_3 : id_5],
    id_4,
    _id_5
);
  input wire _id_5;
  inout wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_1,
      id_1,
      id_4
  );
  output logic [7:0] _id_3;
  output logic [7:0] id_2;
  inout wire id_1;
  wire id_6;
endmodule
