Source Block: hdl/library/data_offload/data_offload.v@191:201@HdlIdDef
  assign src_clk = s_axis_aclk;
  assign dst_clk = m_axis_aclk;

  // internal registers

  reg        src_wr_last_int_s;
  reg [33:0] src_data_counter = 0;
  reg        dst_mem_valid_d = 1'b0;

  generate
  if (TX_OR_RXN_PATH) begin

Diff Content:
- 196   reg        src_wr_last_int_s;

Clone Blocks:
Clone Blocks 1:
hdl/library/data_offload/data_offload.v@192:202
  assign dst_clk = m_axis_aclk;

  // internal registers

  reg        src_wr_last_int_s;
  reg [33:0] src_data_counter = 0;
  reg        dst_mem_valid_d = 1'b0;

  generate
  if (TX_OR_RXN_PATH) begin
    assign src_wr_last_s = s_axis_last;

Clone Blocks 2:
hdl/library/data_offload/data_offload.v@193:203

  // internal registers

  reg        src_wr_last_int_s;
  reg [33:0] src_data_counter = 0;
  reg        dst_mem_valid_d = 1'b0;

  generate
  if (TX_OR_RXN_PATH) begin
    assign src_wr_last_s = s_axis_last;
    assign src_wr_tkeep_s = s_axis_tkeep;

Clone Blocks 3:
hdl/library/data_offload/data_offload.v@187:197
  wire  [33:0]                                src_wr_last_beat_s;

  wire                                        int_not_full;

  assign src_clk = s_axis_aclk;
  assign dst_clk = m_axis_aclk;

  // internal registers

  reg        src_wr_last_int_s;
  reg [33:0] src_data_counter = 0;

