Version 3.2 HI-TECH Software Intermediate Code
"3309 C:\Program Files (x86)\Microchip\xc8\v1.10\include\pic16lf1827.h
[v _BAUDCON `Vuc ~T0 @X0 0 e@415 ]
"1914
[v _ADCON1 `Vuc ~T0 @X0 0 e@158 ]
"3187
[v _RCSTA `Vuc ~T0 @X0 0 e@413 ]
"2395
[v _FVRCON `Vuc ~T0 @X0 0 e@279 ]
"1835
[v _ADCON0 `Vuc ~T0 @X0 0 e@157 ]
"1237
[v _PIE1 `Vuc ~T0 @X0 0 e@145 ]
"531
[v _PIR1 `Vuc ~T0 @X0 0 e@17 ]
"2792
[v _ANSELA `Vuc ~T0 @X0 0 e@396 ]
"2843
[v _ANSELB `Vuc ~T0 @X0 0 e@397 ]
"1298
[v _PIE2 `Vuc ~T0 @X0 0 e@146 ]
"592
[v _PIR2 `Vuc ~T0 @X0 0 e@18 ]
"1387
[v _PIE4 `Vuc ~T0 @X0 0 e@148 ]
"681
[v _PIR4 `Vuc ~T0 @X0 0 e@20 ]
"2369
[v _BORCON `Vuc ~T0 @X0 0 e@278 ]
"3248
[v _TXSTA `Vuc ~T0 @X0 0 e@414 ]
"243
[v _BSR `Vuc ~T0 @X0 0 e@8 ]
"2102
[v _CM1CON0 `Vuc ~T0 @X0 0 e@273 ]
"2158
[v _CM1CON1 `Vuc ~T0 @X0 0 e@274 ]
"5227
[v _CCPTMRS `Vuc ~T0 @X0 0 e@670 ]
"2223
[v _CM2CON0 `Vuc ~T0 @X0 0 e@275 ]
"2279
[v _CM2CON1 `Vuc ~T0 @X0 0 e@276 ]
"101
[v _STATUS `Vuc ~T0 @X0 0 e@3 ]
"4631
[v _CCP1AS `Vuc ~T0 @X0 0 e@661 ]
"4481
[v _CCP1CON `Vuc ~T0 @X0 0 e@659 ]
"2712
[v _APFCON0 `Vuc ~T0 @X0 0 e@285 ]
"5023
[v _CCP2AS `Vuc ~T0 @X0 0 e@668 ]
"4873
[v _CCP2CON `Vuc ~T0 @X0 0 e@666 ]
"1348
[v _PIE3 `Vuc ~T0 @X0 0 e@147 ]
"642
[v _PIR3 `Vuc ~T0 @X0 0 e@19 ]
"5438
[v _CCP3CON `Vuc ~T0 @X0 0 e@787 ]
"5539
[v _CCP4CON `Vuc ~T0 @X0 0 e@794 ]
"3013
[v _EECON1 `Vuc ~T0 @X0 0 e@405 ]
"5809
[v _CLKRCON `Vuc ~T0 @X0 0 e@922 ]
"1070
[v _CPSCON1 `Vuc ~T0 @X0 0 e@31 ]
"1017
[v _CPSCON0 `Vuc ~T0 @X0 0 e@30 ]
"6330
[v _STATUS_SHAD `Vuc ~T0 @X0 0 e@4068 ]
"2470
[v _DACCON0 `Vuc ~T0 @X0 0 e@280 ]
"2530
[v _DACCON1 `Vuc ~T0 @X0 0 e@281 ]
"332
[v _INTCON `Vuc ~T0 @X0 0 e@11 ]
"1730
[v _OSCSTAT `Vuc ~T0 @X0 0 e@154 ]
"1412
[v _OPTION_REG `Vuc ~T0 @X0 0 e@149 ]
"5740
[v _IOCBF `Vuc ~T0 @X0 0 e@918 ]
"5671
[v _IOCBN `Vuc ~T0 @X0 0 e@917 ]
"5602
[v _IOCBP `Vuc ~T0 @X0 0 e@916 ]
"1659
[v _OSCCON `Vuc ~T0 @X0 0 e@153 ]
"1985
[v _LATA `Vuc ~T0 @X0 0 e@268 ]
"2041
[v _LATB `Vuc ~T0 @X0 0 e@269 ]
"2344
[v _CMOUT `Vuc ~T0 @X0 0 e@277 ]
"5884
[v _MDCON `Vuc ~T0 @X0 0 e@924 ]
"6050
[v _MDCARH `Vuc ~T0 @X0 0 e@927 ]
"5986
[v _MDCARL `Vuc ~T0 @X0 0 e@926 ]
"5934
[v _MDSRC `Vuc ~T0 @X0 0 e@925 ]
"4562
[v _PWM1CON `Vuc ~T0 @X0 0 e@660 ]
"4954
[v _PWM2CON `Vuc ~T0 @X0 0 e@667 ]
"409
[v _PORTA `Vuc ~T0 @X0 0 e@12 ]
"470
[v _PORTB `Vuc ~T0 @X0 0 e@13 ]
"2581
[v _SRCON0 `Vuc ~T0 @X0 0 e@282 ]
"2651
[v _SRCON1 `Vuc ~T0 @X0 0 e@283 ]
"1494
[v _PCON `Vuc ~T0 @X0 0 e@150 ]
"4792
[v _PSTR1CON `Vuc ~T0 @X0 0 e@662 ]
"5184
[v _PSTR2CON `Vuc ~T0 @X0 0 e@669 ]
"1544
[v _WDTCON `Vuc ~T0 @X0 0 e@151 ]
"769
[v _T1CON `Vuc ~T0 @X0 0 e@24 ]
"840
[v _T1GCON `Vuc ~T0 @X0 0 e@25 ]
"947
[v _T2CON `Vuc ~T0 @X0 0 e@28 ]
"6152
[v _T4CON `Vuc ~T0 @X0 0 e@1047 ]
"6260
[v _T6CON `Vuc ~T0 @X0 0 e@1054 ]
"1115
[v _TRISA `Vuc ~T0 @X0 0 e@140 ]
"1176
[v _TRISB `Vuc ~T0 @X0 0 e@141 ]
"1602
[v _OSCTUNE `Vuc ~T0 @X0 0 e@152 ]
"2773
[v _APFCON1 `Vuc ~T0 @X0 0 e@286 ]
"3360
[v _WPUA `Vuc ~T0 @X0 0 e@524 ]
"3388
[v _WPUB `Vuc ~T0 @X0 0 e@525 ]
[s S149 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S149 . . ANSB1 ANSB2 ANSB3 ANSB4 ANSB5 ANSB6 ANSB7 ]
[s S150 :8 `uc 1 ]
[n S150 . ANSELB ]
[u S148 `S149 1 `S150 1 ]
[n S148 . . . ]
"2863
[v _ANSELBbits `VS148 ~T0 @X0 0 e@397 ]
[s S94 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S94 . SCS0 SCS1 . IRCF0 IRCF1 IRCF2 IRCF3 SPLLEN ]
[s S95 :2 `uc 1 :1 `uc 1 :4 `uc 1 ]
[n S95 . SCS . IRCF ]
[u S93 `S94 1 `S95 1 ]
[n S93 . . . ]
"1681
[v _OSCCONbits `VS93 ~T0 @X0 0 e@153 ]
[s S103 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S103 . ADON GO_nDONE CHS0 CHS1 CHS2 CHS3 CHS4 ]
[s S104 :1 `uc 1 :1 `uc 1 :5 `uc 1 ]
[n S104 . . ADGO CHS ]
[s S105 :1 `uc 1 :1 `uc 1 ]
[n S105 . . GO ]
[u S102 `S103 1 `S104 1 `S105 1 ]
[n S102 . . . . ]
"1860
[v _ADCON0bits `VS102 ~T0 @X0 0 e@157 ]
[s S128 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S128 . ADFVR0 ADFVR1 CDAFVR0 CDAFVR1 TSRNG TSEN FVRRDY FVREN ]
[s S129 :2 `uc 1 :2 `uc 1 ]
[n S129 . ADFVR CDAFVR ]
[u S127 `S128 1 `S129 1 ]
[n S127 . . . ]
"2416
[v _FVRCONbits `VS127 ~T0 @X0 0 e@279 ]
[s S107 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S107 . ADPREF0 ADPREF1 ADNREF . ADCS0 ADCS1 ADCS2 ADFM ]
[s S108 :2 `uc 1 :2 `uc 1 :3 `uc 1 ]
[n S108 . ADPREF . ADCS ]
[u S106 `S107 1 `S108 1 ]
[n S106 . . . ]
"1936
[v _ADCON1bits `VS106 ~T0 @X0 0 e@158 ]
"1816
[v _ADRESH `Vuc ~T0 @X0 0 e@156 ]
"1797
[v _ADRESL `Vuc ~T0 @X0 0 e@155 ]
[s S112 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S112 . LATB0 LATB1 LATB2 LATB3 LATB4 LATB5 LATB6 LATB7 ]
[u S111 `S112 1 ]
[n S111 . . ]
"2058
[v _LATBbits `VS111 ~T0 @X0 0 e@269 ]
[s S110 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S110 . LATA0 LATA1 LATA2 LATA3 LATA4 . LATA6 LATA7 ]
[u S109 `S110 1 ]
[n S109 . . ]
"2002
[v _LATAbits `VS109 ~T0 @X0 0 e@268 ]
[p mainexit ]
[s S385 `uc 1 `ul 1 `ui -> 16 `i `ui 1 `ul 1 ]
[n S385 adc_s in sum data avg cal ]
"16 C:\Program Files (x86)\Microchip\xc8\v1.10\include\stdlib.h
[v _errno `i ~T0 @X0 0 e ]
"95
[v _environ `**uc ~T0 @X0 0 e ]
"44 C:\Program Files (x86)\Microchip\xc8\v1.10\include\pic16lf1827.h
[v _INDF0 `Vuc ~T0 @X0 0 e@0 ]
[s S6 :8 `uc 1 ]
[n S6 . INDF0 ]
[u S5 `S6 1 ]
[n S5 . . ]
"54
[v _INDF0bits `VS5 ~T0 @X0 0 e@0 ]
"63
[v _INDF1 `Vuc ~T0 @X0 0 e@1 ]
[s S8 :8 `uc 1 ]
[n S8 . INDF1 ]
[u S7 `S8 1 ]
[n S7 . . ]
"73
[v _INDF1bits `VS7 ~T0 @X0 0 e@1 ]
"82
[v _PCL `Vuc ~T0 @X0 0 e@2 ]
[s S10 :8 `uc 1 ]
[n S10 . PCL ]
[u S9 `S10 1 ]
[n S9 . . ]
"92
[v _PCLbits `VS9 ~T0 @X0 0 e@2 ]
[s S12 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S12 . C DC Z nPD nTO ]
[s S13 :1 `uc 1 ]
[n S13 . CARRY ]
[s S14 :2 `uc 1 :1 `uc 1 ]
[n S14 . . ZERO ]
[u S11 `S12 1 `S13 1 `S14 1 ]
[n S11 . . . . ]
"122
[v _STATUSbits `VS11 ~T0 @X0 0 e@3 ]
"161
[v _FSR0 `Vus ~T0 @X0 0 e@4 ]
"164
[v _FSR0L `Vuc ~T0 @X0 0 e@4 ]
[s S16 :8 `uc 1 ]
[n S16 . FSR0L ]
[u S15 `S16 1 ]
[n S15 . . ]
"174
[v _FSR0Lbits `VS15 ~T0 @X0 0 e@4 ]
"183
[v _FSR0H `Vuc ~T0 @X0 0 e@5 ]
[s S18 :8 `uc 1 ]
[n S18 . FSR0H ]
[u S17 `S18 1 ]
[n S17 . . ]
"193
[v _FSR0Hbits `VS17 ~T0 @X0 0 e@5 ]
"202
[v _FSR1 `Vus ~T0 @X0 0 e@6 ]
"205
[v _FSR1L `Vuc ~T0 @X0 0 e@6 ]
[s S20 :8 `uc 1 ]
[n S20 . FSR1L ]
[u S19 `S20 1 ]
[n S19 . . ]
"215
[v _FSR1Lbits `VS19 ~T0 @X0 0 e@6 ]
"224
[v _FSR1H `Vuc ~T0 @X0 0 e@7 ]
[s S22 :8 `uc 1 ]
[n S22 . FSR1H ]
[u S21 `S22 1 ]
[n S21 . . ]
"234
[v _FSR1Hbits `VS21 ~T0 @X0 0 e@7 ]
[s S24 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S24 . BSR0 BSR1 BSR2 BSR3 BSR4 ]
[s S25 :5 `uc 1 ]
[n S25 . BSR ]
[u S23 `S24 1 `S25 1 ]
[n S23 . . . ]
"260
[v _BSRbits `VS23 ~T0 @X0 0 e@8 ]
"294
[v _WREG `Vuc ~T0 @X0 0 e@9 ]
[s S27 :8 `uc 1 ]
[n S27 . WREG0 ]
[u S26 `S27 1 ]
[n S26 . . ]
"304
[v _WREGbits `VS26 ~T0 @X0 0 e@9 ]
"313
[v _PCLATH `Vuc ~T0 @X0 0 e@10 ]
[s S29 :7 `uc 1 ]
[n S29 . PCLATH ]
[u S28 `S29 1 ]
[n S28 . . ]
"323
[v _PCLATHbits `VS28 ~T0 @X0 0 e@10 ]
[s S31 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S31 . IOCIF INTF TMR0IF IOCIE INTE TMR0IE PEIE GIE ]
[s S32 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S32 . . T0IF . T0IE ]
[u S30 `S31 1 `S32 1 ]
[n S30 . . . ]
"355
[v _INTCONbits `VS30 ~T0 @X0 0 e@11 ]
[s S34 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S34 . RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 ]
[u S33 `S34 1 ]
[n S33 . . ]
"426
[v _PORTAbits `VS33 ~T0 @X0 0 e@12 ]
[s S36 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S36 . RB0 RB1 RB2 RB3 RB4 RB5 RB6 RB7 ]
[u S35 `S36 1 ]
[n S35 . . ]
"487
[v _PORTBbits `VS35 ~T0 @X0 0 e@13 ]
[s S38 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S38 . TMR1IF TMR2IF CCP1IF SSP1IF TXIF RCIF ADIF TMR1GIF ]
[u S37 `S38 1 ]
[n S37 . . ]
"548
[v _PIR1bits `VS37 ~T0 @X0 0 e@17 ]
[s S40 :1 `uc 1 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S40 . CCP2IF . BCL1IF EEIF C1IF C2IF OSFIF ]
[u S39 `S40 1 ]
[n S39 . . ]
"608
[v _PIR2bits `VS39 ~T0 @X0 0 e@18 ]
[s S42 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S42 . . TMR4IF . TMR6IF CCP3IF CCP4IF ]
[u S41 `S42 1 ]
[n S41 . . ]
"657
[v _PIR3bits `VS41 ~T0 @X0 0 e@19 ]
[s S44 :1 `uc 1 :1 `uc 1 ]
[n S44 . SSP2IF BCL2IF ]
[u S43 `S44 1 ]
[n S43 . . ]
"692
[v _PIR4bits `VS43 ~T0 @X0 0 e@20 ]
"706
[v _TMR0 `Vuc ~T0 @X0 0 e@21 ]
[s S46 :8 `uc 1 ]
[n S46 . TMR0 ]
[u S45 `S46 1 ]
[n S45 . . ]
"716
[v _TMR0bits `VS45 ~T0 @X0 0 e@21 ]
"725
[v _TMR1 `Vus ~T0 @X0 0 e@22 ]
"731
[v _TMR1L `Vuc ~T0 @X0 0 e@22 ]
[s S48 :8 `uc 1 ]
[n S48 . TMR1L ]
[u S47 `S48 1 ]
[n S47 . . ]
"741
[v _TMR1Lbits `VS47 ~T0 @X0 0 e@22 ]
"750
[v _TMR1H `Vuc ~T0 @X0 0 e@23 ]
[s S50 :8 `uc 1 ]
[n S50 . TMR1H ]
[u S49 `S50 1 ]
[n S49 . . ]
"760
[v _TMR1Hbits `VS49 ~T0 @X0 0 e@23 ]
[s S52 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S52 . TMR1ON . nT1SYNC T1OSCEN T1CKPS0 T1CKPS1 TMR1CS0 TMR1CS1 ]
[s S53 :4 `uc 1 :2 `uc 1 :2 `uc 1 ]
[n S53 . . T1CKPS TMR1CS ]
[u S51 `S52 1 `S53 1 ]
[n S51 . . . ]
"791
[v _T1CONbits `VS51 ~T0 @X0 0 e@24 ]
[s S55 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S55 . T1GSS0 T1GSS1 T1GVAL T1GGO T1GSPM T1GTM T1GPOL TMR1GE ]
[s S56 :2 `uc 1 ]
[n S56 . T1GSS ]
[u S54 `S55 1 `S56 1 ]
[n S54 . . . ]
"860
[v _T1GCONbits `VS54 ~T0 @X0 0 e@25 ]
"909
[v _TMR2 `Vuc ~T0 @X0 0 e@26 ]
[s S58 :8 `uc 1 ]
[n S58 . TMR2 ]
[u S57 `S58 1 ]
[n S57 . . ]
"919
[v _TMR2bits `VS57 ~T0 @X0 0 e@26 ]
"928
[v _PR2 `Vuc ~T0 @X0 0 e@27 ]
[s S60 :8 `uc 1 ]
[n S60 . PR2 ]
[u S59 `S60 1 ]
[n S59 . . ]
"938
[v _PR2bits `VS59 ~T0 @X0 0 e@27 ]
[s S62 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S62 . T2CKPS0 T2CKPS1 TMR2ON T2OUTPS0 T2OUTPS1 T2OUTPS2 T2OUTPS3 ]
[s S63 :2 `uc 1 :1 `uc 1 :4 `uc 1 ]
[n S63 . T2CKPS . T2OUTPS ]
[u S61 `S62 1 `S63 1 ]
[n S61 . . . ]
"968
[v _T2CONbits `VS61 ~T0 @X0 0 e@28 ]
[s S65 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :3 `uc 1 :1 `uc 1 ]
[n S65 . T0XCS CPSOUT CPSRNG0 CPSRNG1 . CPSON ]
[s S66 :2 `uc 1 :2 `uc 1 ]
[n S66 . . CPSRNG ]
[u S64 `S65 1 `S66 1 ]
[n S64 . . . ]
"1036
[v _CPSCON0bits `VS64 ~T0 @X0 0 e@30 ]
[s S68 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S68 . CPSCH0 CPSCH1 CPSCH2 CPSCH3 ]
[s S69 :4 `uc 1 ]
[n S69 . CPSCH ]
[u S67 `S68 1 `S69 1 ]
[n S67 . . . ]
"1086
[v _CPSCON1bits `VS67 ~T0 @X0 0 e@31 ]
[s S71 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S71 . TRISA0 TRISA1 TRISA2 TRISA3 TRISA4 TRISA5 TRISA6 TRISA7 ]
[u S70 `S71 1 ]
[n S70 . . ]
"1132
[v _TRISAbits `VS70 ~T0 @X0 0 e@140 ]
[s S73 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S73 . TRISB0 TRISB1 TRISB2 TRISB3 TRISB4 TRISB5 TRISB6 TRISB7 ]
[u S72 `S73 1 ]
[n S72 . . ]
"1193
[v _TRISBbits `VS72 ~T0 @X0 0 e@141 ]
[s S75 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S75 . TMR1IE TMR2IE CCP1IE SSP1IE TXIE RCIE ADIE TMR1GIE ]
[u S74 `S75 1 ]
[n S74 . . ]
"1254
[v _PIE1bits `VS74 ~T0 @X0 0 e@145 ]
[s S77 :1 `uc 1 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S77 . CCP2IE . BCL1IE EEIE C1IE C2IE OSFIE ]
[u S76 `S77 1 ]
[n S76 . . ]
"1314
[v _PIE2bits `VS76 ~T0 @X0 0 e@146 ]
[s S79 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S79 . . TMR4IE . TMR6IE CCP3IE CCP4IE ]
[u S78 `S79 1 ]
[n S78 . . ]
"1363
[v _PIE3bits `VS78 ~T0 @X0 0 e@147 ]
[s S81 :1 `uc 1 :1 `uc 1 ]
[n S81 . SSP2IE BCL2IE ]
[u S80 `S81 1 ]
[n S80 . . ]
"1398
[v _PIE4bits `VS80 ~T0 @X0 0 e@148 ]
[s S83 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S83 . PS0 PS1 PS2 PSA TMR0SE TMR0CS INTEDG nWPUEN ]
[s S84 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S84 . PS . T0SE T0CS ]
[u S82 `S83 1 `S84 1 ]
[n S82 . . . ]
"1435
[v _OPTION_REGbits `VS82 ~T0 @X0 0 e@149 ]
[s S86 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S86 . nBOR nPOR nRI nRMCLR . STKUNF STKOVF ]
[u S85 `S86 1 ]
[n S85 . . ]
"1510
[v _PCONbits `VS85 ~T0 @X0 0 e@150 ]
[s S88 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S88 . SWDTEN WDTPS0 WDTPS1 WDTPS2 WDTPS3 WDTPS4 ]
[s S89 :1 `uc 1 :5 `uc 1 ]
[n S89 . . WDTPS ]
[u S87 `S88 1 `S89 1 ]
[n S87 . . . ]
"1563
[v _WDTCONbits `VS87 ~T0 @X0 0 e@151 ]
[s S91 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S91 . TUN0 TUN1 TUN2 TUN3 TUN4 TUN5 ]
[s S92 :6 `uc 1 ]
[n S92 . TUN ]
[u S90 `S91 1 `S92 1 ]
[n S90 . . . ]
"1620
[v _OSCTUNEbits `VS90 ~T0 @X0 0 e@152 ]
[s S97 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S97 . HFIOFS LFIOFR MFIOFR HFIOFL HFIOFR OSTS PLLR T1OSCR ]
[u S96 `S97 1 ]
[n S96 . . ]
"1747
[v _OSCSTATbits `VS96 ~T0 @X0 0 e@154 ]
"1791
[v _ADRES `Vus ~T0 @X0 0 e@155 ]
[s S99 :8 `uc 1 ]
[n S99 . ADRESL ]
[u S98 `S99 1 ]
[n S98 . . ]
"1807
[v _ADRESLbits `VS98 ~T0 @X0 0 e@155 ]
[s S101 :8 `uc 1 ]
[n S101 . ADRESH ]
[u S100 `S101 1 ]
[n S100 . . ]
"1826
[v _ADRESHbits `VS100 ~T0 @X0 0 e@156 ]
[s S114 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S114 . C1SYNC C1HYS C1SP . C1POL C1OE C1OUT C1ON ]
[u S113 `S114 1 ]
[n S113 . . ]
"2119
[v _CM1CON0bits `VS113 ~T0 @X0 0 e@273 ]
[s S116 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S116 . C1NCH0 C1NCH1 . C1PCH0 C1PCH1 C1INTN C1INTP ]
[s S117 :2 `uc 1 :2 `uc 1 :2 `uc 1 ]
[n S117 . C1NCH . C1PCH ]
[u S115 `S116 1 `S117 1 ]
[n S115 . . . ]
"2179
[v _CM1CON1bits `VS115 ~T0 @X0 0 e@274 ]
[s S119 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S119 . C2SYNC C2HYS C2SP . C2POL C2OE C2OUT C2ON ]
[u S118 `S119 1 ]
[n S118 . . ]
"2240
[v _CM2CON0bits `VS118 ~T0 @X0 0 e@275 ]
[s S121 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S121 . C2NCH0 C2NCH1 . C2PCH0 C2PCH1 C2INTN C2INTP ]
[s S122 :2 `uc 1 :2 `uc 1 :2 `uc 1 ]
[n S122 . C2NCH . C2PCH ]
[u S120 `S121 1 `S122 1 ]
[n S120 . . . ]
"2300
[v _CM2CON1bits `VS120 ~T0 @X0 0 e@276 ]
[s S124 :1 `uc 1 :1 `uc 1 ]
[n S124 . MC1OUT MC2OUT ]
[u S123 `S124 1 ]
[n S123 . . ]
"2355
[v _CMOUTbits `VS123 ~T0 @X0 0 e@277 ]
[s S126 :1 `uc 1 :6 `uc 1 :1 `uc 1 ]
[n S126 . BORRDY . SBOREN ]
[u S125 `S126 1 ]
[n S125 . . ]
"2381
[v _BORCONbits `VS125 ~T0 @X0 0 e@278 ]
[s S131 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S131 . DACNSS . DACPSS0 DACPSS1 . DACOE DACLPS DACEN ]
[s S132 :2 `uc 1 :2 `uc 1 ]
[n S132 . . DACPSS ]
[u S130 `S131 1 `S132 1 ]
[n S130 . . . ]
"2491
[v _DACCON0bits `VS130 ~T0 @X0 0 e@280 ]
[s S134 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S134 . DACR0 DACR1 DACR2 DACR3 DACR4 ]
[s S135 :5 `uc 1 ]
[n S135 . DACR ]
[u S133 `S134 1 `S135 1 ]
[n S133 . . . ]
"2547
[v _DACCON1bits `VS133 ~T0 @X0 0 e@281 ]
[s S137 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S137 . SRPR SRPS SRNQEN SRQEN SRCLK0 SRCLK1 SRCLK2 SRLEN ]
[s S138 :4 `uc 1 :3 `uc 1 ]
[n S138 . . SRCLK ]
[u S136 `S137 1 `S138 1 ]
[n S136 . . . ]
"2602
[v _SRCON0bits `VS136 ~T0 @X0 0 e@282 ]
[s S140 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S140 . SRRC1E SRRC2E SRRCKE SRRPE SRSC1E SRSC2E SRSCKE SRSPE ]
[u S139 `S140 1 ]
[n S139 . . ]
"2668
[v _SRCON1bits `VS139 ~T0 @X0 0 e@283 ]
[s S142 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S142 . CCP1SEL P1CSEL P1DSEL CCP2SEL P2BSEL SS1SEL SDO1SEL RXDTSEL ]
[u S141 `S142 1 ]
[n S141 . . ]
"2729
[v _APFCON0bits `VS141 ~T0 @X0 0 e@285 ]
[s S144 :1 `uc 1 ]
[n S144 . TXCKSEL ]
[u S143 `S144 1 ]
[n S143 . . ]
"2783
[v _APFCON1bits `VS143 ~T0 @X0 0 e@286 ]
[s S146 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S146 . ANSA0 ANSA1 ANSA2 ANSA3 ANSA4 ]
[s S147 :5 `uc 1 ]
[n S147 . ANSELA ]
[u S145 `S146 1 `S147 1 ]
[n S145 . . . ]
"2809
[v _ANSELAbits `VS145 ~T0 @X0 0 e@396 ]
"2907
[v _EEADR `Vus ~T0 @X0 0 e@401 ]
"2913
[v _EEADRL `Vuc ~T0 @X0 0 e@401 ]
[s S152 :8 `uc 1 ]
[n S152 . EEADRL ]
[u S151 `S152 1 ]
[n S151 . . ]
"2923
[v _EEADRLbits `VS151 ~T0 @X0 0 e@401 ]
"2932
[v _EEADRH `Vuc ~T0 @X0 0 e@402 ]
[s S154 :7 `uc 1 ]
[n S154 . EEADRH ]
[u S153 `S154 1 ]
[n S153 . . ]
"2942
[v _EEADRHbits `VS153 ~T0 @X0 0 e@402 ]
"2951
[v _EEDAT `Vus ~T0 @X0 0 e@403 ]
"2957
[v _EEDATL `Vuc ~T0 @X0 0 e@403 ]
"2962
[v _EEDATA `Vuc ~T0 @X0 0 e@403 ]
[s S156 :8 `uc 1 ]
[n S156 . EEDATL ]
[u S155 `S156 1 ]
[n S155 . . ]
"2972
[v _EEDATLbits `VS155 ~T0 @X0 0 e@403 ]
[s S158 :8 `uc 1 ]
[n S158 . EEDATL ]
[u S157 `S158 1 ]
[n S157 . . ]
"2985
[v _EEDATAbits `VS157 ~T0 @X0 0 e@403 ]
"2994
[v _EEDATH `Vuc ~T0 @X0 0 e@404 ]
[s S160 :6 `uc 1 ]
[n S160 . EEDATH ]
[u S159 `S160 1 ]
[n S159 . . ]
"3004
[v _EEDATHbits `VS159 ~T0 @X0 0 e@404 ]
[s S162 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S162 . RD WR WREN WRERR FREE LWLO CFGS EEPGD ]
[u S161 `S162 1 ]
[n S161 . . ]
"3030
[v _EECON1bits `VS161 ~T0 @X0 0 e@405 ]
"3074
[v _EECON2 `Vuc ~T0 @X0 0 e@406 ]
[s S164 :8 `uc 1 ]
[n S164 . EECON2 ]
[u S163 `S164 1 ]
[n S163 . . ]
"3084
[v _EECON2bits `VS163 ~T0 @X0 0 e@406 ]
"3093
[v _RCREG `Vuc ~T0 @X0 0 e@409 ]
[s S166 :8 `uc 1 ]
[n S166 . RCREG ]
[u S165 `S166 1 ]
[n S165 . . ]
"3103
[v _RCREGbits `VS165 ~T0 @X0 0 e@409 ]
"3112
[v _TXREG `Vuc ~T0 @X0 0 e@410 ]
[s S168 :8 `uc 1 ]
[n S168 . TXREG ]
[u S167 `S168 1 ]
[n S167 . . ]
"3122
[v _TXREGbits `VS167 ~T0 @X0 0 e@410 ]
"3131
[v _SPBRGL `Vuc ~T0 @X0 0 e@411 ]
"3136
[v _SPBRG `Vuc ~T0 @X0 0 e@411 ]
[s S170 :8 `uc 1 ]
[n S170 . SPBRGL ]
[u S169 `S170 1 ]
[n S169 . . ]
"3146
[v _SPBRGLbits `VS169 ~T0 @X0 0 e@411 ]
[s S172 :8 `uc 1 ]
[n S172 . SPBRGL ]
[u S171 `S172 1 ]
[n S171 . . ]
"3159
[v _SPBRGbits `VS171 ~T0 @X0 0 e@411 ]
"3168
[v _SPBRGH `Vuc ~T0 @X0 0 e@412 ]
[s S174 :8 `uc 1 ]
[n S174 . SPBRGH ]
[u S173 `S174 1 ]
[n S173 . . ]
"3178
[v _SPBRGHbits `VS173 ~T0 @X0 0 e@412 ]
[s S176 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S176 . RX9D OERR FERR ADDEN CREN SREN RX9 SPEN ]
[u S175 `S176 1 ]
[n S175 . . ]
"3204
[v _RCSTAbits `VS175 ~T0 @X0 0 e@413 ]
[s S178 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S178 . TX9D TRMT BRGH SENDB SYNC TXEN TX9 CSRC ]
[u S177 `S178 1 ]
[n S177 . . ]
"3265
[v _TXSTAbits `VS177 ~T0 @X0 0 e@414 ]
[s S180 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S180 . ABDEN WUE . BRG16 SCKP . RCIDL ABDOVF ]
[u S179 `S180 1 ]
[n S179 . . ]
"3326
[v _BAUDCONbits `VS179 ~T0 @X0 0 e@415 ]
[s S182 :5 `uc 1 :1 `uc 1 ]
[n S182 . . WPUA5 ]
[s S183 :8 `uc 1 ]
[n S183 . WPUA ]
[u S181 `S182 1 `S183 1 ]
[n S181 . . . ]
"3374
[v _WPUAbits `VS181 ~T0 @X0 0 e@524 ]
[s S185 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S185 . WPUB0 WPUB1 WPUB2 WPUB3 WPUB4 WPUB5 WPUB6 WPUB7 ]
[s S186 :8 `uc 1 ]
[n S186 . WPUB ]
[u S184 `S185 1 `S186 1 ]
[n S184 . . . ]
"3408
[v _WPUBbits `VS184 ~T0 @X0 0 e@525 ]
"3457
[v _SSP1BUF `Vuc ~T0 @X0 0 e@529 ]
"3462
[v _SSPBUF `Vuc ~T0 @X0 0 e@529 ]
[s S188 :8 `uc 1 ]
[n S188 . SSPBUF ]
[u S187 `S188 1 ]
[n S187 . . ]
"3472
[v _SSP1BUFbits `VS187 ~T0 @X0 0 e@529 ]
[s S190 :8 `uc 1 ]
[n S190 . SSPBUF ]
[u S189 `S190 1 ]
[n S189 . . ]
"3485
[v _SSPBUFbits `VS189 ~T0 @X0 0 e@529 ]
"3494
[v _SSP1ADD `Vuc ~T0 @X0 0 e@530 ]
"3499
[v _SSPADD `Vuc ~T0 @X0 0 e@530 ]
[s S192 :8 `uc 1 ]
[n S192 . SSPADD ]
[u S191 `S192 1 ]
[n S191 . . ]
"3509
[v _SSP1ADDbits `VS191 ~T0 @X0 0 e@530 ]
[s S194 :8 `uc 1 ]
[n S194 . SSPADD ]
[u S193 `S194 1 ]
[n S193 . . ]
"3522
[v _SSPADDbits `VS193 ~T0 @X0 0 e@530 ]
"3531
[v _SSP1MSK `Vuc ~T0 @X0 0 e@531 ]
"3536
[v _SSPMSK `Vuc ~T0 @X0 0 e@531 ]
[s S196 :8 `uc 1 ]
[n S196 . SSPMSK ]
[u S195 `S196 1 ]
[n S195 . . ]
"3546
[v _SSP1MSKbits `VS195 ~T0 @X0 0 e@531 ]
[s S198 :8 `uc 1 ]
[n S198 . SSPMSK ]
[u S197 `S198 1 ]
[n S197 . . ]
"3559
[v _SSPMSKbits `VS197 ~T0 @X0 0 e@531 ]
"3568
[v _SSP1STAT `Vuc ~T0 @X0 0 e@532 ]
"3573
[v _SSPSTAT `Vuc ~T0 @X0 0 e@532 ]
[s S200 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S200 . BF UA R_nW S P D_nA CKE SMP ]
[u S199 `S200 1 ]
[n S199 . . ]
"3590
[v _SSP1STATbits `VS199 ~T0 @X0 0 e@532 ]
[s S202 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S202 . BF UA R_nW S P D_nA CKE SMP ]
[u S201 `S202 1 ]
[n S201 . . ]
"3645
[v _SSPSTATbits `VS201 ~T0 @X0 0 e@532 ]
"3689
[v _SSP1CON1 `Vuc ~T0 @X0 0 e@533 ]
"3694
[v _SSPCON1 `Vuc ~T0 @X0 0 e@533 ]
"3698
[v _SSPCON `Vuc ~T0 @X0 0 e@533 ]
[s S204 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S204 . SSPM0 SSPM1 SSPM2 SSPM3 CKP SSPEN SSPOV WCOL ]
[s S205 :4 `uc 1 ]
[n S205 . SSPM ]
[u S203 `S204 1 `S205 1 ]
[n S203 . . . ]
"3718
[v _SSP1CON1bits `VS203 ~T0 @X0 0 e@533 ]
[s S207 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S207 . SSPM0 SSPM1 SSPM2 SSPM3 CKP SSPEN SSPOV WCOL ]
[s S208 :4 `uc 1 ]
[n S208 . SSPM ]
[u S206 `S207 1 `S208 1 ]
[n S206 . . . ]
"3781
[v _SSPCON1bits `VS206 ~T0 @X0 0 e@533 ]
[s S210 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S210 . SSPM0 SSPM1 SSPM2 SSPM3 CKP SSPEN SSPOV WCOL ]
[s S211 :4 `uc 1 ]
[n S211 . SSPM ]
[u S209 `S210 1 `S211 1 ]
[n S209 . . . ]
"3843
[v _SSPCONbits `VS209 ~T0 @X0 0 e@533 ]
"3892
[v _SSP1CON2 `Vuc ~T0 @X0 0 e@534 ]
"3897
[v _SSPCON2 `Vuc ~T0 @X0 0 e@534 ]
[s S213 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S213 . SEN RSEN PEN RCEN ACKEN ACKDT ACKSTAT GCEN ]
[u S212 `S213 1 ]
[n S212 . . ]
"3914
[v _SSP1CON2bits `VS212 ~T0 @X0 0 e@534 ]
[s S215 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S215 . SEN RSEN PEN RCEN ACKEN ACKDT ACKSTAT GCEN ]
[u S214 `S215 1 ]
[n S214 . . ]
"3969
[v _SSPCON2bits `VS214 ~T0 @X0 0 e@534 ]
"4013
[v _SSP1CON3 `Vuc ~T0 @X0 0 e@535 ]
"4018
[v _SSPCON3 `Vuc ~T0 @X0 0 e@535 ]
[s S217 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S217 . DHEN AHEN SBCDE SDAHT BOEN SCIE PCIE ACKTIM ]
[u S216 `S217 1 ]
[n S216 . . ]
"4035
[v _SSP1CON3bits `VS216 ~T0 @X0 0 e@535 ]
[s S219 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S219 . DHEN AHEN SBCDE SDAHT BOEN SCIE PCIE ACKTIM ]
[u S218 `S219 1 ]
[n S218 . . ]
"4090
[v _SSPCON3bits `VS218 ~T0 @X0 0 e@535 ]
"4134
[v _SSP2BUF `Vuc ~T0 @X0 0 e@537 ]
[s S221 :8 `uc 1 ]
[n S221 . SSPBUF ]
[u S220 `S221 1 ]
[n S220 . . ]
"4144
[v _SSP2BUFbits `VS220 ~T0 @X0 0 e@537 ]
"4153
[v _SSP2ADD `Vuc ~T0 @X0 0 e@538 ]
[s S223 :8 `uc 1 ]
[n S223 . SSPADD ]
[u S222 `S223 1 ]
[n S222 . . ]
"4163
[v _SSP2ADDbits `VS222 ~T0 @X0 0 e@538 ]
"4172
[v _SSP2MSK `Vuc ~T0 @X0 0 e@539 ]
[s S225 :8 `uc 1 ]
[n S225 . SSPMSK ]
[u S224 `S225 1 ]
[n S224 . . ]
"4182
[v _SSP2MSKbits `VS224 ~T0 @X0 0 e@539 ]
"4191
[v _SSP2STAT `Vuc ~T0 @X0 0 e@540 ]
[s S227 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S227 . BF UA R_nW S P D_nA CKE SMP ]
[u S226 `S227 1 ]
[n S226 . . ]
"4208
[v _SSP2STATbits `VS226 ~T0 @X0 0 e@540 ]
"4252
[v _SSP2CON1 `Vuc ~T0 @X0 0 e@541 ]
[s S229 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S229 . SSPM0 SSPM1 SSPM2 SSPM3 CKP SSPEN SSPOV WCOL ]
[s S230 :4 `uc 1 ]
[n S230 . SSPM ]
[u S228 `S229 1 `S230 1 ]
[n S228 . . . ]
"4272
[v _SSP2CON1bits `VS228 ~T0 @X0 0 e@541 ]
"4321
[v _SSP2CON2 `Vuc ~T0 @X0 0 e@542 ]
[s S232 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S232 . SEN RSEN PEN RCEN ACKEN ACKDT ACKSTAT GCEN ]
[u S231 `S232 1 ]
[n S231 . . ]
"4338
[v _SSP2CON2bits `VS231 ~T0 @X0 0 e@542 ]
"4382
[v _SSP2CON3 `Vuc ~T0 @X0 0 e@543 ]
[s S234 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S234 . DHEN AHEN SBCDE SDAHT BOEN SCIE PCIE ACKTIM ]
[u S233 `S234 1 ]
[n S233 . . ]
"4399
[v _SSP2CON3bits `VS233 ~T0 @X0 0 e@543 ]
"4443
[v _CCPR1L `Vuc ~T0 @X0 0 e@657 ]
[s S236 :8 `uc 1 ]
[n S236 . CCPR1L ]
[u S235 `S236 1 ]
[n S235 . . ]
"4453
[v _CCPR1Lbits `VS235 ~T0 @X0 0 e@657 ]
"4462
[v _CCPR1H `Vuc ~T0 @X0 0 e@658 ]
[s S238 :8 `uc 1 ]
[n S238 . CCPR1H ]
[u S237 `S238 1 ]
[n S237 . . ]
"4472
[v _CCPR1Hbits `VS237 ~T0 @X0 0 e@658 ]
[s S240 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S240 . CCP1M0 CCP1M1 CCP1M2 CCP1M3 DC1B0 DC1B1 P1M0 P1M1 ]
[s S241 :4 `uc 1 :2 `uc 1 :2 `uc 1 ]
[n S241 . CCP1M DC1B P1M ]
[u S239 `S240 1 `S241 1 ]
[n S239 . . . ]
"4503
[v _CCP1CONbits `VS239 ~T0 @X0 0 e@659 ]
[s S243 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S243 . P1DC0 P1DC1 P1DC2 P1DC3 P1DC4 P1DC5 P1DC6 P1RSEN ]
[s S244 :7 `uc 1 ]
[n S244 . P1DC ]
[u S242 `S243 1 `S244 1 ]
[n S242 . . . ]
"4582
[v _PWM1CONbits `VS242 ~T0 @X0 0 e@660 ]
"4636
[v _ECCP1AS `Vuc ~T0 @X0 0 e@661 ]
[s S246 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S246 . PSS1BD0 PSS1BD1 PSS1AC0 PSS1AC1 CCP1AS0 CCP1AS1 CCP1AS2 CCP1ASE ]
[s S247 :2 `uc 1 :2 `uc 1 :3 `uc 1 ]
[n S247 . PSS1BD PSS1AC CCP1AS ]
[u S245 `S246 1 `S247 1 ]
[n S245 . . . ]
"4658
[v _CCP1ASbits `VS245 ~T0 @X0 0 e@661 ]
[s S249 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S249 . PSS1BD0 PSS1BD1 PSS1AC0 PSS1AC1 CCP1AS0 CCP1AS1 CCP1AS2 CCP1ASE ]
[s S250 :2 `uc 1 :2 `uc 1 :3 `uc 1 ]
[n S250 . PSS1BD PSS1AC CCP1AS ]
[u S248 `S249 1 `S250 1 ]
[n S248 . . . ]
"4733
[v _ECCP1ASbits `VS248 ~T0 @X0 0 e@661 ]
[s S252 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S252 . STR1A STR1B STR1C STR1D STR1SYNC ]
[u S251 `S252 1 ]
[n S251 . . ]
"4806
[v _PSTR1CONbits `VS251 ~T0 @X0 0 e@662 ]
"4835
[v _CCPR2L `Vuc ~T0 @X0 0 e@664 ]
[s S254 :8 `uc 1 ]
[n S254 . CCPR2L ]
[u S253 `S254 1 ]
[n S253 . . ]
"4845
[v _CCPR2Lbits `VS253 ~T0 @X0 0 e@664 ]
"4854
[v _CCPR2H `Vuc ~T0 @X0 0 e@665 ]
[s S256 :8 `uc 1 ]
[n S256 . CCPR2H ]
[u S255 `S256 1 ]
[n S255 . . ]
"4864
[v _CCPR2Hbits `VS255 ~T0 @X0 0 e@665 ]
[s S258 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S258 . CCP2M0 CCP2M1 CCP2M2 CCP2M3 DC2B0 DC2B1 P2M0 P2M1 ]
[s S259 :4 `uc 1 :2 `uc 1 :2 `uc 1 ]
[n S259 . CCP2M DC2B P2M ]
[u S257 `S258 1 `S259 1 ]
[n S257 . . . ]
"4895
[v _CCP2CONbits `VS257 ~T0 @X0 0 e@666 ]
[s S261 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S261 . P2DC0 P2DC1 P2DC2 P2DC3 P2DC4 P2DC5 P2DC6 P2RSEN ]
[s S262 :7 `uc 1 ]
[n S262 . P2DC ]
[u S260 `S261 1 `S262 1 ]
[n S260 . . . ]
"4974
[v _PWM2CONbits `VS260 ~T0 @X0 0 e@667 ]
"5028
[v _ECCP2AS `Vuc ~T0 @X0 0 e@668 ]
[s S264 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S264 . PSS2BD0 PSS2BD1 PSS2AC0 PSS2AC1 CCP2AS0 CCP2AS1 CCP2AS2 CCP2ASE ]
[s S265 :2 `uc 1 :2 `uc 1 :3 `uc 1 ]
[n S265 . PSS2BD PSS2AC CCP2AS ]
[u S263 `S264 1 `S265 1 ]
[n S263 . . . ]
"5050
[v _CCP2ASbits `VS263 ~T0 @X0 0 e@668 ]
[s S267 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S267 . PSS2BD0 PSS2BD1 PSS2AC0 PSS2AC1 CCP2AS0 CCP2AS1 CCP2AS2 CCP2ASE ]
[s S268 :2 `uc 1 :2 `uc 1 :3 `uc 1 ]
[n S268 . PSS2BD PSS2AC CCP2AS ]
[u S266 `S267 1 `S268 1 ]
[n S266 . . . ]
"5125
[v _ECCP2ASbits `VS266 ~T0 @X0 0 e@668 ]
[s S270 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S270 . STR2A STR2B STR2C STR2D STR2SYNC ]
[u S269 `S270 1 ]
[n S269 . . ]
"5198
[v _PSTR2CONbits `VS269 ~T0 @X0 0 e@669 ]
"5232
[v _CCPTMRS0 `Vuc ~T0 @X0 0 e@670 ]
[s S272 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S272 . C1TSEL0 C1TSEL1 C2TSEL0 C2TSEL1 C3TSEL0 C3TSEL1 C4TSEL0 C4TSEL1 ]
[s S273 :2 `uc 1 :2 `uc 1 :2 `uc 1 :2 `uc 1 ]
[n S273 . C1TSEL C2TSEL C3TSEL C4TSEL ]
[u S271 `S272 1 `S273 1 ]
[n S271 . . . ]
"5255
[v _CCPTMRSbits `VS271 ~T0 @X0 0 e@670 ]
[s S275 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S275 . C1TSEL0 C1TSEL1 C2TSEL0 C2TSEL1 C3TSEL0 C3TSEL1 C4TSEL0 C4TSEL1 ]
[s S276 :2 `uc 1 :2 `uc 1 :2 `uc 1 :2 `uc 1 ]
[n S276 . C1TSEL C2TSEL C3TSEL C4TSEL ]
[u S274 `S275 1 `S276 1 ]
[n S274 . . . ]
"5336
[v _CCPTMRS0bits `VS274 ~T0 @X0 0 e@670 ]
"5400
[v _CCPR3L `Vuc ~T0 @X0 0 e@785 ]
[s S278 :8 `uc 1 ]
[n S278 . CCPR3L ]
[u S277 `S278 1 ]
[n S277 . . ]
"5410
[v _CCPR3Lbits `VS277 ~T0 @X0 0 e@785 ]
"5419
[v _CCPR3H `Vuc ~T0 @X0 0 e@786 ]
[s S280 :8 `uc 1 ]
[n S280 . CCPR3H ]
[u S279 `S280 1 ]
[n S279 . . ]
"5429
[v _CCPR3Hbits `VS279 ~T0 @X0 0 e@786 ]
[s S282 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S282 . CCP3M0 CCP3M1 CCP3M2 CCP3M3 DC3B0 DC3B1 ]
[s S283 :4 `uc 1 :2 `uc 1 ]
[n S283 . CCP3M DC3B ]
[u S281 `S282 1 `S283 1 ]
[n S281 . . . ]
"5457
[v _CCP3CONbits `VS281 ~T0 @X0 0 e@787 ]
"5501
[v _CCPR4L `Vuc ~T0 @X0 0 e@792 ]
[s S285 :8 `uc 1 ]
[n S285 . CCPR4L ]
[u S284 `S285 1 ]
[n S284 . . ]
"5511
[v _CCPR4Lbits `VS284 ~T0 @X0 0 e@792 ]
"5520
[v _CCPR4H `Vuc ~T0 @X0 0 e@793 ]
[s S287 :8 `uc 1 ]
[n S287 . CCPR4H ]
[u S286 `S287 1 ]
[n S286 . . ]
"5530
[v _CCPR4Hbits `VS286 ~T0 @X0 0 e@793 ]
[s S289 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S289 . CCP4M0 CCP4M1 CCP4M2 CCP4M3 DC4B0 DC4B1 ]
[s S290 :4 `uc 1 :2 `uc 1 ]
[n S290 . CCP4M DC4B ]
[u S288 `S289 1 `S290 1 ]
[n S288 . . . ]
"5558
[v _CCP4CONbits `VS288 ~T0 @X0 0 e@794 ]
[s S292 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S292 . IOCBP0 IOCBP1 IOCBP2 IOCBP3 IOCBP4 IOCBP5 IOCBP6 IOCBP7 ]
[s S293 :8 `uc 1 ]
[n S293 . IOCBP ]
[u S291 `S292 1 `S293 1 ]
[n S291 . . . ]
"5622
[v _IOCBPbits `VS291 ~T0 @X0 0 e@916 ]
[s S295 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S295 . IOCBN0 IOCBN1 IOCBN2 IOCBN3 IOCBN4 IOCBN5 IOCBN6 IOCBN7 ]
[s S296 :8 `uc 1 ]
[n S296 . IOCBN ]
[u S294 `S295 1 `S296 1 ]
[n S294 . . . ]
"5691
[v _IOCBNbits `VS294 ~T0 @X0 0 e@917 ]
[s S298 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S298 . IOCBF0 IOCBF1 IOCBF2 IOCBF3 IOCBF4 IOCBF5 IOCBF6 IOCBF7 ]
[s S299 :8 `uc 1 ]
[n S299 . IOCBF ]
[u S297 `S298 1 `S299 1 ]
[n S297 . . . ]
"5760
[v _IOCBFbits `VS297 ~T0 @X0 0 e@918 ]
[s S301 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S301 . CLKRDIV0 CLKRDIV1 CLKRDIV2 CLKRDC0 CLKRDC1 CLKRSLR CLKROE CLKREN ]
[s S302 :3 `uc 1 :2 `uc 1 ]
[n S302 . CLKRDIV CLKRDC ]
[u S300 `S301 1 `S302 1 ]
[n S300 . . . ]
"5830
[v _CLKRCONbits `VS300 ~T0 @X0 0 e@922 ]
[s S304 :1 `uc 1 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S304 . MDBIT . MDOUT MDOPOL MDSLR MDOE MDEN ]
[u S303 `S304 1 ]
[n S303 . . ]
"5900
[v _MDCONbits `VS303 ~T0 @X0 0 e@924 ]
[s S306 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :3 `uc 1 :1 `uc 1 ]
[n S306 . MDMS0 MDMS1 MDMS2 MDMS3 . MDMSODIS ]
[s S307 :4 `uc 1 ]
[n S307 . MDMS ]
[u S305 `S306 1 `S307 1 ]
[n S305 . . . ]
"5952
[v _MDSRCbits `VS305 ~T0 @X0 0 e@925 ]
[s S309 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S309 . MDCL0 MDCL1 MDCL2 MDCL3 . MDCLSYNC MDCLPOL MDCLODIS ]
[s S310 :4 `uc 1 ]
[n S310 . MDCL ]
[u S308 `S309 1 `S310 1 ]
[n S308 . . . ]
"6006
[v _MDCARLbits `VS308 ~T0 @X0 0 e@926 ]
[s S312 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S312 . MDCH0 MDCH1 MDCH2 MDCH3 . MDCHSYNC MDCHPOL MDCHODIS ]
[s S313 :4 `uc 1 ]
[n S313 . MDCH ]
[u S311 `S312 1 `S313 1 ]
[n S311 . . . ]
"6070
[v _MDCARHbits `VS311 ~T0 @X0 0 e@927 ]
"6114
[v _TMR4 `Vuc ~T0 @X0 0 e@1045 ]
[s S315 :8 `uc 1 ]
[n S315 . TMR4 ]
[u S314 `S315 1 ]
[n S314 . . ]
"6124
[v _TMR4bits `VS314 ~T0 @X0 0 e@1045 ]
"6133
[v _PR4 `Vuc ~T0 @X0 0 e@1046 ]
[s S317 :8 `uc 1 ]
[n S317 . PR4 ]
[u S316 `S317 1 ]
[n S316 . . ]
"6143
[v _PR4bits `VS316 ~T0 @X0 0 e@1046 ]
[s S319 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S319 . T4CKPS0 T4CKPS1 TMR4ON T4OUTPS0 T4OUTPS1 T4OUTPS2 T4OUTPS3 ]
[s S320 :2 `uc 1 :1 `uc 1 :4 `uc 1 ]
[n S320 . T4CKPS . T4OUTPS ]
[u S318 `S319 1 `S320 1 ]
[n S318 . . . ]
"6173
[v _T4CONbits `VS318 ~T0 @X0 0 e@1047 ]
"6222
[v _TMR6 `Vuc ~T0 @X0 0 e@1052 ]
[s S322 :8 `uc 1 ]
[n S322 . TMR6 ]
[u S321 `S322 1 ]
[n S321 . . ]
"6232
[v _TMR6bits `VS321 ~T0 @X0 0 e@1052 ]
"6241
[v _PR6 `Vuc ~T0 @X0 0 e@1053 ]
[s S324 :8 `uc 1 ]
[n S324 . PR6 ]
[u S323 `S324 1 ]
[n S323 . . ]
"6251
[v _PR6bits `VS323 ~T0 @X0 0 e@1053 ]
[s S326 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S326 . T6CKPS0 T6CKPS1 TMR6ON T6OUTPS0 T6OUTPS1 T6OUTPS2 T6OUTPS3 ]
[s S327 :2 `uc 1 :1 `uc 1 :4 `uc 1 ]
[n S327 . T6CKPS . T6OUTPS ]
[u S325 `S326 1 `S327 1 ]
[n S325 . . . ]
"6281
[v _T6CONbits `VS325 ~T0 @X0 0 e@1054 ]
[s S329 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S329 . C_SHAD DC_SHAD Z_SHAD ]
[u S328 `S329 1 ]
[n S328 . . ]
"6342
[v _STATUS_SHADbits `VS328 ~T0 @X0 0 e@4068 ]
"6361
[v _WREG_SHAD `Vuc ~T0 @X0 0 e@4069 ]
[s S331 :8 `uc 1 ]
[n S331 . WREG_SHAD ]
[u S330 `S331 1 ]
[n S330 . . ]
"6371
[v _WREG_SHADbits `VS330 ~T0 @X0 0 e@4069 ]
"6380
[v _BSR_SHAD `Vuc ~T0 @X0 0 e@4070 ]
[s S333 :5 `uc 1 ]
[n S333 . BSR_SHAD ]
[u S332 `S333 1 ]
[n S332 . . ]
"6390
[v _BSR_SHADbits `VS332 ~T0 @X0 0 e@4070 ]
"6399
[v _PCLATH_SHAD `Vuc ~T0 @X0 0 e@4071 ]
[s S335 :7 `uc 1 ]
[n S335 . PCLATH_SHAD ]
[u S334 `S335 1 ]
[n S334 . . ]
"6409
[v _PCLATH_SHADbits `VS334 ~T0 @X0 0 e@4071 ]
"6418
[v _FSR0L_SHAD `Vuc ~T0 @X0 0 e@4072 ]
[s S337 :8 `uc 1 ]
[n S337 . FSR0L_SHAD ]
[u S336 `S337 1 ]
[n S336 . . ]
"6428
[v _FSR0L_SHADbits `VS336 ~T0 @X0 0 e@4072 ]
"6437
[v _FSR0H_SHAD `Vuc ~T0 @X0 0 e@4073 ]
[s S339 :8 `uc 1 ]
[n S339 . FSR0H_SHAD ]
[u S338 `S339 1 ]
[n S338 . . ]
"6447
[v _FSR0H_SHADbits `VS338 ~T0 @X0 0 e@4073 ]
"6456
[v _FSR1L_SHAD `Vuc ~T0 @X0 0 e@4074 ]
[s S341 :8 `uc 1 ]
[n S341 . FSR1L_SHAD ]
[u S340 `S341 1 ]
[n S340 . . ]
"6466
[v _FSR1L_SHADbits `VS340 ~T0 @X0 0 e@4074 ]
"6475
[v _FSR1H_SHAD `Vuc ~T0 @X0 0 e@4075 ]
[s S343 :8 `uc 1 ]
[n S343 . FSR1H_SHAD ]
[u S342 `S343 1 ]
[n S342 . . ]
"6485
[v _FSR1H_SHADbits `VS342 ~T0 @X0 0 e@4075 ]
"6494
[v _STKPTR `Vuc ~T0 @X0 0 e@4077 ]
[s S345 :5 `uc 1 ]
[n S345 . STKPTR ]
[u S344 `S345 1 ]
[n S344 . . ]
"6504
[v _STKPTRbits `VS344 ~T0 @X0 0 e@4077 ]
"6513
[v _TOSL `Vuc ~T0 @X0 0 e@4078 ]
[s S347 :8 `uc 1 ]
[n S347 . TOSL ]
[u S346 `S347 1 ]
[n S346 . . ]
"6523
[v _TOSLbits `VS346 ~T0 @X0 0 e@4078 ]
"6532
[v _TOSH `Vuc ~T0 @X0 0 e@4079 ]
[s S349 :7 `uc 1 ]
[n S349 . TOSH ]
[u S348 `S349 1 ]
[n S348 . . ]
"6542
[v _TOSHbits `VS348 ~T0 @X0 0 e@4079 ]
"6557
[v _ABDEN `Vb ~T0 @X0 0 e@3320 ]
"6559
[v _ABDOVF `Vb ~T0 @X0 0 e@3327 ]
"6561
[v _ADCS0 `Vb ~T0 @X0 0 e@1268 ]
"6563
[v _ADCS1 `Vb ~T0 @X0 0 e@1269 ]
"6565
[v _ADCS2 `Vb ~T0 @X0 0 e@1270 ]
"6567
[v _ADDEN `Vb ~T0 @X0 0 e@3307 ]
"6569
[v _ADFM `Vb ~T0 @X0 0 e@1271 ]
"6571
[v _ADFVR0 `Vb ~T0 @X0 0 e@2232 ]
"6573
[v _ADFVR1 `Vb ~T0 @X0 0 e@2233 ]
"6575
[v _ADGO `Vb ~T0 @X0 0 e@1257 ]
"6577
[v _ADIE `Vb ~T0 @X0 0 e@1166 ]
"6579
[v _ADIF `Vb ~T0 @X0 0 e@142 ]
"6581
[v _ADNREF `Vb ~T0 @X0 0 e@1266 ]
"6583
[v _ADON `Vb ~T0 @X0 0 e@1256 ]
"6585
[v _ADPREF0 `Vb ~T0 @X0 0 e@1264 ]
"6587
[v _ADPREF1 `Vb ~T0 @X0 0 e@1265 ]
"6589
[v _ANSA0 `Vb ~T0 @X0 0 e@3168 ]
"6591
[v _ANSA1 `Vb ~T0 @X0 0 e@3169 ]
"6593
[v _ANSA2 `Vb ~T0 @X0 0 e@3170 ]
"6595
[v _ANSA3 `Vb ~T0 @X0 0 e@3171 ]
"6597
[v _ANSA4 `Vb ~T0 @X0 0 e@3172 ]
"6599
[v _ANSB1 `Vb ~T0 @X0 0 e@3177 ]
"6601
[v _ANSB2 `Vb ~T0 @X0 0 e@3178 ]
"6603
[v _ANSB3 `Vb ~T0 @X0 0 e@3179 ]
"6605
[v _ANSB4 `Vb ~T0 @X0 0 e@3180 ]
"6607
[v _ANSB5 `Vb ~T0 @X0 0 e@3181 ]
"6609
[v _ANSB6 `Vb ~T0 @X0 0 e@3182 ]
"6611
[v _ANSB7 `Vb ~T0 @X0 0 e@3183 ]
"6613
[v _BCL1IE `Vb ~T0 @X0 0 e@1171 ]
"6615
[v _BCL1IF `Vb ~T0 @X0 0 e@147 ]
"6617
[v _BCL2IE `Vb ~T0 @X0 0 e@1185 ]
"6619
[v _BCL2IF `Vb ~T0 @X0 0 e@161 ]
"6621
[v _BORRDY `Vb ~T0 @X0 0 e@2224 ]
"6623
[v _BRG16 `Vb ~T0 @X0 0 e@3323 ]
"6625
[v _BRGH `Vb ~T0 @X0 0 e@3314 ]
"6627
[v _BSR0 `Vb ~T0 @X0 0 e@64 ]
"6629
[v _BSR1 `Vb ~T0 @X0 0 e@65 ]
"6631
[v _BSR2 `Vb ~T0 @X0 0 e@66 ]
"6633
[v _BSR3 `Vb ~T0 @X0 0 e@67 ]
"6635
[v _BSR4 `Vb ~T0 @X0 0 e@68 ]
"6637
[v _C1HYS `Vb ~T0 @X0 0 e@2185 ]
"6639
[v _C1IE `Vb ~T0 @X0 0 e@1173 ]
"6641
[v _C1IF `Vb ~T0 @X0 0 e@149 ]
"6643
[v _C1INTN `Vb ~T0 @X0 0 e@2198 ]
"6645
[v _C1INTP `Vb ~T0 @X0 0 e@2199 ]
"6647
[v _C1NCH0 `Vb ~T0 @X0 0 e@2192 ]
"6649
[v _C1NCH1 `Vb ~T0 @X0 0 e@2193 ]
"6651
[v _C1OE `Vb ~T0 @X0 0 e@2189 ]
"6653
[v _C1ON `Vb ~T0 @X0 0 e@2191 ]
"6655
[v _C1OUT `Vb ~T0 @X0 0 e@2190 ]
"6657
[v _C1PCH0 `Vb ~T0 @X0 0 e@2196 ]
"6659
[v _C1PCH1 `Vb ~T0 @X0 0 e@2197 ]
"6661
[v _C1POL `Vb ~T0 @X0 0 e@2188 ]
"6663
[v _C1SP `Vb ~T0 @X0 0 e@2186 ]
"6665
[v _C1SYNC `Vb ~T0 @X0 0 e@2184 ]
"6667
[v _C1TSEL0 `Vb ~T0 @X0 0 e@5360 ]
"6669
[v _C1TSEL1 `Vb ~T0 @X0 0 e@5361 ]
"6671
[v _C2HYS `Vb ~T0 @X0 0 e@2201 ]
"6673
[v _C2IE `Vb ~T0 @X0 0 e@1174 ]
"6675
[v _C2IF `Vb ~T0 @X0 0 e@150 ]
"6677
[v _C2INTN `Vb ~T0 @X0 0 e@2214 ]
"6679
[v _C2INTP `Vb ~T0 @X0 0 e@2215 ]
"6681
[v _C2NCH0 `Vb ~T0 @X0 0 e@2208 ]
"6683
[v _C2NCH1 `Vb ~T0 @X0 0 e@2209 ]
"6685
[v _C2OE `Vb ~T0 @X0 0 e@2205 ]
"6687
[v _C2ON `Vb ~T0 @X0 0 e@2207 ]
"6689
[v _C2OUT `Vb ~T0 @X0 0 e@2206 ]
"6691
[v _C2PCH0 `Vb ~T0 @X0 0 e@2212 ]
"6693
[v _C2PCH1 `Vb ~T0 @X0 0 e@2213 ]
"6695
[v _C2POL `Vb ~T0 @X0 0 e@2204 ]
"6697
[v _C2SP `Vb ~T0 @X0 0 e@2202 ]
"6699
[v _C2SYNC `Vb ~T0 @X0 0 e@2200 ]
"6701
[v _C2TSEL0 `Vb ~T0 @X0 0 e@5362 ]
"6703
[v _C2TSEL1 `Vb ~T0 @X0 0 e@5363 ]
"6705
[v _C3TSEL0 `Vb ~T0 @X0 0 e@5364 ]
"6707
[v _C3TSEL1 `Vb ~T0 @X0 0 e@5365 ]
"6709
[v _C4TSEL0 `Vb ~T0 @X0 0 e@5366 ]
"6711
[v _C4TSEL1 `Vb ~T0 @X0 0 e@5367 ]
"6713
[v _CARRY `Vb ~T0 @X0 0 e@24 ]
"6715
[v _CCP1AS0 `Vb ~T0 @X0 0 e@5292 ]
"6717
[v _CCP1AS1 `Vb ~T0 @X0 0 e@5293 ]
"6719
[v _CCP1AS2 `Vb ~T0 @X0 0 e@5294 ]
"6721
[v _CCP1ASE `Vb ~T0 @X0 0 e@5295 ]
"6723
[v _CCP1IE `Vb ~T0 @X0 0 e@1162 ]
"6725
[v _CCP1IF `Vb ~T0 @X0 0 e@138 ]
"6727
[v _CCP1M0 `Vb ~T0 @X0 0 e@5272 ]
"6729
[v _CCP1M1 `Vb ~T0 @X0 0 e@5273 ]
"6731
[v _CCP1M2 `Vb ~T0 @X0 0 e@5274 ]
"6733
[v _CCP1M3 `Vb ~T0 @X0 0 e@5275 ]
"6735
[v _CCP1SEL `Vb ~T0 @X0 0 e@2280 ]
"6737
[v _CCP2AS0 `Vb ~T0 @X0 0 e@5348 ]
"6739
[v _CCP2AS1 `Vb ~T0 @X0 0 e@5349 ]
"6741
[v _CCP2AS2 `Vb ~T0 @X0 0 e@5350 ]
"6743
[v _CCP2ASE `Vb ~T0 @X0 0 e@5351 ]
"6745
[v _CCP2IE `Vb ~T0 @X0 0 e@1168 ]
"6747
[v _CCP2IF `Vb ~T0 @X0 0 e@144 ]
"6749
[v _CCP2M0 `Vb ~T0 @X0 0 e@5328 ]
"6751
[v _CCP2M1 `Vb ~T0 @X0 0 e@5329 ]
"6753
[v _CCP2M2 `Vb ~T0 @X0 0 e@5330 ]
"6755
[v _CCP2M3 `Vb ~T0 @X0 0 e@5331 ]
"6757
[v _CCP2SEL `Vb ~T0 @X0 0 e@2283 ]
"6759
[v _CCP3IE `Vb ~T0 @X0 0 e@1180 ]
"6761
[v _CCP3IF `Vb ~T0 @X0 0 e@156 ]
"6763
[v _CCP3M0 `Vb ~T0 @X0 0 e@6296 ]
"6765
[v _CCP3M1 `Vb ~T0 @X0 0 e@6297 ]
"6767
[v _CCP3M2 `Vb ~T0 @X0 0 e@6298 ]
"6769
[v _CCP3M3 `Vb ~T0 @X0 0 e@6299 ]
"6771
[v _CCP4IE `Vb ~T0 @X0 0 e@1181 ]
"6773
[v _CCP4IF `Vb ~T0 @X0 0 e@157 ]
"6775
[v _CCP4M0 `Vb ~T0 @X0 0 e@6352 ]
"6777
[v _CCP4M1 `Vb ~T0 @X0 0 e@6353 ]
"6779
[v _CCP4M2 `Vb ~T0 @X0 0 e@6354 ]
"6781
[v _CCP4M3 `Vb ~T0 @X0 0 e@6355 ]
"6783
[v _CDAFVR0 `Vb ~T0 @X0 0 e@2234 ]
"6785
[v _CDAFVR1 `Vb ~T0 @X0 0 e@2235 ]
"6787
[v _CFGS `Vb ~T0 @X0 0 e@3246 ]
"6789
[v _CHS0 `Vb ~T0 @X0 0 e@1258 ]
"6791
[v _CHS1 `Vb ~T0 @X0 0 e@1259 ]
"6793
[v _CHS2 `Vb ~T0 @X0 0 e@1260 ]
"6795
[v _CHS3 `Vb ~T0 @X0 0 e@1261 ]
"6797
[v _CHS4 `Vb ~T0 @X0 0 e@1262 ]
"6799
[v _CLKRDC0 `Vb ~T0 @X0 0 e@7379 ]
"6801
[v _CLKRDC1 `Vb ~T0 @X0 0 e@7380 ]
"6803
[v _CLKRDIV0 `Vb ~T0 @X0 0 e@7376 ]
"6805
[v _CLKRDIV1 `Vb ~T0 @X0 0 e@7377 ]
"6807
[v _CLKRDIV2 `Vb ~T0 @X0 0 e@7378 ]
"6809
[v _CLKREN `Vb ~T0 @X0 0 e@7383 ]
"6811
[v _CLKROE `Vb ~T0 @X0 0 e@7382 ]
"6813
[v _CLKRSLR `Vb ~T0 @X0 0 e@7381 ]
"6815
[v _CPSCH0 `Vb ~T0 @X0 0 e@248 ]
"6817
[v _CPSCH1 `Vb ~T0 @X0 0 e@249 ]
"6819
[v _CPSCH2 `Vb ~T0 @X0 0 e@250 ]
"6821
[v _CPSCH3 `Vb ~T0 @X0 0 e@251 ]
"6823
[v _CPSON `Vb ~T0 @X0 0 e@247 ]
"6825
[v _CPSOUT `Vb ~T0 @X0 0 e@241 ]
"6827
[v _CPSRNG0 `Vb ~T0 @X0 0 e@242 ]
"6829
[v _CPSRNG1 `Vb ~T0 @X0 0 e@243 ]
"6831
[v _CREN `Vb ~T0 @X0 0 e@3308 ]
"6833
[v _CSRC `Vb ~T0 @X0 0 e@3319 ]
"6835
[v _C_SHAD `Vb ~T0 @X0 0 e@32544 ]
"6837
[v _DACEN `Vb ~T0 @X0 0 e@2247 ]
"6839
[v _DACLPS `Vb ~T0 @X0 0 e@2246 ]
"6841
[v _DACNSS `Vb ~T0 @X0 0 e@2240 ]
"6843
[v _DACOE `Vb ~T0 @X0 0 e@2245 ]
"6845
[v _DACPSS0 `Vb ~T0 @X0 0 e@2242 ]
"6847
[v _DACPSS1 `Vb ~T0 @X0 0 e@2243 ]
"6849
[v _DACR0 `Vb ~T0 @X0 0 e@2248 ]
"6851
[v _DACR1 `Vb ~T0 @X0 0 e@2249 ]
"6853
[v _DACR2 `Vb ~T0 @X0 0 e@2250 ]
"6855
[v _DACR3 `Vb ~T0 @X0 0 e@2251 ]
"6857
[v _DACR4 `Vb ~T0 @X0 0 e@2252 ]
"6859
[v _DC `Vb ~T0 @X0 0 e@25 ]
"6861
[v _DC1B0 `Vb ~T0 @X0 0 e@5276 ]
"6863
[v _DC1B1 `Vb ~T0 @X0 0 e@5277 ]
"6865
[v _DC2B0 `Vb ~T0 @X0 0 e@5332 ]
"6867
[v _DC2B1 `Vb ~T0 @X0 0 e@5333 ]
"6869
[v _DC3B0 `Vb ~T0 @X0 0 e@6300 ]
"6871
[v _DC3B1 `Vb ~T0 @X0 0 e@6301 ]
"6873
[v _DC4B0 `Vb ~T0 @X0 0 e@6356 ]
"6875
[v _DC4B1 `Vb ~T0 @X0 0 e@6357 ]
"6877
[v _DC_SHAD `Vb ~T0 @X0 0 e@32545 ]
"6879
[v _EEIE `Vb ~T0 @X0 0 e@1172 ]
"6881
[v _EEIF `Vb ~T0 @X0 0 e@148 ]
"6883
[v _EEPGD `Vb ~T0 @X0 0 e@3247 ]
"6885
[v _FERR `Vb ~T0 @X0 0 e@3306 ]
"6887
[v _FREE `Vb ~T0 @X0 0 e@3244 ]
"6889
[v _FVREN `Vb ~T0 @X0 0 e@2239 ]
"6891
[v _FVRRDY `Vb ~T0 @X0 0 e@2238 ]
"6893
[v _GIE `Vb ~T0 @X0 0 e@95 ]
"6895
[v _GO `Vb ~T0 @X0 0 e@1257 ]
"6897
[v _GO_nDONE `Vb ~T0 @X0 0 e@1257 ]
"6899
[v _HFIOFL `Vb ~T0 @X0 0 e@1235 ]
"6901
[v _HFIOFR `Vb ~T0 @X0 0 e@1236 ]
"6903
[v _HFIOFS `Vb ~T0 @X0 0 e@1232 ]
"6905
[v _INTE `Vb ~T0 @X0 0 e@92 ]
"6907
[v _INTEDG `Vb ~T0 @X0 0 e@1198 ]
"6909
[v _INTF `Vb ~T0 @X0 0 e@89 ]
"6911
[v _IOCBF0 `Vb ~T0 @X0 0 e@7344 ]
"6913
[v _IOCBF1 `Vb ~T0 @X0 0 e@7345 ]
"6915
[v _IOCBF2 `Vb ~T0 @X0 0 e@7346 ]
"6917
[v _IOCBF3 `Vb ~T0 @X0 0 e@7347 ]
"6919
[v _IOCBF4 `Vb ~T0 @X0 0 e@7348 ]
"6921
[v _IOCBF5 `Vb ~T0 @X0 0 e@7349 ]
"6923
[v _IOCBF6 `Vb ~T0 @X0 0 e@7350 ]
"6925
[v _IOCBF7 `Vb ~T0 @X0 0 e@7351 ]
"6927
[v _IOCBN0 `Vb ~T0 @X0 0 e@7336 ]
"6929
[v _IOCBN1 `Vb ~T0 @X0 0 e@7337 ]
"6931
[v _IOCBN2 `Vb ~T0 @X0 0 e@7338 ]
"6933
[v _IOCBN3 `Vb ~T0 @X0 0 e@7339 ]
"6935
[v _IOCBN4 `Vb ~T0 @X0 0 e@7340 ]
"6937
[v _IOCBN5 `Vb ~T0 @X0 0 e@7341 ]
"6939
[v _IOCBN6 `Vb ~T0 @X0 0 e@7342 ]
"6941
[v _IOCBN7 `Vb ~T0 @X0 0 e@7343 ]
"6943
[v _IOCBP0 `Vb ~T0 @X0 0 e@7328 ]
"6945
[v _IOCBP1 `Vb ~T0 @X0 0 e@7329 ]
"6947
[v _IOCBP2 `Vb ~T0 @X0 0 e@7330 ]
"6949
[v _IOCBP3 `Vb ~T0 @X0 0 e@7331 ]
"6951
[v _IOCBP4 `Vb ~T0 @X0 0 e@7332 ]
"6953
[v _IOCBP5 `Vb ~T0 @X0 0 e@7333 ]
"6955
[v _IOCBP6 `Vb ~T0 @X0 0 e@7334 ]
"6957
[v _IOCBP7 `Vb ~T0 @X0 0 e@7335 ]
"6959
[v _IOCIE `Vb ~T0 @X0 0 e@91 ]
"6961
[v _IOCIF `Vb ~T0 @X0 0 e@88 ]
"6963
[v _IRCF0 `Vb ~T0 @X0 0 e@1227 ]
"6965
[v _IRCF1 `Vb ~T0 @X0 0 e@1228 ]
"6967
[v _IRCF2 `Vb ~T0 @X0 0 e@1229 ]
"6969
[v _IRCF3 `Vb ~T0 @X0 0 e@1230 ]
"6971
[v _LATA0 `Vb ~T0 @X0 0 e@2144 ]
"6973
[v _LATA1 `Vb ~T0 @X0 0 e@2145 ]
"6975
[v _LATA2 `Vb ~T0 @X0 0 e@2146 ]
"6977
[v _LATA3 `Vb ~T0 @X0 0 e@2147 ]
"6979
[v _LATA4 `Vb ~T0 @X0 0 e@2148 ]
"6981
[v _LATA6 `Vb ~T0 @X0 0 e@2150 ]
"6983
[v _LATA7 `Vb ~T0 @X0 0 e@2151 ]
"6985
[v _LATB0 `Vb ~T0 @X0 0 e@2152 ]
"6987
[v _LATB1 `Vb ~T0 @X0 0 e@2153 ]
"6989
[v _LATB2 `Vb ~T0 @X0 0 e@2154 ]
"6991
[v _LATB3 `Vb ~T0 @X0 0 e@2155 ]
"6993
[v _LATB4 `Vb ~T0 @X0 0 e@2156 ]
"6995
[v _LATB5 `Vb ~T0 @X0 0 e@2157 ]
"6997
[v _LATB6 `Vb ~T0 @X0 0 e@2158 ]
"6999
[v _LATB7 `Vb ~T0 @X0 0 e@2159 ]
"7001
[v _LFIOFR `Vb ~T0 @X0 0 e@1233 ]
"7003
[v _LWLO `Vb ~T0 @X0 0 e@3245 ]
"7005
[v _MC1OUT `Vb ~T0 @X0 0 e@2216 ]
"7007
[v _MC2OUT `Vb ~T0 @X0 0 e@2217 ]
"7009
[v _MDBIT `Vb ~T0 @X0 0 e@7392 ]
"7011
[v _MDCH0 `Vb ~T0 @X0 0 e@7416 ]
"7013
[v _MDCH1 `Vb ~T0 @X0 0 e@7417 ]
"7015
[v _MDCH2 `Vb ~T0 @X0 0 e@7418 ]
"7017
[v _MDCH3 `Vb ~T0 @X0 0 e@7419 ]
"7019
[v _MDCHODIS `Vb ~T0 @X0 0 e@7423 ]
"7021
[v _MDCHPOL `Vb ~T0 @X0 0 e@7422 ]
"7023
[v _MDCHSYNC `Vb ~T0 @X0 0 e@7421 ]
"7025
[v _MDCL0 `Vb ~T0 @X0 0 e@7408 ]
"7027
[v _MDCL1 `Vb ~T0 @X0 0 e@7409 ]
"7029
[v _MDCL2 `Vb ~T0 @X0 0 e@7410 ]
"7031
[v _MDCL3 `Vb ~T0 @X0 0 e@7411 ]
"7033
[v _MDCLODIS `Vb ~T0 @X0 0 e@7415 ]
"7035
[v _MDCLPOL `Vb ~T0 @X0 0 e@7414 ]
"7037
[v _MDCLSYNC `Vb ~T0 @X0 0 e@7413 ]
"7039
[v _MDEN `Vb ~T0 @X0 0 e@7399 ]
"7041
[v _MDMS0 `Vb ~T0 @X0 0 e@7400 ]
"7043
[v _MDMS1 `Vb ~T0 @X0 0 e@7401 ]
"7045
[v _MDMS2 `Vb ~T0 @X0 0 e@7402 ]
"7047
[v _MDMS3 `Vb ~T0 @X0 0 e@7403 ]
"7049
[v _MDMSODIS `Vb ~T0 @X0 0 e@7407 ]
"7051
[v _MDOE `Vb ~T0 @X0 0 e@7398 ]
"7053
[v _MDOPOL `Vb ~T0 @X0 0 e@7396 ]
"7055
[v _MDOUT `Vb ~T0 @X0 0 e@7395 ]
"7057
[v _MDSLR `Vb ~T0 @X0 0 e@7397 ]
"7059
[v _MFIOFR `Vb ~T0 @X0 0 e@1234 ]
"7061
[v _OERR `Vb ~T0 @X0 0 e@3305 ]
"7063
[v _OSFIE `Vb ~T0 @X0 0 e@1175 ]
"7065
[v _OSFIF `Vb ~T0 @X0 0 e@151 ]
"7067
[v _OSTS `Vb ~T0 @X0 0 e@1237 ]
"7069
[v _P1CSEL `Vb ~T0 @X0 0 e@2281 ]
"7071
[v _P1DC0 `Vb ~T0 @X0 0 e@5280 ]
"7073
[v _P1DC1 `Vb ~T0 @X0 0 e@5281 ]
"7075
[v _P1DC2 `Vb ~T0 @X0 0 e@5282 ]
"7077
[v _P1DC3 `Vb ~T0 @X0 0 e@5283 ]
"7079
[v _P1DC4 `Vb ~T0 @X0 0 e@5284 ]
"7081
[v _P1DC5 `Vb ~T0 @X0 0 e@5285 ]
"7083
[v _P1DC6 `Vb ~T0 @X0 0 e@5286 ]
"7085
[v _P1DSEL `Vb ~T0 @X0 0 e@2282 ]
"7087
[v _P1M0 `Vb ~T0 @X0 0 e@5278 ]
"7089
[v _P1M1 `Vb ~T0 @X0 0 e@5279 ]
"7091
[v _P1RSEN `Vb ~T0 @X0 0 e@5287 ]
"7093
[v _P2BSEL `Vb ~T0 @X0 0 e@2284 ]
"7095
[v _P2DC0 `Vb ~T0 @X0 0 e@5336 ]
"7097
[v _P2DC1 `Vb ~T0 @X0 0 e@5337 ]
"7099
[v _P2DC2 `Vb ~T0 @X0 0 e@5338 ]
"7101
[v _P2DC3 `Vb ~T0 @X0 0 e@5339 ]
"7103
[v _P2DC4 `Vb ~T0 @X0 0 e@5340 ]
"7105
[v _P2DC5 `Vb ~T0 @X0 0 e@5341 ]
"7107
[v _P2DC6 `Vb ~T0 @X0 0 e@5342 ]
"7109
[v _P2M0 `Vb ~T0 @X0 0 e@5334 ]
"7111
[v _P2M1 `Vb ~T0 @X0 0 e@5335 ]
"7113
[v _P2RSEN `Vb ~T0 @X0 0 e@5343 ]
"7115
[v _PEIE `Vb ~T0 @X0 0 e@94 ]
"7117
[v _PLLR `Vb ~T0 @X0 0 e@1238 ]
"7119
[v _PS0 `Vb ~T0 @X0 0 e@1192 ]
"7121
[v _PS1 `Vb ~T0 @X0 0 e@1193 ]
"7123
[v _PS2 `Vb ~T0 @X0 0 e@1194 ]
"7125
[v _PSA `Vb ~T0 @X0 0 e@1195 ]
"7127
[v _PSS1AC0 `Vb ~T0 @X0 0 e@5290 ]
"7129
[v _PSS1AC1 `Vb ~T0 @X0 0 e@5291 ]
"7131
[v _PSS1BD0 `Vb ~T0 @X0 0 e@5288 ]
"7133
[v _PSS1BD1 `Vb ~T0 @X0 0 e@5289 ]
"7135
[v _PSS2AC0 `Vb ~T0 @X0 0 e@5346 ]
"7137
[v _PSS2AC1 `Vb ~T0 @X0 0 e@5347 ]
"7139
[v _PSS2BD0 `Vb ~T0 @X0 0 e@5344 ]
"7141
[v _PSS2BD1 `Vb ~T0 @X0 0 e@5345 ]
"7143
[v _RA0 `Vb ~T0 @X0 0 e@96 ]
"7145
[v _RA1 `Vb ~T0 @X0 0 e@97 ]
"7147
[v _RA2 `Vb ~T0 @X0 0 e@98 ]
"7149
[v _RA3 `Vb ~T0 @X0 0 e@99 ]
"7151
[v _RA4 `Vb ~T0 @X0 0 e@100 ]
"7153
[v _RA5 `Vb ~T0 @X0 0 e@101 ]
"7155
[v _RA6 `Vb ~T0 @X0 0 e@102 ]
"7157
[v _RA7 `Vb ~T0 @X0 0 e@103 ]
"7159
[v _RB0 `Vb ~T0 @X0 0 e@104 ]
"7161
[v _RB1 `Vb ~T0 @X0 0 e@105 ]
"7163
[v _RB2 `Vb ~T0 @X0 0 e@106 ]
"7165
[v _RB3 `Vb ~T0 @X0 0 e@107 ]
"7167
[v _RB4 `Vb ~T0 @X0 0 e@108 ]
"7169
[v _RB5 `Vb ~T0 @X0 0 e@109 ]
"7171
[v _RB6 `Vb ~T0 @X0 0 e@110 ]
"7173
[v _RB7 `Vb ~T0 @X0 0 e@111 ]
"7175
[v _RCIDL `Vb ~T0 @X0 0 e@3326 ]
"7177
[v _RCIE `Vb ~T0 @X0 0 e@1165 ]
"7179
[v _RCIF `Vb ~T0 @X0 0 e@141 ]
"7181
[v _RD `Vb ~T0 @X0 0 e@3240 ]
"7183
[v _RX9 `Vb ~T0 @X0 0 e@3310 ]
"7185
[v _RX9D `Vb ~T0 @X0 0 e@3304 ]
"7187
[v _RXDTSEL `Vb ~T0 @X0 0 e@2287 ]
"7189
[v _SBOREN `Vb ~T0 @X0 0 e@2231 ]
"7191
[v _SCKP `Vb ~T0 @X0 0 e@3324 ]
"7193
[v _SCS0 `Vb ~T0 @X0 0 e@1224 ]
"7195
[v _SCS1 `Vb ~T0 @X0 0 e@1225 ]
"7197
[v _SDO1SEL `Vb ~T0 @X0 0 e@2286 ]
"7199
[v _SENDB `Vb ~T0 @X0 0 e@3315 ]
"7201
[v _SPEN `Vb ~T0 @X0 0 e@3311 ]
"7203
[v _SPLLEN `Vb ~T0 @X0 0 e@1231 ]
"7205
[v _SRCLK0 `Vb ~T0 @X0 0 e@2260 ]
"7207
[v _SRCLK1 `Vb ~T0 @X0 0 e@2261 ]
"7209
[v _SRCLK2 `Vb ~T0 @X0 0 e@2262 ]
"7211
[v _SREN `Vb ~T0 @X0 0 e@3309 ]
"7213
[v _SRLEN `Vb ~T0 @X0 0 e@2263 ]
"7215
[v _SRNQEN `Vb ~T0 @X0 0 e@2258 ]
"7217
[v _SRPR `Vb ~T0 @X0 0 e@2256 ]
"7219
[v _SRPS `Vb ~T0 @X0 0 e@2257 ]
"7221
[v _SRQEN `Vb ~T0 @X0 0 e@2259 ]
"7223
[v _SRRC1E `Vb ~T0 @X0 0 e@2264 ]
"7225
[v _SRRC2E `Vb ~T0 @X0 0 e@2265 ]
"7227
[v _SRRCKE `Vb ~T0 @X0 0 e@2266 ]
"7229
[v _SRRPE `Vb ~T0 @X0 0 e@2267 ]
"7231
[v _SRSC1E `Vb ~T0 @X0 0 e@2268 ]
"7233
[v _SRSC2E `Vb ~T0 @X0 0 e@2269 ]
"7235
[v _SRSCKE `Vb ~T0 @X0 0 e@2270 ]
"7237
[v _SRSPE `Vb ~T0 @X0 0 e@2271 ]
"7239
[v _SS1SEL `Vb ~T0 @X0 0 e@2285 ]
"7241
[v _SSP1IE `Vb ~T0 @X0 0 e@1163 ]
"7243
[v _SSP1IF `Vb ~T0 @X0 0 e@139 ]
"7245
[v _SSP2IE `Vb ~T0 @X0 0 e@1184 ]
"7247
[v _SSP2IF `Vb ~T0 @X0 0 e@160 ]
"7249
[v _STKOVF `Vb ~T0 @X0 0 e@1207 ]
"7251
[v _STKUNF `Vb ~T0 @X0 0 e@1206 ]
"7253
[v _STR1A `Vb ~T0 @X0 0 e@5296 ]
"7255
[v _STR1B `Vb ~T0 @X0 0 e@5297 ]
"7257
[v _STR1C `Vb ~T0 @X0 0 e@5298 ]
"7259
[v _STR1D `Vb ~T0 @X0 0 e@5299 ]
"7261
[v _STR1SYNC `Vb ~T0 @X0 0 e@5300 ]
"7263
[v _STR2A `Vb ~T0 @X0 0 e@5352 ]
"7265
[v _STR2B `Vb ~T0 @X0 0 e@5353 ]
"7267
[v _STR2C `Vb ~T0 @X0 0 e@5354 ]
"7269
[v _STR2D `Vb ~T0 @X0 0 e@5355 ]
"7271
[v _STR2SYNC `Vb ~T0 @X0 0 e@5356 ]
"7273
[v _SWDTEN `Vb ~T0 @X0 0 e@1208 ]
"7275
[v _SYNC `Vb ~T0 @X0 0 e@3316 ]
"7277
[v _T0CS `Vb ~T0 @X0 0 e@1197 ]
"7279
[v _T0IE `Vb ~T0 @X0 0 e@93 ]
"7281
[v _T0IF `Vb ~T0 @X0 0 e@90 ]
"7283
[v _T0SE `Vb ~T0 @X0 0 e@1196 ]
"7285
[v _T0XCS `Vb ~T0 @X0 0 e@240 ]
"7287
[v _T1CKPS0 `Vb ~T0 @X0 0 e@196 ]
"7289
[v _T1CKPS1 `Vb ~T0 @X0 0 e@197 ]
"7291
[v _T1GGO `Vb ~T0 @X0 0 e@203 ]
"7293
[v _T1GPOL `Vb ~T0 @X0 0 e@206 ]
"7295
[v _T1GSPM `Vb ~T0 @X0 0 e@204 ]
"7297
[v _T1GSS0 `Vb ~T0 @X0 0 e@200 ]
"7299
[v _T1GSS1 `Vb ~T0 @X0 0 e@201 ]
"7301
[v _T1GTM `Vb ~T0 @X0 0 e@205 ]
"7303
[v _T1GVAL `Vb ~T0 @X0 0 e@202 ]
"7305
[v _T1OSCEN `Vb ~T0 @X0 0 e@195 ]
"7307
[v _T1OSCR `Vb ~T0 @X0 0 e@1239 ]
"7309
[v _T2CKPS0 `Vb ~T0 @X0 0 e@224 ]
"7311
[v _T2CKPS1 `Vb ~T0 @X0 0 e@225 ]
"7313
[v _T2OUTPS0 `Vb ~T0 @X0 0 e@227 ]
"7315
[v _T2OUTPS1 `Vb ~T0 @X0 0 e@228 ]
"7317
[v _T2OUTPS2 `Vb ~T0 @X0 0 e@229 ]
"7319
[v _T2OUTPS3 `Vb ~T0 @X0 0 e@230 ]
"7321
[v _T4CKPS0 `Vb ~T0 @X0 0 e@8376 ]
"7323
[v _T4CKPS1 `Vb ~T0 @X0 0 e@8377 ]
"7325
[v _T4OUTPS0 `Vb ~T0 @X0 0 e@8379 ]
"7327
[v _T4OUTPS1 `Vb ~T0 @X0 0 e@8380 ]
"7329
[v _T4OUTPS2 `Vb ~T0 @X0 0 e@8381 ]
"7331
[v _T4OUTPS3 `Vb ~T0 @X0 0 e@8382 ]
"7333
[v _T6CKPS0 `Vb ~T0 @X0 0 e@8432 ]
"7335
[v _T6CKPS1 `Vb ~T0 @X0 0 e@8433 ]
"7337
[v _T6OUTPS0 `Vb ~T0 @X0 0 e@8435 ]
"7339
[v _T6OUTPS1 `Vb ~T0 @X0 0 e@8436 ]
"7341
[v _T6OUTPS2 `Vb ~T0 @X0 0 e@8437 ]
"7343
[v _T6OUTPS3 `Vb ~T0 @X0 0 e@8438 ]
"7345
[v _TMR0CS `Vb ~T0 @X0 0 e@1197 ]
"7347
[v _TMR0IE `Vb ~T0 @X0 0 e@93 ]
"7349
[v _TMR0IF `Vb ~T0 @X0 0 e@90 ]
"7351
[v _TMR0SE `Vb ~T0 @X0 0 e@1196 ]
"7353
[v _TMR1CS0 `Vb ~T0 @X0 0 e@198 ]
"7355
[v _TMR1CS1 `Vb ~T0 @X0 0 e@199 ]
"7357
[v _TMR1GE `Vb ~T0 @X0 0 e@207 ]
"7359
[v _TMR1GIE `Vb ~T0 @X0 0 e@1167 ]
"7361
[v _TMR1GIF `Vb ~T0 @X0 0 e@143 ]
"7363
[v _TMR1IE `Vb ~T0 @X0 0 e@1160 ]
"7365
[v _TMR1IF `Vb ~T0 @X0 0 e@136 ]
"7367
[v _TMR1ON `Vb ~T0 @X0 0 e@192 ]
"7369
[v _TMR2IE `Vb ~T0 @X0 0 e@1161 ]
"7371
[v _TMR2IF `Vb ~T0 @X0 0 e@137 ]
"7373
[v _TMR2ON `Vb ~T0 @X0 0 e@226 ]
"7375
[v _TMR4IE `Vb ~T0 @X0 0 e@1177 ]
"7377
[v _TMR4IF `Vb ~T0 @X0 0 e@153 ]
"7379
[v _TMR4ON `Vb ~T0 @X0 0 e@8378 ]
"7381
[v _TMR6IE `Vb ~T0 @X0 0 e@1179 ]
"7383
[v _TMR6IF `Vb ~T0 @X0 0 e@155 ]
"7385
[v _TMR6ON `Vb ~T0 @X0 0 e@8434 ]
"7387
[v _TRISA0 `Vb ~T0 @X0 0 e@1120 ]
"7389
[v _TRISA1 `Vb ~T0 @X0 0 e@1121 ]
"7391
[v _TRISA2 `Vb ~T0 @X0 0 e@1122 ]
"7393
[v _TRISA3 `Vb ~T0 @X0 0 e@1123 ]
"7395
[v _TRISA4 `Vb ~T0 @X0 0 e@1124 ]
"7397
[v _TRISA5 `Vb ~T0 @X0 0 e@1125 ]
"7399
[v _TRISA6 `Vb ~T0 @X0 0 e@1126 ]
"7401
[v _TRISA7 `Vb ~T0 @X0 0 e@1127 ]
"7403
[v _TRISB0 `Vb ~T0 @X0 0 e@1128 ]
"7405
[v _TRISB1 `Vb ~T0 @X0 0 e@1129 ]
"7407
[v _TRISB2 `Vb ~T0 @X0 0 e@1130 ]
"7409
[v _TRISB3 `Vb ~T0 @X0 0 e@1131 ]
"7411
[v _TRISB4 `Vb ~T0 @X0 0 e@1132 ]
"7413
[v _TRISB5 `Vb ~T0 @X0 0 e@1133 ]
"7415
[v _TRISB6 `Vb ~T0 @X0 0 e@1134 ]
"7417
[v _TRISB7 `Vb ~T0 @X0 0 e@1135 ]
"7419
[v _TRMT `Vb ~T0 @X0 0 e@3313 ]
"7421
[v _TSEN `Vb ~T0 @X0 0 e@2237 ]
"7423
[v _TSRNG `Vb ~T0 @X0 0 e@2236 ]
"7425
[v _TUN0 `Vb ~T0 @X0 0 e@1216 ]
"7427
[v _TUN1 `Vb ~T0 @X0 0 e@1217 ]
"7429
[v _TUN2 `Vb ~T0 @X0 0 e@1218 ]
"7431
[v _TUN3 `Vb ~T0 @X0 0 e@1219 ]
"7433
[v _TUN4 `Vb ~T0 @X0 0 e@1220 ]
"7435
[v _TUN5 `Vb ~T0 @X0 0 e@1221 ]
"7437
[v _TX9 `Vb ~T0 @X0 0 e@3318 ]
"7439
[v _TX9D `Vb ~T0 @X0 0 e@3312 ]
"7441
[v _TXCKSEL `Vb ~T0 @X0 0 e@2288 ]
"7443
[v _TXEN `Vb ~T0 @X0 0 e@3317 ]
"7445
[v _TXIE `Vb ~T0 @X0 0 e@1164 ]
"7447
[v _TXIF `Vb ~T0 @X0 0 e@140 ]
"7449
[v _WDTPS0 `Vb ~T0 @X0 0 e@1209 ]
"7451
[v _WDTPS1 `Vb ~T0 @X0 0 e@1210 ]
"7453
[v _WDTPS2 `Vb ~T0 @X0 0 e@1211 ]
"7455
[v _WDTPS3 `Vb ~T0 @X0 0 e@1212 ]
"7457
[v _WDTPS4 `Vb ~T0 @X0 0 e@1213 ]
"7459
[v _WPUA5 `Vb ~T0 @X0 0 e@4197 ]
"7461
[v _WPUB0 `Vb ~T0 @X0 0 e@4200 ]
"7463
[v _WPUB1 `Vb ~T0 @X0 0 e@4201 ]
"7465
[v _WPUB2 `Vb ~T0 @X0 0 e@4202 ]
"7467
[v _WPUB3 `Vb ~T0 @X0 0 e@4203 ]
"7469
[v _WPUB4 `Vb ~T0 @X0 0 e@4204 ]
"7471
[v _WPUB5 `Vb ~T0 @X0 0 e@4205 ]
"7473
[v _WPUB6 `Vb ~T0 @X0 0 e@4206 ]
"7475
[v _WPUB7 `Vb ~T0 @X0 0 e@4207 ]
"7477
[v _WR `Vb ~T0 @X0 0 e@3241 ]
"7479
[v _WREN `Vb ~T0 @X0 0 e@3242 ]
"7481
[v _WRERR `Vb ~T0 @X0 0 e@3243 ]
"7483
[v _WUE `Vb ~T0 @X0 0 e@3321 ]
"7485
[v _ZERO `Vb ~T0 @X0 0 e@26 ]
"7487
[v _Z_SHAD `Vb ~T0 @X0 0 e@32546 ]
"7489
[v _nBOR `Vb ~T0 @X0 0 e@1200 ]
"7491
[v _nPD `Vb ~T0 @X0 0 e@27 ]
"7493
[v _nPOR `Vb ~T0 @X0 0 e@1201 ]
"7495
[v _nRI `Vb ~T0 @X0 0 e@1202 ]
"7497
[v _nRMCLR `Vb ~T0 @X0 0 e@1203 ]
"7499
[v _nT1SYNC `Vb ~T0 @X0 0 e@194 ]
"7501
[v _nTO `Vb ~T0 @X0 0 e@28 ]
"7503
[v _nWPUEN `Vb ~T0 @X0 0 e@1199 ]
[; ;stdlib.h: 4: typedef int ptrdiff_t;
[; ;stdlib.h: 5: typedef unsigned size_t;
[; ;stdlib.h: 6: typedef unsigned short wchar_t;
[; ;stdlib.h: 16: extern int errno;
[; ;stdlib.h: 27: typedef struct {
[; ;stdlib.h: 28: int rem;
[; ;stdlib.h: 29: int quot;
[; ;stdlib.h: 30: } div_t;
[; ;stdlib.h: 31: typedef struct {
[; ;stdlib.h: 32: unsigned rem;
[; ;stdlib.h: 33: unsigned quot;
[; ;stdlib.h: 34: } udiv_t;
[; ;stdlib.h: 35: typedef struct {
[; ;stdlib.h: 36: long quot;
[; ;stdlib.h: 37: long rem;
[; ;stdlib.h: 38: } ldiv_t;
[; ;stdlib.h: 39: typedef struct {
[; ;stdlib.h: 40: unsigned long quot;
[; ;stdlib.h: 41: unsigned long rem;
[; ;stdlib.h: 42: } uldiv_t;
[; ;stdlib.h: 65: extern double atof(const char *);
[; ;stdlib.h: 66: extern double strtod(const char *, const char **);
[; ;stdlib.h: 67: extern int atoi(const char *);
[; ;stdlib.h: 68: extern unsigned xtoi(const char *);
[; ;stdlib.h: 69: extern long atol(const char *);
[; ;stdlib.h: 70: extern long strtol(const char *, char **, int);
[; ;stdlib.h: 72: extern int rand(void);
[; ;stdlib.h: 73: extern void srand(unsigned int);
[; ;stdlib.h: 74: extern void * calloc(size_t, size_t);
[; ;stdlib.h: 75: extern div_t div(int numer, int denom);
[; ;stdlib.h: 76: extern udiv_t udiv(unsigned numer, unsigned denom);
[; ;stdlib.h: 77: extern ldiv_t ldiv(long numer, long denom);
[; ;stdlib.h: 78: extern uldiv_t uldiv(unsigned long numer,unsigned long denom);
[; ;stdlib.h: 79: extern unsigned long _lrotl(unsigned long value, unsigned int shift);
[; ;stdlib.h: 80: extern unsigned long _lrotr(unsigned long value, unsigned int shift);
[; ;stdlib.h: 81: extern unsigned int _rotl(unsigned int value, unsigned int shift);
[; ;stdlib.h: 82: extern unsigned int _rotr(unsigned int value, unsigned int shift);
[; ;stdlib.h: 87: extern void * malloc(size_t);
[; ;stdlib.h: 88: extern void free(void *);
[; ;stdlib.h: 89: extern void * realloc(void *, size_t);
[; ;stdlib.h: 91: extern void abort(void);
[; ;stdlib.h: 92: extern void exit(int);
[; ;stdlib.h: 93: extern int atexit(void (*)(void));
[; ;stdlib.h: 94: extern char * getenv(const char *);
[; ;stdlib.h: 95: extern char ** environ;
[; ;stdlib.h: 96: extern int system(char *);
[; ;stdlib.h: 97: extern void qsort(void *, size_t, size_t, int (*)(const void *, const void *));
[; ;stdlib.h: 98: extern void * bsearch(const void *, void *, size_t, size_t, int(*)(const void *, const void *));
[; ;stdlib.h: 99: extern int abs(int);
[; ;stdlib.h: 100: extern long labs(long);
[; ;stdlib.h: 103: extern char * itoa(char * buf, int val, int base);
[; ;stdlib.h: 104: extern char * utoa(char * buf, unsigned val, int base);
[; ;stdlib.h: 109: extern char * ltoa(char * buf, long val, int base);
[; ;stdlib.h: 110: extern char * ultoa(char * buf, unsigned long val, int base);
[; ;stdlib.h: 112: extern char * ftoa(float f, int * status);
[; ;pic16lf1827.h: 44: extern volatile unsigned char INDF0 @ 0x000;
"46 C:\Program Files (x86)\Microchip\xc8\v1.10\include\pic16lf1827.h
[; ;pic16lf1827.h: 46: asm("INDF0 equ 00h");
[; <" INDF0 equ 00h ;# ">
[; ;pic16lf1827.h: 49: typedef union {
[; ;pic16lf1827.h: 50: struct {
[; ;pic16lf1827.h: 51: unsigned INDF0 :8;
[; ;pic16lf1827.h: 52: };
[; ;pic16lf1827.h: 53: } INDF0bits_t;
[; ;pic16lf1827.h: 54: extern volatile INDF0bits_t INDF0bits @ 0x000;
[; ;pic16lf1827.h: 63: extern volatile unsigned char INDF1 @ 0x001;
"65
[; ;pic16lf1827.h: 65: asm("INDF1 equ 01h");
[; <" INDF1 equ 01h ;# ">
[; ;pic16lf1827.h: 68: typedef union {
[; ;pic16lf1827.h: 69: struct {
[; ;pic16lf1827.h: 70: unsigned INDF1 :8;
[; ;pic16lf1827.h: 71: };
[; ;pic16lf1827.h: 72: } INDF1bits_t;
[; ;pic16lf1827.h: 73: extern volatile INDF1bits_t INDF1bits @ 0x001;
[; ;pic16lf1827.h: 82: extern volatile unsigned char PCL @ 0x002;
"84
[; ;pic16lf1827.h: 84: asm("PCL equ 02h");
[; <" PCL equ 02h ;# ">
[; ;pic16lf1827.h: 87: typedef union {
[; ;pic16lf1827.h: 88: struct {
[; ;pic16lf1827.h: 89: unsigned PCL :8;
[; ;pic16lf1827.h: 90: };
[; ;pic16lf1827.h: 91: } PCLbits_t;
[; ;pic16lf1827.h: 92: extern volatile PCLbits_t PCLbits @ 0x002;
[; ;pic16lf1827.h: 101: extern volatile unsigned char STATUS @ 0x003;
"103
[; ;pic16lf1827.h: 103: asm("STATUS equ 03h");
[; <" STATUS equ 03h ;# ">
[; ;pic16lf1827.h: 106: typedef union {
[; ;pic16lf1827.h: 107: struct {
[; ;pic16lf1827.h: 108: unsigned C :1;
[; ;pic16lf1827.h: 109: unsigned DC :1;
[; ;pic16lf1827.h: 110: unsigned Z :1;
[; ;pic16lf1827.h: 111: unsigned nPD :1;
[; ;pic16lf1827.h: 112: unsigned nTO :1;
[; ;pic16lf1827.h: 113: };
[; ;pic16lf1827.h: 114: struct {
[; ;pic16lf1827.h: 115: unsigned CARRY :1;
[; ;pic16lf1827.h: 116: };
[; ;pic16lf1827.h: 117: struct {
[; ;pic16lf1827.h: 118: unsigned :2;
[; ;pic16lf1827.h: 119: unsigned ZERO :1;
[; ;pic16lf1827.h: 120: };
[; ;pic16lf1827.h: 121: } STATUSbits_t;
[; ;pic16lf1827.h: 122: extern volatile STATUSbits_t STATUSbits @ 0x003;
[; ;pic16lf1827.h: 161: extern volatile unsigned short FSR0 @ 0x004;
[; ;pic16lf1827.h: 164: extern volatile unsigned char FSR0L @ 0x004;
"166
[; ;pic16lf1827.h: 166: asm("FSR0L equ 04h");
[; <" FSR0L equ 04h ;# ">
[; ;pic16lf1827.h: 169: typedef union {
[; ;pic16lf1827.h: 170: struct {
[; ;pic16lf1827.h: 171: unsigned FSR0L :8;
[; ;pic16lf1827.h: 172: };
[; ;pic16lf1827.h: 173: } FSR0Lbits_t;
[; ;pic16lf1827.h: 174: extern volatile FSR0Lbits_t FSR0Lbits @ 0x004;
[; ;pic16lf1827.h: 183: extern volatile unsigned char FSR0H @ 0x005;
"185
[; ;pic16lf1827.h: 185: asm("FSR0H equ 05h");
[; <" FSR0H equ 05h ;# ">
[; ;pic16lf1827.h: 188: typedef union {
[; ;pic16lf1827.h: 189: struct {
[; ;pic16lf1827.h: 190: unsigned FSR0H :8;
[; ;pic16lf1827.h: 191: };
[; ;pic16lf1827.h: 192: } FSR0Hbits_t;
[; ;pic16lf1827.h: 193: extern volatile FSR0Hbits_t FSR0Hbits @ 0x005;
[; ;pic16lf1827.h: 202: extern volatile unsigned short FSR1 @ 0x006;
[; ;pic16lf1827.h: 205: extern volatile unsigned char FSR1L @ 0x006;
"207
[; ;pic16lf1827.h: 207: asm("FSR1L equ 06h");
[; <" FSR1L equ 06h ;# ">
[; ;pic16lf1827.h: 210: typedef union {
[; ;pic16lf1827.h: 211: struct {
[; ;pic16lf1827.h: 212: unsigned FSR1L :8;
[; ;pic16lf1827.h: 213: };
[; ;pic16lf1827.h: 214: } FSR1Lbits_t;
[; ;pic16lf1827.h: 215: extern volatile FSR1Lbits_t FSR1Lbits @ 0x006;
[; ;pic16lf1827.h: 224: extern volatile unsigned char FSR1H @ 0x007;
"226
[; ;pic16lf1827.h: 226: asm("FSR1H equ 07h");
[; <" FSR1H equ 07h ;# ">
[; ;pic16lf1827.h: 229: typedef union {
[; ;pic16lf1827.h: 230: struct {
[; ;pic16lf1827.h: 231: unsigned FSR1H :8;
[; ;pic16lf1827.h: 232: };
[; ;pic16lf1827.h: 233: } FSR1Hbits_t;
[; ;pic16lf1827.h: 234: extern volatile FSR1Hbits_t FSR1Hbits @ 0x007;
[; ;pic16lf1827.h: 243: extern volatile unsigned char BSR @ 0x008;
"245
[; ;pic16lf1827.h: 245: asm("BSR equ 08h");
[; <" BSR equ 08h ;# ">
[; ;pic16lf1827.h: 248: typedef union {
[; ;pic16lf1827.h: 249: struct {
[; ;pic16lf1827.h: 250: unsigned BSR0 :1;
[; ;pic16lf1827.h: 251: unsigned BSR1 :1;
[; ;pic16lf1827.h: 252: unsigned BSR2 :1;
[; ;pic16lf1827.h: 253: unsigned BSR3 :1;
[; ;pic16lf1827.h: 254: unsigned BSR4 :1;
[; ;pic16lf1827.h: 255: };
[; ;pic16lf1827.h: 256: struct {
[; ;pic16lf1827.h: 257: unsigned BSR :5;
[; ;pic16lf1827.h: 258: };
[; ;pic16lf1827.h: 259: } BSRbits_t;
[; ;pic16lf1827.h: 260: extern volatile BSRbits_t BSRbits @ 0x008;
[; ;pic16lf1827.h: 294: extern volatile unsigned char WREG @ 0x009;
"296
[; ;pic16lf1827.h: 296: asm("WREG equ 09h");
[; <" WREG equ 09h ;# ">
[; ;pic16lf1827.h: 299: typedef union {
[; ;pic16lf1827.h: 300: struct {
[; ;pic16lf1827.h: 301: unsigned WREG0 :8;
[; ;pic16lf1827.h: 302: };
[; ;pic16lf1827.h: 303: } WREGbits_t;
[; ;pic16lf1827.h: 304: extern volatile WREGbits_t WREGbits @ 0x009;
[; ;pic16lf1827.h: 313: extern volatile unsigned char PCLATH @ 0x00A;
"315
[; ;pic16lf1827.h: 315: asm("PCLATH equ 0Ah");
[; <" PCLATH equ 0Ah ;# ">
[; ;pic16lf1827.h: 318: typedef union {
[; ;pic16lf1827.h: 319: struct {
[; ;pic16lf1827.h: 320: unsigned PCLATH :7;
[; ;pic16lf1827.h: 321: };
[; ;pic16lf1827.h: 322: } PCLATHbits_t;
[; ;pic16lf1827.h: 323: extern volatile PCLATHbits_t PCLATHbits @ 0x00A;
[; ;pic16lf1827.h: 332: extern volatile unsigned char INTCON @ 0x00B;
"334
[; ;pic16lf1827.h: 334: asm("INTCON equ 0Bh");
[; <" INTCON equ 0Bh ;# ">
[; ;pic16lf1827.h: 337: typedef union {
[; ;pic16lf1827.h: 338: struct {
[; ;pic16lf1827.h: 339: unsigned IOCIF :1;
[; ;pic16lf1827.h: 340: unsigned INTF :1;
[; ;pic16lf1827.h: 341: unsigned TMR0IF :1;
[; ;pic16lf1827.h: 342: unsigned IOCIE :1;
[; ;pic16lf1827.h: 343: unsigned INTE :1;
[; ;pic16lf1827.h: 344: unsigned TMR0IE :1;
[; ;pic16lf1827.h: 345: unsigned PEIE :1;
[; ;pic16lf1827.h: 346: unsigned GIE :1;
[; ;pic16lf1827.h: 347: };
[; ;pic16lf1827.h: 348: struct {
[; ;pic16lf1827.h: 349: unsigned :2;
[; ;pic16lf1827.h: 350: unsigned T0IF :1;
[; ;pic16lf1827.h: 351: unsigned :2;
[; ;pic16lf1827.h: 352: unsigned T0IE :1;
[; ;pic16lf1827.h: 353: };
[; ;pic16lf1827.h: 354: } INTCONbits_t;
[; ;pic16lf1827.h: 355: extern volatile INTCONbits_t INTCONbits @ 0x00B;
[; ;pic16lf1827.h: 409: extern volatile unsigned char PORTA @ 0x00C;
"411
[; ;pic16lf1827.h: 411: asm("PORTA equ 0Ch");
[; <" PORTA equ 0Ch ;# ">
[; ;pic16lf1827.h: 414: typedef union {
[; ;pic16lf1827.h: 415: struct {
[; ;pic16lf1827.h: 416: unsigned RA0 :1;
[; ;pic16lf1827.h: 417: unsigned RA1 :1;
[; ;pic16lf1827.h: 418: unsigned RA2 :1;
[; ;pic16lf1827.h: 419: unsigned RA3 :1;
[; ;pic16lf1827.h: 420: unsigned RA4 :1;
[; ;pic16lf1827.h: 421: unsigned RA5 :1;
[; ;pic16lf1827.h: 422: unsigned RA6 :1;
[; ;pic16lf1827.h: 423: unsigned RA7 :1;
[; ;pic16lf1827.h: 424: };
[; ;pic16lf1827.h: 425: } PORTAbits_t;
[; ;pic16lf1827.h: 426: extern volatile PORTAbits_t PORTAbits @ 0x00C;
[; ;pic16lf1827.h: 470: extern volatile unsigned char PORTB @ 0x00D;
"472
[; ;pic16lf1827.h: 472: asm("PORTB equ 0Dh");
[; <" PORTB equ 0Dh ;# ">
[; ;pic16lf1827.h: 475: typedef union {
[; ;pic16lf1827.h: 476: struct {
[; ;pic16lf1827.h: 477: unsigned RB0 :1;
[; ;pic16lf1827.h: 478: unsigned RB1 :1;
[; ;pic16lf1827.h: 479: unsigned RB2 :1;
[; ;pic16lf1827.h: 480: unsigned RB3 :1;
[; ;pic16lf1827.h: 481: unsigned RB4 :1;
[; ;pic16lf1827.h: 482: unsigned RB5 :1;
[; ;pic16lf1827.h: 483: unsigned RB6 :1;
[; ;pic16lf1827.h: 484: unsigned RB7 :1;
[; ;pic16lf1827.h: 485: };
[; ;pic16lf1827.h: 486: } PORTBbits_t;
[; ;pic16lf1827.h: 487: extern volatile PORTBbits_t PORTBbits @ 0x00D;
[; ;pic16lf1827.h: 531: extern volatile unsigned char PIR1 @ 0x011;
"533
[; ;pic16lf1827.h: 533: asm("PIR1 equ 011h");
[; <" PIR1 equ 011h ;# ">
[; ;pic16lf1827.h: 536: typedef union {
[; ;pic16lf1827.h: 537: struct {
[; ;pic16lf1827.h: 538: unsigned TMR1IF :1;
[; ;pic16lf1827.h: 539: unsigned TMR2IF :1;
[; ;pic16lf1827.h: 540: unsigned CCP1IF :1;
[; ;pic16lf1827.h: 541: unsigned SSP1IF :1;
[; ;pic16lf1827.h: 542: unsigned TXIF :1;
[; ;pic16lf1827.h: 543: unsigned RCIF :1;
[; ;pic16lf1827.h: 544: unsigned ADIF :1;
[; ;pic16lf1827.h: 545: unsigned TMR1GIF :1;
[; ;pic16lf1827.h: 546: };
[; ;pic16lf1827.h: 547: } PIR1bits_t;
[; ;pic16lf1827.h: 548: extern volatile PIR1bits_t PIR1bits @ 0x011;
[; ;pic16lf1827.h: 592: extern volatile unsigned char PIR2 @ 0x012;
"594
[; ;pic16lf1827.h: 594: asm("PIR2 equ 012h");
[; <" PIR2 equ 012h ;# ">
[; ;pic16lf1827.h: 597: typedef union {
[; ;pic16lf1827.h: 598: struct {
[; ;pic16lf1827.h: 599: unsigned CCP2IF :1;
[; ;pic16lf1827.h: 600: unsigned :2;
[; ;pic16lf1827.h: 601: unsigned BCL1IF :1;
[; ;pic16lf1827.h: 602: unsigned EEIF :1;
[; ;pic16lf1827.h: 603: unsigned C1IF :1;
[; ;pic16lf1827.h: 604: unsigned C2IF :1;
[; ;pic16lf1827.h: 605: unsigned OSFIF :1;
[; ;pic16lf1827.h: 606: };
[; ;pic16lf1827.h: 607: } PIR2bits_t;
[; ;pic16lf1827.h: 608: extern volatile PIR2bits_t PIR2bits @ 0x012;
[; ;pic16lf1827.h: 642: extern volatile unsigned char PIR3 @ 0x013;
"644
[; ;pic16lf1827.h: 644: asm("PIR3 equ 013h");
[; <" PIR3 equ 013h ;# ">
[; ;pic16lf1827.h: 647: typedef union {
[; ;pic16lf1827.h: 648: struct {
[; ;pic16lf1827.h: 649: unsigned :1;
[; ;pic16lf1827.h: 650: unsigned TMR4IF :1;
[; ;pic16lf1827.h: 651: unsigned :1;
[; ;pic16lf1827.h: 652: unsigned TMR6IF :1;
[; ;pic16lf1827.h: 653: unsigned CCP3IF :1;
[; ;pic16lf1827.h: 654: unsigned CCP4IF :1;
[; ;pic16lf1827.h: 655: };
[; ;pic16lf1827.h: 656: } PIR3bits_t;
[; ;pic16lf1827.h: 657: extern volatile PIR3bits_t PIR3bits @ 0x013;
[; ;pic16lf1827.h: 681: extern volatile unsigned char PIR4 @ 0x014;
"683
[; ;pic16lf1827.h: 683: asm("PIR4 equ 014h");
[; <" PIR4 equ 014h ;# ">
[; ;pic16lf1827.h: 686: typedef union {
[; ;pic16lf1827.h: 687: struct {
[; ;pic16lf1827.h: 688: unsigned SSP2IF :1;
[; ;pic16lf1827.h: 689: unsigned BCL2IF :1;
[; ;pic16lf1827.h: 690: };
[; ;pic16lf1827.h: 691: } PIR4bits_t;
[; ;pic16lf1827.h: 692: extern volatile PIR4bits_t PIR4bits @ 0x014;
[; ;pic16lf1827.h: 706: extern volatile unsigned char TMR0 @ 0x015;
"708
[; ;pic16lf1827.h: 708: asm("TMR0 equ 015h");
[; <" TMR0 equ 015h ;# ">
[; ;pic16lf1827.h: 711: typedef union {
[; ;pic16lf1827.h: 712: struct {
[; ;pic16lf1827.h: 713: unsigned TMR0 :8;
[; ;pic16lf1827.h: 714: };
[; ;pic16lf1827.h: 715: } TMR0bits_t;
[; ;pic16lf1827.h: 716: extern volatile TMR0bits_t TMR0bits @ 0x015;
[; ;pic16lf1827.h: 725: extern volatile unsigned short TMR1 @ 0x016;
"727
[; ;pic16lf1827.h: 727: asm("TMR1 equ 016h");
[; <" TMR1 equ 016h ;# ">
[; ;pic16lf1827.h: 731: extern volatile unsigned char TMR1L @ 0x016;
"733
[; ;pic16lf1827.h: 733: asm("TMR1L equ 016h");
[; <" TMR1L equ 016h ;# ">
[; ;pic16lf1827.h: 736: typedef union {
[; ;pic16lf1827.h: 737: struct {
[; ;pic16lf1827.h: 738: unsigned TMR1L :8;
[; ;pic16lf1827.h: 739: };
[; ;pic16lf1827.h: 740: } TMR1Lbits_t;
[; ;pic16lf1827.h: 741: extern volatile TMR1Lbits_t TMR1Lbits @ 0x016;
[; ;pic16lf1827.h: 750: extern volatile unsigned char TMR1H @ 0x017;
"752
[; ;pic16lf1827.h: 752: asm("TMR1H equ 017h");
[; <" TMR1H equ 017h ;# ">
[; ;pic16lf1827.h: 755: typedef union {
[; ;pic16lf1827.h: 756: struct {
[; ;pic16lf1827.h: 757: unsigned TMR1H :8;
[; ;pic16lf1827.h: 758: };
[; ;pic16lf1827.h: 759: } TMR1Hbits_t;
[; ;pic16lf1827.h: 760: extern volatile TMR1Hbits_t TMR1Hbits @ 0x017;
[; ;pic16lf1827.h: 769: extern volatile unsigned char T1CON @ 0x018;
"771
[; ;pic16lf1827.h: 771: asm("T1CON equ 018h");
[; <" T1CON equ 018h ;# ">
[; ;pic16lf1827.h: 774: typedef union {
[; ;pic16lf1827.h: 775: struct {
[; ;pic16lf1827.h: 776: unsigned TMR1ON :1;
[; ;pic16lf1827.h: 777: unsigned :1;
[; ;pic16lf1827.h: 778: unsigned nT1SYNC :1;
[; ;pic16lf1827.h: 779: unsigned T1OSCEN :1;
[; ;pic16lf1827.h: 780: unsigned T1CKPS0 :1;
[; ;pic16lf1827.h: 781: unsigned T1CKPS1 :1;
[; ;pic16lf1827.h: 782: unsigned TMR1CS0 :1;
[; ;pic16lf1827.h: 783: unsigned TMR1CS1 :1;
[; ;pic16lf1827.h: 784: };
[; ;pic16lf1827.h: 785: struct {
[; ;pic16lf1827.h: 786: unsigned :4;
[; ;pic16lf1827.h: 787: unsigned T1CKPS :2;
[; ;pic16lf1827.h: 788: unsigned TMR1CS :2;
[; ;pic16lf1827.h: 789: };
[; ;pic16lf1827.h: 790: } T1CONbits_t;
[; ;pic16lf1827.h: 791: extern volatile T1CONbits_t T1CONbits @ 0x018;
[; ;pic16lf1827.h: 840: extern volatile unsigned char T1GCON @ 0x019;
"842
[; ;pic16lf1827.h: 842: asm("T1GCON equ 019h");
[; <" T1GCON equ 019h ;# ">
[; ;pic16lf1827.h: 845: typedef union {
[; ;pic16lf1827.h: 846: struct {
[; ;pic16lf1827.h: 847: unsigned T1GSS0 :1;
[; ;pic16lf1827.h: 848: unsigned T1GSS1 :1;
[; ;pic16lf1827.h: 849: unsigned T1GVAL :1;
[; ;pic16lf1827.h: 850: unsigned T1GGO :1;
[; ;pic16lf1827.h: 851: unsigned T1GSPM :1;
[; ;pic16lf1827.h: 852: unsigned T1GTM :1;
[; ;pic16lf1827.h: 853: unsigned T1GPOL :1;
[; ;pic16lf1827.h: 854: unsigned TMR1GE :1;
[; ;pic16lf1827.h: 855: };
[; ;pic16lf1827.h: 856: struct {
[; ;pic16lf1827.h: 857: unsigned T1GSS :2;
[; ;pic16lf1827.h: 858: };
[; ;pic16lf1827.h: 859: } T1GCONbits_t;
[; ;pic16lf1827.h: 860: extern volatile T1GCONbits_t T1GCONbits @ 0x019;
[; ;pic16lf1827.h: 909: extern volatile unsigned char TMR2 @ 0x01A;
"911
[; ;pic16lf1827.h: 911: asm("TMR2 equ 01Ah");
[; <" TMR2 equ 01Ah ;# ">
[; ;pic16lf1827.h: 914: typedef union {
[; ;pic16lf1827.h: 915: struct {
[; ;pic16lf1827.h: 916: unsigned TMR2 :8;
[; ;pic16lf1827.h: 917: };
[; ;pic16lf1827.h: 918: } TMR2bits_t;
[; ;pic16lf1827.h: 919: extern volatile TMR2bits_t TMR2bits @ 0x01A;
[; ;pic16lf1827.h: 928: extern volatile unsigned char PR2 @ 0x01B;
"930
[; ;pic16lf1827.h: 930: asm("PR2 equ 01Bh");
[; <" PR2 equ 01Bh ;# ">
[; ;pic16lf1827.h: 933: typedef union {
[; ;pic16lf1827.h: 934: struct {
[; ;pic16lf1827.h: 935: unsigned PR2 :8;
[; ;pic16lf1827.h: 936: };
[; ;pic16lf1827.h: 937: } PR2bits_t;
[; ;pic16lf1827.h: 938: extern volatile PR2bits_t PR2bits @ 0x01B;
[; ;pic16lf1827.h: 947: extern volatile unsigned char T2CON @ 0x01C;
"949
[; ;pic16lf1827.h: 949: asm("T2CON equ 01Ch");
[; <" T2CON equ 01Ch ;# ">
[; ;pic16lf1827.h: 952: typedef union {
[; ;pic16lf1827.h: 953: struct {
[; ;pic16lf1827.h: 954: unsigned T2CKPS0 :1;
[; ;pic16lf1827.h: 955: unsigned T2CKPS1 :1;
[; ;pic16lf1827.h: 956: unsigned TMR2ON :1;
[; ;pic16lf1827.h: 957: unsigned T2OUTPS0 :1;
[; ;pic16lf1827.h: 958: unsigned T2OUTPS1 :1;
[; ;pic16lf1827.h: 959: unsigned T2OUTPS2 :1;
[; ;pic16lf1827.h: 960: unsigned T2OUTPS3 :1;
[; ;pic16lf1827.h: 961: };
[; ;pic16lf1827.h: 962: struct {
[; ;pic16lf1827.h: 963: unsigned T2CKPS :2;
[; ;pic16lf1827.h: 964: unsigned :1;
[; ;pic16lf1827.h: 965: unsigned T2OUTPS :4;
[; ;pic16lf1827.h: 966: };
[; ;pic16lf1827.h: 967: } T2CONbits_t;
[; ;pic16lf1827.h: 968: extern volatile T2CONbits_t T2CONbits @ 0x01C;
[; ;pic16lf1827.h: 1017: extern volatile unsigned char CPSCON0 @ 0x01E;
"1019
[; ;pic16lf1827.h: 1019: asm("CPSCON0 equ 01Eh");
[; <" CPSCON0 equ 01Eh ;# ">
[; ;pic16lf1827.h: 1022: typedef union {
[; ;pic16lf1827.h: 1023: struct {
[; ;pic16lf1827.h: 1024: unsigned T0XCS :1;
[; ;pic16lf1827.h: 1025: unsigned CPSOUT :1;
[; ;pic16lf1827.h: 1026: unsigned CPSRNG0 :1;
[; ;pic16lf1827.h: 1027: unsigned CPSRNG1 :1;
[; ;pic16lf1827.h: 1028: unsigned :3;
[; ;pic16lf1827.h: 1029: unsigned CPSON :1;
[; ;pic16lf1827.h: 1030: };
[; ;pic16lf1827.h: 1031: struct {
[; ;pic16lf1827.h: 1032: unsigned :2;
[; ;pic16lf1827.h: 1033: unsigned CPSRNG :2;
[; ;pic16lf1827.h: 1034: };
[; ;pic16lf1827.h: 1035: } CPSCON0bits_t;
[; ;pic16lf1827.h: 1036: extern volatile CPSCON0bits_t CPSCON0bits @ 0x01E;
[; ;pic16lf1827.h: 1070: extern volatile unsigned char CPSCON1 @ 0x01F;
"1072
[; ;pic16lf1827.h: 1072: asm("CPSCON1 equ 01Fh");
[; <" CPSCON1 equ 01Fh ;# ">
[; ;pic16lf1827.h: 1075: typedef union {
[; ;pic16lf1827.h: 1076: struct {
[; ;pic16lf1827.h: 1077: unsigned CPSCH0 :1;
[; ;pic16lf1827.h: 1078: unsigned CPSCH1 :1;
[; ;pic16lf1827.h: 1079: unsigned CPSCH2 :1;
[; ;pic16lf1827.h: 1080: unsigned CPSCH3 :1;
[; ;pic16lf1827.h: 1081: };
[; ;pic16lf1827.h: 1082: struct {
[; ;pic16lf1827.h: 1083: unsigned CPSCH :4;
[; ;pic16lf1827.h: 1084: };
[; ;pic16lf1827.h: 1085: } CPSCON1bits_t;
[; ;pic16lf1827.h: 1086: extern volatile CPSCON1bits_t CPSCON1bits @ 0x01F;
[; ;pic16lf1827.h: 1115: extern volatile unsigned char TRISA @ 0x08C;
"1117
[; ;pic16lf1827.h: 1117: asm("TRISA equ 08Ch");
[; <" TRISA equ 08Ch ;# ">
[; ;pic16lf1827.h: 1120: typedef union {
[; ;pic16lf1827.h: 1121: struct {
[; ;pic16lf1827.h: 1122: unsigned TRISA0 :1;
[; ;pic16lf1827.h: 1123: unsigned TRISA1 :1;
[; ;pic16lf1827.h: 1124: unsigned TRISA2 :1;
[; ;pic16lf1827.h: 1125: unsigned TRISA3 :1;
[; ;pic16lf1827.h: 1126: unsigned TRISA4 :1;
[; ;pic16lf1827.h: 1127: unsigned TRISA5 :1;
[; ;pic16lf1827.h: 1128: unsigned TRISA6 :1;
[; ;pic16lf1827.h: 1129: unsigned TRISA7 :1;
[; ;pic16lf1827.h: 1130: };
[; ;pic16lf1827.h: 1131: } TRISAbits_t;
[; ;pic16lf1827.h: 1132: extern volatile TRISAbits_t TRISAbits @ 0x08C;
[; ;pic16lf1827.h: 1176: extern volatile unsigned char TRISB @ 0x08D;
"1178
[; ;pic16lf1827.h: 1178: asm("TRISB equ 08Dh");
[; <" TRISB equ 08Dh ;# ">
[; ;pic16lf1827.h: 1181: typedef union {
[; ;pic16lf1827.h: 1182: struct {
[; ;pic16lf1827.h: 1183: unsigned TRISB0 :1;
[; ;pic16lf1827.h: 1184: unsigned TRISB1 :1;
[; ;pic16lf1827.h: 1185: unsigned TRISB2 :1;
[; ;pic16lf1827.h: 1186: unsigned TRISB3 :1;
[; ;pic16lf1827.h: 1187: unsigned TRISB4 :1;
[; ;pic16lf1827.h: 1188: unsigned TRISB5 :1;
[; ;pic16lf1827.h: 1189: unsigned TRISB6 :1;
[; ;pic16lf1827.h: 1190: unsigned TRISB7 :1;
[; ;pic16lf1827.h: 1191: };
[; ;pic16lf1827.h: 1192: } TRISBbits_t;
[; ;pic16lf1827.h: 1193: extern volatile TRISBbits_t TRISBbits @ 0x08D;
[; ;pic16lf1827.h: 1237: extern volatile unsigned char PIE1 @ 0x091;
"1239
[; ;pic16lf1827.h: 1239: asm("PIE1 equ 091h");
[; <" PIE1 equ 091h ;# ">
[; ;pic16lf1827.h: 1242: typedef union {
[; ;pic16lf1827.h: 1243: struct {
[; ;pic16lf1827.h: 1244: unsigned TMR1IE :1;
[; ;pic16lf1827.h: 1245: unsigned TMR2IE :1;
[; ;pic16lf1827.h: 1246: unsigned CCP1IE :1;
[; ;pic16lf1827.h: 1247: unsigned SSP1IE :1;
[; ;pic16lf1827.h: 1248: unsigned TXIE :1;
[; ;pic16lf1827.h: 1249: unsigned RCIE :1;
[; ;pic16lf1827.h: 1250: unsigned ADIE :1;
[; ;pic16lf1827.h: 1251: unsigned TMR1GIE :1;
[; ;pic16lf1827.h: 1252: };
[; ;pic16lf1827.h: 1253: } PIE1bits_t;
[; ;pic16lf1827.h: 1254: extern volatile PIE1bits_t PIE1bits @ 0x091;
[; ;pic16lf1827.h: 1298: extern volatile unsigned char PIE2 @ 0x092;
"1300
[; ;pic16lf1827.h: 1300: asm("PIE2 equ 092h");
[; <" PIE2 equ 092h ;# ">
[; ;pic16lf1827.h: 1303: typedef union {
[; ;pic16lf1827.h: 1304: struct {
[; ;pic16lf1827.h: 1305: unsigned CCP2IE :1;
[; ;pic16lf1827.h: 1306: unsigned :2;
[; ;pic16lf1827.h: 1307: unsigned BCL1IE :1;
[; ;pic16lf1827.h: 1308: unsigned EEIE :1;
[; ;pic16lf1827.h: 1309: unsigned C1IE :1;
[; ;pic16lf1827.h: 1310: unsigned C2IE :1;
[; ;pic16lf1827.h: 1311: unsigned OSFIE :1;
[; ;pic16lf1827.h: 1312: };
[; ;pic16lf1827.h: 1313: } PIE2bits_t;
[; ;pic16lf1827.h: 1314: extern volatile PIE2bits_t PIE2bits @ 0x092;
[; ;pic16lf1827.h: 1348: extern volatile unsigned char PIE3 @ 0x093;
"1350
[; ;pic16lf1827.h: 1350: asm("PIE3 equ 093h");
[; <" PIE3 equ 093h ;# ">
[; ;pic16lf1827.h: 1353: typedef union {
[; ;pic16lf1827.h: 1354: struct {
[; ;pic16lf1827.h: 1355: unsigned :1;
[; ;pic16lf1827.h: 1356: unsigned TMR4IE :1;
[; ;pic16lf1827.h: 1357: unsigned :1;
[; ;pic16lf1827.h: 1358: unsigned TMR6IE :1;
[; ;pic16lf1827.h: 1359: unsigned CCP3IE :1;
[; ;pic16lf1827.h: 1360: unsigned CCP4IE :1;
[; ;pic16lf1827.h: 1361: };
[; ;pic16lf1827.h: 1362: } PIE3bits_t;
[; ;pic16lf1827.h: 1363: extern volatile PIE3bits_t PIE3bits @ 0x093;
[; ;pic16lf1827.h: 1387: extern volatile unsigned char PIE4 @ 0x094;
"1389
[; ;pic16lf1827.h: 1389: asm("PIE4 equ 094h");
[; <" PIE4 equ 094h ;# ">
[; ;pic16lf1827.h: 1392: typedef union {
[; ;pic16lf1827.h: 1393: struct {
[; ;pic16lf1827.h: 1394: unsigned SSP2IE :1;
[; ;pic16lf1827.h: 1395: unsigned BCL2IE :1;
[; ;pic16lf1827.h: 1396: };
[; ;pic16lf1827.h: 1397: } PIE4bits_t;
[; ;pic16lf1827.h: 1398: extern volatile PIE4bits_t PIE4bits @ 0x094;
[; ;pic16lf1827.h: 1412: extern volatile unsigned char OPTION_REG @ 0x095;
"1414
[; ;pic16lf1827.h: 1414: asm("OPTION_REG equ 095h");
[; <" OPTION_REG equ 095h ;# ">
[; ;pic16lf1827.h: 1417: typedef union {
[; ;pic16lf1827.h: 1418: struct {
[; ;pic16lf1827.h: 1419: unsigned PS0 :1;
[; ;pic16lf1827.h: 1420: unsigned PS1 :1;
[; ;pic16lf1827.h: 1421: unsigned PS2 :1;
[; ;pic16lf1827.h: 1422: unsigned PSA :1;
[; ;pic16lf1827.h: 1423: unsigned TMR0SE :1;
[; ;pic16lf1827.h: 1424: unsigned TMR0CS :1;
[; ;pic16lf1827.h: 1425: unsigned INTEDG :1;
[; ;pic16lf1827.h: 1426: unsigned nWPUEN :1;
[; ;pic16lf1827.h: 1427: };
[; ;pic16lf1827.h: 1428: struct {
[; ;pic16lf1827.h: 1429: unsigned PS :3;
[; ;pic16lf1827.h: 1430: unsigned :1;
[; ;pic16lf1827.h: 1431: unsigned T0SE :1;
[; ;pic16lf1827.h: 1432: unsigned T0CS :1;
[; ;pic16lf1827.h: 1433: };
[; ;pic16lf1827.h: 1434: } OPTION_REGbits_t;
[; ;pic16lf1827.h: 1435: extern volatile OPTION_REGbits_t OPTION_REGbits @ 0x095;
[; ;pic16lf1827.h: 1494: extern volatile unsigned char PCON @ 0x096;
"1496
[; ;pic16lf1827.h: 1496: asm("PCON equ 096h");
[; <" PCON equ 096h ;# ">
[; ;pic16lf1827.h: 1499: typedef union {
[; ;pic16lf1827.h: 1500: struct {
[; ;pic16lf1827.h: 1501: unsigned nBOR :1;
[; ;pic16lf1827.h: 1502: unsigned nPOR :1;
[; ;pic16lf1827.h: 1503: unsigned nRI :1;
[; ;pic16lf1827.h: 1504: unsigned nRMCLR :1;
[; ;pic16lf1827.h: 1505: unsigned :2;
[; ;pic16lf1827.h: 1506: unsigned STKUNF :1;
[; ;pic16lf1827.h: 1507: unsigned STKOVF :1;
[; ;pic16lf1827.h: 1508: };
[; ;pic16lf1827.h: 1509: } PCONbits_t;
[; ;pic16lf1827.h: 1510: extern volatile PCONbits_t PCONbits @ 0x096;
[; ;pic16lf1827.h: 1544: extern volatile unsigned char WDTCON @ 0x097;
"1546
[; ;pic16lf1827.h: 1546: asm("WDTCON equ 097h");
[; <" WDTCON equ 097h ;# ">
[; ;pic16lf1827.h: 1549: typedef union {
[; ;pic16lf1827.h: 1550: struct {
[; ;pic16lf1827.h: 1551: unsigned SWDTEN :1;
[; ;pic16lf1827.h: 1552: unsigned WDTPS0 :1;
[; ;pic16lf1827.h: 1553: unsigned WDTPS1 :1;
[; ;pic16lf1827.h: 1554: unsigned WDTPS2 :1;
[; ;pic16lf1827.h: 1555: unsigned WDTPS3 :1;
[; ;pic16lf1827.h: 1556: unsigned WDTPS4 :1;
[; ;pic16lf1827.h: 1557: };
[; ;pic16lf1827.h: 1558: struct {
[; ;pic16lf1827.h: 1559: unsigned :1;
[; ;pic16lf1827.h: 1560: unsigned WDTPS :5;
[; ;pic16lf1827.h: 1561: };
[; ;pic16lf1827.h: 1562: } WDTCONbits_t;
[; ;pic16lf1827.h: 1563: extern volatile WDTCONbits_t WDTCONbits @ 0x097;
[; ;pic16lf1827.h: 1602: extern volatile unsigned char OSCTUNE @ 0x098;
"1604
[; ;pic16lf1827.h: 1604: asm("OSCTUNE equ 098h");
[; <" OSCTUNE equ 098h ;# ">
[; ;pic16lf1827.h: 1607: typedef union {
[; ;pic16lf1827.h: 1608: struct {
[; ;pic16lf1827.h: 1609: unsigned TUN0 :1;
[; ;pic16lf1827.h: 1610: unsigned TUN1 :1;
[; ;pic16lf1827.h: 1611: unsigned TUN2 :1;
[; ;pic16lf1827.h: 1612: unsigned TUN3 :1;
[; ;pic16lf1827.h: 1613: unsigned TUN4 :1;
[; ;pic16lf1827.h: 1614: unsigned TUN5 :1;
[; ;pic16lf1827.h: 1615: };
[; ;pic16lf1827.h: 1616: struct {
[; ;pic16lf1827.h: 1617: unsigned TUN :6;
[; ;pic16lf1827.h: 1618: };
[; ;pic16lf1827.h: 1619: } OSCTUNEbits_t;
[; ;pic16lf1827.h: 1620: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0x098;
[; ;pic16lf1827.h: 1659: extern volatile unsigned char OSCCON @ 0x099;
"1661
[; ;pic16lf1827.h: 1661: asm("OSCCON equ 099h");
[; <" OSCCON equ 099h ;# ">
[; ;pic16lf1827.h: 1664: typedef union {
[; ;pic16lf1827.h: 1665: struct {
[; ;pic16lf1827.h: 1666: unsigned SCS0 :1;
[; ;pic16lf1827.h: 1667: unsigned SCS1 :1;
[; ;pic16lf1827.h: 1668: unsigned :1;
[; ;pic16lf1827.h: 1669: unsigned IRCF0 :1;
[; ;pic16lf1827.h: 1670: unsigned IRCF1 :1;
[; ;pic16lf1827.h: 1671: unsigned IRCF2 :1;
[; ;pic16lf1827.h: 1672: unsigned IRCF3 :1;
[; ;pic16lf1827.h: 1673: unsigned SPLLEN :1;
[; ;pic16lf1827.h: 1674: };
[; ;pic16lf1827.h: 1675: struct {
[; ;pic16lf1827.h: 1676: unsigned SCS :2;
[; ;pic16lf1827.h: 1677: unsigned :1;
[; ;pic16lf1827.h: 1678: unsigned IRCF :4;
[; ;pic16lf1827.h: 1679: };
[; ;pic16lf1827.h: 1680: } OSCCONbits_t;
[; ;pic16lf1827.h: 1681: extern volatile OSCCONbits_t OSCCONbits @ 0x099;
[; ;pic16lf1827.h: 1730: extern volatile unsigned char OSCSTAT @ 0x09A;
"1732
[; ;pic16lf1827.h: 1732: asm("OSCSTAT equ 09Ah");
[; <" OSCSTAT equ 09Ah ;# ">
[; ;pic16lf1827.h: 1735: typedef union {
[; ;pic16lf1827.h: 1736: struct {
[; ;pic16lf1827.h: 1737: unsigned HFIOFS :1;
[; ;pic16lf1827.h: 1738: unsigned LFIOFR :1;
[; ;pic16lf1827.h: 1739: unsigned MFIOFR :1;
[; ;pic16lf1827.h: 1740: unsigned HFIOFL :1;
[; ;pic16lf1827.h: 1741: unsigned HFIOFR :1;
[; ;pic16lf1827.h: 1742: unsigned OSTS :1;
[; ;pic16lf1827.h: 1743: unsigned PLLR :1;
[; ;pic16lf1827.h: 1744: unsigned T1OSCR :1;
[; ;pic16lf1827.h: 1745: };
[; ;pic16lf1827.h: 1746: } OSCSTATbits_t;
[; ;pic16lf1827.h: 1747: extern volatile OSCSTATbits_t OSCSTATbits @ 0x09A;
[; ;pic16lf1827.h: 1791: extern volatile unsigned short ADRES @ 0x09B;
"1793
[; ;pic16lf1827.h: 1793: asm("ADRES equ 09Bh");
[; <" ADRES equ 09Bh ;# ">
[; ;pic16lf1827.h: 1797: extern volatile unsigned char ADRESL @ 0x09B;
"1799
[; ;pic16lf1827.h: 1799: asm("ADRESL equ 09Bh");
[; <" ADRESL equ 09Bh ;# ">
[; ;pic16lf1827.h: 1802: typedef union {
[; ;pic16lf1827.h: 1803: struct {
[; ;pic16lf1827.h: 1804: unsigned ADRESL :8;
[; ;pic16lf1827.h: 1805: };
[; ;pic16lf1827.h: 1806: } ADRESLbits_t;
[; ;pic16lf1827.h: 1807: extern volatile ADRESLbits_t ADRESLbits @ 0x09B;
[; ;pic16lf1827.h: 1816: extern volatile unsigned char ADRESH @ 0x09C;
"1818
[; ;pic16lf1827.h: 1818: asm("ADRESH equ 09Ch");
[; <" ADRESH equ 09Ch ;# ">
[; ;pic16lf1827.h: 1821: typedef union {
[; ;pic16lf1827.h: 1822: struct {
[; ;pic16lf1827.h: 1823: unsigned ADRESH :8;
[; ;pic16lf1827.h: 1824: };
[; ;pic16lf1827.h: 1825: } ADRESHbits_t;
[; ;pic16lf1827.h: 1826: extern volatile ADRESHbits_t ADRESHbits @ 0x09C;
[; ;pic16lf1827.h: 1835: extern volatile unsigned char ADCON0 @ 0x09D;
"1837
[; ;pic16lf1827.h: 1837: asm("ADCON0 equ 09Dh");
[; <" ADCON0 equ 09Dh ;# ">
[; ;pic16lf1827.h: 1840: typedef union {
[; ;pic16lf1827.h: 1841: struct {
[; ;pic16lf1827.h: 1842: unsigned ADON :1;
[; ;pic16lf1827.h: 1843: unsigned GO_nDONE :1;
[; ;pic16lf1827.h: 1844: unsigned CHS0 :1;
[; ;pic16lf1827.h: 1845: unsigned CHS1 :1;
[; ;pic16lf1827.h: 1846: unsigned CHS2 :1;
[; ;pic16lf1827.h: 1847: unsigned CHS3 :1;
[; ;pic16lf1827.h: 1848: unsigned CHS4 :1;
[; ;pic16lf1827.h: 1849: };
[; ;pic16lf1827.h: 1850: struct {
[; ;pic16lf1827.h: 1851: unsigned :1;
[; ;pic16lf1827.h: 1852: unsigned ADGO :1;
[; ;pic16lf1827.h: 1853: unsigned CHS :5;
[; ;pic16lf1827.h: 1854: };
[; ;pic16lf1827.h: 1855: struct {
[; ;pic16lf1827.h: 1856: unsigned :1;
[; ;pic16lf1827.h: 1857: unsigned GO :1;
[; ;pic16lf1827.h: 1858: };
[; ;pic16lf1827.h: 1859: } ADCON0bits_t;
[; ;pic16lf1827.h: 1860: extern volatile ADCON0bits_t ADCON0bits @ 0x09D;
[; ;pic16lf1827.h: 1914: extern volatile unsigned char ADCON1 @ 0x09E;
"1916
[; ;pic16lf1827.h: 1916: asm("ADCON1 equ 09Eh");
[; <" ADCON1 equ 09Eh ;# ">
[; ;pic16lf1827.h: 1919: typedef union {
[; ;pic16lf1827.h: 1920: struct {
[; ;pic16lf1827.h: 1921: unsigned ADPREF0 :1;
[; ;pic16lf1827.h: 1922: unsigned ADPREF1 :1;
[; ;pic16lf1827.h: 1923: unsigned ADNREF :1;
[; ;pic16lf1827.h: 1924: unsigned :1;
[; ;pic16lf1827.h: 1925: unsigned ADCS0 :1;
[; ;pic16lf1827.h: 1926: unsigned ADCS1 :1;
[; ;pic16lf1827.h: 1927: unsigned ADCS2 :1;
[; ;pic16lf1827.h: 1928: unsigned ADFM :1;
[; ;pic16lf1827.h: 1929: };
[; ;pic16lf1827.h: 1930: struct {
[; ;pic16lf1827.h: 1931: unsigned ADPREF :2;
[; ;pic16lf1827.h: 1932: unsigned :2;
[; ;pic16lf1827.h: 1933: unsigned ADCS :3;
[; ;pic16lf1827.h: 1934: };
[; ;pic16lf1827.h: 1935: } ADCON1bits_t;
[; ;pic16lf1827.h: 1936: extern volatile ADCON1bits_t ADCON1bits @ 0x09E;
[; ;pic16lf1827.h: 1985: extern volatile unsigned char LATA @ 0x10C;
"1987
[; ;pic16lf1827.h: 1987: asm("LATA equ 010Ch");
[; <" LATA equ 010Ch ;# ">
[; ;pic16lf1827.h: 1990: typedef union {
[; ;pic16lf1827.h: 1991: struct {
[; ;pic16lf1827.h: 1992: unsigned LATA0 :1;
[; ;pic16lf1827.h: 1993: unsigned LATA1 :1;
[; ;pic16lf1827.h: 1994: unsigned LATA2 :1;
[; ;pic16lf1827.h: 1995: unsigned LATA3 :1;
[; ;pic16lf1827.h: 1996: unsigned LATA4 :1;
[; ;pic16lf1827.h: 1997: unsigned :1;
[; ;pic16lf1827.h: 1998: unsigned LATA6 :1;
[; ;pic16lf1827.h: 1999: unsigned LATA7 :1;
[; ;pic16lf1827.h: 2000: };
[; ;pic16lf1827.h: 2001: } LATAbits_t;
[; ;pic16lf1827.h: 2002: extern volatile LATAbits_t LATAbits @ 0x10C;
[; ;pic16lf1827.h: 2041: extern volatile unsigned char LATB @ 0x10D;
"2043
[; ;pic16lf1827.h: 2043: asm("LATB equ 010Dh");
[; <" LATB equ 010Dh ;# ">
[; ;pic16lf1827.h: 2046: typedef union {
[; ;pic16lf1827.h: 2047: struct {
[; ;pic16lf1827.h: 2048: unsigned LATB0 :1;
[; ;pic16lf1827.h: 2049: unsigned LATB1 :1;
[; ;pic16lf1827.h: 2050: unsigned LATB2 :1;
[; ;pic16lf1827.h: 2051: unsigned LATB3 :1;
[; ;pic16lf1827.h: 2052: unsigned LATB4 :1;
[; ;pic16lf1827.h: 2053: unsigned LATB5 :1;
[; ;pic16lf1827.h: 2054: unsigned LATB6 :1;
[; ;pic16lf1827.h: 2055: unsigned LATB7 :1;
[; ;pic16lf1827.h: 2056: };
[; ;pic16lf1827.h: 2057: } LATBbits_t;
[; ;pic16lf1827.h: 2058: extern volatile LATBbits_t LATBbits @ 0x10D;
[; ;pic16lf1827.h: 2102: extern volatile unsigned char CM1CON0 @ 0x111;
"2104
[; ;pic16lf1827.h: 2104: asm("CM1CON0 equ 0111h");
[; <" CM1CON0 equ 0111h ;# ">
[; ;pic16lf1827.h: 2107: typedef union {
[; ;pic16lf1827.h: 2108: struct {
[; ;pic16lf1827.h: 2109: unsigned C1SYNC :1;
[; ;pic16lf1827.h: 2110: unsigned C1HYS :1;
[; ;pic16lf1827.h: 2111: unsigned C1SP :1;
[; ;pic16lf1827.h: 2112: unsigned :1;
[; ;pic16lf1827.h: 2113: unsigned C1POL :1;
[; ;pic16lf1827.h: 2114: unsigned C1OE :1;
[; ;pic16lf1827.h: 2115: unsigned C1OUT :1;
[; ;pic16lf1827.h: 2116: unsigned C1ON :1;
[; ;pic16lf1827.h: 2117: };
[; ;pic16lf1827.h: 2118: } CM1CON0bits_t;
[; ;pic16lf1827.h: 2119: extern volatile CM1CON0bits_t CM1CON0bits @ 0x111;
[; ;pic16lf1827.h: 2158: extern volatile unsigned char CM1CON1 @ 0x112;
"2160
[; ;pic16lf1827.h: 2160: asm("CM1CON1 equ 0112h");
[; <" CM1CON1 equ 0112h ;# ">
[; ;pic16lf1827.h: 2163: typedef union {
[; ;pic16lf1827.h: 2164: struct {
[; ;pic16lf1827.h: 2165: unsigned C1NCH0 :1;
[; ;pic16lf1827.h: 2166: unsigned C1NCH1 :1;
[; ;pic16lf1827.h: 2167: unsigned :2;
[; ;pic16lf1827.h: 2168: unsigned C1PCH0 :1;
[; ;pic16lf1827.h: 2169: unsigned C1PCH1 :1;
[; ;pic16lf1827.h: 2170: unsigned C1INTN :1;
[; ;pic16lf1827.h: 2171: unsigned C1INTP :1;
[; ;pic16lf1827.h: 2172: };
[; ;pic16lf1827.h: 2173: struct {
[; ;pic16lf1827.h: 2174: unsigned C1NCH :2;
[; ;pic16lf1827.h: 2175: unsigned :2;
[; ;pic16lf1827.h: 2176: unsigned C1PCH :2;
[; ;pic16lf1827.h: 2177: };
[; ;pic16lf1827.h: 2178: } CM1CON1bits_t;
[; ;pic16lf1827.h: 2179: extern volatile CM1CON1bits_t CM1CON1bits @ 0x112;
[; ;pic16lf1827.h: 2223: extern volatile unsigned char CM2CON0 @ 0x113;
"2225
[; ;pic16lf1827.h: 2225: asm("CM2CON0 equ 0113h");
[; <" CM2CON0 equ 0113h ;# ">
[; ;pic16lf1827.h: 2228: typedef union {
[; ;pic16lf1827.h: 2229: struct {
[; ;pic16lf1827.h: 2230: unsigned C2SYNC :1;
[; ;pic16lf1827.h: 2231: unsigned C2HYS :1;
[; ;pic16lf1827.h: 2232: unsigned C2SP :1;
[; ;pic16lf1827.h: 2233: unsigned :1;
[; ;pic16lf1827.h: 2234: unsigned C2POL :1;
[; ;pic16lf1827.h: 2235: unsigned C2OE :1;
[; ;pic16lf1827.h: 2236: unsigned C2OUT :1;
[; ;pic16lf1827.h: 2237: unsigned C2ON :1;
[; ;pic16lf1827.h: 2238: };
[; ;pic16lf1827.h: 2239: } CM2CON0bits_t;
[; ;pic16lf1827.h: 2240: extern volatile CM2CON0bits_t CM2CON0bits @ 0x113;
[; ;pic16lf1827.h: 2279: extern volatile unsigned char CM2CON1 @ 0x114;
"2281
[; ;pic16lf1827.h: 2281: asm("CM2CON1 equ 0114h");
[; <" CM2CON1 equ 0114h ;# ">
[; ;pic16lf1827.h: 2284: typedef union {
[; ;pic16lf1827.h: 2285: struct {
[; ;pic16lf1827.h: 2286: unsigned C2NCH0 :1;
[; ;pic16lf1827.h: 2287: unsigned C2NCH1 :1;
[; ;pic16lf1827.h: 2288: unsigned :2;
[; ;pic16lf1827.h: 2289: unsigned C2PCH0 :1;
[; ;pic16lf1827.h: 2290: unsigned C2PCH1 :1;
[; ;pic16lf1827.h: 2291: unsigned C2INTN :1;
[; ;pic16lf1827.h: 2292: unsigned C2INTP :1;
[; ;pic16lf1827.h: 2293: };
[; ;pic16lf1827.h: 2294: struct {
[; ;pic16lf1827.h: 2295: unsigned C2NCH :2;
[; ;pic16lf1827.h: 2296: unsigned :2;
[; ;pic16lf1827.h: 2297: unsigned C2PCH :2;
[; ;pic16lf1827.h: 2298: };
[; ;pic16lf1827.h: 2299: } CM2CON1bits_t;
[; ;pic16lf1827.h: 2300: extern volatile CM2CON1bits_t CM2CON1bits @ 0x114;
[; ;pic16lf1827.h: 2344: extern volatile unsigned char CMOUT @ 0x115;
"2346
[; ;pic16lf1827.h: 2346: asm("CMOUT equ 0115h");
[; <" CMOUT equ 0115h ;# ">
[; ;pic16lf1827.h: 2349: typedef union {
[; ;pic16lf1827.h: 2350: struct {
[; ;pic16lf1827.h: 2351: unsigned MC1OUT :1;
[; ;pic16lf1827.h: 2352: unsigned MC2OUT :1;
[; ;pic16lf1827.h: 2353: };
[; ;pic16lf1827.h: 2354: } CMOUTbits_t;
[; ;pic16lf1827.h: 2355: extern volatile CMOUTbits_t CMOUTbits @ 0x115;
[; ;pic16lf1827.h: 2369: extern volatile unsigned char BORCON @ 0x116;
"2371
[; ;pic16lf1827.h: 2371: asm("BORCON equ 0116h");
[; <" BORCON equ 0116h ;# ">
[; ;pic16lf1827.h: 2374: typedef union {
[; ;pic16lf1827.h: 2375: struct {
[; ;pic16lf1827.h: 2376: unsigned BORRDY :1;
[; ;pic16lf1827.h: 2377: unsigned :6;
[; ;pic16lf1827.h: 2378: unsigned SBOREN :1;
[; ;pic16lf1827.h: 2379: };
[; ;pic16lf1827.h: 2380: } BORCONbits_t;
[; ;pic16lf1827.h: 2381: extern volatile BORCONbits_t BORCONbits @ 0x116;
[; ;pic16lf1827.h: 2395: extern volatile unsigned char FVRCON @ 0x117;
"2397
[; ;pic16lf1827.h: 2397: asm("FVRCON equ 0117h");
[; <" FVRCON equ 0117h ;# ">
[; ;pic16lf1827.h: 2400: typedef union {
[; ;pic16lf1827.h: 2401: struct {
[; ;pic16lf1827.h: 2402: unsigned ADFVR0 :1;
[; ;pic16lf1827.h: 2403: unsigned ADFVR1 :1;
[; ;pic16lf1827.h: 2404: unsigned CDAFVR0 :1;
[; ;pic16lf1827.h: 2405: unsigned CDAFVR1 :1;
[; ;pic16lf1827.h: 2406: unsigned TSRNG :1;
[; ;pic16lf1827.h: 2407: unsigned TSEN :1;
[; ;pic16lf1827.h: 2408: unsigned FVRRDY :1;
[; ;pic16lf1827.h: 2409: unsigned FVREN :1;
[; ;pic16lf1827.h: 2410: };
[; ;pic16lf1827.h: 2411: struct {
[; ;pic16lf1827.h: 2412: unsigned ADFVR :2;
[; ;pic16lf1827.h: 2413: unsigned CDAFVR :2;
[; ;pic16lf1827.h: 2414: };
[; ;pic16lf1827.h: 2415: } FVRCONbits_t;
[; ;pic16lf1827.h: 2416: extern volatile FVRCONbits_t FVRCONbits @ 0x117;
[; ;pic16lf1827.h: 2470: extern volatile unsigned char DACCON0 @ 0x118;
"2472
[; ;pic16lf1827.h: 2472: asm("DACCON0 equ 0118h");
[; <" DACCON0 equ 0118h ;# ">
[; ;pic16lf1827.h: 2475: typedef union {
[; ;pic16lf1827.h: 2476: struct {
[; ;pic16lf1827.h: 2477: unsigned DACNSS :1;
[; ;pic16lf1827.h: 2478: unsigned :1;
[; ;pic16lf1827.h: 2479: unsigned DACPSS0 :1;
[; ;pic16lf1827.h: 2480: unsigned DACPSS1 :1;
[; ;pic16lf1827.h: 2481: unsigned :1;
[; ;pic16lf1827.h: 2482: unsigned DACOE :1;
[; ;pic16lf1827.h: 2483: unsigned DACLPS :1;
[; ;pic16lf1827.h: 2484: unsigned DACEN :1;
[; ;pic16lf1827.h: 2485: };
[; ;pic16lf1827.h: 2486: struct {
[; ;pic16lf1827.h: 2487: unsigned :2;
[; ;pic16lf1827.h: 2488: unsigned DACPSS :2;
[; ;pic16lf1827.h: 2489: };
[; ;pic16lf1827.h: 2490: } DACCON0bits_t;
[; ;pic16lf1827.h: 2491: extern volatile DACCON0bits_t DACCON0bits @ 0x118;
[; ;pic16lf1827.h: 2530: extern volatile unsigned char DACCON1 @ 0x119;
"2532
[; ;pic16lf1827.h: 2532: asm("DACCON1 equ 0119h");
[; <" DACCON1 equ 0119h ;# ">
[; ;pic16lf1827.h: 2535: typedef union {
[; ;pic16lf1827.h: 2536: struct {
[; ;pic16lf1827.h: 2537: unsigned DACR0 :1;
[; ;pic16lf1827.h: 2538: unsigned DACR1 :1;
[; ;pic16lf1827.h: 2539: unsigned DACR2 :1;
[; ;pic16lf1827.h: 2540: unsigned DACR3 :1;
[; ;pic16lf1827.h: 2541: unsigned DACR4 :1;
[; ;pic16lf1827.h: 2542: };
[; ;pic16lf1827.h: 2543: struct {
[; ;pic16lf1827.h: 2544: unsigned DACR :5;
[; ;pic16lf1827.h: 2545: };
[; ;pic16lf1827.h: 2546: } DACCON1bits_t;
[; ;pic16lf1827.h: 2547: extern volatile DACCON1bits_t DACCON1bits @ 0x119;
[; ;pic16lf1827.h: 2581: extern volatile unsigned char SRCON0 @ 0x11A;
"2583
[; ;pic16lf1827.h: 2583: asm("SRCON0 equ 011Ah");
[; <" SRCON0 equ 011Ah ;# ">
[; ;pic16lf1827.h: 2586: typedef union {
[; ;pic16lf1827.h: 2587: struct {
[; ;pic16lf1827.h: 2588: unsigned SRPR :1;
[; ;pic16lf1827.h: 2589: unsigned SRPS :1;
[; ;pic16lf1827.h: 2590: unsigned SRNQEN :1;
[; ;pic16lf1827.h: 2591: unsigned SRQEN :1;
[; ;pic16lf1827.h: 2592: unsigned SRCLK0 :1;
[; ;pic16lf1827.h: 2593: unsigned SRCLK1 :1;
[; ;pic16lf1827.h: 2594: unsigned SRCLK2 :1;
[; ;pic16lf1827.h: 2595: unsigned SRLEN :1;
[; ;pic16lf1827.h: 2596: };
[; ;pic16lf1827.h: 2597: struct {
[; ;pic16lf1827.h: 2598: unsigned :4;
[; ;pic16lf1827.h: 2599: unsigned SRCLK :3;
[; ;pic16lf1827.h: 2600: };
[; ;pic16lf1827.h: 2601: } SRCON0bits_t;
[; ;pic16lf1827.h: 2602: extern volatile SRCON0bits_t SRCON0bits @ 0x11A;
[; ;pic16lf1827.h: 2651: extern volatile unsigned char SRCON1 @ 0x11B;
"2653
[; ;pic16lf1827.h: 2653: asm("SRCON1 equ 011Bh");
[; <" SRCON1 equ 011Bh ;# ">
[; ;pic16lf1827.h: 2656: typedef union {
[; ;pic16lf1827.h: 2657: struct {
[; ;pic16lf1827.h: 2658: unsigned SRRC1E :1;
[; ;pic16lf1827.h: 2659: unsigned SRRC2E :1;
[; ;pic16lf1827.h: 2660: unsigned SRRCKE :1;
[; ;pic16lf1827.h: 2661: unsigned SRRPE :1;
[; ;pic16lf1827.h: 2662: unsigned SRSC1E :1;
[; ;pic16lf1827.h: 2663: unsigned SRSC2E :1;
[; ;pic16lf1827.h: 2664: unsigned SRSCKE :1;
[; ;pic16lf1827.h: 2665: unsigned SRSPE :1;
[; ;pic16lf1827.h: 2666: };
[; ;pic16lf1827.h: 2667: } SRCON1bits_t;
[; ;pic16lf1827.h: 2668: extern volatile SRCON1bits_t SRCON1bits @ 0x11B;
[; ;pic16lf1827.h: 2712: extern volatile unsigned char APFCON0 @ 0x11D;
"2714
[; ;pic16lf1827.h: 2714: asm("APFCON0 equ 011Dh");
[; <" APFCON0 equ 011Dh ;# ">
[; ;pic16lf1827.h: 2717: typedef union {
[; ;pic16lf1827.h: 2718: struct {
[; ;pic16lf1827.h: 2719: unsigned CCP1SEL :1;
[; ;pic16lf1827.h: 2720: unsigned P1CSEL :1;
[; ;pic16lf1827.h: 2721: unsigned P1DSEL :1;
[; ;pic16lf1827.h: 2722: unsigned CCP2SEL :1;
[; ;pic16lf1827.h: 2723: unsigned P2BSEL :1;
[; ;pic16lf1827.h: 2724: unsigned SS1SEL :1;
[; ;pic16lf1827.h: 2725: unsigned SDO1SEL :1;
[; ;pic16lf1827.h: 2726: unsigned RXDTSEL :1;
[; ;pic16lf1827.h: 2727: };
[; ;pic16lf1827.h: 2728: } APFCON0bits_t;
[; ;pic16lf1827.h: 2729: extern volatile APFCON0bits_t APFCON0bits @ 0x11D;
[; ;pic16lf1827.h: 2773: extern volatile unsigned char APFCON1 @ 0x11E;
"2775
[; ;pic16lf1827.h: 2775: asm("APFCON1 equ 011Eh");
[; <" APFCON1 equ 011Eh ;# ">
[; ;pic16lf1827.h: 2778: typedef union {
[; ;pic16lf1827.h: 2779: struct {
[; ;pic16lf1827.h: 2780: unsigned TXCKSEL :1;
[; ;pic16lf1827.h: 2781: };
[; ;pic16lf1827.h: 2782: } APFCON1bits_t;
[; ;pic16lf1827.h: 2783: extern volatile APFCON1bits_t APFCON1bits @ 0x11E;
[; ;pic16lf1827.h: 2792: extern volatile unsigned char ANSELA @ 0x18C;
"2794
[; ;pic16lf1827.h: 2794: asm("ANSELA equ 018Ch");
[; <" ANSELA equ 018Ch ;# ">
[; ;pic16lf1827.h: 2797: typedef union {
[; ;pic16lf1827.h: 2798: struct {
[; ;pic16lf1827.h: 2799: unsigned ANSA0 :1;
[; ;pic16lf1827.h: 2800: unsigned ANSA1 :1;
[; ;pic16lf1827.h: 2801: unsigned ANSA2 :1;
[; ;pic16lf1827.h: 2802: unsigned ANSA3 :1;
[; ;pic16lf1827.h: 2803: unsigned ANSA4 :1;
[; ;pic16lf1827.h: 2804: };
[; ;pic16lf1827.h: 2805: struct {
[; ;pic16lf1827.h: 2806: unsigned ANSELA :5;
[; ;pic16lf1827.h: 2807: };
[; ;pic16lf1827.h: 2808: } ANSELAbits_t;
[; ;pic16lf1827.h: 2809: extern volatile ANSELAbits_t ANSELAbits @ 0x18C;
[; ;pic16lf1827.h: 2843: extern volatile unsigned char ANSELB @ 0x18D;
"2845
[; ;pic16lf1827.h: 2845: asm("ANSELB equ 018Dh");
[; <" ANSELB equ 018Dh ;# ">
[; ;pic16lf1827.h: 2848: typedef union {
[; ;pic16lf1827.h: 2849: struct {
[; ;pic16lf1827.h: 2850: unsigned :1;
[; ;pic16lf1827.h: 2851: unsigned ANSB1 :1;
[; ;pic16lf1827.h: 2852: unsigned ANSB2 :1;
[; ;pic16lf1827.h: 2853: unsigned ANSB3 :1;
[; ;pic16lf1827.h: 2854: unsigned ANSB4 :1;
[; ;pic16lf1827.h: 2855: unsigned ANSB5 :1;
[; ;pic16lf1827.h: 2856: unsigned ANSB6 :1;
[; ;pic16lf1827.h: 2857: unsigned ANSB7 :1;
[; ;pic16lf1827.h: 2858: };
[; ;pic16lf1827.h: 2859: struct {
[; ;pic16lf1827.h: 2860: unsigned ANSELB :8;
[; ;pic16lf1827.h: 2861: };
[; ;pic16lf1827.h: 2862: } ANSELBbits_t;
[; ;pic16lf1827.h: 2863: extern volatile ANSELBbits_t ANSELBbits @ 0x18D;
[; ;pic16lf1827.h: 2907: extern volatile unsigned short EEADR @ 0x191;
"2909
[; ;pic16lf1827.h: 2909: asm("EEADR equ 0191h");
[; <" EEADR equ 0191h ;# ">
[; ;pic16lf1827.h: 2913: extern volatile unsigned char EEADRL @ 0x191;
"2915
[; ;pic16lf1827.h: 2915: asm("EEADRL equ 0191h");
[; <" EEADRL equ 0191h ;# ">
[; ;pic16lf1827.h: 2918: typedef union {
[; ;pic16lf1827.h: 2919: struct {
[; ;pic16lf1827.h: 2920: unsigned EEADRL :8;
[; ;pic16lf1827.h: 2921: };
[; ;pic16lf1827.h: 2922: } EEADRLbits_t;
[; ;pic16lf1827.h: 2923: extern volatile EEADRLbits_t EEADRLbits @ 0x191;
[; ;pic16lf1827.h: 2932: extern volatile unsigned char EEADRH @ 0x192;
"2934
[; ;pic16lf1827.h: 2934: asm("EEADRH equ 0192h");
[; <" EEADRH equ 0192h ;# ">
[; ;pic16lf1827.h: 2937: typedef union {
[; ;pic16lf1827.h: 2938: struct {
[; ;pic16lf1827.h: 2939: unsigned EEADRH :7;
[; ;pic16lf1827.h: 2940: };
[; ;pic16lf1827.h: 2941: } EEADRHbits_t;
[; ;pic16lf1827.h: 2942: extern volatile EEADRHbits_t EEADRHbits @ 0x192;
[; ;pic16lf1827.h: 2951: extern volatile unsigned short EEDAT @ 0x193;
"2953
[; ;pic16lf1827.h: 2953: asm("EEDAT equ 0193h");
[; <" EEDAT equ 0193h ;# ">
[; ;pic16lf1827.h: 2957: extern volatile unsigned char EEDATL @ 0x193;
"2959
[; ;pic16lf1827.h: 2959: asm("EEDATL equ 0193h");
[; <" EEDATL equ 0193h ;# ">
[; ;pic16lf1827.h: 2962: extern volatile unsigned char EEDATA @ 0x193;
"2964
[; ;pic16lf1827.h: 2964: asm("EEDATA equ 0193h");
[; <" EEDATA equ 0193h ;# ">
[; ;pic16lf1827.h: 2967: typedef union {
[; ;pic16lf1827.h: 2968: struct {
[; ;pic16lf1827.h: 2969: unsigned EEDATL :8;
[; ;pic16lf1827.h: 2970: };
[; ;pic16lf1827.h: 2971: } EEDATLbits_t;
[; ;pic16lf1827.h: 2972: extern volatile EEDATLbits_t EEDATLbits @ 0x193;
[; ;pic16lf1827.h: 2980: typedef union {
[; ;pic16lf1827.h: 2981: struct {
[; ;pic16lf1827.h: 2982: unsigned EEDATL :8;
[; ;pic16lf1827.h: 2983: };
[; ;pic16lf1827.h: 2984: } EEDATAbits_t;
[; ;pic16lf1827.h: 2985: extern volatile EEDATAbits_t EEDATAbits @ 0x193;
[; ;pic16lf1827.h: 2994: extern volatile unsigned char EEDATH @ 0x194;
"2996
[; ;pic16lf1827.h: 2996: asm("EEDATH equ 0194h");
[; <" EEDATH equ 0194h ;# ">
[; ;pic16lf1827.h: 2999: typedef union {
[; ;pic16lf1827.h: 3000: struct {
[; ;pic16lf1827.h: 3001: unsigned EEDATH :6;
[; ;pic16lf1827.h: 3002: };
[; ;pic16lf1827.h: 3003: } EEDATHbits_t;
[; ;pic16lf1827.h: 3004: extern volatile EEDATHbits_t EEDATHbits @ 0x194;
[; ;pic16lf1827.h: 3013: extern volatile unsigned char EECON1 @ 0x195;
"3015
[; ;pic16lf1827.h: 3015: asm("EECON1 equ 0195h");
[; <" EECON1 equ 0195h ;# ">
[; ;pic16lf1827.h: 3018: typedef union {
[; ;pic16lf1827.h: 3019: struct {
[; ;pic16lf1827.h: 3020: unsigned RD :1;
[; ;pic16lf1827.h: 3021: unsigned WR :1;
[; ;pic16lf1827.h: 3022: unsigned WREN :1;
[; ;pic16lf1827.h: 3023: unsigned WRERR :1;
[; ;pic16lf1827.h: 3024: unsigned FREE :1;
[; ;pic16lf1827.h: 3025: unsigned LWLO :1;
[; ;pic16lf1827.h: 3026: unsigned CFGS :1;
[; ;pic16lf1827.h: 3027: unsigned EEPGD :1;
[; ;pic16lf1827.h: 3028: };
[; ;pic16lf1827.h: 3029: } EECON1bits_t;
[; ;pic16lf1827.h: 3030: extern volatile EECON1bits_t EECON1bits @ 0x195;
[; ;pic16lf1827.h: 3074: extern volatile unsigned char EECON2 @ 0x196;
"3076
[; ;pic16lf1827.h: 3076: asm("EECON2 equ 0196h");
[; <" EECON2 equ 0196h ;# ">
[; ;pic16lf1827.h: 3079: typedef union {
[; ;pic16lf1827.h: 3080: struct {
[; ;pic16lf1827.h: 3081: unsigned EECON2 :8;
[; ;pic16lf1827.h: 3082: };
[; ;pic16lf1827.h: 3083: } EECON2bits_t;
[; ;pic16lf1827.h: 3084: extern volatile EECON2bits_t EECON2bits @ 0x196;
[; ;pic16lf1827.h: 3093: extern volatile unsigned char RCREG @ 0x199;
"3095
[; ;pic16lf1827.h: 3095: asm("RCREG equ 0199h");
[; <" RCREG equ 0199h ;# ">
[; ;pic16lf1827.h: 3098: typedef union {
[; ;pic16lf1827.h: 3099: struct {
[; ;pic16lf1827.h: 3100: unsigned RCREG :8;
[; ;pic16lf1827.h: 3101: };
[; ;pic16lf1827.h: 3102: } RCREGbits_t;
[; ;pic16lf1827.h: 3103: extern volatile RCREGbits_t RCREGbits @ 0x199;
[; ;pic16lf1827.h: 3112: extern volatile unsigned char TXREG @ 0x19A;
"3114
[; ;pic16lf1827.h: 3114: asm("TXREG equ 019Ah");
[; <" TXREG equ 019Ah ;# ">
[; ;pic16lf1827.h: 3117: typedef union {
[; ;pic16lf1827.h: 3118: struct {
[; ;pic16lf1827.h: 3119: unsigned TXREG :8;
[; ;pic16lf1827.h: 3120: };
[; ;pic16lf1827.h: 3121: } TXREGbits_t;
[; ;pic16lf1827.h: 3122: extern volatile TXREGbits_t TXREGbits @ 0x19A;
[; ;pic16lf1827.h: 3131: extern volatile unsigned char SPBRGL @ 0x19B;
"3133
[; ;pic16lf1827.h: 3133: asm("SPBRGL equ 019Bh");
[; <" SPBRGL equ 019Bh ;# ">
[; ;pic16lf1827.h: 3136: extern volatile unsigned char SPBRG @ 0x19B;
"3138
[; ;pic16lf1827.h: 3138: asm("SPBRG equ 019Bh");
[; <" SPBRG equ 019Bh ;# ">
[; ;pic16lf1827.h: 3141: typedef union {
[; ;pic16lf1827.h: 3142: struct {
[; ;pic16lf1827.h: 3143: unsigned SPBRGL :8;
[; ;pic16lf1827.h: 3144: };
[; ;pic16lf1827.h: 3145: } SPBRGLbits_t;
[; ;pic16lf1827.h: 3146: extern volatile SPBRGLbits_t SPBRGLbits @ 0x19B;
[; ;pic16lf1827.h: 3154: typedef union {
[; ;pic16lf1827.h: 3155: struct {
[; ;pic16lf1827.h: 3156: unsigned SPBRGL :8;
[; ;pic16lf1827.h: 3157: };
[; ;pic16lf1827.h: 3158: } SPBRGbits_t;
[; ;pic16lf1827.h: 3159: extern volatile SPBRGbits_t SPBRGbits @ 0x19B;
[; ;pic16lf1827.h: 3168: extern volatile unsigned char SPBRGH @ 0x19C;
"3170
[; ;pic16lf1827.h: 3170: asm("SPBRGH equ 019Ch");
[; <" SPBRGH equ 019Ch ;# ">
[; ;pic16lf1827.h: 3173: typedef union {
[; ;pic16lf1827.h: 3174: struct {
[; ;pic16lf1827.h: 3175: unsigned SPBRGH :8;
[; ;pic16lf1827.h: 3176: };
[; ;pic16lf1827.h: 3177: } SPBRGHbits_t;
[; ;pic16lf1827.h: 3178: extern volatile SPBRGHbits_t SPBRGHbits @ 0x19C;
[; ;pic16lf1827.h: 3187: extern volatile unsigned char RCSTA @ 0x19D;
"3189
[; ;pic16lf1827.h: 3189: asm("RCSTA equ 019Dh");
[; <" RCSTA equ 019Dh ;# ">
[; ;pic16lf1827.h: 3192: typedef union {
[; ;pic16lf1827.h: 3193: struct {
[; ;pic16lf1827.h: 3194: unsigned RX9D :1;
[; ;pic16lf1827.h: 3195: unsigned OERR :1;
[; ;pic16lf1827.h: 3196: unsigned FERR :1;
[; ;pic16lf1827.h: 3197: unsigned ADDEN :1;
[; ;pic16lf1827.h: 3198: unsigned CREN :1;
[; ;pic16lf1827.h: 3199: unsigned SREN :1;
[; ;pic16lf1827.h: 3200: unsigned RX9 :1;
[; ;pic16lf1827.h: 3201: unsigned SPEN :1;
[; ;pic16lf1827.h: 3202: };
[; ;pic16lf1827.h: 3203: } RCSTAbits_t;
[; ;pic16lf1827.h: 3204: extern volatile RCSTAbits_t RCSTAbits @ 0x19D;
[; ;pic16lf1827.h: 3248: extern volatile unsigned char TXSTA @ 0x19E;
"3250
[; ;pic16lf1827.h: 3250: asm("TXSTA equ 019Eh");
[; <" TXSTA equ 019Eh ;# ">
[; ;pic16lf1827.h: 3253: typedef union {
[; ;pic16lf1827.h: 3254: struct {
[; ;pic16lf1827.h: 3255: unsigned TX9D :1;
[; ;pic16lf1827.h: 3256: unsigned TRMT :1;
[; ;pic16lf1827.h: 3257: unsigned BRGH :1;
[; ;pic16lf1827.h: 3258: unsigned SENDB :1;
[; ;pic16lf1827.h: 3259: unsigned SYNC :1;
[; ;pic16lf1827.h: 3260: unsigned TXEN :1;
[; ;pic16lf1827.h: 3261: unsigned TX9 :1;
[; ;pic16lf1827.h: 3262: unsigned CSRC :1;
[; ;pic16lf1827.h: 3263: };
[; ;pic16lf1827.h: 3264: } TXSTAbits_t;
[; ;pic16lf1827.h: 3265: extern volatile TXSTAbits_t TXSTAbits @ 0x19E;
[; ;pic16lf1827.h: 3309: extern volatile unsigned char BAUDCON @ 0x19F;
"3311
[; ;pic16lf1827.h: 3311: asm("BAUDCON equ 019Fh");
[; <" BAUDCON equ 019Fh ;# ">
[; ;pic16lf1827.h: 3314: typedef union {
[; ;pic16lf1827.h: 3315: struct {
[; ;pic16lf1827.h: 3316: unsigned ABDEN :1;
[; ;pic16lf1827.h: 3317: unsigned WUE :1;
[; ;pic16lf1827.h: 3318: unsigned :1;
[; ;pic16lf1827.h: 3319: unsigned BRG16 :1;
[; ;pic16lf1827.h: 3320: unsigned SCKP :1;
[; ;pic16lf1827.h: 3321: unsigned :1;
[; ;pic16lf1827.h: 3322: unsigned RCIDL :1;
[; ;pic16lf1827.h: 3323: unsigned ABDOVF :1;
[; ;pic16lf1827.h: 3324: };
[; ;pic16lf1827.h: 3325: } BAUDCONbits_t;
[; ;pic16lf1827.h: 3326: extern volatile BAUDCONbits_t BAUDCONbits @ 0x19F;
[; ;pic16lf1827.h: 3360: extern volatile unsigned char WPUA @ 0x20C;
"3362
[; ;pic16lf1827.h: 3362: asm("WPUA equ 020Ch");
[; <" WPUA equ 020Ch ;# ">
[; ;pic16lf1827.h: 3365: typedef union {
[; ;pic16lf1827.h: 3366: struct {
[; ;pic16lf1827.h: 3367: unsigned :5;
[; ;pic16lf1827.h: 3368: unsigned WPUA5 :1;
[; ;pic16lf1827.h: 3369: };
[; ;pic16lf1827.h: 3370: struct {
[; ;pic16lf1827.h: 3371: unsigned WPUA :8;
[; ;pic16lf1827.h: 3372: };
[; ;pic16lf1827.h: 3373: } WPUAbits_t;
[; ;pic16lf1827.h: 3374: extern volatile WPUAbits_t WPUAbits @ 0x20C;
[; ;pic16lf1827.h: 3388: extern volatile unsigned char WPUB @ 0x20D;
"3390
[; ;pic16lf1827.h: 3390: asm("WPUB equ 020Dh");
[; <" WPUB equ 020Dh ;# ">
[; ;pic16lf1827.h: 3393: typedef union {
[; ;pic16lf1827.h: 3394: struct {
[; ;pic16lf1827.h: 3395: unsigned WPUB0 :1;
[; ;pic16lf1827.h: 3396: unsigned WPUB1 :1;
[; ;pic16lf1827.h: 3397: unsigned WPUB2 :1;
[; ;pic16lf1827.h: 3398: unsigned WPUB3 :1;
[; ;pic16lf1827.h: 3399: unsigned WPUB4 :1;
[; ;pic16lf1827.h: 3400: unsigned WPUB5 :1;
[; ;pic16lf1827.h: 3401: unsigned WPUB6 :1;
[; ;pic16lf1827.h: 3402: unsigned WPUB7 :1;
[; ;pic16lf1827.h: 3403: };
[; ;pic16lf1827.h: 3404: struct {
[; ;pic16lf1827.h: 3405: unsigned WPUB :8;
[; ;pic16lf1827.h: 3406: };
[; ;pic16lf1827.h: 3407: } WPUBbits_t;
[; ;pic16lf1827.h: 3408: extern volatile WPUBbits_t WPUBbits @ 0x20D;
[; ;pic16lf1827.h: 3457: extern volatile unsigned char SSP1BUF @ 0x211;
"3459
[; ;pic16lf1827.h: 3459: asm("SSP1BUF equ 0211h");
[; <" SSP1BUF equ 0211h ;# ">
[; ;pic16lf1827.h: 3462: extern volatile unsigned char SSPBUF @ 0x211;
"3464
[; ;pic16lf1827.h: 3464: asm("SSPBUF equ 0211h");
[; <" SSPBUF equ 0211h ;# ">
[; ;pic16lf1827.h: 3467: typedef union {
[; ;pic16lf1827.h: 3468: struct {
[; ;pic16lf1827.h: 3469: unsigned SSPBUF :8;
[; ;pic16lf1827.h: 3470: };
[; ;pic16lf1827.h: 3471: } SSP1BUFbits_t;
[; ;pic16lf1827.h: 3472: extern volatile SSP1BUFbits_t SSP1BUFbits @ 0x211;
[; ;pic16lf1827.h: 3480: typedef union {
[; ;pic16lf1827.h: 3481: struct {
[; ;pic16lf1827.h: 3482: unsigned SSPBUF :8;
[; ;pic16lf1827.h: 3483: };
[; ;pic16lf1827.h: 3484: } SSPBUFbits_t;
[; ;pic16lf1827.h: 3485: extern volatile SSPBUFbits_t SSPBUFbits @ 0x211;
[; ;pic16lf1827.h: 3494: extern volatile unsigned char SSP1ADD @ 0x212;
"3496
[; ;pic16lf1827.h: 3496: asm("SSP1ADD equ 0212h");
[; <" SSP1ADD equ 0212h ;# ">
[; ;pic16lf1827.h: 3499: extern volatile unsigned char SSPADD @ 0x212;
"3501
[; ;pic16lf1827.h: 3501: asm("SSPADD equ 0212h");
[; <" SSPADD equ 0212h ;# ">
[; ;pic16lf1827.h: 3504: typedef union {
[; ;pic16lf1827.h: 3505: struct {
[; ;pic16lf1827.h: 3506: unsigned SSPADD :8;
[; ;pic16lf1827.h: 3507: };
[; ;pic16lf1827.h: 3508: } SSP1ADDbits_t;
[; ;pic16lf1827.h: 3509: extern volatile SSP1ADDbits_t SSP1ADDbits @ 0x212;
[; ;pic16lf1827.h: 3517: typedef union {
[; ;pic16lf1827.h: 3518: struct {
[; ;pic16lf1827.h: 3519: unsigned SSPADD :8;
[; ;pic16lf1827.h: 3520: };
[; ;pic16lf1827.h: 3521: } SSPADDbits_t;
[; ;pic16lf1827.h: 3522: extern volatile SSPADDbits_t SSPADDbits @ 0x212;
[; ;pic16lf1827.h: 3531: extern volatile unsigned char SSP1MSK @ 0x213;
"3533
[; ;pic16lf1827.h: 3533: asm("SSP1MSK equ 0213h");
[; <" SSP1MSK equ 0213h ;# ">
[; ;pic16lf1827.h: 3536: extern volatile unsigned char SSPMSK @ 0x213;
"3538
[; ;pic16lf1827.h: 3538: asm("SSPMSK equ 0213h");
[; <" SSPMSK equ 0213h ;# ">
[; ;pic16lf1827.h: 3541: typedef union {
[; ;pic16lf1827.h: 3542: struct {
[; ;pic16lf1827.h: 3543: unsigned SSPMSK :8;
[; ;pic16lf1827.h: 3544: };
[; ;pic16lf1827.h: 3545: } SSP1MSKbits_t;
[; ;pic16lf1827.h: 3546: extern volatile SSP1MSKbits_t SSP1MSKbits @ 0x213;
[; ;pic16lf1827.h: 3554: typedef union {
[; ;pic16lf1827.h: 3555: struct {
[; ;pic16lf1827.h: 3556: unsigned SSPMSK :8;
[; ;pic16lf1827.h: 3557: };
[; ;pic16lf1827.h: 3558: } SSPMSKbits_t;
[; ;pic16lf1827.h: 3559: extern volatile SSPMSKbits_t SSPMSKbits @ 0x213;
[; ;pic16lf1827.h: 3568: extern volatile unsigned char SSP1STAT @ 0x214;
"3570
[; ;pic16lf1827.h: 3570: asm("SSP1STAT equ 0214h");
[; <" SSP1STAT equ 0214h ;# ">
[; ;pic16lf1827.h: 3573: extern volatile unsigned char SSPSTAT @ 0x214;
"3575
[; ;pic16lf1827.h: 3575: asm("SSPSTAT equ 0214h");
[; <" SSPSTAT equ 0214h ;# ">
[; ;pic16lf1827.h: 3578: typedef union {
[; ;pic16lf1827.h: 3579: struct {
[; ;pic16lf1827.h: 3580: unsigned BF :1;
[; ;pic16lf1827.h: 3581: unsigned UA :1;
[; ;pic16lf1827.h: 3582: unsigned R_nW :1;
[; ;pic16lf1827.h: 3583: unsigned S :1;
[; ;pic16lf1827.h: 3584: unsigned P :1;
[; ;pic16lf1827.h: 3585: unsigned D_nA :1;
[; ;pic16lf1827.h: 3586: unsigned CKE :1;
[; ;pic16lf1827.h: 3587: unsigned SMP :1;
[; ;pic16lf1827.h: 3588: };
[; ;pic16lf1827.h: 3589: } SSP1STATbits_t;
[; ;pic16lf1827.h: 3590: extern volatile SSP1STATbits_t SSP1STATbits @ 0x214;
[; ;pic16lf1827.h: 3633: typedef union {
[; ;pic16lf1827.h: 3634: struct {
[; ;pic16lf1827.h: 3635: unsigned BF :1;
[; ;pic16lf1827.h: 3636: unsigned UA :1;
[; ;pic16lf1827.h: 3637: unsigned R_nW :1;
[; ;pic16lf1827.h: 3638: unsigned S :1;
[; ;pic16lf1827.h: 3639: unsigned P :1;
[; ;pic16lf1827.h: 3640: unsigned D_nA :1;
[; ;pic16lf1827.h: 3641: unsigned CKE :1;
[; ;pic16lf1827.h: 3642: unsigned SMP :1;
[; ;pic16lf1827.h: 3643: };
[; ;pic16lf1827.h: 3644: } SSPSTATbits_t;
[; ;pic16lf1827.h: 3645: extern volatile SSPSTATbits_t SSPSTATbits @ 0x214;
[; ;pic16lf1827.h: 3689: extern volatile unsigned char SSP1CON1 @ 0x215;
"3691
[; ;pic16lf1827.h: 3691: asm("SSP1CON1 equ 0215h");
[; <" SSP1CON1 equ 0215h ;# ">
[; ;pic16lf1827.h: 3694: extern volatile unsigned char SSPCON1 @ 0x215;
"3696
[; ;pic16lf1827.h: 3696: asm("SSPCON1 equ 0215h");
[; <" SSPCON1 equ 0215h ;# ">
[; ;pic16lf1827.h: 3698: extern volatile unsigned char SSPCON @ 0x215;
"3700
[; ;pic16lf1827.h: 3700: asm("SSPCON equ 0215h");
[; <" SSPCON equ 0215h ;# ">
[; ;pic16lf1827.h: 3703: typedef union {
[; ;pic16lf1827.h: 3704: struct {
[; ;pic16lf1827.h: 3705: unsigned SSPM0 :1;
[; ;pic16lf1827.h: 3706: unsigned SSPM1 :1;
[; ;pic16lf1827.h: 3707: unsigned SSPM2 :1;
[; ;pic16lf1827.h: 3708: unsigned SSPM3 :1;
[; ;pic16lf1827.h: 3709: unsigned CKP :1;
[; ;pic16lf1827.h: 3710: unsigned SSPEN :1;
[; ;pic16lf1827.h: 3711: unsigned SSPOV :1;
[; ;pic16lf1827.h: 3712: unsigned WCOL :1;
[; ;pic16lf1827.h: 3713: };
[; ;pic16lf1827.h: 3714: struct {
[; ;pic16lf1827.h: 3715: unsigned SSPM :4;
[; ;pic16lf1827.h: 3716: };
[; ;pic16lf1827.h: 3717: } SSP1CON1bits_t;
[; ;pic16lf1827.h: 3718: extern volatile SSP1CON1bits_t SSP1CON1bits @ 0x215;
[; ;pic16lf1827.h: 3766: typedef union {
[; ;pic16lf1827.h: 3767: struct {
[; ;pic16lf1827.h: 3768: unsigned SSPM0 :1;
[; ;pic16lf1827.h: 3769: unsigned SSPM1 :1;
[; ;pic16lf1827.h: 3770: unsigned SSPM2 :1;
[; ;pic16lf1827.h: 3771: unsigned SSPM3 :1;
[; ;pic16lf1827.h: 3772: unsigned CKP :1;
[; ;pic16lf1827.h: 3773: unsigned SSPEN :1;
[; ;pic16lf1827.h: 3774: unsigned SSPOV :1;
[; ;pic16lf1827.h: 3775: unsigned WCOL :1;
[; ;pic16lf1827.h: 3776: };
[; ;pic16lf1827.h: 3777: struct {
[; ;pic16lf1827.h: 3778: unsigned SSPM :4;
[; ;pic16lf1827.h: 3779: };
[; ;pic16lf1827.h: 3780: } SSPCON1bits_t;
[; ;pic16lf1827.h: 3781: extern volatile SSPCON1bits_t SSPCON1bits @ 0x215;
[; ;pic16lf1827.h: 3828: typedef union {
[; ;pic16lf1827.h: 3829: struct {
[; ;pic16lf1827.h: 3830: unsigned SSPM0 :1;
[; ;pic16lf1827.h: 3831: unsigned SSPM1 :1;
[; ;pic16lf1827.h: 3832: unsigned SSPM2 :1;
[; ;pic16lf1827.h: 3833: unsigned SSPM3 :1;
[; ;pic16lf1827.h: 3834: unsigned CKP :1;
[; ;pic16lf1827.h: 3835: unsigned SSPEN :1;
[; ;pic16lf1827.h: 3836: unsigned SSPOV :1;
[; ;pic16lf1827.h: 3837: unsigned WCOL :1;
[; ;pic16lf1827.h: 3838: };
[; ;pic16lf1827.h: 3839: struct {
[; ;pic16lf1827.h: 3840: unsigned SSPM :4;
[; ;pic16lf1827.h: 3841: };
[; ;pic16lf1827.h: 3842: } SSPCONbits_t;
[; ;pic16lf1827.h: 3843: extern volatile SSPCONbits_t SSPCONbits @ 0x215;
[; ;pic16lf1827.h: 3892: extern volatile unsigned char SSP1CON2 @ 0x216;
"3894
[; ;pic16lf1827.h: 3894: asm("SSP1CON2 equ 0216h");
[; <" SSP1CON2 equ 0216h ;# ">
[; ;pic16lf1827.h: 3897: extern volatile unsigned char SSPCON2 @ 0x216;
"3899
[; ;pic16lf1827.h: 3899: asm("SSPCON2 equ 0216h");
[; <" SSPCON2 equ 0216h ;# ">
[; ;pic16lf1827.h: 3902: typedef union {
[; ;pic16lf1827.h: 3903: struct {
[; ;pic16lf1827.h: 3904: unsigned SEN :1;
[; ;pic16lf1827.h: 3905: unsigned RSEN :1;
[; ;pic16lf1827.h: 3906: unsigned PEN :1;
[; ;pic16lf1827.h: 3907: unsigned RCEN :1;
[; ;pic16lf1827.h: 3908: unsigned ACKEN :1;
[; ;pic16lf1827.h: 3909: unsigned ACKDT :1;
[; ;pic16lf1827.h: 3910: unsigned ACKSTAT :1;
[; ;pic16lf1827.h: 3911: unsigned GCEN :1;
[; ;pic16lf1827.h: 3912: };
[; ;pic16lf1827.h: 3913: } SSP1CON2bits_t;
[; ;pic16lf1827.h: 3914: extern volatile SSP1CON2bits_t SSP1CON2bits @ 0x216;
[; ;pic16lf1827.h: 3957: typedef union {
[; ;pic16lf1827.h: 3958: struct {
[; ;pic16lf1827.h: 3959: unsigned SEN :1;
[; ;pic16lf1827.h: 3960: unsigned RSEN :1;
[; ;pic16lf1827.h: 3961: unsigned PEN :1;
[; ;pic16lf1827.h: 3962: unsigned RCEN :1;
[; ;pic16lf1827.h: 3963: unsigned ACKEN :1;
[; ;pic16lf1827.h: 3964: unsigned ACKDT :1;
[; ;pic16lf1827.h: 3965: unsigned ACKSTAT :1;
[; ;pic16lf1827.h: 3966: unsigned GCEN :1;
[; ;pic16lf1827.h: 3967: };
[; ;pic16lf1827.h: 3968: } SSPCON2bits_t;
[; ;pic16lf1827.h: 3969: extern volatile SSPCON2bits_t SSPCON2bits @ 0x216;
[; ;pic16lf1827.h: 4013: extern volatile unsigned char SSP1CON3 @ 0x217;
"4015
[; ;pic16lf1827.h: 4015: asm("SSP1CON3 equ 0217h");
[; <" SSP1CON3 equ 0217h ;# ">
[; ;pic16lf1827.h: 4018: extern volatile unsigned char SSPCON3 @ 0x217;
"4020
[; ;pic16lf1827.h: 4020: asm("SSPCON3 equ 0217h");
[; <" SSPCON3 equ 0217h ;# ">
[; ;pic16lf1827.h: 4023: typedef union {
[; ;pic16lf1827.h: 4024: struct {
[; ;pic16lf1827.h: 4025: unsigned DHEN :1;
[; ;pic16lf1827.h: 4026: unsigned AHEN :1;
[; ;pic16lf1827.h: 4027: unsigned SBCDE :1;
[; ;pic16lf1827.h: 4028: unsigned SDAHT :1;
[; ;pic16lf1827.h: 4029: unsigned BOEN :1;
[; ;pic16lf1827.h: 4030: unsigned SCIE :1;
[; ;pic16lf1827.h: 4031: unsigned PCIE :1;
[; ;pic16lf1827.h: 4032: unsigned ACKTIM :1;
[; ;pic16lf1827.h: 4033: };
[; ;pic16lf1827.h: 4034: } SSP1CON3bits_t;
[; ;pic16lf1827.h: 4035: extern volatile SSP1CON3bits_t SSP1CON3bits @ 0x217;
[; ;pic16lf1827.h: 4078: typedef union {
[; ;pic16lf1827.h: 4079: struct {
[; ;pic16lf1827.h: 4080: unsigned DHEN :1;
[; ;pic16lf1827.h: 4081: unsigned AHEN :1;
[; ;pic16lf1827.h: 4082: unsigned SBCDE :1;
[; ;pic16lf1827.h: 4083: unsigned SDAHT :1;
[; ;pic16lf1827.h: 4084: unsigned BOEN :1;
[; ;pic16lf1827.h: 4085: unsigned SCIE :1;
[; ;pic16lf1827.h: 4086: unsigned PCIE :1;
[; ;pic16lf1827.h: 4087: unsigned ACKTIM :1;
[; ;pic16lf1827.h: 4088: };
[; ;pic16lf1827.h: 4089: } SSPCON3bits_t;
[; ;pic16lf1827.h: 4090: extern volatile SSPCON3bits_t SSPCON3bits @ 0x217;
[; ;pic16lf1827.h: 4134: extern volatile unsigned char SSP2BUF @ 0x219;
"4136
[; ;pic16lf1827.h: 4136: asm("SSP2BUF equ 0219h");
[; <" SSP2BUF equ 0219h ;# ">
[; ;pic16lf1827.h: 4139: typedef union {
[; ;pic16lf1827.h: 4140: struct {
[; ;pic16lf1827.h: 4141: unsigned SSPBUF :8;
[; ;pic16lf1827.h: 4142: };
[; ;pic16lf1827.h: 4143: } SSP2BUFbits_t;
[; ;pic16lf1827.h: 4144: extern volatile SSP2BUFbits_t SSP2BUFbits @ 0x219;
[; ;pic16lf1827.h: 4153: extern volatile unsigned char SSP2ADD @ 0x21A;
"4155
[; ;pic16lf1827.h: 4155: asm("SSP2ADD equ 021Ah");
[; <" SSP2ADD equ 021Ah ;# ">
[; ;pic16lf1827.h: 4158: typedef union {
[; ;pic16lf1827.h: 4159: struct {
[; ;pic16lf1827.h: 4160: unsigned SSPADD :8;
[; ;pic16lf1827.h: 4161: };
[; ;pic16lf1827.h: 4162: } SSP2ADDbits_t;
[; ;pic16lf1827.h: 4163: extern volatile SSP2ADDbits_t SSP2ADDbits @ 0x21A;
[; ;pic16lf1827.h: 4172: extern volatile unsigned char SSP2MSK @ 0x21B;
"4174
[; ;pic16lf1827.h: 4174: asm("SSP2MSK equ 021Bh");
[; <" SSP2MSK equ 021Bh ;# ">
[; ;pic16lf1827.h: 4177: typedef union {
[; ;pic16lf1827.h: 4178: struct {
[; ;pic16lf1827.h: 4179: unsigned SSPMSK :8;
[; ;pic16lf1827.h: 4180: };
[; ;pic16lf1827.h: 4181: } SSP2MSKbits_t;
[; ;pic16lf1827.h: 4182: extern volatile SSP2MSKbits_t SSP2MSKbits @ 0x21B;
[; ;pic16lf1827.h: 4191: extern volatile unsigned char SSP2STAT @ 0x21C;
"4193
[; ;pic16lf1827.h: 4193: asm("SSP2STAT equ 021Ch");
[; <" SSP2STAT equ 021Ch ;# ">
[; ;pic16lf1827.h: 4196: typedef union {
[; ;pic16lf1827.h: 4197: struct {
[; ;pic16lf1827.h: 4198: unsigned BF :1;
[; ;pic16lf1827.h: 4199: unsigned UA :1;
[; ;pic16lf1827.h: 4200: unsigned R_nW :1;
[; ;pic16lf1827.h: 4201: unsigned S :1;
[; ;pic16lf1827.h: 4202: unsigned P :1;
[; ;pic16lf1827.h: 4203: unsigned D_nA :1;
[; ;pic16lf1827.h: 4204: unsigned CKE :1;
[; ;pic16lf1827.h: 4205: unsigned SMP :1;
[; ;pic16lf1827.h: 4206: };
[; ;pic16lf1827.h: 4207: } SSP2STATbits_t;
[; ;pic16lf1827.h: 4208: extern volatile SSP2STATbits_t SSP2STATbits @ 0x21C;
[; ;pic16lf1827.h: 4252: extern volatile unsigned char SSP2CON1 @ 0x21D;
"4254
[; ;pic16lf1827.h: 4254: asm("SSP2CON1 equ 021Dh");
[; <" SSP2CON1 equ 021Dh ;# ">
[; ;pic16lf1827.h: 4257: typedef union {
[; ;pic16lf1827.h: 4258: struct {
[; ;pic16lf1827.h: 4259: unsigned SSPM0 :1;
[; ;pic16lf1827.h: 4260: unsigned SSPM1 :1;
[; ;pic16lf1827.h: 4261: unsigned SSPM2 :1;
[; ;pic16lf1827.h: 4262: unsigned SSPM3 :1;
[; ;pic16lf1827.h: 4263: unsigned CKP :1;
[; ;pic16lf1827.h: 4264: unsigned SSPEN :1;
[; ;pic16lf1827.h: 4265: unsigned SSPOV :1;
[; ;pic16lf1827.h: 4266: unsigned WCOL :1;
[; ;pic16lf1827.h: 4267: };
[; ;pic16lf1827.h: 4268: struct {
[; ;pic16lf1827.h: 4269: unsigned SSPM :4;
[; ;pic16lf1827.h: 4270: };
[; ;pic16lf1827.h: 4271: } SSP2CON1bits_t;
[; ;pic16lf1827.h: 4272: extern volatile SSP2CON1bits_t SSP2CON1bits @ 0x21D;
[; ;pic16lf1827.h: 4321: extern volatile unsigned char SSP2CON2 @ 0x21E;
"4323
[; ;pic16lf1827.h: 4323: asm("SSP2CON2 equ 021Eh");
[; <" SSP2CON2 equ 021Eh ;# ">
[; ;pic16lf1827.h: 4326: typedef union {
[; ;pic16lf1827.h: 4327: struct {
[; ;pic16lf1827.h: 4328: unsigned SEN :1;
[; ;pic16lf1827.h: 4329: unsigned RSEN :1;
[; ;pic16lf1827.h: 4330: unsigned PEN :1;
[; ;pic16lf1827.h: 4331: unsigned RCEN :1;
[; ;pic16lf1827.h: 4332: unsigned ACKEN :1;
[; ;pic16lf1827.h: 4333: unsigned ACKDT :1;
[; ;pic16lf1827.h: 4334: unsigned ACKSTAT :1;
[; ;pic16lf1827.h: 4335: unsigned GCEN :1;
[; ;pic16lf1827.h: 4336: };
[; ;pic16lf1827.h: 4337: } SSP2CON2bits_t;
[; ;pic16lf1827.h: 4338: extern volatile SSP2CON2bits_t SSP2CON2bits @ 0x21E;
[; ;pic16lf1827.h: 4382: extern volatile unsigned char SSP2CON3 @ 0x21F;
"4384
[; ;pic16lf1827.h: 4384: asm("SSP2CON3 equ 021Fh");
[; <" SSP2CON3 equ 021Fh ;# ">
[; ;pic16lf1827.h: 4387: typedef union {
[; ;pic16lf1827.h: 4388: struct {
[; ;pic16lf1827.h: 4389: unsigned DHEN :1;
[; ;pic16lf1827.h: 4390: unsigned AHEN :1;
[; ;pic16lf1827.h: 4391: unsigned SBCDE :1;
[; ;pic16lf1827.h: 4392: unsigned SDAHT :1;
[; ;pic16lf1827.h: 4393: unsigned BOEN :1;
[; ;pic16lf1827.h: 4394: unsigned SCIE :1;
[; ;pic16lf1827.h: 4395: unsigned PCIE :1;
[; ;pic16lf1827.h: 4396: unsigned ACKTIM :1;
[; ;pic16lf1827.h: 4397: };
[; ;pic16lf1827.h: 4398: } SSP2CON3bits_t;
[; ;pic16lf1827.h: 4399: extern volatile SSP2CON3bits_t SSP2CON3bits @ 0x21F;
[; ;pic16lf1827.h: 4443: extern volatile unsigned char CCPR1L @ 0x291;
"4445
[; ;pic16lf1827.h: 4445: asm("CCPR1L equ 0291h");
[; <" CCPR1L equ 0291h ;# ">
[; ;pic16lf1827.h: 4448: typedef union {
[; ;pic16lf1827.h: 4449: struct {
[; ;pic16lf1827.h: 4450: unsigned CCPR1L :8;
[; ;pic16lf1827.h: 4451: };
[; ;pic16lf1827.h: 4452: } CCPR1Lbits_t;
[; ;pic16lf1827.h: 4453: extern volatile CCPR1Lbits_t CCPR1Lbits @ 0x291;
[; ;pic16lf1827.h: 4462: extern volatile unsigned char CCPR1H @ 0x292;
"4464
[; ;pic16lf1827.h: 4464: asm("CCPR1H equ 0292h");
[; <" CCPR1H equ 0292h ;# ">
[; ;pic16lf1827.h: 4467: typedef union {
[; ;pic16lf1827.h: 4468: struct {
[; ;pic16lf1827.h: 4469: unsigned CCPR1H :8;
[; ;pic16lf1827.h: 4470: };
[; ;pic16lf1827.h: 4471: } CCPR1Hbits_t;
[; ;pic16lf1827.h: 4472: extern volatile CCPR1Hbits_t CCPR1Hbits @ 0x292;
[; ;pic16lf1827.h: 4481: extern volatile unsigned char CCP1CON @ 0x293;
"4483
[; ;pic16lf1827.h: 4483: asm("CCP1CON equ 0293h");
[; <" CCP1CON equ 0293h ;# ">
[; ;pic16lf1827.h: 4486: typedef union {
[; ;pic16lf1827.h: 4487: struct {
[; ;pic16lf1827.h: 4488: unsigned CCP1M0 :1;
[; ;pic16lf1827.h: 4489: unsigned CCP1M1 :1;
[; ;pic16lf1827.h: 4490: unsigned CCP1M2 :1;
[; ;pic16lf1827.h: 4491: unsigned CCP1M3 :1;
[; ;pic16lf1827.h: 4492: unsigned DC1B0 :1;
[; ;pic16lf1827.h: 4493: unsigned DC1B1 :1;
[; ;pic16lf1827.h: 4494: unsigned P1M0 :1;
[; ;pic16lf1827.h: 4495: unsigned P1M1 :1;
[; ;pic16lf1827.h: 4496: };
[; ;pic16lf1827.h: 4497: struct {
[; ;pic16lf1827.h: 4498: unsigned CCP1M :4;
[; ;pic16lf1827.h: 4499: unsigned DC1B :2;
[; ;pic16lf1827.h: 4500: unsigned P1M :2;
[; ;pic16lf1827.h: 4501: };
[; ;pic16lf1827.h: 4502: } CCP1CONbits_t;
[; ;pic16lf1827.h: 4503: extern volatile CCP1CONbits_t CCP1CONbits @ 0x293;
[; ;pic16lf1827.h: 4562: extern volatile unsigned char PWM1CON @ 0x294;
"4564
[; ;pic16lf1827.h: 4564: asm("PWM1CON equ 0294h");
[; <" PWM1CON equ 0294h ;# ">
[; ;pic16lf1827.h: 4567: typedef union {
[; ;pic16lf1827.h: 4568: struct {
[; ;pic16lf1827.h: 4569: unsigned P1DC0 :1;
[; ;pic16lf1827.h: 4570: unsigned P1DC1 :1;
[; ;pic16lf1827.h: 4571: unsigned P1DC2 :1;
[; ;pic16lf1827.h: 4572: unsigned P1DC3 :1;
[; ;pic16lf1827.h: 4573: unsigned P1DC4 :1;
[; ;pic16lf1827.h: 4574: unsigned P1DC5 :1;
[; ;pic16lf1827.h: 4575: unsigned P1DC6 :1;
[; ;pic16lf1827.h: 4576: unsigned P1RSEN :1;
[; ;pic16lf1827.h: 4577: };
[; ;pic16lf1827.h: 4578: struct {
[; ;pic16lf1827.h: 4579: unsigned P1DC :7;
[; ;pic16lf1827.h: 4580: };
[; ;pic16lf1827.h: 4581: } PWM1CONbits_t;
[; ;pic16lf1827.h: 4582: extern volatile PWM1CONbits_t PWM1CONbits @ 0x294;
[; ;pic16lf1827.h: 4631: extern volatile unsigned char CCP1AS @ 0x295;
"4633
[; ;pic16lf1827.h: 4633: asm("CCP1AS equ 0295h");
[; <" CCP1AS equ 0295h ;# ">
[; ;pic16lf1827.h: 4636: extern volatile unsigned char ECCP1AS @ 0x295;
"4638
[; ;pic16lf1827.h: 4638: asm("ECCP1AS equ 0295h");
[; <" ECCP1AS equ 0295h ;# ">
[; ;pic16lf1827.h: 4641: typedef union {
[; ;pic16lf1827.h: 4642: struct {
[; ;pic16lf1827.h: 4643: unsigned PSS1BD0 :1;
[; ;pic16lf1827.h: 4644: unsigned PSS1BD1 :1;
[; ;pic16lf1827.h: 4645: unsigned PSS1AC0 :1;
[; ;pic16lf1827.h: 4646: unsigned PSS1AC1 :1;
[; ;pic16lf1827.h: 4647: unsigned CCP1AS0 :1;
[; ;pic16lf1827.h: 4648: unsigned CCP1AS1 :1;
[; ;pic16lf1827.h: 4649: unsigned CCP1AS2 :1;
[; ;pic16lf1827.h: 4650: unsigned CCP1ASE :1;
[; ;pic16lf1827.h: 4651: };
[; ;pic16lf1827.h: 4652: struct {
[; ;pic16lf1827.h: 4653: unsigned PSS1BD :2;
[; ;pic16lf1827.h: 4654: unsigned PSS1AC :2;
[; ;pic16lf1827.h: 4655: unsigned CCP1AS :3;
[; ;pic16lf1827.h: 4656: };
[; ;pic16lf1827.h: 4657: } CCP1ASbits_t;
[; ;pic16lf1827.h: 4658: extern volatile CCP1ASbits_t CCP1ASbits @ 0x295;
[; ;pic16lf1827.h: 4716: typedef union {
[; ;pic16lf1827.h: 4717: struct {
[; ;pic16lf1827.h: 4718: unsigned PSS1BD0 :1;
[; ;pic16lf1827.h: 4719: unsigned PSS1BD1 :1;
[; ;pic16lf1827.h: 4720: unsigned PSS1AC0 :1;
[; ;pic16lf1827.h: 4721: unsigned PSS1AC1 :1;
[; ;pic16lf1827.h: 4722: unsigned CCP1AS0 :1;
[; ;pic16lf1827.h: 4723: unsigned CCP1AS1 :1;
[; ;pic16lf1827.h: 4724: unsigned CCP1AS2 :1;
[; ;pic16lf1827.h: 4725: unsigned CCP1ASE :1;
[; ;pic16lf1827.h: 4726: };
[; ;pic16lf1827.h: 4727: struct {
[; ;pic16lf1827.h: 4728: unsigned PSS1BD :2;
[; ;pic16lf1827.h: 4729: unsigned PSS1AC :2;
[; ;pic16lf1827.h: 4730: unsigned CCP1AS :3;
[; ;pic16lf1827.h: 4731: };
[; ;pic16lf1827.h: 4732: } ECCP1ASbits_t;
[; ;pic16lf1827.h: 4733: extern volatile ECCP1ASbits_t ECCP1ASbits @ 0x295;
[; ;pic16lf1827.h: 4792: extern volatile unsigned char PSTR1CON @ 0x296;
"4794
[; ;pic16lf1827.h: 4794: asm("PSTR1CON equ 0296h");
[; <" PSTR1CON equ 0296h ;# ">
[; ;pic16lf1827.h: 4797: typedef union {
[; ;pic16lf1827.h: 4798: struct {
[; ;pic16lf1827.h: 4799: unsigned STR1A :1;
[; ;pic16lf1827.h: 4800: unsigned STR1B :1;
[; ;pic16lf1827.h: 4801: unsigned STR1C :1;
[; ;pic16lf1827.h: 4802: unsigned STR1D :1;
[; ;pic16lf1827.h: 4803: unsigned STR1SYNC :1;
[; ;pic16lf1827.h: 4804: };
[; ;pic16lf1827.h: 4805: } PSTR1CONbits_t;
[; ;pic16lf1827.h: 4806: extern volatile PSTR1CONbits_t PSTR1CONbits @ 0x296;
[; ;pic16lf1827.h: 4835: extern volatile unsigned char CCPR2L @ 0x298;
"4837
[; ;pic16lf1827.h: 4837: asm("CCPR2L equ 0298h");
[; <" CCPR2L equ 0298h ;# ">
[; ;pic16lf1827.h: 4840: typedef union {
[; ;pic16lf1827.h: 4841: struct {
[; ;pic16lf1827.h: 4842: unsigned CCPR2L :8;
[; ;pic16lf1827.h: 4843: };
[; ;pic16lf1827.h: 4844: } CCPR2Lbits_t;
[; ;pic16lf1827.h: 4845: extern volatile CCPR2Lbits_t CCPR2Lbits @ 0x298;
[; ;pic16lf1827.h: 4854: extern volatile unsigned char CCPR2H @ 0x299;
"4856
[; ;pic16lf1827.h: 4856: asm("CCPR2H equ 0299h");
[; <" CCPR2H equ 0299h ;# ">
[; ;pic16lf1827.h: 4859: typedef union {
[; ;pic16lf1827.h: 4860: struct {
[; ;pic16lf1827.h: 4861: unsigned CCPR2H :8;
[; ;pic16lf1827.h: 4862: };
[; ;pic16lf1827.h: 4863: } CCPR2Hbits_t;
[; ;pic16lf1827.h: 4864: extern volatile CCPR2Hbits_t CCPR2Hbits @ 0x299;
[; ;pic16lf1827.h: 4873: extern volatile unsigned char CCP2CON @ 0x29A;
"4875
[; ;pic16lf1827.h: 4875: asm("CCP2CON equ 029Ah");
[; <" CCP2CON equ 029Ah ;# ">
[; ;pic16lf1827.h: 4878: typedef union {
[; ;pic16lf1827.h: 4879: struct {
[; ;pic16lf1827.h: 4880: unsigned CCP2M0 :1;
[; ;pic16lf1827.h: 4881: unsigned CCP2M1 :1;
[; ;pic16lf1827.h: 4882: unsigned CCP2M2 :1;
[; ;pic16lf1827.h: 4883: unsigned CCP2M3 :1;
[; ;pic16lf1827.h: 4884: unsigned DC2B0 :1;
[; ;pic16lf1827.h: 4885: unsigned DC2B1 :1;
[; ;pic16lf1827.h: 4886: unsigned P2M0 :1;
[; ;pic16lf1827.h: 4887: unsigned P2M1 :1;
[; ;pic16lf1827.h: 4888: };
[; ;pic16lf1827.h: 4889: struct {
[; ;pic16lf1827.h: 4890: unsigned CCP2M :4;
[; ;pic16lf1827.h: 4891: unsigned DC2B :2;
[; ;pic16lf1827.h: 4892: unsigned P2M :2;
[; ;pic16lf1827.h: 4893: };
[; ;pic16lf1827.h: 4894: } CCP2CONbits_t;
[; ;pic16lf1827.h: 4895: extern volatile CCP2CONbits_t CCP2CONbits @ 0x29A;
[; ;pic16lf1827.h: 4954: extern volatile unsigned char PWM2CON @ 0x29B;
"4956
[; ;pic16lf1827.h: 4956: asm("PWM2CON equ 029Bh");
[; <" PWM2CON equ 029Bh ;# ">
[; ;pic16lf1827.h: 4959: typedef union {
[; ;pic16lf1827.h: 4960: struct {
[; ;pic16lf1827.h: 4961: unsigned P2DC0 :1;
[; ;pic16lf1827.h: 4962: unsigned P2DC1 :1;
[; ;pic16lf1827.h: 4963: unsigned P2DC2 :1;
[; ;pic16lf1827.h: 4964: unsigned P2DC3 :1;
[; ;pic16lf1827.h: 4965: unsigned P2DC4 :1;
[; ;pic16lf1827.h: 4966: unsigned P2DC5 :1;
[; ;pic16lf1827.h: 4967: unsigned P2DC6 :1;
[; ;pic16lf1827.h: 4968: unsigned P2RSEN :1;
[; ;pic16lf1827.h: 4969: };
[; ;pic16lf1827.h: 4970: struct {
[; ;pic16lf1827.h: 4971: unsigned P2DC :7;
[; ;pic16lf1827.h: 4972: };
[; ;pic16lf1827.h: 4973: } PWM2CONbits_t;
[; ;pic16lf1827.h: 4974: extern volatile PWM2CONbits_t PWM2CONbits @ 0x29B;
[; ;pic16lf1827.h: 5023: extern volatile unsigned char CCP2AS @ 0x29C;
"5025
[; ;pic16lf1827.h: 5025: asm("CCP2AS equ 029Ch");
[; <" CCP2AS equ 029Ch ;# ">
[; ;pic16lf1827.h: 5028: extern volatile unsigned char ECCP2AS @ 0x29C;
"5030
[; ;pic16lf1827.h: 5030: asm("ECCP2AS equ 029Ch");
[; <" ECCP2AS equ 029Ch ;# ">
[; ;pic16lf1827.h: 5033: typedef union {
[; ;pic16lf1827.h: 5034: struct {
[; ;pic16lf1827.h: 5035: unsigned PSS2BD0 :1;
[; ;pic16lf1827.h: 5036: unsigned PSS2BD1 :1;
[; ;pic16lf1827.h: 5037: unsigned PSS2AC0 :1;
[; ;pic16lf1827.h: 5038: unsigned PSS2AC1 :1;
[; ;pic16lf1827.h: 5039: unsigned CCP2AS0 :1;
[; ;pic16lf1827.h: 5040: unsigned CCP2AS1 :1;
[; ;pic16lf1827.h: 5041: unsigned CCP2AS2 :1;
[; ;pic16lf1827.h: 5042: unsigned CCP2ASE :1;
[; ;pic16lf1827.h: 5043: };
[; ;pic16lf1827.h: 5044: struct {
[; ;pic16lf1827.h: 5045: unsigned PSS2BD :2;
[; ;pic16lf1827.h: 5046: unsigned PSS2AC :2;
[; ;pic16lf1827.h: 5047: unsigned CCP2AS :3;
[; ;pic16lf1827.h: 5048: };
[; ;pic16lf1827.h: 5049: } CCP2ASbits_t;
[; ;pic16lf1827.h: 5050: extern volatile CCP2ASbits_t CCP2ASbits @ 0x29C;
[; ;pic16lf1827.h: 5108: typedef union {
[; ;pic16lf1827.h: 5109: struct {
[; ;pic16lf1827.h: 5110: unsigned PSS2BD0 :1;
[; ;pic16lf1827.h: 5111: unsigned PSS2BD1 :1;
[; ;pic16lf1827.h: 5112: unsigned PSS2AC0 :1;
[; ;pic16lf1827.h: 5113: unsigned PSS2AC1 :1;
[; ;pic16lf1827.h: 5114: unsigned CCP2AS0 :1;
[; ;pic16lf1827.h: 5115: unsigned CCP2AS1 :1;
[; ;pic16lf1827.h: 5116: unsigned CCP2AS2 :1;
[; ;pic16lf1827.h: 5117: unsigned CCP2ASE :1;
[; ;pic16lf1827.h: 5118: };
[; ;pic16lf1827.h: 5119: struct {
[; ;pic16lf1827.h: 5120: unsigned PSS2BD :2;
[; ;pic16lf1827.h: 5121: unsigned PSS2AC :2;
[; ;pic16lf1827.h: 5122: unsigned CCP2AS :3;
[; ;pic16lf1827.h: 5123: };
[; ;pic16lf1827.h: 5124: } ECCP2ASbits_t;
[; ;pic16lf1827.h: 5125: extern volatile ECCP2ASbits_t ECCP2ASbits @ 0x29C;
[; ;pic16lf1827.h: 5184: extern volatile unsigned char PSTR2CON @ 0x29D;
"5186
[; ;pic16lf1827.h: 5186: asm("PSTR2CON equ 029Dh");
[; <" PSTR2CON equ 029Dh ;# ">
[; ;pic16lf1827.h: 5189: typedef union {
[; ;pic16lf1827.h: 5190: struct {
[; ;pic16lf1827.h: 5191: unsigned STR2A :1;
[; ;pic16lf1827.h: 5192: unsigned STR2B :1;
[; ;pic16lf1827.h: 5193: unsigned STR2C :1;
[; ;pic16lf1827.h: 5194: unsigned STR2D :1;
[; ;pic16lf1827.h: 5195: unsigned STR2SYNC :1;
[; ;pic16lf1827.h: 5196: };
[; ;pic16lf1827.h: 5197: } PSTR2CONbits_t;
[; ;pic16lf1827.h: 5198: extern volatile PSTR2CONbits_t PSTR2CONbits @ 0x29D;
[; ;pic16lf1827.h: 5227: extern volatile unsigned char CCPTMRS @ 0x29E;
"5229
[; ;pic16lf1827.h: 5229: asm("CCPTMRS equ 029Eh");
[; <" CCPTMRS equ 029Eh ;# ">
[; ;pic16lf1827.h: 5232: extern volatile unsigned char CCPTMRS0 @ 0x29E;
"5234
[; ;pic16lf1827.h: 5234: asm("CCPTMRS0 equ 029Eh");
[; <" CCPTMRS0 equ 029Eh ;# ">
[; ;pic16lf1827.h: 5237: typedef union {
[; ;pic16lf1827.h: 5238: struct {
[; ;pic16lf1827.h: 5239: unsigned C1TSEL0 :1;
[; ;pic16lf1827.h: 5240: unsigned C1TSEL1 :1;
[; ;pic16lf1827.h: 5241: unsigned C2TSEL0 :1;
[; ;pic16lf1827.h: 5242: unsigned C2TSEL1 :1;
[; ;pic16lf1827.h: 5243: unsigned C3TSEL0 :1;
[; ;pic16lf1827.h: 5244: unsigned C3TSEL1 :1;
[; ;pic16lf1827.h: 5245: unsigned C4TSEL0 :1;
[; ;pic16lf1827.h: 5246: unsigned C4TSEL1 :1;
[; ;pic16lf1827.h: 5247: };
[; ;pic16lf1827.h: 5248: struct {
[; ;pic16lf1827.h: 5249: unsigned C1TSEL :2;
[; ;pic16lf1827.h: 5250: unsigned C2TSEL :2;
[; ;pic16lf1827.h: 5251: unsigned C3TSEL :2;
[; ;pic16lf1827.h: 5252: unsigned C4TSEL :2;
[; ;pic16lf1827.h: 5253: };
[; ;pic16lf1827.h: 5254: } CCPTMRSbits_t;
[; ;pic16lf1827.h: 5255: extern volatile CCPTMRSbits_t CCPTMRSbits @ 0x29E;
[; ;pic16lf1827.h: 5318: typedef union {
[; ;pic16lf1827.h: 5319: struct {
[; ;pic16lf1827.h: 5320: unsigned C1TSEL0 :1;
[; ;pic16lf1827.h: 5321: unsigned C1TSEL1 :1;
[; ;pic16lf1827.h: 5322: unsigned C2TSEL0 :1;
[; ;pic16lf1827.h: 5323: unsigned C2TSEL1 :1;
[; ;pic16lf1827.h: 5324: unsigned C3TSEL0 :1;
[; ;pic16lf1827.h: 5325: unsigned C3TSEL1 :1;
[; ;pic16lf1827.h: 5326: unsigned C4TSEL0 :1;
[; ;pic16lf1827.h: 5327: unsigned C4TSEL1 :1;
[; ;pic16lf1827.h: 5328: };
[; ;pic16lf1827.h: 5329: struct {
[; ;pic16lf1827.h: 5330: unsigned C1TSEL :2;
[; ;pic16lf1827.h: 5331: unsigned C2TSEL :2;
[; ;pic16lf1827.h: 5332: unsigned C3TSEL :2;
[; ;pic16lf1827.h: 5333: unsigned C4TSEL :2;
[; ;pic16lf1827.h: 5334: };
[; ;pic16lf1827.h: 5335: } CCPTMRS0bits_t;
[; ;pic16lf1827.h: 5336: extern volatile CCPTMRS0bits_t CCPTMRS0bits @ 0x29E;
[; ;pic16lf1827.h: 5400: extern volatile unsigned char CCPR3L @ 0x311;
"5402
[; ;pic16lf1827.h: 5402: asm("CCPR3L equ 0311h");
[; <" CCPR3L equ 0311h ;# ">
[; ;pic16lf1827.h: 5405: typedef union {
[; ;pic16lf1827.h: 5406: struct {
[; ;pic16lf1827.h: 5407: unsigned CCPR3L :8;
[; ;pic16lf1827.h: 5408: };
[; ;pic16lf1827.h: 5409: } CCPR3Lbits_t;
[; ;pic16lf1827.h: 5410: extern volatile CCPR3Lbits_t CCPR3Lbits @ 0x311;
[; ;pic16lf1827.h: 5419: extern volatile unsigned char CCPR3H @ 0x312;
"5421
[; ;pic16lf1827.h: 5421: asm("CCPR3H equ 0312h");
[; <" CCPR3H equ 0312h ;# ">
[; ;pic16lf1827.h: 5424: typedef union {
[; ;pic16lf1827.h: 5425: struct {
[; ;pic16lf1827.h: 5426: unsigned CCPR3H :8;
[; ;pic16lf1827.h: 5427: };
[; ;pic16lf1827.h: 5428: } CCPR3Hbits_t;
[; ;pic16lf1827.h: 5429: extern volatile CCPR3Hbits_t CCPR3Hbits @ 0x312;
[; ;pic16lf1827.h: 5438: extern volatile unsigned char CCP3CON @ 0x313;
"5440
[; ;pic16lf1827.h: 5440: asm("CCP3CON equ 0313h");
[; <" CCP3CON equ 0313h ;# ">
[; ;pic16lf1827.h: 5443: typedef union {
[; ;pic16lf1827.h: 5444: struct {
[; ;pic16lf1827.h: 5445: unsigned CCP3M0 :1;
[; ;pic16lf1827.h: 5446: unsigned CCP3M1 :1;
[; ;pic16lf1827.h: 5447: unsigned CCP3M2 :1;
[; ;pic16lf1827.h: 5448: unsigned CCP3M3 :1;
[; ;pic16lf1827.h: 5449: unsigned DC3B0 :1;
[; ;pic16lf1827.h: 5450: unsigned DC3B1 :1;
[; ;pic16lf1827.h: 5451: };
[; ;pic16lf1827.h: 5452: struct {
[; ;pic16lf1827.h: 5453: unsigned CCP3M :4;
[; ;pic16lf1827.h: 5454: unsigned DC3B :2;
[; ;pic16lf1827.h: 5455: };
[; ;pic16lf1827.h: 5456: } CCP3CONbits_t;
[; ;pic16lf1827.h: 5457: extern volatile CCP3CONbits_t CCP3CONbits @ 0x313;
[; ;pic16lf1827.h: 5501: extern volatile unsigned char CCPR4L @ 0x318;
"5503
[; ;pic16lf1827.h: 5503: asm("CCPR4L equ 0318h");
[; <" CCPR4L equ 0318h ;# ">
[; ;pic16lf1827.h: 5506: typedef union {
[; ;pic16lf1827.h: 5507: struct {
[; ;pic16lf1827.h: 5508: unsigned CCPR4L :8;
[; ;pic16lf1827.h: 5509: };
[; ;pic16lf1827.h: 5510: } CCPR4Lbits_t;
[; ;pic16lf1827.h: 5511: extern volatile CCPR4Lbits_t CCPR4Lbits @ 0x318;
[; ;pic16lf1827.h: 5520: extern volatile unsigned char CCPR4H @ 0x319;
"5522
[; ;pic16lf1827.h: 5522: asm("CCPR4H equ 0319h");
[; <" CCPR4H equ 0319h ;# ">
[; ;pic16lf1827.h: 5525: typedef union {
[; ;pic16lf1827.h: 5526: struct {
[; ;pic16lf1827.h: 5527: unsigned CCPR4H :8;
[; ;pic16lf1827.h: 5528: };
[; ;pic16lf1827.h: 5529: } CCPR4Hbits_t;
[; ;pic16lf1827.h: 5530: extern volatile CCPR4Hbits_t CCPR4Hbits @ 0x319;
[; ;pic16lf1827.h: 5539: extern volatile unsigned char CCP4CON @ 0x31A;
"5541
[; ;pic16lf1827.h: 5541: asm("CCP4CON equ 031Ah");
[; <" CCP4CON equ 031Ah ;# ">
[; ;pic16lf1827.h: 5544: typedef union {
[; ;pic16lf1827.h: 5545: struct {
[; ;pic16lf1827.h: 5546: unsigned CCP4M0 :1;
[; ;pic16lf1827.h: 5547: unsigned CCP4M1 :1;
[; ;pic16lf1827.h: 5548: unsigned CCP4M2 :1;
[; ;pic16lf1827.h: 5549: unsigned CCP4M3 :1;
[; ;pic16lf1827.h: 5550: unsigned DC4B0 :1;
[; ;pic16lf1827.h: 5551: unsigned DC4B1 :1;
[; ;pic16lf1827.h: 5552: };
[; ;pic16lf1827.h: 5553: struct {
[; ;pic16lf1827.h: 5554: unsigned CCP4M :4;
[; ;pic16lf1827.h: 5555: unsigned DC4B :2;
[; ;pic16lf1827.h: 5556: };
[; ;pic16lf1827.h: 5557: } CCP4CONbits_t;
[; ;pic16lf1827.h: 5558: extern volatile CCP4CONbits_t CCP4CONbits @ 0x31A;
[; ;pic16lf1827.h: 5602: extern volatile unsigned char IOCBP @ 0x394;
"5604
[; ;pic16lf1827.h: 5604: asm("IOCBP equ 0394h");
[; <" IOCBP equ 0394h ;# ">
[; ;pic16lf1827.h: 5607: typedef union {
[; ;pic16lf1827.h: 5608: struct {
[; ;pic16lf1827.h: 5609: unsigned IOCBP0 :1;
[; ;pic16lf1827.h: 5610: unsigned IOCBP1 :1;
[; ;pic16lf1827.h: 5611: unsigned IOCBP2 :1;
[; ;pic16lf1827.h: 5612: unsigned IOCBP3 :1;
[; ;pic16lf1827.h: 5613: unsigned IOCBP4 :1;
[; ;pic16lf1827.h: 5614: unsigned IOCBP5 :1;
[; ;pic16lf1827.h: 5615: unsigned IOCBP6 :1;
[; ;pic16lf1827.h: 5616: unsigned IOCBP7 :1;
[; ;pic16lf1827.h: 5617: };
[; ;pic16lf1827.h: 5618: struct {
[; ;pic16lf1827.h: 5619: unsigned IOCBP :8;
[; ;pic16lf1827.h: 5620: };
[; ;pic16lf1827.h: 5621: } IOCBPbits_t;
[; ;pic16lf1827.h: 5622: extern volatile IOCBPbits_t IOCBPbits @ 0x394;
[; ;pic16lf1827.h: 5671: extern volatile unsigned char IOCBN @ 0x395;
"5673
[; ;pic16lf1827.h: 5673: asm("IOCBN equ 0395h");
[; <" IOCBN equ 0395h ;# ">
[; ;pic16lf1827.h: 5676: typedef union {
[; ;pic16lf1827.h: 5677: struct {
[; ;pic16lf1827.h: 5678: unsigned IOCBN0 :1;
[; ;pic16lf1827.h: 5679: unsigned IOCBN1 :1;
[; ;pic16lf1827.h: 5680: unsigned IOCBN2 :1;
[; ;pic16lf1827.h: 5681: unsigned IOCBN3 :1;
[; ;pic16lf1827.h: 5682: unsigned IOCBN4 :1;
[; ;pic16lf1827.h: 5683: unsigned IOCBN5 :1;
[; ;pic16lf1827.h: 5684: unsigned IOCBN6 :1;
[; ;pic16lf1827.h: 5685: unsigned IOCBN7 :1;
[; ;pic16lf1827.h: 5686: };
[; ;pic16lf1827.h: 5687: struct {
[; ;pic16lf1827.h: 5688: unsigned IOCBN :8;
[; ;pic16lf1827.h: 5689: };
[; ;pic16lf1827.h: 5690: } IOCBNbits_t;
[; ;pic16lf1827.h: 5691: extern volatile IOCBNbits_t IOCBNbits @ 0x395;
[; ;pic16lf1827.h: 5740: extern volatile unsigned char IOCBF @ 0x396;
"5742
[; ;pic16lf1827.h: 5742: asm("IOCBF equ 0396h");
[; <" IOCBF equ 0396h ;# ">
[; ;pic16lf1827.h: 5745: typedef union {
[; ;pic16lf1827.h: 5746: struct {
[; ;pic16lf1827.h: 5747: unsigned IOCBF0 :1;
[; ;pic16lf1827.h: 5748: unsigned IOCBF1 :1;
[; ;pic16lf1827.h: 5749: unsigned IOCBF2 :1;
[; ;pic16lf1827.h: 5750: unsigned IOCBF3 :1;
[; ;pic16lf1827.h: 5751: unsigned IOCBF4 :1;
[; ;pic16lf1827.h: 5752: unsigned IOCBF5 :1;
[; ;pic16lf1827.h: 5753: unsigned IOCBF6 :1;
[; ;pic16lf1827.h: 5754: unsigned IOCBF7 :1;
[; ;pic16lf1827.h: 5755: };
[; ;pic16lf1827.h: 5756: struct {
[; ;pic16lf1827.h: 5757: unsigned IOCBF :8;
[; ;pic16lf1827.h: 5758: };
[; ;pic16lf1827.h: 5759: } IOCBFbits_t;
[; ;pic16lf1827.h: 5760: extern volatile IOCBFbits_t IOCBFbits @ 0x396;
[; ;pic16lf1827.h: 5809: extern volatile unsigned char CLKRCON @ 0x39A;
"5811
[; ;pic16lf1827.h: 5811: asm("CLKRCON equ 039Ah");
[; <" CLKRCON equ 039Ah ;# ">
[; ;pic16lf1827.h: 5814: typedef union {
[; ;pic16lf1827.h: 5815: struct {
[; ;pic16lf1827.h: 5816: unsigned CLKRDIV0 :1;
[; ;pic16lf1827.h: 5817: unsigned CLKRDIV1 :1;
[; ;pic16lf1827.h: 5818: unsigned CLKRDIV2 :1;
[; ;pic16lf1827.h: 5819: unsigned CLKRDC0 :1;
[; ;pic16lf1827.h: 5820: unsigned CLKRDC1 :1;
[; ;pic16lf1827.h: 5821: unsigned CLKRSLR :1;
[; ;pic16lf1827.h: 5822: unsigned CLKROE :1;
[; ;pic16lf1827.h: 5823: unsigned CLKREN :1;
[; ;pic16lf1827.h: 5824: };
[; ;pic16lf1827.h: 5825: struct {
[; ;pic16lf1827.h: 5826: unsigned CLKRDIV :3;
[; ;pic16lf1827.h: 5827: unsigned CLKRDC :2;
[; ;pic16lf1827.h: 5828: };
[; ;pic16lf1827.h: 5829: } CLKRCONbits_t;
[; ;pic16lf1827.h: 5830: extern volatile CLKRCONbits_t CLKRCONbits @ 0x39A;
[; ;pic16lf1827.h: 5884: extern volatile unsigned char MDCON @ 0x39C;
"5886
[; ;pic16lf1827.h: 5886: asm("MDCON equ 039Ch");
[; <" MDCON equ 039Ch ;# ">
[; ;pic16lf1827.h: 5889: typedef union {
[; ;pic16lf1827.h: 5890: struct {
[; ;pic16lf1827.h: 5891: unsigned MDBIT :1;
[; ;pic16lf1827.h: 5892: unsigned :2;
[; ;pic16lf1827.h: 5893: unsigned MDOUT :1;
[; ;pic16lf1827.h: 5894: unsigned MDOPOL :1;
[; ;pic16lf1827.h: 5895: unsigned MDSLR :1;
[; ;pic16lf1827.h: 5896: unsigned MDOE :1;
[; ;pic16lf1827.h: 5897: unsigned MDEN :1;
[; ;pic16lf1827.h: 5898: };
[; ;pic16lf1827.h: 5899: } MDCONbits_t;
[; ;pic16lf1827.h: 5900: extern volatile MDCONbits_t MDCONbits @ 0x39C;
[; ;pic16lf1827.h: 5934: extern volatile unsigned char MDSRC @ 0x39D;
"5936
[; ;pic16lf1827.h: 5936: asm("MDSRC equ 039Dh");
[; <" MDSRC equ 039Dh ;# ">
[; ;pic16lf1827.h: 5939: typedef union {
[; ;pic16lf1827.h: 5940: struct {
[; ;pic16lf1827.h: 5941: unsigned MDMS0 :1;
[; ;pic16lf1827.h: 5942: unsigned MDMS1 :1;
[; ;pic16lf1827.h: 5943: unsigned MDMS2 :1;
[; ;pic16lf1827.h: 5944: unsigned MDMS3 :1;
[; ;pic16lf1827.h: 5945: unsigned :3;
[; ;pic16lf1827.h: 5946: unsigned MDMSODIS :1;
[; ;pic16lf1827.h: 5947: };
[; ;pic16lf1827.h: 5948: struct {
[; ;pic16lf1827.h: 5949: unsigned MDMS :4;
[; ;pic16lf1827.h: 5950: };
[; ;pic16lf1827.h: 5951: } MDSRCbits_t;
[; ;pic16lf1827.h: 5952: extern volatile MDSRCbits_t MDSRCbits @ 0x39D;
[; ;pic16lf1827.h: 5986: extern volatile unsigned char MDCARL @ 0x39E;
"5988
[; ;pic16lf1827.h: 5988: asm("MDCARL equ 039Eh");
[; <" MDCARL equ 039Eh ;# ">
[; ;pic16lf1827.h: 5991: typedef union {
[; ;pic16lf1827.h: 5992: struct {
[; ;pic16lf1827.h: 5993: unsigned MDCL0 :1;
[; ;pic16lf1827.h: 5994: unsigned MDCL1 :1;
[; ;pic16lf1827.h: 5995: unsigned MDCL2 :1;
[; ;pic16lf1827.h: 5996: unsigned MDCL3 :1;
[; ;pic16lf1827.h: 5997: unsigned :1;
[; ;pic16lf1827.h: 5998: unsigned MDCLSYNC :1;
[; ;pic16lf1827.h: 5999: unsigned MDCLPOL :1;
[; ;pic16lf1827.h: 6000: unsigned MDCLODIS :1;
[; ;pic16lf1827.h: 6001: };
[; ;pic16lf1827.h: 6002: struct {
[; ;pic16lf1827.h: 6003: unsigned MDCL :4;
[; ;pic16lf1827.h: 6004: };
[; ;pic16lf1827.h: 6005: } MDCARLbits_t;
[; ;pic16lf1827.h: 6006: extern volatile MDCARLbits_t MDCARLbits @ 0x39E;
[; ;pic16lf1827.h: 6050: extern volatile unsigned char MDCARH @ 0x39F;
"6052
[; ;pic16lf1827.h: 6052: asm("MDCARH equ 039Fh");
[; <" MDCARH equ 039Fh ;# ">
[; ;pic16lf1827.h: 6055: typedef union {
[; ;pic16lf1827.h: 6056: struct {
[; ;pic16lf1827.h: 6057: unsigned MDCH0 :1;
[; ;pic16lf1827.h: 6058: unsigned MDCH1 :1;
[; ;pic16lf1827.h: 6059: unsigned MDCH2 :1;
[; ;pic16lf1827.h: 6060: unsigned MDCH3 :1;
[; ;pic16lf1827.h: 6061: unsigned :1;
[; ;pic16lf1827.h: 6062: unsigned MDCHSYNC :1;
[; ;pic16lf1827.h: 6063: unsigned MDCHPOL :1;
[; ;pic16lf1827.h: 6064: unsigned MDCHODIS :1;
[; ;pic16lf1827.h: 6065: };
[; ;pic16lf1827.h: 6066: struct {
[; ;pic16lf1827.h: 6067: unsigned MDCH :4;
[; ;pic16lf1827.h: 6068: };
[; ;pic16lf1827.h: 6069: } MDCARHbits_t;
[; ;pic16lf1827.h: 6070: extern volatile MDCARHbits_t MDCARHbits @ 0x39F;
[; ;pic16lf1827.h: 6114: extern volatile unsigned char TMR4 @ 0x415;
"6116
[; ;pic16lf1827.h: 6116: asm("TMR4 equ 0415h");
[; <" TMR4 equ 0415h ;# ">
[; ;pic16lf1827.h: 6119: typedef union {
[; ;pic16lf1827.h: 6120: struct {
[; ;pic16lf1827.h: 6121: unsigned TMR4 :8;
[; ;pic16lf1827.h: 6122: };
[; ;pic16lf1827.h: 6123: } TMR4bits_t;
[; ;pic16lf1827.h: 6124: extern volatile TMR4bits_t TMR4bits @ 0x415;
[; ;pic16lf1827.h: 6133: extern volatile unsigned char PR4 @ 0x416;
"6135
[; ;pic16lf1827.h: 6135: asm("PR4 equ 0416h");
[; <" PR4 equ 0416h ;# ">
[; ;pic16lf1827.h: 6138: typedef union {
[; ;pic16lf1827.h: 6139: struct {
[; ;pic16lf1827.h: 6140: unsigned PR4 :8;
[; ;pic16lf1827.h: 6141: };
[; ;pic16lf1827.h: 6142: } PR4bits_t;
[; ;pic16lf1827.h: 6143: extern volatile PR4bits_t PR4bits @ 0x416;
[; ;pic16lf1827.h: 6152: extern volatile unsigned char T4CON @ 0x417;
"6154
[; ;pic16lf1827.h: 6154: asm("T4CON equ 0417h");
[; <" T4CON equ 0417h ;# ">
[; ;pic16lf1827.h: 6157: typedef union {
[; ;pic16lf1827.h: 6158: struct {
[; ;pic16lf1827.h: 6159: unsigned T4CKPS0 :1;
[; ;pic16lf1827.h: 6160: unsigned T4CKPS1 :1;
[; ;pic16lf1827.h: 6161: unsigned TMR4ON :1;
[; ;pic16lf1827.h: 6162: unsigned T4OUTPS0 :1;
[; ;pic16lf1827.h: 6163: unsigned T4OUTPS1 :1;
[; ;pic16lf1827.h: 6164: unsigned T4OUTPS2 :1;
[; ;pic16lf1827.h: 6165: unsigned T4OUTPS3 :1;
[; ;pic16lf1827.h: 6166: };
[; ;pic16lf1827.h: 6167: struct {
[; ;pic16lf1827.h: 6168: unsigned T4CKPS :2;
[; ;pic16lf1827.h: 6169: unsigned :1;
[; ;pic16lf1827.h: 6170: unsigned T4OUTPS :4;
[; ;pic16lf1827.h: 6171: };
[; ;pic16lf1827.h: 6172: } T4CONbits_t;
[; ;pic16lf1827.h: 6173: extern volatile T4CONbits_t T4CONbits @ 0x417;
[; ;pic16lf1827.h: 6222: extern volatile unsigned char TMR6 @ 0x41C;
"6224
[; ;pic16lf1827.h: 6224: asm("TMR6 equ 041Ch");
[; <" TMR6 equ 041Ch ;# ">
[; ;pic16lf1827.h: 6227: typedef union {
[; ;pic16lf1827.h: 6228: struct {
[; ;pic16lf1827.h: 6229: unsigned TMR6 :8;
[; ;pic16lf1827.h: 6230: };
[; ;pic16lf1827.h: 6231: } TMR6bits_t;
[; ;pic16lf1827.h: 6232: extern volatile TMR6bits_t TMR6bits @ 0x41C;
[; ;pic16lf1827.h: 6241: extern volatile unsigned char PR6 @ 0x41D;
"6243
[; ;pic16lf1827.h: 6243: asm("PR6 equ 041Dh");
[; <" PR6 equ 041Dh ;# ">
[; ;pic16lf1827.h: 6246: typedef union {
[; ;pic16lf1827.h: 6247: struct {
[; ;pic16lf1827.h: 6248: unsigned PR6 :8;
[; ;pic16lf1827.h: 6249: };
[; ;pic16lf1827.h: 6250: } PR6bits_t;
[; ;pic16lf1827.h: 6251: extern volatile PR6bits_t PR6bits @ 0x41D;
[; ;pic16lf1827.h: 6260: extern volatile unsigned char T6CON @ 0x41E;
"6262
[; ;pic16lf1827.h: 6262: asm("T6CON equ 041Eh");
[; <" T6CON equ 041Eh ;# ">
[; ;pic16lf1827.h: 6265: typedef union {
[; ;pic16lf1827.h: 6266: struct {
[; ;pic16lf1827.h: 6267: unsigned T6CKPS0 :1;
[; ;pic16lf1827.h: 6268: unsigned T6CKPS1 :1;
[; ;pic16lf1827.h: 6269: unsigned TMR6ON :1;
[; ;pic16lf1827.h: 6270: unsigned T6OUTPS0 :1;
[; ;pic16lf1827.h: 6271: unsigned T6OUTPS1 :1;
[; ;pic16lf1827.h: 6272: unsigned T6OUTPS2 :1;
[; ;pic16lf1827.h: 6273: unsigned T6OUTPS3 :1;
[; ;pic16lf1827.h: 6274: };
[; ;pic16lf1827.h: 6275: struct {
[; ;pic16lf1827.h: 6276: unsigned T6CKPS :2;
[; ;pic16lf1827.h: 6277: unsigned :1;
[; ;pic16lf1827.h: 6278: unsigned T6OUTPS :4;
[; ;pic16lf1827.h: 6279: };
[; ;pic16lf1827.h: 6280: } T6CONbits_t;
[; ;pic16lf1827.h: 6281: extern volatile T6CONbits_t T6CONbits @ 0x41E;
[; ;pic16lf1827.h: 6330: extern volatile unsigned char STATUS_SHAD @ 0xFE4;
"6332
[; ;pic16lf1827.h: 6332: asm("STATUS_SHAD equ 0FE4h");
[; <" STATUS_SHAD equ 0FE4h ;# ">
[; ;pic16lf1827.h: 6335: typedef union {
[; ;pic16lf1827.h: 6336: struct {
[; ;pic16lf1827.h: 6337: unsigned C_SHAD :1;
[; ;pic16lf1827.h: 6338: unsigned DC_SHAD :1;
[; ;pic16lf1827.h: 6339: unsigned Z_SHAD :1;
[; ;pic16lf1827.h: 6340: };
[; ;pic16lf1827.h: 6341: } STATUS_SHADbits_t;
[; ;pic16lf1827.h: 6342: extern volatile STATUS_SHADbits_t STATUS_SHADbits @ 0xFE4;
[; ;pic16lf1827.h: 6361: extern volatile unsigned char WREG_SHAD @ 0xFE5;
"6363
[; ;pic16lf1827.h: 6363: asm("WREG_SHAD equ 0FE5h");
[; <" WREG_SHAD equ 0FE5h ;# ">
[; ;pic16lf1827.h: 6366: typedef union {
[; ;pic16lf1827.h: 6367: struct {
[; ;pic16lf1827.h: 6368: unsigned WREG_SHAD :8;
[; ;pic16lf1827.h: 6369: };
[; ;pic16lf1827.h: 6370: } WREG_SHADbits_t;
[; ;pic16lf1827.h: 6371: extern volatile WREG_SHADbits_t WREG_SHADbits @ 0xFE5;
[; ;pic16lf1827.h: 6380: extern volatile unsigned char BSR_SHAD @ 0xFE6;
"6382
[; ;pic16lf1827.h: 6382: asm("BSR_SHAD equ 0FE6h");
[; <" BSR_SHAD equ 0FE6h ;# ">
[; ;pic16lf1827.h: 6385: typedef union {
[; ;pic16lf1827.h: 6386: struct {
[; ;pic16lf1827.h: 6387: unsigned BSR_SHAD :5;
[; ;pic16lf1827.h: 6388: };
[; ;pic16lf1827.h: 6389: } BSR_SHADbits_t;
[; ;pic16lf1827.h: 6390: extern volatile BSR_SHADbits_t BSR_SHADbits @ 0xFE6;
[; ;pic16lf1827.h: 6399: extern volatile unsigned char PCLATH_SHAD @ 0xFE7;
"6401
[; ;pic16lf1827.h: 6401: asm("PCLATH_SHAD equ 0FE7h");
[; <" PCLATH_SHAD equ 0FE7h ;# ">
[; ;pic16lf1827.h: 6404: typedef union {
[; ;pic16lf1827.h: 6405: struct {
[; ;pic16lf1827.h: 6406: unsigned PCLATH_SHAD :7;
[; ;pic16lf1827.h: 6407: };
[; ;pic16lf1827.h: 6408: } PCLATH_SHADbits_t;
[; ;pic16lf1827.h: 6409: extern volatile PCLATH_SHADbits_t PCLATH_SHADbits @ 0xFE7;
[; ;pic16lf1827.h: 6418: extern volatile unsigned char FSR0L_SHAD @ 0xFE8;
"6420
[; ;pic16lf1827.h: 6420: asm("FSR0L_SHAD equ 0FE8h");
[; <" FSR0L_SHAD equ 0FE8h ;# ">
[; ;pic16lf1827.h: 6423: typedef union {
[; ;pic16lf1827.h: 6424: struct {
[; ;pic16lf1827.h: 6425: unsigned FSR0L_SHAD :8;
[; ;pic16lf1827.h: 6426: };
[; ;pic16lf1827.h: 6427: } FSR0L_SHADbits_t;
[; ;pic16lf1827.h: 6428: extern volatile FSR0L_SHADbits_t FSR0L_SHADbits @ 0xFE8;
[; ;pic16lf1827.h: 6437: extern volatile unsigned char FSR0H_SHAD @ 0xFE9;
"6439
[; ;pic16lf1827.h: 6439: asm("FSR0H_SHAD equ 0FE9h");
[; <" FSR0H_SHAD equ 0FE9h ;# ">
[; ;pic16lf1827.h: 6442: typedef union {
[; ;pic16lf1827.h: 6443: struct {
[; ;pic16lf1827.h: 6444: unsigned FSR0H_SHAD :8;
[; ;pic16lf1827.h: 6445: };
[; ;pic16lf1827.h: 6446: } FSR0H_SHADbits_t;
[; ;pic16lf1827.h: 6447: extern volatile FSR0H_SHADbits_t FSR0H_SHADbits @ 0xFE9;
[; ;pic16lf1827.h: 6456: extern volatile unsigned char FSR1L_SHAD @ 0xFEA;
"6458
[; ;pic16lf1827.h: 6458: asm("FSR1L_SHAD equ 0FEAh");
[; <" FSR1L_SHAD equ 0FEAh ;# ">
[; ;pic16lf1827.h: 6461: typedef union {
[; ;pic16lf1827.h: 6462: struct {
[; ;pic16lf1827.h: 6463: unsigned FSR1L_SHAD :8;
[; ;pic16lf1827.h: 6464: };
[; ;pic16lf1827.h: 6465: } FSR1L_SHADbits_t;
[; ;pic16lf1827.h: 6466: extern volatile FSR1L_SHADbits_t FSR1L_SHADbits @ 0xFEA;
[; ;pic16lf1827.h: 6475: extern volatile unsigned char FSR1H_SHAD @ 0xFEB;
"6477
[; ;pic16lf1827.h: 6477: asm("FSR1H_SHAD equ 0FEBh");
[; <" FSR1H_SHAD equ 0FEBh ;# ">
[; ;pic16lf1827.h: 6480: typedef union {
[; ;pic16lf1827.h: 6481: struct {
[; ;pic16lf1827.h: 6482: unsigned FSR1H_SHAD :8;
[; ;pic16lf1827.h: 6483: };
[; ;pic16lf1827.h: 6484: } FSR1H_SHADbits_t;
[; ;pic16lf1827.h: 6485: extern volatile FSR1H_SHADbits_t FSR1H_SHADbits @ 0xFEB;
[; ;pic16lf1827.h: 6494: extern volatile unsigned char STKPTR @ 0xFED;
"6496
[; ;pic16lf1827.h: 6496: asm("STKPTR equ 0FEDh");
[; <" STKPTR equ 0FEDh ;# ">
[; ;pic16lf1827.h: 6499: typedef union {
[; ;pic16lf1827.h: 6500: struct {
[; ;pic16lf1827.h: 6501: unsigned STKPTR :5;
[; ;pic16lf1827.h: 6502: };
[; ;pic16lf1827.h: 6503: } STKPTRbits_t;
[; ;pic16lf1827.h: 6504: extern volatile STKPTRbits_t STKPTRbits @ 0xFED;
[; ;pic16lf1827.h: 6513: extern volatile unsigned char TOSL @ 0xFEE;
"6515
[; ;pic16lf1827.h: 6515: asm("TOSL equ 0FEEh");
[; <" TOSL equ 0FEEh ;# ">
[; ;pic16lf1827.h: 6518: typedef union {
[; ;pic16lf1827.h: 6519: struct {
[; ;pic16lf1827.h: 6520: unsigned TOSL :8;
[; ;pic16lf1827.h: 6521: };
[; ;pic16lf1827.h: 6522: } TOSLbits_t;
[; ;pic16lf1827.h: 6523: extern volatile TOSLbits_t TOSLbits @ 0xFEE;
[; ;pic16lf1827.h: 6532: extern volatile unsigned char TOSH @ 0xFEF;
"6534
[; ;pic16lf1827.h: 6534: asm("TOSH equ 0FEFh");
[; <" TOSH equ 0FEFh ;# ">
[; ;pic16lf1827.h: 6537: typedef union {
[; ;pic16lf1827.h: 6538: struct {
[; ;pic16lf1827.h: 6539: unsigned TOSH :7;
[; ;pic16lf1827.h: 6540: };
[; ;pic16lf1827.h: 6541: } TOSHbits_t;
[; ;pic16lf1827.h: 6542: extern volatile TOSHbits_t TOSHbits @ 0xFEF;
[; ;pic16lf1827.h: 6557: extern volatile __bit ABDEN @ (((unsigned) &BAUDCON)*8) + 0;
[; ;pic16lf1827.h: 6559: extern volatile __bit ABDOVF @ (((unsigned) &BAUDCON)*8) + 7;
[; ;pic16lf1827.h: 6561: extern volatile __bit ADCS0 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic16lf1827.h: 6563: extern volatile __bit ADCS1 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic16lf1827.h: 6565: extern volatile __bit ADCS2 @ (((unsigned) &ADCON1)*8) + 6;
[; ;pic16lf1827.h: 6567: extern volatile __bit ADDEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic16lf1827.h: 6569: extern volatile __bit ADFM @ (((unsigned) &ADCON1)*8) + 7;
[; ;pic16lf1827.h: 6571: extern volatile __bit ADFVR0 @ (((unsigned) &FVRCON)*8) + 0;
[; ;pic16lf1827.h: 6573: extern volatile __bit ADFVR1 @ (((unsigned) &FVRCON)*8) + 1;
[; ;pic16lf1827.h: 6575: extern volatile __bit ADGO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16lf1827.h: 6577: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic16lf1827.h: 6579: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic16lf1827.h: 6581: extern volatile __bit ADNREF @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic16lf1827.h: 6583: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic16lf1827.h: 6585: extern volatile __bit ADPREF0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic16lf1827.h: 6587: extern volatile __bit ADPREF1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic16lf1827.h: 6589: extern volatile __bit ANSA0 @ (((unsigned) &ANSELA)*8) + 0;
[; ;pic16lf1827.h: 6591: extern volatile __bit ANSA1 @ (((unsigned) &ANSELA)*8) + 1;
[; ;pic16lf1827.h: 6593: extern volatile __bit ANSA2 @ (((unsigned) &ANSELA)*8) + 2;
[; ;pic16lf1827.h: 6595: extern volatile __bit ANSA3 @ (((unsigned) &ANSELA)*8) + 3;
[; ;pic16lf1827.h: 6597: extern volatile __bit ANSA4 @ (((unsigned) &ANSELA)*8) + 4;
[; ;pic16lf1827.h: 6599: extern volatile __bit ANSB1 @ (((unsigned) &ANSELB)*8) + 1;
[; ;pic16lf1827.h: 6601: extern volatile __bit ANSB2 @ (((unsigned) &ANSELB)*8) + 2;
[; ;pic16lf1827.h: 6603: extern volatile __bit ANSB3 @ (((unsigned) &ANSELB)*8) + 3;
[; ;pic16lf1827.h: 6605: extern volatile __bit ANSB4 @ (((unsigned) &ANSELB)*8) + 4;
[; ;pic16lf1827.h: 6607: extern volatile __bit ANSB5 @ (((unsigned) &ANSELB)*8) + 5;
[; ;pic16lf1827.h: 6609: extern volatile __bit ANSB6 @ (((unsigned) &ANSELB)*8) + 6;
[; ;pic16lf1827.h: 6611: extern volatile __bit ANSB7 @ (((unsigned) &ANSELB)*8) + 7;
[; ;pic16lf1827.h: 6613: extern volatile __bit BCL1IE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic16lf1827.h: 6615: extern volatile __bit BCL1IF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic16lf1827.h: 6617: extern volatile __bit BCL2IE @ (((unsigned) &PIE4)*8) + 1;
[; ;pic16lf1827.h: 6619: extern volatile __bit BCL2IF @ (((unsigned) &PIR4)*8) + 1;
[; ;pic16lf1827.h: 6621: extern volatile __bit BORRDY @ (((unsigned) &BORCON)*8) + 0;
[; ;pic16lf1827.h: 6623: extern volatile __bit BRG16 @ (((unsigned) &BAUDCON)*8) + 3;
[; ;pic16lf1827.h: 6625: extern volatile __bit BRGH @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic16lf1827.h: 6627: extern volatile __bit BSR0 @ (((unsigned) &BSR)*8) + 0;
[; ;pic16lf1827.h: 6629: extern volatile __bit BSR1 @ (((unsigned) &BSR)*8) + 1;
[; ;pic16lf1827.h: 6631: extern volatile __bit BSR2 @ (((unsigned) &BSR)*8) + 2;
[; ;pic16lf1827.h: 6633: extern volatile __bit BSR3 @ (((unsigned) &BSR)*8) + 3;
[; ;pic16lf1827.h: 6635: extern volatile __bit BSR4 @ (((unsigned) &BSR)*8) + 4;
[; ;pic16lf1827.h: 6637: extern volatile __bit C1HYS @ (((unsigned) &CM1CON0)*8) + 1;
[; ;pic16lf1827.h: 6639: extern volatile __bit C1IE @ (((unsigned) &PIE2)*8) + 5;
[; ;pic16lf1827.h: 6641: extern volatile __bit C1IF @ (((unsigned) &PIR2)*8) + 5;
[; ;pic16lf1827.h: 6643: extern volatile __bit C1INTN @ (((unsigned) &CM1CON1)*8) + 6;
[; ;pic16lf1827.h: 6645: extern volatile __bit C1INTP @ (((unsigned) &CM1CON1)*8) + 7;
[; ;pic16lf1827.h: 6647: extern volatile __bit C1NCH0 @ (((unsigned) &CM1CON1)*8) + 0;
[; ;pic16lf1827.h: 6649: extern volatile __bit C1NCH1 @ (((unsigned) &CM1CON1)*8) + 1;
[; ;pic16lf1827.h: 6651: extern volatile __bit C1OE @ (((unsigned) &CM1CON0)*8) + 5;
[; ;pic16lf1827.h: 6653: extern volatile __bit C1ON @ (((unsigned) &CM1CON0)*8) + 7;
[; ;pic16lf1827.h: 6655: extern volatile __bit C1OUT @ (((unsigned) &CM1CON0)*8) + 6;
[; ;pic16lf1827.h: 6657: extern volatile __bit C1PCH0 @ (((unsigned) &CM1CON1)*8) + 4;
[; ;pic16lf1827.h: 6659: extern volatile __bit C1PCH1 @ (((unsigned) &CM1CON1)*8) + 5;
[; ;pic16lf1827.h: 6661: extern volatile __bit C1POL @ (((unsigned) &CM1CON0)*8) + 4;
[; ;pic16lf1827.h: 6663: extern volatile __bit C1SP @ (((unsigned) &CM1CON0)*8) + 2;
[; ;pic16lf1827.h: 6665: extern volatile __bit C1SYNC @ (((unsigned) &CM1CON0)*8) + 0;
[; ;pic16lf1827.h: 6667: extern volatile __bit C1TSEL0 @ (((unsigned) &CCPTMRS)*8) + 0;
[; ;pic16lf1827.h: 6669: extern volatile __bit C1TSEL1 @ (((unsigned) &CCPTMRS)*8) + 1;
[; ;pic16lf1827.h: 6671: extern volatile __bit C2HYS @ (((unsigned) &CM2CON0)*8) + 1;
[; ;pic16lf1827.h: 6673: extern volatile __bit C2IE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic16lf1827.h: 6675: extern volatile __bit C2IF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic16lf1827.h: 6677: extern volatile __bit C2INTN @ (((unsigned) &CM2CON1)*8) + 6;
[; ;pic16lf1827.h: 6679: extern volatile __bit C2INTP @ (((unsigned) &CM2CON1)*8) + 7;
[; ;pic16lf1827.h: 6681: extern volatile __bit C2NCH0 @ (((unsigned) &CM2CON1)*8) + 0;
[; ;pic16lf1827.h: 6683: extern volatile __bit C2NCH1 @ (((unsigned) &CM2CON1)*8) + 1;
[; ;pic16lf1827.h: 6685: extern volatile __bit C2OE @ (((unsigned) &CM2CON0)*8) + 5;
[; ;pic16lf1827.h: 6687: extern volatile __bit C2ON @ (((unsigned) &CM2CON0)*8) + 7;
[; ;pic16lf1827.h: 6689: extern volatile __bit C2OUT @ (((unsigned) &CM2CON0)*8) + 6;
[; ;pic16lf1827.h: 6691: extern volatile __bit C2PCH0 @ (((unsigned) &CM2CON1)*8) + 4;
[; ;pic16lf1827.h: 6693: extern volatile __bit C2PCH1 @ (((unsigned) &CM2CON1)*8) + 5;
[; ;pic16lf1827.h: 6695: extern volatile __bit C2POL @ (((unsigned) &CM2CON0)*8) + 4;
[; ;pic16lf1827.h: 6697: extern volatile __bit C2SP @ (((unsigned) &CM2CON0)*8) + 2;
[; ;pic16lf1827.h: 6699: extern volatile __bit C2SYNC @ (((unsigned) &CM2CON0)*8) + 0;
[; ;pic16lf1827.h: 6701: extern volatile __bit C2TSEL0 @ (((unsigned) &CCPTMRS)*8) + 2;
[; ;pic16lf1827.h: 6703: extern volatile __bit C2TSEL1 @ (((unsigned) &CCPTMRS)*8) + 3;
[; ;pic16lf1827.h: 6705: extern volatile __bit C3TSEL0 @ (((unsigned) &CCPTMRS)*8) + 4;
[; ;pic16lf1827.h: 6707: extern volatile __bit C3TSEL1 @ (((unsigned) &CCPTMRS)*8) + 5;
[; ;pic16lf1827.h: 6709: extern volatile __bit C4TSEL0 @ (((unsigned) &CCPTMRS)*8) + 6;
[; ;pic16lf1827.h: 6711: extern volatile __bit C4TSEL1 @ (((unsigned) &CCPTMRS)*8) + 7;
[; ;pic16lf1827.h: 6713: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic16lf1827.h: 6715: extern volatile __bit CCP1AS0 @ (((unsigned) &CCP1AS)*8) + 4;
[; ;pic16lf1827.h: 6717: extern volatile __bit CCP1AS1 @ (((unsigned) &CCP1AS)*8) + 5;
[; ;pic16lf1827.h: 6719: extern volatile __bit CCP1AS2 @ (((unsigned) &CCP1AS)*8) + 6;
[; ;pic16lf1827.h: 6721: extern volatile __bit CCP1ASE @ (((unsigned) &CCP1AS)*8) + 7;
[; ;pic16lf1827.h: 6723: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic16lf1827.h: 6725: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic16lf1827.h: 6727: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic16lf1827.h: 6729: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic16lf1827.h: 6731: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic16lf1827.h: 6733: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic16lf1827.h: 6735: extern volatile __bit CCP1SEL @ (((unsigned) &APFCON0)*8) + 0;
[; ;pic16lf1827.h: 6737: extern volatile __bit CCP2AS0 @ (((unsigned) &CCP2AS)*8) + 4;
[; ;pic16lf1827.h: 6739: extern volatile __bit CCP2AS1 @ (((unsigned) &CCP2AS)*8) + 5;
[; ;pic16lf1827.h: 6741: extern volatile __bit CCP2AS2 @ (((unsigned) &CCP2AS)*8) + 6;
[; ;pic16lf1827.h: 6743: extern volatile __bit CCP2ASE @ (((unsigned) &CCP2AS)*8) + 7;
[; ;pic16lf1827.h: 6745: extern volatile __bit CCP2IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic16lf1827.h: 6747: extern volatile __bit CCP2IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic16lf1827.h: 6749: extern volatile __bit CCP2M0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic16lf1827.h: 6751: extern volatile __bit CCP2M1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic16lf1827.h: 6753: extern volatile __bit CCP2M2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic16lf1827.h: 6755: extern volatile __bit CCP2M3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic16lf1827.h: 6757: extern volatile __bit CCP2SEL @ (((unsigned) &APFCON0)*8) + 3;
[; ;pic16lf1827.h: 6759: extern volatile __bit CCP3IE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic16lf1827.h: 6761: extern volatile __bit CCP3IF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic16lf1827.h: 6763: extern volatile __bit CCP3M0 @ (((unsigned) &CCP3CON)*8) + 0;
[; ;pic16lf1827.h: 6765: extern volatile __bit CCP3M1 @ (((unsigned) &CCP3CON)*8) + 1;
[; ;pic16lf1827.h: 6767: extern volatile __bit CCP3M2 @ (((unsigned) &CCP3CON)*8) + 2;
[; ;pic16lf1827.h: 6769: extern volatile __bit CCP3M3 @ (((unsigned) &CCP3CON)*8) + 3;
[; ;pic16lf1827.h: 6771: extern volatile __bit CCP4IE @ (((unsigned) &PIE3)*8) + 5;
[; ;pic16lf1827.h: 6773: extern volatile __bit CCP4IF @ (((unsigned) &PIR3)*8) + 5;
[; ;pic16lf1827.h: 6775: extern volatile __bit CCP4M0 @ (((unsigned) &CCP4CON)*8) + 0;
[; ;pic16lf1827.h: 6777: extern volatile __bit CCP4M1 @ (((unsigned) &CCP4CON)*8) + 1;
[; ;pic16lf1827.h: 6779: extern volatile __bit CCP4M2 @ (((unsigned) &CCP4CON)*8) + 2;
[; ;pic16lf1827.h: 6781: extern volatile __bit CCP4M3 @ (((unsigned) &CCP4CON)*8) + 3;
[; ;pic16lf1827.h: 6783: extern volatile __bit CDAFVR0 @ (((unsigned) &FVRCON)*8) + 2;
[; ;pic16lf1827.h: 6785: extern volatile __bit CDAFVR1 @ (((unsigned) &FVRCON)*8) + 3;
[; ;pic16lf1827.h: 6787: extern volatile __bit CFGS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic16lf1827.h: 6789: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic16lf1827.h: 6791: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic16lf1827.h: 6793: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic16lf1827.h: 6795: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic16lf1827.h: 6797: extern volatile __bit CHS4 @ (((unsigned) &ADCON0)*8) + 6;
[; ;pic16lf1827.h: 6799: extern volatile __bit CLKRDC0 @ (((unsigned) &CLKRCON)*8) + 3;
[; ;pic16lf1827.h: 6801: extern volatile __bit CLKRDC1 @ (((unsigned) &CLKRCON)*8) + 4;
[; ;pic16lf1827.h: 6803: extern volatile __bit CLKRDIV0 @ (((unsigned) &CLKRCON)*8) + 0;
[; ;pic16lf1827.h: 6805: extern volatile __bit CLKRDIV1 @ (((unsigned) &CLKRCON)*8) + 1;
[; ;pic16lf1827.h: 6807: extern volatile __bit CLKRDIV2 @ (((unsigned) &CLKRCON)*8) + 2;
[; ;pic16lf1827.h: 6809: extern volatile __bit CLKREN @ (((unsigned) &CLKRCON)*8) + 7;
[; ;pic16lf1827.h: 6811: extern volatile __bit CLKROE @ (((unsigned) &CLKRCON)*8) + 6;
[; ;pic16lf1827.h: 6813: extern volatile __bit CLKRSLR @ (((unsigned) &CLKRCON)*8) + 5;
[; ;pic16lf1827.h: 6815: extern volatile __bit CPSCH0 @ (((unsigned) &CPSCON1)*8) + 0;
[; ;pic16lf1827.h: 6817: extern volatile __bit CPSCH1 @ (((unsigned) &CPSCON1)*8) + 1;
[; ;pic16lf1827.h: 6819: extern volatile __bit CPSCH2 @ (((unsigned) &CPSCON1)*8) + 2;
[; ;pic16lf1827.h: 6821: extern volatile __bit CPSCH3 @ (((unsigned) &CPSCON1)*8) + 3;
[; ;pic16lf1827.h: 6823: extern volatile __bit CPSON @ (((unsigned) &CPSCON0)*8) + 7;
[; ;pic16lf1827.h: 6825: extern volatile __bit CPSOUT @ (((unsigned) &CPSCON0)*8) + 1;
[; ;pic16lf1827.h: 6827: extern volatile __bit CPSRNG0 @ (((unsigned) &CPSCON0)*8) + 2;
[; ;pic16lf1827.h: 6829: extern volatile __bit CPSRNG1 @ (((unsigned) &CPSCON0)*8) + 3;
[; ;pic16lf1827.h: 6831: extern volatile __bit CREN @ (((unsigned) &RCSTA)*8) + 4;
[; ;pic16lf1827.h: 6833: extern volatile __bit CSRC @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic16lf1827.h: 6835: extern volatile __bit C_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 0;
[; ;pic16lf1827.h: 6837: extern volatile __bit DACEN @ (((unsigned) &DACCON0)*8) + 7;
[; ;pic16lf1827.h: 6839: extern volatile __bit DACLPS @ (((unsigned) &DACCON0)*8) + 6;
[; ;pic16lf1827.h: 6841: extern volatile __bit DACNSS @ (((unsigned) &DACCON0)*8) + 0;
[; ;pic16lf1827.h: 6843: extern volatile __bit DACOE @ (((unsigned) &DACCON0)*8) + 5;
[; ;pic16lf1827.h: 6845: extern volatile __bit DACPSS0 @ (((unsigned) &DACCON0)*8) + 2;
[; ;pic16lf1827.h: 6847: extern volatile __bit DACPSS1 @ (((unsigned) &DACCON0)*8) + 3;
[; ;pic16lf1827.h: 6849: extern volatile __bit DACR0 @ (((unsigned) &DACCON1)*8) + 0;
[; ;pic16lf1827.h: 6851: extern volatile __bit DACR1 @ (((unsigned) &DACCON1)*8) + 1;
[; ;pic16lf1827.h: 6853: extern volatile __bit DACR2 @ (((unsigned) &DACCON1)*8) + 2;
[; ;pic16lf1827.h: 6855: extern volatile __bit DACR3 @ (((unsigned) &DACCON1)*8) + 3;
[; ;pic16lf1827.h: 6857: extern volatile __bit DACR4 @ (((unsigned) &DACCON1)*8) + 4;
[; ;pic16lf1827.h: 6859: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic16lf1827.h: 6861: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic16lf1827.h: 6863: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic16lf1827.h: 6865: extern volatile __bit DC2B0 @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic16lf1827.h: 6867: extern volatile __bit DC2B1 @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic16lf1827.h: 6869: extern volatile __bit DC3B0 @ (((unsigned) &CCP3CON)*8) + 4;
[; ;pic16lf1827.h: 6871: extern volatile __bit DC3B1 @ (((unsigned) &CCP3CON)*8) + 5;
[; ;pic16lf1827.h: 6873: extern volatile __bit DC4B0 @ (((unsigned) &CCP4CON)*8) + 4;
[; ;pic16lf1827.h: 6875: extern volatile __bit DC4B1 @ (((unsigned) &CCP4CON)*8) + 5;
[; ;pic16lf1827.h: 6877: extern volatile __bit DC_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 1;
[; ;pic16lf1827.h: 6879: extern volatile __bit EEIE @ (((unsigned) &PIE2)*8) + 4;
[; ;pic16lf1827.h: 6881: extern volatile __bit EEIF @ (((unsigned) &PIR2)*8) + 4;
[; ;pic16lf1827.h: 6883: extern volatile __bit EEPGD @ (((unsigned) &EECON1)*8) + 7;
[; ;pic16lf1827.h: 6885: extern volatile __bit FERR @ (((unsigned) &RCSTA)*8) + 2;
[; ;pic16lf1827.h: 6887: extern volatile __bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic16lf1827.h: 6889: extern volatile __bit FVREN @ (((unsigned) &FVRCON)*8) + 7;
[; ;pic16lf1827.h: 6891: extern volatile __bit FVRRDY @ (((unsigned) &FVRCON)*8) + 6;
[; ;pic16lf1827.h: 6893: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic16lf1827.h: 6895: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16lf1827.h: 6897: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16lf1827.h: 6899: extern volatile __bit HFIOFL @ (((unsigned) &OSCSTAT)*8) + 3;
[; ;pic16lf1827.h: 6901: extern volatile __bit HFIOFR @ (((unsigned) &OSCSTAT)*8) + 4;
[; ;pic16lf1827.h: 6903: extern volatile __bit HFIOFS @ (((unsigned) &OSCSTAT)*8) + 0;
[; ;pic16lf1827.h: 6905: extern volatile __bit INTE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic16lf1827.h: 6907: extern volatile __bit INTEDG @ (((unsigned) &OPTION_REG)*8) + 6;
[; ;pic16lf1827.h: 6909: extern volatile __bit INTF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic16lf1827.h: 6911: extern volatile __bit IOCBF0 @ (((unsigned) &IOCBF)*8) + 0;
[; ;pic16lf1827.h: 6913: extern volatile __bit IOCBF1 @ (((unsigned) &IOCBF)*8) + 1;
[; ;pic16lf1827.h: 6915: extern volatile __bit IOCBF2 @ (((unsigned) &IOCBF)*8) + 2;
[; ;pic16lf1827.h: 6917: extern volatile __bit IOCBF3 @ (((unsigned) &IOCBF)*8) + 3;
[; ;pic16lf1827.h: 6919: extern volatile __bit IOCBF4 @ (((unsigned) &IOCBF)*8) + 4;
[; ;pic16lf1827.h: 6921: extern volatile __bit IOCBF5 @ (((unsigned) &IOCBF)*8) + 5;
[; ;pic16lf1827.h: 6923: extern volatile __bit IOCBF6 @ (((unsigned) &IOCBF)*8) + 6;
[; ;pic16lf1827.h: 6925: extern volatile __bit IOCBF7 @ (((unsigned) &IOCBF)*8) + 7;
[; ;pic16lf1827.h: 6927: extern volatile __bit IOCBN0 @ (((unsigned) &IOCBN)*8) + 0;
[; ;pic16lf1827.h: 6929: extern volatile __bit IOCBN1 @ (((unsigned) &IOCBN)*8) + 1;
[; ;pic16lf1827.h: 6931: extern volatile __bit IOCBN2 @ (((unsigned) &IOCBN)*8) + 2;
[; ;pic16lf1827.h: 6933: extern volatile __bit IOCBN3 @ (((unsigned) &IOCBN)*8) + 3;
[; ;pic16lf1827.h: 6935: extern volatile __bit IOCBN4 @ (((unsigned) &IOCBN)*8) + 4;
[; ;pic16lf1827.h: 6937: extern volatile __bit IOCBN5 @ (((unsigned) &IOCBN)*8) + 5;
[; ;pic16lf1827.h: 6939: extern volatile __bit IOCBN6 @ (((unsigned) &IOCBN)*8) + 6;
[; ;pic16lf1827.h: 6941: extern volatile __bit IOCBN7 @ (((unsigned) &IOCBN)*8) + 7;
[; ;pic16lf1827.h: 6943: extern volatile __bit IOCBP0 @ (((unsigned) &IOCBP)*8) + 0;
[; ;pic16lf1827.h: 6945: extern volatile __bit IOCBP1 @ (((unsigned) &IOCBP)*8) + 1;
[; ;pic16lf1827.h: 6947: extern volatile __bit IOCBP2 @ (((unsigned) &IOCBP)*8) + 2;
[; ;pic16lf1827.h: 6949: extern volatile __bit IOCBP3 @ (((unsigned) &IOCBP)*8) + 3;
[; ;pic16lf1827.h: 6951: extern volatile __bit IOCBP4 @ (((unsigned) &IOCBP)*8) + 4;
[; ;pic16lf1827.h: 6953: extern volatile __bit IOCBP5 @ (((unsigned) &IOCBP)*8) + 5;
[; ;pic16lf1827.h: 6955: extern volatile __bit IOCBP6 @ (((unsigned) &IOCBP)*8) + 6;
[; ;pic16lf1827.h: 6957: extern volatile __bit IOCBP7 @ (((unsigned) &IOCBP)*8) + 7;
[; ;pic16lf1827.h: 6959: extern volatile __bit IOCIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic16lf1827.h: 6961: extern volatile __bit IOCIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic16lf1827.h: 6963: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic16lf1827.h: 6965: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic16lf1827.h: 6967: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic16lf1827.h: 6969: extern volatile __bit IRCF3 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic16lf1827.h: 6971: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic16lf1827.h: 6973: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic16lf1827.h: 6975: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic16lf1827.h: 6977: extern volatile __bit LATA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic16lf1827.h: 6979: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic16lf1827.h: 6981: extern volatile __bit LATA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic16lf1827.h: 6983: extern volatile __bit LATA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic16lf1827.h: 6985: extern volatile __bit LATB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic16lf1827.h: 6987: extern volatile __bit LATB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic16lf1827.h: 6989: extern volatile __bit LATB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic16lf1827.h: 6991: extern volatile __bit LATB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic16lf1827.h: 6993: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic16lf1827.h: 6995: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic16lf1827.h: 6997: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic16lf1827.h: 6999: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic16lf1827.h: 7001: extern volatile __bit LFIOFR @ (((unsigned) &OSCSTAT)*8) + 1;
[; ;pic16lf1827.h: 7003: extern volatile __bit LWLO @ (((unsigned) &EECON1)*8) + 5;
[; ;pic16lf1827.h: 7005: extern volatile __bit MC1OUT @ (((unsigned) &CMOUT)*8) + 0;
[; ;pic16lf1827.h: 7007: extern volatile __bit MC2OUT @ (((unsigned) &CMOUT)*8) + 1;
[; ;pic16lf1827.h: 7009: extern volatile __bit MDBIT @ (((unsigned) &MDCON)*8) + 0;
[; ;pic16lf1827.h: 7011: extern volatile __bit MDCH0 @ (((unsigned) &MDCARH)*8) + 0;
[; ;pic16lf1827.h: 7013: extern volatile __bit MDCH1 @ (((unsigned) &MDCARH)*8) + 1;
[; ;pic16lf1827.h: 7015: extern volatile __bit MDCH2 @ (((unsigned) &MDCARH)*8) + 2;
[; ;pic16lf1827.h: 7017: extern volatile __bit MDCH3 @ (((unsigned) &MDCARH)*8) + 3;
[; ;pic16lf1827.h: 7019: extern volatile __bit MDCHODIS @ (((unsigned) &MDCARH)*8) + 7;
[; ;pic16lf1827.h: 7021: extern volatile __bit MDCHPOL @ (((unsigned) &MDCARH)*8) + 6;
[; ;pic16lf1827.h: 7023: extern volatile __bit MDCHSYNC @ (((unsigned) &MDCARH)*8) + 5;
[; ;pic16lf1827.h: 7025: extern volatile __bit MDCL0 @ (((unsigned) &MDCARL)*8) + 0;
[; ;pic16lf1827.h: 7027: extern volatile __bit MDCL1 @ (((unsigned) &MDCARL)*8) + 1;
[; ;pic16lf1827.h: 7029: extern volatile __bit MDCL2 @ (((unsigned) &MDCARL)*8) + 2;
[; ;pic16lf1827.h: 7031: extern volatile __bit MDCL3 @ (((unsigned) &MDCARL)*8) + 3;
[; ;pic16lf1827.h: 7033: extern volatile __bit MDCLODIS @ (((unsigned) &MDCARL)*8) + 7;
[; ;pic16lf1827.h: 7035: extern volatile __bit MDCLPOL @ (((unsigned) &MDCARL)*8) + 6;
[; ;pic16lf1827.h: 7037: extern volatile __bit MDCLSYNC @ (((unsigned) &MDCARL)*8) + 5;
[; ;pic16lf1827.h: 7039: extern volatile __bit MDEN @ (((unsigned) &MDCON)*8) + 7;
[; ;pic16lf1827.h: 7041: extern volatile __bit MDMS0 @ (((unsigned) &MDSRC)*8) + 0;
[; ;pic16lf1827.h: 7043: extern volatile __bit MDMS1 @ (((unsigned) &MDSRC)*8) + 1;
[; ;pic16lf1827.h: 7045: extern volatile __bit MDMS2 @ (((unsigned) &MDSRC)*8) + 2;
[; ;pic16lf1827.h: 7047: extern volatile __bit MDMS3 @ (((unsigned) &MDSRC)*8) + 3;
[; ;pic16lf1827.h: 7049: extern volatile __bit MDMSODIS @ (((unsigned) &MDSRC)*8) + 7;
[; ;pic16lf1827.h: 7051: extern volatile __bit MDOE @ (((unsigned) &MDCON)*8) + 6;
[; ;pic16lf1827.h: 7053: extern volatile __bit MDOPOL @ (((unsigned) &MDCON)*8) + 4;
[; ;pic16lf1827.h: 7055: extern volatile __bit MDOUT @ (((unsigned) &MDCON)*8) + 3;
[; ;pic16lf1827.h: 7057: extern volatile __bit MDSLR @ (((unsigned) &MDCON)*8) + 5;
[; ;pic16lf1827.h: 7059: extern volatile __bit MFIOFR @ (((unsigned) &OSCSTAT)*8) + 2;
[; ;pic16lf1827.h: 7061: extern volatile __bit OERR @ (((unsigned) &RCSTA)*8) + 1;
[; ;pic16lf1827.h: 7063: extern volatile __bit OSFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic16lf1827.h: 7065: extern volatile __bit OSFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic16lf1827.h: 7067: extern volatile __bit OSTS @ (((unsigned) &OSCSTAT)*8) + 5;
[; ;pic16lf1827.h: 7069: extern volatile __bit P1CSEL @ (((unsigned) &APFCON0)*8) + 1;
[; ;pic16lf1827.h: 7071: extern volatile __bit P1DC0 @ (((unsigned) &PWM1CON)*8) + 0;
[; ;pic16lf1827.h: 7073: extern volatile __bit P1DC1 @ (((unsigned) &PWM1CON)*8) + 1;
[; ;pic16lf1827.h: 7075: extern volatile __bit P1DC2 @ (((unsigned) &PWM1CON)*8) + 2;
[; ;pic16lf1827.h: 7077: extern volatile __bit P1DC3 @ (((unsigned) &PWM1CON)*8) + 3;
[; ;pic16lf1827.h: 7079: extern volatile __bit P1DC4 @ (((unsigned) &PWM1CON)*8) + 4;
[; ;pic16lf1827.h: 7081: extern volatile __bit P1DC5 @ (((unsigned) &PWM1CON)*8) + 5;
[; ;pic16lf1827.h: 7083: extern volatile __bit P1DC6 @ (((unsigned) &PWM1CON)*8) + 6;
[; ;pic16lf1827.h: 7085: extern volatile __bit P1DSEL @ (((unsigned) &APFCON0)*8) + 2;
[; ;pic16lf1827.h: 7087: extern volatile __bit P1M0 @ (((unsigned) &CCP1CON)*8) + 6;
[; ;pic16lf1827.h: 7089: extern volatile __bit P1M1 @ (((unsigned) &CCP1CON)*8) + 7;
[; ;pic16lf1827.h: 7091: extern volatile __bit P1RSEN @ (((unsigned) &PWM1CON)*8) + 7;
[; ;pic16lf1827.h: 7093: extern volatile __bit P2BSEL @ (((unsigned) &APFCON0)*8) + 4;
[; ;pic16lf1827.h: 7095: extern volatile __bit P2DC0 @ (((unsigned) &PWM2CON)*8) + 0;
[; ;pic16lf1827.h: 7097: extern volatile __bit P2DC1 @ (((unsigned) &PWM2CON)*8) + 1;
[; ;pic16lf1827.h: 7099: extern volatile __bit P2DC2 @ (((unsigned) &PWM2CON)*8) + 2;
[; ;pic16lf1827.h: 7101: extern volatile __bit P2DC3 @ (((unsigned) &PWM2CON)*8) + 3;
[; ;pic16lf1827.h: 7103: extern volatile __bit P2DC4 @ (((unsigned) &PWM2CON)*8) + 4;
[; ;pic16lf1827.h: 7105: extern volatile __bit P2DC5 @ (((unsigned) &PWM2CON)*8) + 5;
[; ;pic16lf1827.h: 7107: extern volatile __bit P2DC6 @ (((unsigned) &PWM2CON)*8) + 6;
[; ;pic16lf1827.h: 7109: extern volatile __bit P2M0 @ (((unsigned) &CCP2CON)*8) + 6;
[; ;pic16lf1827.h: 7111: extern volatile __bit P2M1 @ (((unsigned) &CCP2CON)*8) + 7;
[; ;pic16lf1827.h: 7113: extern volatile __bit P2RSEN @ (((unsigned) &PWM2CON)*8) + 7;
[; ;pic16lf1827.h: 7115: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic16lf1827.h: 7117: extern volatile __bit PLLR @ (((unsigned) &OSCSTAT)*8) + 6;
[; ;pic16lf1827.h: 7119: extern volatile __bit PS0 @ (((unsigned) &OPTION_REG)*8) + 0;
[; ;pic16lf1827.h: 7121: extern volatile __bit PS1 @ (((unsigned) &OPTION_REG)*8) + 1;
[; ;pic16lf1827.h: 7123: extern volatile __bit PS2 @ (((unsigned) &OPTION_REG)*8) + 2;
[; ;pic16lf1827.h: 7125: extern volatile __bit PSA @ (((unsigned) &OPTION_REG)*8) + 3;
[; ;pic16lf1827.h: 7127: extern volatile __bit PSS1AC0 @ (((unsigned) &CCP1AS)*8) + 2;
[; ;pic16lf1827.h: 7129: extern volatile __bit PSS1AC1 @ (((unsigned) &CCP1AS)*8) + 3;
[; ;pic16lf1827.h: 7131: extern volatile __bit PSS1BD0 @ (((unsigned) &CCP1AS)*8) + 0;
[; ;pic16lf1827.h: 7133: extern volatile __bit PSS1BD1 @ (((unsigned) &CCP1AS)*8) + 1;
[; ;pic16lf1827.h: 7135: extern volatile __bit PSS2AC0 @ (((unsigned) &CCP2AS)*8) + 2;
[; ;pic16lf1827.h: 7137: extern volatile __bit PSS2AC1 @ (((unsigned) &CCP2AS)*8) + 3;
[; ;pic16lf1827.h: 7139: extern volatile __bit PSS2BD0 @ (((unsigned) &CCP2AS)*8) + 0;
[; ;pic16lf1827.h: 7141: extern volatile __bit PSS2BD1 @ (((unsigned) &CCP2AS)*8) + 1;
[; ;pic16lf1827.h: 7143: extern volatile __bit RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic16lf1827.h: 7145: extern volatile __bit RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic16lf1827.h: 7147: extern volatile __bit RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic16lf1827.h: 7149: extern volatile __bit RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic16lf1827.h: 7151: extern volatile __bit RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic16lf1827.h: 7153: extern volatile __bit RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic16lf1827.h: 7155: extern volatile __bit RA6 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic16lf1827.h: 7157: extern volatile __bit RA7 @ (((unsigned) &PORTA)*8) + 7;
[; ;pic16lf1827.h: 7159: extern volatile __bit RB0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic16lf1827.h: 7161: extern volatile __bit RB1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic16lf1827.h: 7163: extern volatile __bit RB2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic16lf1827.h: 7165: extern volatile __bit RB3 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic16lf1827.h: 7167: extern volatile __bit RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic16lf1827.h: 7169: extern volatile __bit RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic16lf1827.h: 7171: extern volatile __bit RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic16lf1827.h: 7173: extern volatile __bit RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic16lf1827.h: 7175: extern volatile __bit RCIDL @ (((unsigned) &BAUDCON)*8) + 6;
[; ;pic16lf1827.h: 7177: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic16lf1827.h: 7179: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic16lf1827.h: 7181: extern volatile __bit RD @ (((unsigned) &EECON1)*8) + 0;
[; ;pic16lf1827.h: 7183: extern volatile __bit RX9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic16lf1827.h: 7185: extern volatile __bit RX9D @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic16lf1827.h: 7187: extern volatile __bit RXDTSEL @ (((unsigned) &APFCON0)*8) + 7;
[; ;pic16lf1827.h: 7189: extern volatile __bit SBOREN @ (((unsigned) &BORCON)*8) + 7;
[; ;pic16lf1827.h: 7191: extern volatile __bit SCKP @ (((unsigned) &BAUDCON)*8) + 4;
[; ;pic16lf1827.h: 7193: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic16lf1827.h: 7195: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic16lf1827.h: 7197: extern volatile __bit SDO1SEL @ (((unsigned) &APFCON0)*8) + 6;
[; ;pic16lf1827.h: 7199: extern volatile __bit SENDB @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic16lf1827.h: 7201: extern volatile __bit SPEN @ (((unsigned) &RCSTA)*8) + 7;
[; ;pic16lf1827.h: 7203: extern volatile __bit SPLLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic16lf1827.h: 7205: extern volatile __bit SRCLK0 @ (((unsigned) &SRCON0)*8) + 4;
[; ;pic16lf1827.h: 7207: extern volatile __bit SRCLK1 @ (((unsigned) &SRCON0)*8) + 5;
[; ;pic16lf1827.h: 7209: extern volatile __bit SRCLK2 @ (((unsigned) &SRCON0)*8) + 6;
[; ;pic16lf1827.h: 7211: extern volatile __bit SREN @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic16lf1827.h: 7213: extern volatile __bit SRLEN @ (((unsigned) &SRCON0)*8) + 7;
[; ;pic16lf1827.h: 7215: extern volatile __bit SRNQEN @ (((unsigned) &SRCON0)*8) + 2;
[; ;pic16lf1827.h: 7217: extern volatile __bit SRPR @ (((unsigned) &SRCON0)*8) + 0;
[; ;pic16lf1827.h: 7219: extern volatile __bit SRPS @ (((unsigned) &SRCON0)*8) + 1;
[; ;pic16lf1827.h: 7221: extern volatile __bit SRQEN @ (((unsigned) &SRCON0)*8) + 3;
[; ;pic16lf1827.h: 7223: extern volatile __bit SRRC1E @ (((unsigned) &SRCON1)*8) + 0;
[; ;pic16lf1827.h: 7225: extern volatile __bit SRRC2E @ (((unsigned) &SRCON1)*8) + 1;
[; ;pic16lf1827.h: 7227: extern volatile __bit SRRCKE @ (((unsigned) &SRCON1)*8) + 2;
[; ;pic16lf1827.h: 7229: extern volatile __bit SRRPE @ (((unsigned) &SRCON1)*8) + 3;
[; ;pic16lf1827.h: 7231: extern volatile __bit SRSC1E @ (((unsigned) &SRCON1)*8) + 4;
[; ;pic16lf1827.h: 7233: extern volatile __bit SRSC2E @ (((unsigned) &SRCON1)*8) + 5;
[; ;pic16lf1827.h: 7235: extern volatile __bit SRSCKE @ (((unsigned) &SRCON1)*8) + 6;
[; ;pic16lf1827.h: 7237: extern volatile __bit SRSPE @ (((unsigned) &SRCON1)*8) + 7;
[; ;pic16lf1827.h: 7239: extern volatile __bit SS1SEL @ (((unsigned) &APFCON0)*8) + 5;
[; ;pic16lf1827.h: 7241: extern volatile __bit SSP1IE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic16lf1827.h: 7243: extern volatile __bit SSP1IF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic16lf1827.h: 7245: extern volatile __bit SSP2IE @ (((unsigned) &PIE4)*8) + 0;
[; ;pic16lf1827.h: 7247: extern volatile __bit SSP2IF @ (((unsigned) &PIR4)*8) + 0;
[; ;pic16lf1827.h: 7249: extern volatile __bit STKOVF @ (((unsigned) &PCON)*8) + 7;
[; ;pic16lf1827.h: 7251: extern volatile __bit STKUNF @ (((unsigned) &PCON)*8) + 6;
[; ;pic16lf1827.h: 7253: extern volatile __bit STR1A @ (((unsigned) &PSTR1CON)*8) + 0;
[; ;pic16lf1827.h: 7255: extern volatile __bit STR1B @ (((unsigned) &PSTR1CON)*8) + 1;
[; ;pic16lf1827.h: 7257: extern volatile __bit STR1C @ (((unsigned) &PSTR1CON)*8) + 2;
[; ;pic16lf1827.h: 7259: extern volatile __bit STR1D @ (((unsigned) &PSTR1CON)*8) + 3;
[; ;pic16lf1827.h: 7261: extern volatile __bit STR1SYNC @ (((unsigned) &PSTR1CON)*8) + 4;
[; ;pic16lf1827.h: 7263: extern volatile __bit STR2A @ (((unsigned) &PSTR2CON)*8) + 0;
[; ;pic16lf1827.h: 7265: extern volatile __bit STR2B @ (((unsigned) &PSTR2CON)*8) + 1;
[; ;pic16lf1827.h: 7267: extern volatile __bit STR2C @ (((unsigned) &PSTR2CON)*8) + 2;
[; ;pic16lf1827.h: 7269: extern volatile __bit STR2D @ (((unsigned) &PSTR2CON)*8) + 3;
[; ;pic16lf1827.h: 7271: extern volatile __bit STR2SYNC @ (((unsigned) &PSTR2CON)*8) + 4;
[; ;pic16lf1827.h: 7273: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic16lf1827.h: 7275: extern volatile __bit SYNC @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic16lf1827.h: 7277: extern volatile __bit T0CS @ (((unsigned) &OPTION_REG)*8) + 5;
[; ;pic16lf1827.h: 7279: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic16lf1827.h: 7281: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic16lf1827.h: 7283: extern volatile __bit T0SE @ (((unsigned) &OPTION_REG)*8) + 4;
[; ;pic16lf1827.h: 7285: extern volatile __bit T0XCS @ (((unsigned) &CPSCON0)*8) + 0;
[; ;pic16lf1827.h: 7287: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic16lf1827.h: 7289: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic16lf1827.h: 7291: extern volatile __bit T1GGO @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic16lf1827.h: 7293: extern volatile __bit T1GPOL @ (((unsigned) &T1GCON)*8) + 6;
[; ;pic16lf1827.h: 7295: extern volatile __bit T1GSPM @ (((unsigned) &T1GCON)*8) + 4;
[; ;pic16lf1827.h: 7297: extern volatile __bit T1GSS0 @ (((unsigned) &T1GCON)*8) + 0;
[; ;pic16lf1827.h: 7299: extern volatile __bit T1GSS1 @ (((unsigned) &T1GCON)*8) + 1;
[; ;pic16lf1827.h: 7301: extern volatile __bit T1GTM @ (((unsigned) &T1GCON)*8) + 5;
[; ;pic16lf1827.h: 7303: extern volatile __bit T1GVAL @ (((unsigned) &T1GCON)*8) + 2;
[; ;pic16lf1827.h: 7305: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic16lf1827.h: 7307: extern volatile __bit T1OSCR @ (((unsigned) &OSCSTAT)*8) + 7;
[; ;pic16lf1827.h: 7309: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic16lf1827.h: 7311: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic16lf1827.h: 7313: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic16lf1827.h: 7315: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic16lf1827.h: 7317: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic16lf1827.h: 7319: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic16lf1827.h: 7321: extern volatile __bit T4CKPS0 @ (((unsigned) &T4CON)*8) + 0;
[; ;pic16lf1827.h: 7323: extern volatile __bit T4CKPS1 @ (((unsigned) &T4CON)*8) + 1;
[; ;pic16lf1827.h: 7325: extern volatile __bit T4OUTPS0 @ (((unsigned) &T4CON)*8) + 3;
[; ;pic16lf1827.h: 7327: extern volatile __bit T4OUTPS1 @ (((unsigned) &T4CON)*8) + 4;
[; ;pic16lf1827.h: 7329: extern volatile __bit T4OUTPS2 @ (((unsigned) &T4CON)*8) + 5;
[; ;pic16lf1827.h: 7331: extern volatile __bit T4OUTPS3 @ (((unsigned) &T4CON)*8) + 6;
[; ;pic16lf1827.h: 7333: extern volatile __bit T6CKPS0 @ (((unsigned) &T6CON)*8) + 0;
[; ;pic16lf1827.h: 7335: extern volatile __bit T6CKPS1 @ (((unsigned) &T6CON)*8) + 1;
[; ;pic16lf1827.h: 7337: extern volatile __bit T6OUTPS0 @ (((unsigned) &T6CON)*8) + 3;
[; ;pic16lf1827.h: 7339: extern volatile __bit T6OUTPS1 @ (((unsigned) &T6CON)*8) + 4;
[; ;pic16lf1827.h: 7341: extern volatile __bit T6OUTPS2 @ (((unsigned) &T6CON)*8) + 5;
[; ;pic16lf1827.h: 7343: extern volatile __bit T6OUTPS3 @ (((unsigned) &T6CON)*8) + 6;
[; ;pic16lf1827.h: 7345: extern volatile __bit TMR0CS @ (((unsigned) &OPTION_REG)*8) + 5;
[; ;pic16lf1827.h: 7347: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic16lf1827.h: 7349: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic16lf1827.h: 7351: extern volatile __bit TMR0SE @ (((unsigned) &OPTION_REG)*8) + 4;
[; ;pic16lf1827.h: 7353: extern volatile __bit TMR1CS0 @ (((unsigned) &T1CON)*8) + 6;
[; ;pic16lf1827.h: 7355: extern volatile __bit TMR1CS1 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic16lf1827.h: 7357: extern volatile __bit TMR1GE @ (((unsigned) &T1GCON)*8) + 7;
[; ;pic16lf1827.h: 7359: extern volatile __bit TMR1GIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic16lf1827.h: 7361: extern volatile __bit TMR1GIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic16lf1827.h: 7363: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic16lf1827.h: 7365: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic16lf1827.h: 7367: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic16lf1827.h: 7369: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic16lf1827.h: 7371: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic16lf1827.h: 7373: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic16lf1827.h: 7375: extern volatile __bit TMR4IE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic16lf1827.h: 7377: extern volatile __bit TMR4IF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic16lf1827.h: 7379: extern volatile __bit TMR4ON @ (((unsigned) &T4CON)*8) + 2;
[; ;pic16lf1827.h: 7381: extern volatile __bit TMR6IE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic16lf1827.h: 7383: extern volatile __bit TMR6IF @ (((unsigned) &PIR3)*8) + 3;
[; ;pic16lf1827.h: 7385: extern volatile __bit TMR6ON @ (((unsigned) &T6CON)*8) + 2;
[; ;pic16lf1827.h: 7387: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic16lf1827.h: 7389: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic16lf1827.h: 7391: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic16lf1827.h: 7393: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic16lf1827.h: 7395: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic16lf1827.h: 7397: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic16lf1827.h: 7399: extern volatile __bit TRISA6 @ (((unsigned) &TRISA)*8) + 6;
[; ;pic16lf1827.h: 7401: extern volatile __bit TRISA7 @ (((unsigned) &TRISA)*8) + 7;
[; ;pic16lf1827.h: 7403: extern volatile __bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic16lf1827.h: 7405: extern volatile __bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic16lf1827.h: 7407: extern volatile __bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic16lf1827.h: 7409: extern volatile __bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic16lf1827.h: 7411: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic16lf1827.h: 7413: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic16lf1827.h: 7415: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic16lf1827.h: 7417: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic16lf1827.h: 7419: extern volatile __bit TRMT @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic16lf1827.h: 7421: extern volatile __bit TSEN @ (((unsigned) &FVRCON)*8) + 5;
[; ;pic16lf1827.h: 7423: extern volatile __bit TSRNG @ (((unsigned) &FVRCON)*8) + 4;
[; ;pic16lf1827.h: 7425: extern volatile __bit TUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic16lf1827.h: 7427: extern volatile __bit TUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic16lf1827.h: 7429: extern volatile __bit TUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic16lf1827.h: 7431: extern volatile __bit TUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic16lf1827.h: 7433: extern volatile __bit TUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic16lf1827.h: 7435: extern volatile __bit TUN5 @ (((unsigned) &OSCTUNE)*8) + 5;
[; ;pic16lf1827.h: 7437: extern volatile __bit TX9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic16lf1827.h: 7439: extern volatile __bit TX9D @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic16lf1827.h: 7441: extern volatile __bit TXCKSEL @ (((unsigned) &APFCON1)*8) + 0;
[; ;pic16lf1827.h: 7443: extern volatile __bit TXEN @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic16lf1827.h: 7445: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic16lf1827.h: 7447: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic16lf1827.h: 7449: extern volatile __bit WDTPS0 @ (((unsigned) &WDTCON)*8) + 1;
[; ;pic16lf1827.h: 7451: extern volatile __bit WDTPS1 @ (((unsigned) &WDTCON)*8) + 2;
[; ;pic16lf1827.h: 7453: extern volatile __bit WDTPS2 @ (((unsigned) &WDTCON)*8) + 3;
[; ;pic16lf1827.h: 7455: extern volatile __bit WDTPS3 @ (((unsigned) &WDTCON)*8) + 4;
[; ;pic16lf1827.h: 7457: extern volatile __bit WDTPS4 @ (((unsigned) &WDTCON)*8) + 5;
[; ;pic16lf1827.h: 7459: extern volatile __bit WPUA5 @ (((unsigned) &WPUA)*8) + 5;
[; ;pic16lf1827.h: 7461: extern volatile __bit WPUB0 @ (((unsigned) &WPUB)*8) + 0;
[; ;pic16lf1827.h: 7463: extern volatile __bit WPUB1 @ (((unsigned) &WPUB)*8) + 1;
[; ;pic16lf1827.h: 7465: extern volatile __bit WPUB2 @ (((unsigned) &WPUB)*8) + 2;
[; ;pic16lf1827.h: 7467: extern volatile __bit WPUB3 @ (((unsigned) &WPUB)*8) + 3;
[; ;pic16lf1827.h: 7469: extern volatile __bit WPUB4 @ (((unsigned) &WPUB)*8) + 4;
[; ;pic16lf1827.h: 7471: extern volatile __bit WPUB5 @ (((unsigned) &WPUB)*8) + 5;
[; ;pic16lf1827.h: 7473: extern volatile __bit WPUB6 @ (((unsigned) &WPUB)*8) + 6;
[; ;pic16lf1827.h: 7475: extern volatile __bit WPUB7 @ (((unsigned) &WPUB)*8) + 7;
[; ;pic16lf1827.h: 7477: extern volatile __bit WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic16lf1827.h: 7479: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic16lf1827.h: 7481: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic16lf1827.h: 7483: extern volatile __bit WUE @ (((unsigned) &BAUDCON)*8) + 1;
[; ;pic16lf1827.h: 7485: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic16lf1827.h: 7487: extern volatile __bit Z_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 2;
[; ;pic16lf1827.h: 7489: extern volatile __bit nBOR @ (((unsigned) &PCON)*8) + 0;
[; ;pic16lf1827.h: 7491: extern volatile __bit nPD @ (((unsigned) &STATUS)*8) + 3;
[; ;pic16lf1827.h: 7493: extern volatile __bit nPOR @ (((unsigned) &PCON)*8) + 1;
[; ;pic16lf1827.h: 7495: extern volatile __bit nRI @ (((unsigned) &PCON)*8) + 2;
[; ;pic16lf1827.h: 7497: extern volatile __bit nRMCLR @ (((unsigned) &PCON)*8) + 3;
[; ;pic16lf1827.h: 7499: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic16lf1827.h: 7501: extern volatile __bit nTO @ (((unsigned) &STATUS)*8) + 4;
[; ;pic16lf1827.h: 7503: extern volatile __bit nWPUEN @ (((unsigned) &OPTION_REG)*8) + 7;
[; ;pic.h: 28: extern void _nop(void);
[; ;pic.h: 77: extern unsigned int flash_read(unsigned short addr);
[; ;eeprom_routines.h: 41: extern void eeprom_write(unsigned char addr, unsigned char value);
[; ;eeprom_routines.h: 42: extern unsigned char eeprom_read(unsigned char addr);
[; ;eeprom_routines.h: 43: extern void eecpymem(volatile unsigned char *to, __eeprom unsigned char *from, unsigned char size);
[; ;eeprom_routines.h: 44: extern void memcpyee(__eeprom unsigned char *to, const unsigned char *from, unsigned char size);
[; ;pic.h: 151: extern void _delay(unsigned long);
"14 main.c
[p x FOSC=INTOSC ]
[p x WDTE=OFF ]
[p x MCLRE=OFF ]
"15
[p x LVP=OFF ]
"43
[v _config_port `(v ~T0 @X0 1 ef ]
{
[; ;main.c: 14: __config("__CONFIG", "pic", "FOSC_INTOSC & WDTE_OFF & PWRTE_OFF & MCLRE_OFF & CP_OFF & CPD_OFF & BOREN_ON & CLKOUTEN_OFF & IESO_ON & FCMEN_ON");
[; ;main.c: 15: __config("__CONFIG", "pic", "WRT_OFF & PLLEN_ON & STVREN_ON & BORV_LO & LVP_OFF");
[; ;main.c: 42: void config_port(void)
[; ;main.c: 43: {
[e :U _config_port ]
[f ]
[; ;main.c: 45: PORTA = 0;
"45
[e = _PORTA -> -> 0 `i `uc ]
[; ;main.c: 46: LATA = 0;
"46
[e = _LATA -> -> 0 `i `uc ]
[; ;main.c: 47: ANSELA = 0;
"47
[e = _ANSELA -> -> 0 `i `uc ]
[; ;main.c: 48: TRISA = 0b00100000;
"48
[e = _TRISA -> -> 32 `i `uc ]
[; ;main.c: 50: PORTB = 0;
"50
[e = _PORTB -> -> 0 `i `uc ]
[; ;main.c: 51: LATB = 0;
"51
[e = _LATB -> -> 0 `i `uc ]
[; ;main.c: 52: TRISB = 0b11010000;
"52
[e = _TRISB -> -> 208 `i `uc ]
[; ;main.c: 53: ANSELBbits.ANSB4 = 1;
"53
[e = . . _ANSELBbits 0 4 -> -> 1 `i `uc ]
[; ;main.c: 54: }
"54
[e :UE 350 ]
}
"58
[v _config_clock `(v ~T0 @X0 1 ef ]
{
[; ;main.c: 57: void config_clock(void)
[; ;main.c: 58: {
[e :U _config_clock ]
[f ]
[; ;main.c: 59: OSCCONbits.IRCF = 0b1111;
"59
[e = . . _OSCCONbits 1 2 -> -> 15 `i `uc ]
[; ;main.c: 61: }
"61
[e :UE 351 ]
}
"65
[v _config_adc `(v ~T0 @X0 1 ef1`*ul ]
{
[; ;main.c: 64: void config_adc(unsigned long *adcCal)
[; ;main.c: 65: {
[e :U _config_adc ]
[v _adcCal `*ul ~T0 @X0 1 r1 ]
[f ]
"66
[v _measureFvr `ui ~T0 @X0 1 a ]
"67
[v _microV_Count `ul ~T0 @X0 1 a ]
[; ;main.c: 66: unsigned int measureFvr;
[; ;main.c: 67: unsigned long microV_Count = 2095104000;
[e = _microV_Count -> -> 2095104000 `l `ul ]
[; ;main.c: 70: ADCON0bits.ADON = 0;
"70
[e = . . _ADCON0bits 0 0 -> -> 0 `i `uc ]
[; ;main.c: 71: FVRCONbits.ADFVR = 0b10;
"71
[e = . . _FVRCONbits 1 0 -> -> 2 `i `uc ]
[; ;main.c: 72: FVRCONbits.FVREN = 1;
"72
[e = . . _FVRCONbits 0 7 -> -> 1 `i `uc ]
[; ;main.c: 75: ADCON1bits.ADNREF = 0;
"75
[e = . . _ADCON1bits 0 2 -> -> 0 `i `uc ]
[; ;main.c: 76: ADCON1bits.ADPREF = 0b00;
"76
[e = . . _ADCON1bits 1 0 -> -> 0 `i `uc ]
[; ;main.c: 77: ADCON1bits.ADCS = 0b101;
"77
[e = . . _ADCON1bits 1 2 -> -> 5 `i `uc ]
[; ;main.c: 78: ADCON1bits.ADFM = 1;
"78
[e = . . _ADCON1bits 0 7 -> -> 1 `i `uc ]
[; ;main.c: 80: ADCON0bits.CHS = 0b11111;
"80
[e = . . _ADCON0bits 1 2 -> -> 31 `i `uc ]
[; ;main.c: 81: ADCON0bits.ADON = 1;
"81
[e = . . _ADCON0bits 0 0 -> -> 1 `i `uc ]
[; ;main.c: 84: for(measureFvr=0;measureFvr<20;measureFvr++){
"84
{
[e = _measureFvr -> -> 0 `i `ui ]
[e $ < _measureFvr -> -> 20 `i `ui 353  ]
[e $U 354  ]
[e :U 353 ]
{
"85
}
"84
[e ++ _measureFvr -> -> 1 `i `ui ]
[e $ < _measureFvr -> -> 20 `i `ui 353  ]
[e :U 354 ]
"85
}
[; ;main.c: 85: }
[; ;main.c: 87: ADCON0bits.GO = 1;
"87
[e = . . _ADCON0bits 2 1 -> -> 1 `i `uc ]
[; ;main.c: 88: while (ADCON0bits.GO);
"88
[e $U 356  ]
[e :U 357 ]
[e :U 356 ]
[e $ != -> . . _ADCON0bits 2 1 `i -> -> -> 0 `i `Vuc `i 357  ]
[e :U 358 ]
[; ;main.c: 89: measureFvr = ((ADRESH << 8 ) + ADRESL);
"89
[e = _measureFvr -> + << -> _ADRESH `i -> 8 `i -> _ADRESL `i `ui ]
[; ;main.c: 92: microV_Count = microV_Count / measureFvr;
"92
[e = _microV_Count / _microV_Count -> _measureFvr `ul ]
[; ;main.c: 94: microV_Count = microV_Count;
"94
[e = _microV_Count _microV_Count ]
[; ;main.c: 96: *adcCal = microV_Count;
"96
[e = *U _adcCal _microV_Count ]
[; ;main.c: 98: ADCON0bits.CHS = 0b01000;
"98
[e = . . _ADCON0bits 1 2 -> -> 8 `i `uc ]
[; ;main.c: 100: for(measureFvr=0;measureFvr<20;measureFvr++){
"100
{
[e = _measureFvr -> -> 0 `i `ui ]
[e $ < _measureFvr -> -> 20 `i `ui 359  ]
[e $U 360  ]
[e :U 359 ]
{
"101
}
"100
[e ++ _measureFvr -> -> 1 `i `ui ]
[e $ < _measureFvr -> -> 20 `i `ui 359  ]
[e :U 360 ]
"101
}
[; ;main.c: 101: }
[; ;main.c: 102: }
"102
[e :UE 352 ]
}
"107
[v _ADCRead `(ui ~T0 @X0 1 ef ]
{
[; ;main.c: 106: unsigned int ADCRead(void)
[; ;main.c: 107: {
[e :U _ADCRead ]
[f ]
[; ;main.c: 108: ADCON0bits.GO = 1;
"108
[e = . . _ADCON0bits 2 1 -> -> 1 `i `uc ]
[; ;main.c: 109: while (ADCON0bits.GO);
"109
[e $U 363  ]
[e :U 364 ]
[e :U 363 ]
[e $ != -> . . _ADCON0bits 2 1 `i -> -> -> 0 `i `Vuc `i 364  ]
[e :U 365 ]
[; ;main.c: 110: return ((ADRESH << 8 ) + ADRESL);
"110
[e ) -> + << -> _ADRESH `i -> 8 `i -> _ADRESL `i `ui ]
[e $UE 362  ]
[; ;main.c: 111: }
"111
[e :UE 362 ]
}
"115
[v _set_sevenseg `(v ~T0 @X0 1 ef1`uc ]
{
[; ;main.c: 114: void set_sevenseg(unsigned char digit)
[; ;main.c: 115: {
[e :U _set_sevenseg ]
[v _digit `uc ~T0 @X0 1 r1 ]
[f ]
[; ;main.c: 117: if(digit > 9){
"117
[e $ ! > -> _digit `i -> 9 `i 367  ]
{
[; ;main.c: 118: return;
"118
[e $UE 366  ]
"119
}
[e :U 367 ]
[; ;main.c: 119: }
[; ;main.c: 121: switch(digit){
"121
[e $U 369  ]
{
[; ;main.c: 122: default:
"122
[e :U 370 ]
[; ;main.c: 123: LATBbits.LATB1 = 0;
"123
[e = . . _LATBbits 0 1 -> -> 0 `i `uc ]
[; ;main.c: 124: LATBbits.LATB3 = 0;
"124
[e = . . _LATBbits 0 3 -> -> 0 `i `uc ]
[; ;main.c: 125: LATAbits.LATA6 = 0;
"125
[e = . . _LATAbits 0 6 -> -> 0 `i `uc ]
[; ;main.c: 126: LATBbits.LATB5 = 0;
"126
[e = . . _LATBbits 0 5 -> -> 0 `i `uc ]
[; ;main.c: 127: LATAbits.LATA4 = 0;
"127
[e = . . _LATAbits 0 4 -> -> 0 `i `uc ]
[; ;main.c: 128: LATBbits.LATB2 = 0;
"128
[e = . . _LATBbits 0 2 -> -> 0 `i `uc ]
[; ;main.c: 129: LATBbits.LATB0 = 0;
"129
[e = . . _LATBbits 0 0 -> -> 0 `i `uc ]
[; ;main.c: 130: break;
"130
[e $U 368  ]
[; ;main.c: 131: case 0:
"131
[e :U 371 ]
[; ;main.c: 132: LATBbits.LATB1 = 1;
"132
[e = . . _LATBbits 0 1 -> -> 1 `i `uc ]
[; ;main.c: 133: LATBbits.LATB3 = 1;
"133
[e = . . _LATBbits 0 3 -> -> 1 `i `uc ]
[; ;main.c: 134: LATAbits.LATA6 = 1;
"134
[e = . . _LATAbits 0 6 -> -> 1 `i `uc ]
[; ;main.c: 135: LATBbits.LATB5 = 1;
"135
[e = . . _LATBbits 0 5 -> -> 1 `i `uc ]
[; ;main.c: 136: LATAbits.LATA4 = 1;
"136
[e = . . _LATAbits 0 4 -> -> 1 `i `uc ]
[; ;main.c: 137: LATBbits.LATB2 = 1;
"137
[e = . . _LATBbits 0 2 -> -> 1 `i `uc ]
[; ;main.c: 138: LATBbits.LATB0 = 0;
"138
[e = . . _LATBbits 0 0 -> -> 0 `i `uc ]
[; ;main.c: 139: break;
"139
[e $U 368  ]
[; ;main.c: 140: case 1:
"140
[e :U 372 ]
[; ;main.c: 141: LATBbits.LATB1 = 0;
"141
[e = . . _LATBbits 0 1 -> -> 0 `i `uc ]
[; ;main.c: 142: LATBbits.LATB3 = 1;
"142
[e = . . _LATBbits 0 3 -> -> 1 `i `uc ]
[; ;main.c: 143: LATAbits.LATA6 = 1;
"143
[e = . . _LATAbits 0 6 -> -> 1 `i `uc ]
[; ;main.c: 144: LATBbits.LATB5 = 0;
"144
[e = . . _LATBbits 0 5 -> -> 0 `i `uc ]
[; ;main.c: 145: LATAbits.LATA4 = 0;
"145
[e = . . _LATAbits 0 4 -> -> 0 `i `uc ]
[; ;main.c: 146: LATBbits.LATB2 = 0;
"146
[e = . . _LATBbits 0 2 -> -> 0 `i `uc ]
[; ;main.c: 147: LATBbits.LATB0 = 0;
"147
[e = . . _LATBbits 0 0 -> -> 0 `i `uc ]
[; ;main.c: 148: break;
"148
[e $U 368  ]
[; ;main.c: 149: case 2:
"149
[e :U 373 ]
[; ;main.c: 150: LATBbits.LATB1 = 1;
"150
[e = . . _LATBbits 0 1 -> -> 1 `i `uc ]
[; ;main.c: 151: LATBbits.LATB3 = 1;
"151
[e = . . _LATBbits 0 3 -> -> 1 `i `uc ]
[; ;main.c: 152: LATAbits.LATA6 = 0;
"152
[e = . . _LATAbits 0 6 -> -> 0 `i `uc ]
[; ;main.c: 153: LATBbits.LATB5 = 1;
"153
[e = . . _LATBbits 0 5 -> -> 1 `i `uc ]
[; ;main.c: 154: LATAbits.LATA4 = 1;
"154
[e = . . _LATAbits 0 4 -> -> 1 `i `uc ]
[; ;main.c: 155: LATBbits.LATB2 = 0;
"155
[e = . . _LATBbits 0 2 -> -> 0 `i `uc ]
[; ;main.c: 156: LATBbits.LATB0 = 1;
"156
[e = . . _LATBbits 0 0 -> -> 1 `i `uc ]
[; ;main.c: 157: break;
"157
[e $U 368  ]
[; ;main.c: 158: case 3:
"158
[e :U 374 ]
[; ;main.c: 159: LATBbits.LATB1 = 1;
"159
[e = . . _LATBbits 0 1 -> -> 1 `i `uc ]
[; ;main.c: 160: LATBbits.LATB3 = 1;
"160
[e = . . _LATBbits 0 3 -> -> 1 `i `uc ]
[; ;main.c: 161: LATAbits.LATA6 = 1;
"161
[e = . . _LATAbits 0 6 -> -> 1 `i `uc ]
[; ;main.c: 162: LATBbits.LATB5 = 1;
"162
[e = . . _LATBbits 0 5 -> -> 1 `i `uc ]
[; ;main.c: 163: LATAbits.LATA4 = 0;
"163
[e = . . _LATAbits 0 4 -> -> 0 `i `uc ]
[; ;main.c: 164: LATBbits.LATB2 = 0;
"164
[e = . . _LATBbits 0 2 -> -> 0 `i `uc ]
[; ;main.c: 165: LATBbits.LATB0 = 1;
"165
[e = . . _LATBbits 0 0 -> -> 1 `i `uc ]
[; ;main.c: 166: break;
"166
[e $U 368  ]
[; ;main.c: 167: case 4:
"167
[e :U 375 ]
[; ;main.c: 168: LATBbits.LATB1 = 0;
"168
[e = . . _LATBbits 0 1 -> -> 0 `i `uc ]
[; ;main.c: 169: LATBbits.LATB3 = 1;
"169
[e = . . _LATBbits 0 3 -> -> 1 `i `uc ]
[; ;main.c: 170: LATAbits.LATA6 = 1;
"170
[e = . . _LATAbits 0 6 -> -> 1 `i `uc ]
[; ;main.c: 171: LATBbits.LATB5 = 0;
"171
[e = . . _LATBbits 0 5 -> -> 0 `i `uc ]
[; ;main.c: 172: LATAbits.LATA4 = 0;
"172
[e = . . _LATAbits 0 4 -> -> 0 `i `uc ]
[; ;main.c: 173: LATBbits.LATB2 = 1;
"173
[e = . . _LATBbits 0 2 -> -> 1 `i `uc ]
[; ;main.c: 174: LATBbits.LATB0 = 1;
"174
[e = . . _LATBbits 0 0 -> -> 1 `i `uc ]
[; ;main.c: 175: break;
"175
[e $U 368  ]
[; ;main.c: 176: case 5:
"176
[e :U 376 ]
[; ;main.c: 177: LATBbits.LATB1 = 1;
"177
[e = . . _LATBbits 0 1 -> -> 1 `i `uc ]
[; ;main.c: 178: LATBbits.LATB3 = 0;
"178
[e = . . _LATBbits 0 3 -> -> 0 `i `uc ]
[; ;main.c: 179: LATAbits.LATA6 = 1;
"179
[e = . . _LATAbits 0 6 -> -> 1 `i `uc ]
[; ;main.c: 180: LATBbits.LATB5 = 1;
"180
[e = . . _LATBbits 0 5 -> -> 1 `i `uc ]
[; ;main.c: 181: LATAbits.LATA4 = 0;
"181
[e = . . _LATAbits 0 4 -> -> 0 `i `uc ]
[; ;main.c: 182: LATBbits.LATB2 = 1;
"182
[e = . . _LATBbits 0 2 -> -> 1 `i `uc ]
[; ;main.c: 183: LATBbits.LATB0 = 1;
"183
[e = . . _LATBbits 0 0 -> -> 1 `i `uc ]
[; ;main.c: 184: break;
"184
[e $U 368  ]
[; ;main.c: 185: case 6:
"185
[e :U 377 ]
[; ;main.c: 186: LATBbits.LATB1 = 1;
"186
[e = . . _LATBbits 0 1 -> -> 1 `i `uc ]
[; ;main.c: 187: LATBbits.LATB3 = 0;
"187
[e = . . _LATBbits 0 3 -> -> 0 `i `uc ]
[; ;main.c: 188: LATAbits.LATA6 = 1;
"188
[e = . . _LATAbits 0 6 -> -> 1 `i `uc ]
[; ;main.c: 189: LATBbits.LATB5 = 1;
"189
[e = . . _LATBbits 0 5 -> -> 1 `i `uc ]
[; ;main.c: 190: LATAbits.LATA4 = 1;
"190
[e = . . _LATAbits 0 4 -> -> 1 `i `uc ]
[; ;main.c: 191: LATBbits.LATB2 = 1;
"191
[e = . . _LATBbits 0 2 -> -> 1 `i `uc ]
[; ;main.c: 192: LATBbits.LATB0 = 1;
"192
[e = . . _LATBbits 0 0 -> -> 1 `i `uc ]
[; ;main.c: 193: break;
"193
[e $U 368  ]
[; ;main.c: 194: case 7:
"194
[e :U 378 ]
[; ;main.c: 195: LATBbits.LATB1 = 1;
"195
[e = . . _LATBbits 0 1 -> -> 1 `i `uc ]
[; ;main.c: 196: LATBbits.LATB3 = 1;
"196
[e = . . _LATBbits 0 3 -> -> 1 `i `uc ]
[; ;main.c: 197: LATAbits.LATA6 = 1;
"197
[e = . . _LATAbits 0 6 -> -> 1 `i `uc ]
[; ;main.c: 198: LATBbits.LATB5 = 0;
"198
[e = . . _LATBbits 0 5 -> -> 0 `i `uc ]
[; ;main.c: 199: LATAbits.LATA4 = 0;
"199
[e = . . _LATAbits 0 4 -> -> 0 `i `uc ]
[; ;main.c: 200: LATBbits.LATB2 = 0;
"200
[e = . . _LATBbits 0 2 -> -> 0 `i `uc ]
[; ;main.c: 201: LATBbits.LATB0 = 0;
"201
[e = . . _LATBbits 0 0 -> -> 0 `i `uc ]
[; ;main.c: 202: break;
"202
[e $U 368  ]
[; ;main.c: 203: case 8:
"203
[e :U 379 ]
[; ;main.c: 204: LATBbits.LATB1 = 1;
"204
[e = . . _LATBbits 0 1 -> -> 1 `i `uc ]
[; ;main.c: 205: LATBbits.LATB3 = 1;
"205
[e = . . _LATBbits 0 3 -> -> 1 `i `uc ]
[; ;main.c: 206: LATAbits.LATA6 = 1;
"206
[e = . . _LATAbits 0 6 -> -> 1 `i `uc ]
[; ;main.c: 207: LATBbits.LATB5 = 1;
"207
[e = . . _LATBbits 0 5 -> -> 1 `i `uc ]
[; ;main.c: 208: LATAbits.LATA4 = 1;
"208
[e = . . _LATAbits 0 4 -> -> 1 `i `uc ]
[; ;main.c: 209: LATBbits.LATB2 = 1;
"209
[e = . . _LATBbits 0 2 -> -> 1 `i `uc ]
[; ;main.c: 210: LATBbits.LATB0 = 1;
"210
[e = . . _LATBbits 0 0 -> -> 1 `i `uc ]
[; ;main.c: 211: break;
"211
[e $U 368  ]
[; ;main.c: 212: case 9:
"212
[e :U 380 ]
[; ;main.c: 213: LATBbits.LATB1 = 1;
"213
[e = . . _LATBbits 0 1 -> -> 1 `i `uc ]
[; ;main.c: 214: LATBbits.LATB3 = 1;
"214
[e = . . _LATBbits 0 3 -> -> 1 `i `uc ]
[; ;main.c: 215: LATAbits.LATA6 = 1;
"215
[e = . . _LATAbits 0 6 -> -> 1 `i `uc ]
[; ;main.c: 216: LATBbits.LATB5 = 1;
"216
[e = . . _LATBbits 0 5 -> -> 1 `i `uc ]
[; ;main.c: 217: LATAbits.LATA4 = 0;
"217
[e = . . _LATAbits 0 4 -> -> 0 `i `uc ]
[; ;main.c: 218: LATBbits.LATB2 = 1;
"218
[e = . . _LATBbits 0 2 -> -> 1 `i `uc ]
[; ;main.c: 219: LATBbits.LATB0 = 1;
"219
[e = . . _LATBbits 0 0 -> -> 1 `i `uc ]
[; ;main.c: 220: break;
"220
[e $U 368  ]
"221
}
[; ;main.c: 221: }
[e $U 368  ]
"121
[e :U 369 ]
[e [\ _digit , $ -> -> 0 `i `uc 371
 , $ -> -> 1 `i `uc 372
 , $ -> -> 2 `i `uc 373
 , $ -> -> 3 `i `uc 374
 , $ -> -> 4 `i `uc 375
 , $ -> -> 5 `i `uc 376
 , $ -> -> 6 `i `uc 377
 , $ -> -> 7 `i `uc 378
 , $ -> -> 8 `i `uc 379
 , $ -> -> 9 `i `uc 380
 370 ]
"221
[e :U 368 ]
[; ;main.c: 223: }
"223
[e :UE 366 ]
}
"226
[v _delaysome `(v ~T0 @X0 1 ef ]
{
[; ;main.c: 225: void delaysome(void)
[; ;main.c: 226: {
[e :U _delaysome ]
[f ]
"227
[v _delayawhile `ui ~T0 @X0 1 a ]
[; ;main.c: 227: unsigned int delayawhile;
[; ;main.c: 228: for(delayawhile=0;delayawhile < 200;){
"228
{
[e = _delayawhile -> -> 0 `i `ui ]
[e $ < _delayawhile -> -> 200 `i `ui 382  ]
[e $U 383  ]
[e :U 382 ]
{
[; ;main.c: 229: delayawhile++;
"229
[e ++ _delayawhile -> -> 1 `i `ui ]
"230
}
"228
[e $ < _delayawhile -> -> 200 `i `ui 382  ]
[e :U 383 ]
"230
}
[; ;main.c: 230: }
[; ;main.c: 231: }
"231
[e :UE 381 ]
}
[; ;main.c: 235: typedef struct adc_s {
[; ;main.c: 236: unsigned char in;
[; ;main.c: 237: unsigned long sum;
[; ;main.c: 238: unsigned int data[16];
[; ;main.c: 239: unsigned int avg;
[; ;main.c: 240: unsigned long cal;
[; ;main.c: 241: }adc_t;
"246
[v _main `(i ~T0 @X0 1 ef2`i`**uc ]
{
[; ;main.c: 246: int main(int argc, char** argv) {
[e :U _main ]
[v _argc `i ~T0 @X0 1 r1 ]
[v _argv `**uc ~T0 @X0 1 r2 ]
[f ]
"247
[v _adc `S385 ~T0 @X0 1 a ]
[v F2894 `S385 ~T0 @X0 1 s ]
[i F2894
:U ..
:U ..
"248
-> -> 0 `i `uc
"250
-> -> -> 0 `i `l `ul
..
..
]
[; ;main.c: 247: adc_t adc = {
[; ;main.c: 248: 0,
[; ;main.c: 249: 0
[; ;main.c: 250: };
[e = _adc F2894 ]
"252
[v _readyToDisplay `uc ~T0 @X0 1 a ]
[; ;main.c: 252: unsigned char readyToDisplay = 0;
[e = _readyToDisplay -> -> 0 `i `uc ]
"253
[v _digit1 `uc ~T0 @X0 1 a ]
[; ;main.c: 253: unsigned char digit1=0, digit2=0, digit3=0;
[e = _digit1 -> -> 0 `i `uc ]
[v _digit2 `uc ~T0 @X0 1 a ]
[e = _digit2 -> -> 0 `i `uc ]
[v _digit3 `uc ~T0 @X0 1 a ]
[e = _digit3 -> -> 0 `i `uc ]
"254
[v _updateadc `ui ~T0 @X0 1 a ]
[; ;main.c: 254: unsigned int updateadc = 0;
[e = _updateadc -> -> 0 `i `ui ]
"255
[v _microVolts `ul ~T0 @X0 1 a ]
"256
[v _temperature `ul ~T0 @X0 1 a ]
[; ;main.c: 255: unsigned long microVolts;
[; ;main.c: 256: unsigned long temperature;
[; ;main.c: 259: config_clock();
"259
[e ( _config_clock ..  ]
[; ;main.c: 260: config_port();
"260
[e ( _config_port ..  ]
[; ;main.c: 261: config_adc(&adc.cal);
"261
[e ( _config_adc (1 &U . _adc 4 ]
[; ;main.c: 264: for(updateadc=0;updateadc<200;){
"264
{
[e = _updateadc -> -> 0 `i `ui ]
[e $ < _updateadc -> -> 200 `i `ui 387  ]
[e $U 388  ]
[e :U 387 ]
{
[; ;main.c: 265: updateadc++;
"265
[e ++ _updateadc -> -> 1 `i `ui ]
"266
}
"264
[e $ < _updateadc -> -> 200 `i `ui 387  ]
[e :U 388 ]
"266
}
[; ;main.c: 266: }
[; ;main.c: 269: adc.avg = ADCRead();
"269
[e = . _adc 3 ( _ADCRead ..  ]
[; ;main.c: 270: adc.sum = adc.avg * 16;
"270
[e = . _adc 1 -> * . _adc 3 -> -> 16 `i `ui `ul ]
[; ;main.c: 271: for(updateadc=0;updateadc<16;updateadc++){
"271
{
[e = _updateadc -> -> 0 `i `ui ]
[e $ < _updateadc -> -> 16 `i `ui 390  ]
[e $U 391  ]
[e :U 390 ]
{
[; ;main.c: 272: config_adc(&adc.cal);
"272
[e ( _config_adc (1 &U . _adc 4 ]
[; ;main.c: 274: adc.sum -= adc.data[adc.in];
"274
[e =- . _adc 1 -> *U + &U . _adc 2 * -> . _adc 0 `ux -> -> # *U &U . _adc 2 `ui `ux `ul ]
[; ;main.c: 275: adc.data[adc.in] = ADCRead();
"275
[e = *U + &U . _adc 2 * -> . _adc 0 `ux -> -> # *U &U . _adc 2 `ui `ux ( _ADCRead ..  ]
[; ;main.c: 276: adc.sum += adc.data[adc.in];
"276
[e =+ . _adc 1 -> *U + &U . _adc 2 * -> . _adc 0 `ux -> -> # *U &U . _adc 2 `ui `ux `ul ]
[; ;main.c: 277: adc.avg = adc.sum / 16;
"277
[e = . _adc 3 -> / . _adc 1 -> -> -> 16 `i `l `ul `ui ]
[; ;main.c: 278: adc.in++;
"278
[e ++ . _adc 0 -> -> 1 `i `uc ]
[; ;main.c: 279: adc.in %= 16;
"279
[e =% . _adc 0 -> 16 `uc ]
[; ;main.c: 285: microVolts = (adc.cal * adc.avg);
"285
[e = _microVolts * . _adc 4 -> . _adc 3 `ul ]
[; ;main.c: 286: microVolts /= 1023;
"286
[e =/ _microVolts -> -> 1023 `us `ul ]
"287
}
"271
[e ++ _updateadc -> -> 1 `i `ui ]
[e $ < _updateadc -> -> 16 `i `ui 390  ]
[e :U 391 ]
"287
}
[; ;main.c: 287: }
[; ;main.c: 289: while(1){
"289
[e :U 394 ]
{
[; ;main.c: 316: temperature = 1858300 - microVolts;
"316
[e = _temperature - -> -> 1858300 `l `ul _microVolts ]
[; ;main.c: 317: temperature /= 1167;
"317
[e =/ _temperature -> -> 1167 `us `ul ]
[; ;main.c: 318: temperature = (temperature * 9L + 1600L);
"318
[e = _temperature + * _temperature -> -> 9 `l `ul -> -> 1600 `l `ul ]
[; ;main.c: 319: if((temperature % 5) > 2){
"319
[e $ ! > % _temperature -> -> -> 5 `i `l `ul -> -> -> 2 `i `l `ul 396  ]
{
[; ;main.c: 320: temperature += 2;
"320
[e =+ _temperature -> -> -> 2 `i `l `ul ]
"321
}
[e :U 396 ]
[; ;main.c: 321: }
[; ;main.c: 322: temperature /= 5L;
"322
[e =/ _temperature -> -> 5 `uc `ul ]
[; ;main.c: 326: digit1 = (temperature / 100) % 10;
"326
[e = _digit1 -> % / _temperature -> -> -> 100 `i `l `ul -> -> -> 10 `i `l `ul `uc ]
[; ;main.c: 327: digit2 = (temperature / 10) % 10;
"327
[e = _digit2 -> % / _temperature -> -> -> 10 `i `l `ul -> -> -> 10 `i `l `ul `uc ]
[; ;main.c: 328: digit3 = temperature / 1000;
"328
[e = _digit3 -> / _temperature -> -> -> 1000 `i `l `ul `uc ]
[; ;main.c: 330: if(readyToDisplay){
"330
[e $ ! != -> _readyToDisplay `i -> -> -> 0 `i `uc `i 397  ]
{
[; ;main.c: 331: set_sevenseg(digit1);
"331
[e ( _set_sevenseg (1 _digit1 ]
[; ;main.c: 332: (LATAbits.LATA1 = 1);
"332
[e = . . _LATAbits 0 1 -> -> 1 `i `uc ]
[; ;main.c: 333: if(digit3){
"333
[e $ ! != -> _digit3 `i -> -> -> 0 `i `uc `i 398  ]
{
[; ;main.c: 334: (LATAbits.LATA2 = 1, LATAbits.LATA3 = 1);
"334
[e ; = . . _LATAbits 0 2 -> -> 1 `i `uc = . . _LATAbits 0 3 -> -> 1 `i `uc ]
"335
}
[e :U 398 ]
[; ;main.c: 335: }
[; ;main.c: 336: delaysome();
"336
[e ( _delaysome ..  ]
[; ;main.c: 338: (LATAbits.LATA1 = 0);
"338
[e = . . _LATAbits 0 1 -> -> 0 `i `uc ]
[; ;main.c: 339: (LATAbits.LATA2 = 0, LATAbits.LATA3 = 0);
"339
[e ; = . . _LATAbits 0 2 -> -> 0 `i `uc = . . _LATAbits 0 3 -> -> 0 `i `uc ]
[; ;main.c: 340: set_sevenseg(digit2);
"340
[e ( _set_sevenseg (1 _digit2 ]
[; ;main.c: 341: (LATAbits.LATA7 = 1);
"341
[e = . . _LATAbits 0 7 -> -> 1 `i `uc ]
[; ;main.c: 342: delaysome();
"342
[e ( _delaysome ..  ]
[; ;main.c: 343: (LATAbits.LATA7 = 0);
"343
[e = . . _LATAbits 0 7 -> -> 0 `i `uc ]
[; ;main.c: 344: delaysome();
"344
[e ( _delaysome ..  ]
[; ;main.c: 345: delaysome();
"345
[e ( _delaysome ..  ]
"346
}
[e :U 397 ]
"347
}
[e :U 393 ]
"289
[e $U 394  ]
[e :U 395 ]
[; ;main.c: 346: }
[; ;main.c: 347: }
[; ;main.c: 349: return (0);
"349
[e ) -> 0 `i ]
[e $UE 386  ]
[; ;main.c: 350: }
"350
[e :UE 386 ]
}
