# Asynchronus_FIFO
This consists of the Verilog code for synthesizable Asynchronous FIFO build using Dual Port RAM as Memory Element.
