 --> uz_threephase_VSD_transformation_src_abc_to_dq_pkg
uz_threephase_VSD_transformation/abc_to_dq/inverse_Clarke --> uz_threephase_VSD_transformation_src_inverse_Clarke
uz_threephase_VSD_transformation/abc_to_dq/Sine HDL Optimized --> uz_threephase_VSD_transformation_src_Sine_HDL_Optimized
uz_threephase_VSD_transformation/abc_to_dq/inverse_Park --> uz_threephase_VSD_transformation_src_inverse_Park
uz_threephase_VSD_transformation/abc_to_dq/Subsystem --> uz_threephase_VSD_transformation_src_Subsystem
uz_threephase_VSD_transformation/abc_to_dq/SimpleDualPortRAM_generic --> uz_threephase_VSD_transformation_src_SimpleDualPortRAM_generic
abc_to_dq_tc --> uz_threephase_VSD_transformation_src_abc_to_dq_tc
uz_threephase_VSD_transformation/abc_to_dq --> uz_threephase_VSD_transformation_src_abc_to_dq
