

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix'
================================================================
* Date:           Tue Jan  7 20:04:19 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.673|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  34563|  34563|  34563|  34563|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                     |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1             |      9|      9|         1|          -|          -|    10|    no    |
        |- Loop 2             |  34552|  34552|      1234|          -|          -|    28|    no    |
        | + Loop 2.1          |   1232|   1232|        44|          -|          -|    28|    no    |
        |  ++ Loop 2.1.1      |     42|     42|        14|          -|          -|     3|    no    |
        |   +++ Loop 2.1.1.1  |     12|     12|         4|          -|          -|     3|    no    |
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 4 
4 --> 5 3 
5 --> 6 4 
6 --> 7 5 
7 --> 8 
8 --> 9 
9 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.76ns)   --->   "br label %.preheader7" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %.preheader7.preheader.critedge ], [ %i, %.preheader7 ]"   --->   Operation 12 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.30ns)   --->   "%icmp_ln24 = icmp eq i4 %i_0, -7" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 13 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 14 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 15 'speclooptripcount' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %.preheader1.preheader, label %.preheader7" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.76ns)   --->   "br label %.preheader1" [../layers_c/depthwise_conv2d.cpp:31]   --->   Operation 17 'br' <Predicate = (icmp_ln24)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 1.78>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%out_h_0 = phi i5 [ %out_h, %.preheader1.loopexit ], [ 0, %.preheader1.preheader ]"   --->   Operation 18 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (1.36ns)   --->   "%icmp_ln31 = icmp eq i5 %out_h_0, -4" [../layers_c/depthwise_conv2d.cpp:31]   --->   Operation 19 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 20 'speclooptripcount' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (1.78ns)   --->   "%out_h = add i5 %out_h_0, 1" [../layers_c/depthwise_conv2d.cpp:31]   --->   Operation 21 'add' 'out_h' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %2, label %.preheader6.preheader" [../layers_c/depthwise_conv2d.cpp:31]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%p_shl8 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h_0, i5 0)" [../layers_c/depthwise_conv2d.cpp:31]   --->   Operation 23 'bitconcatenate' 'p_shl8' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%p_shl8_cast = zext i10 %p_shl8 to i11" [../layers_c/depthwise_conv2d.cpp:31]   --->   Operation 24 'zext' 'p_shl8_cast' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%p_shl9 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %out_h_0, i2 0)" [../layers_c/depthwise_conv2d.cpp:31]   --->   Operation 25 'bitconcatenate' 'p_shl9' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%p_shl9_cast = zext i7 %p_shl9 to i11" [../layers_c/depthwise_conv2d.cpp:31]   --->   Operation 26 'zext' 'p_shl9_cast' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.73ns)   --->   "%tmp8 = sub i11 %p_shl8_cast, %p_shl9_cast" [../layers_c/depthwise_conv2d.cpp:31]   --->   Operation 27 'sub' 'tmp8' <Predicate = (!icmp_ln31)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (1.76ns)   --->   "br label %.preheader6" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 28 'br' <Predicate = (!icmp_ln31)> <Delay = 1.76>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 29 'speclooptripcount' 'empty_80' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 30 'ret' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.78>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%out_w_0 = phi i5 [ %out_w, %1 ], [ 0, %.preheader6.preheader ]"   --->   Operation 31 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (1.36ns)   --->   "%icmp_ln32 = icmp eq i5 %out_w_0, -4" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 32 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 33 'speclooptripcount' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (1.78ns)   --->   "%out_w = add i5 %out_w_0, 1" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 34 'add' 'out_w' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln32, label %.preheader1.loopexit, label %.preheader5.preheader" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i5 %out_w_0 to i11" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 36 'zext' 'zext_ln35' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (1.76ns)   --->   "br label %.preheader5" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 37 'br' <Predicate = (!icmp_ln32)> <Delay = 1.76>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "br label %.preheader1"   --->   Operation 38 'br' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.89>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%buffer_0 = phi i32 [ 0, %.preheader5.preheader ], [ %buffer_1, %.preheader5.loopexit ]" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 39 'phi' 'buffer_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%k_h_0 = phi i2 [ 0, %.preheader5.preheader ], [ %k_h, %.preheader5.loopexit ]"   --->   Operation 40 'phi' 'k_h_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.95ns)   --->   "%icmp_ln35 = icmp eq i2 %k_h_0, -1" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 41 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 42 'speclooptripcount' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (1.56ns)   --->   "%k_h = add i2 %k_h_0, 1" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 43 'add' 'k_h' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %icmp_ln35, label %1, label %.preheader.preheader" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i2 %k_h_0 to i5" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 45 'zext' 'zext_ln37' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %k_h_0, i2 0)" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 46 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln37_22 = zext i4 %shl_ln to i5" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 47 'zext' 'zext_ln37_22' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (1.73ns)   --->   "%sub_ln37 = sub i5 %zext_ln37_22, %zext_ln37" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 48 'sub' 'sub_ln37' <Predicate = (!icmp_ln35)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (1.78ns)   --->   "%tmp = add i5 %zext_ln37, %out_h_0" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 49 'add' 'tmp' <Predicate = (!icmp_ln35)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%p_shl6 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp, i5 0)" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 50 'bitconcatenate' 'p_shl6' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%p_shl6_cast = zext i10 %p_shl6 to i11" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 51 'zext' 'p_shl6_cast' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%p_shl7 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp, i1 false)" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 52 'bitconcatenate' 'p_shl7' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%p_shl7_cast = zext i6 %p_shl7 to i11" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 53 'zext' 'p_shl7_cast' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (1.73ns)   --->   "%tmp6 = sub i11 %p_shl6_cast, %p_shl7_cast" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 54 'sub' 'tmp6' <Predicate = (!icmp_ln35)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (1.76ns)   --->   "br label %.preheader" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 55 'br' <Predicate = (!icmp_ln35)> <Delay = 1.76>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i32 %buffer_0 to i16" [../layers_c/depthwise_conv2d.cpp:45]   --->   Operation 56 'trunc' 'trunc_ln45' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (1.63ns)   --->   "%add_ln45 = add i11 %tmp8, %zext_ln35" [../layers_c/depthwise_conv2d.cpp:45]   --->   Operation 57 'add' 'add_ln45' <Predicate = (icmp_ln35)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln45 = sext i11 %add_ln45 to i32" [../layers_c/depthwise_conv2d.cpp:45]   --->   Operation 58 'sext' 'sext_ln45' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i32 %sext_ln45 to i64" [../layers_c/depthwise_conv2d.cpp:45]   --->   Operation 59 'zext' 'zext_ln45' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln45" [../layers_c/depthwise_conv2d.cpp:45]   --->   Operation 60 'getelementptr' 'output_addr' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (3.25ns)   --->   "store i16 %trunc_ln45, i16* %output_addr, align 2" [../layers_c/depthwise_conv2d.cpp:45]   --->   Operation 61 'store' <Predicate = (icmp_ln35)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "br label %.preheader6" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 62 'br' <Predicate = (icmp_ln35)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.67>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%buffer_1 = phi i32 [ %buffer, %0 ], [ %buffer_0, %.preheader.preheader ]"   --->   Operation 63 'phi' 'buffer_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%k_w_0 = phi i2 [ %k_w, %0 ], [ 0, %.preheader.preheader ]"   --->   Operation 64 'phi' 'k_w_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.95ns)   --->   "%icmp_ln36 = icmp eq i2 %k_w_0, -1" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 65 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 66 'speclooptripcount' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (1.56ns)   --->   "%k_w = add i2 %k_w_0, 1" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 67 'add' 'k_w' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %icmp_ln36, label %.preheader5.loopexit, label %0" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln37_23 = zext i2 %k_w_0 to i5" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 69 'zext' 'zext_ln37_23' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (1.78ns)   --->   "%add_ln37 = add i5 %out_w_0, %zext_ln37_23" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 70 'add' 'add_ln37' <Predicate = (!icmp_ln36)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln37_24 = zext i5 %add_ln37 to i11" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 71 'zext' 'zext_ln37_24' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (1.63ns)   --->   "%add_ln37_4 = add i11 %tmp6, %zext_ln37_24" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 72 'add' 'add_ln37_4' <Predicate = (!icmp_ln36)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln37_12 = sext i11 %add_ln37_4 to i32" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 73 'sext' 'sext_ln37_12' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln37_9 = zext i32 %sext_ln37_12 to i64" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 74 'zext' 'zext_ln37_9' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln37_9" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 75 'getelementptr' 'input_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_6 : Operation 76 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 76 'load' 'input_load' <Predicate = (!icmp_ln36)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 77 [1/1] (1.78ns)   --->   "%add_ln37_5 = add i5 %zext_ln37_23, %sub_ln37" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 77 'add' 'add_ln37_5' <Predicate = (!icmp_ln36)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln37_13 = sext i5 %add_ln37_5 to i32" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 78 'sext' 'sext_ln37_13' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln37_8 = zext i32 %sext_ln37_13 to i64" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 79 'zext' 'zext_ln37_8' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%p_addr_1 = getelementptr [9 x i13]* @empty, i64 0, i64 %zext_ln37_8" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 80 'getelementptr' 'p_addr_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_6 : Operation 81 [2/2] (3.25ns)   --->   "%empty_79 = load i13* %p_addr_1, align 2" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 81 'load' 'empty_79' <Predicate = (!icmp_ln36)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 9> <ROM>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "br label %.preheader5"   --->   Operation 82 'br' <Predicate = (icmp_ln36)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 83 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 83 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 84 [1/2] (3.25ns)   --->   "%empty_79 = load i13* %p_addr_1, align 2" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 84 'load' 'empty_79' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 9> <ROM>

State 8 <SV = 7> <Delay = 6.38>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln37 = sext i16 %input_load to i30" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 85 'sext' 'sext_ln37' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln37_15 = sext i13 %empty_79 to i30" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 86 'sext' 'sext_ln37_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln37 = mul i30 %sext_ln37, %sext_ln37_15" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 87 'mul' 'mul_ln37' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_7 = call i17 @_ssdm_op_PartSelect.i17.i30.i32.i32(i30 %mul_ln37, i32 13, i32 29)" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 88 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.55>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln37_2 = sext i17 %tmp_7 to i32" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 89 'sext' 'sext_ln37_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (2.55ns)   --->   "%buffer = add nsw i32 %buffer_1, %sext_ln37_2" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 90 'add' 'buffer' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "br label %.preheader" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ../layers_c/depthwise_conv2d.cpp:24) [7]  (1.77 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out_h') with incoming values : ('out_h', ../layers_c/depthwise_conv2d.cpp:31) [15]  (1.77 ns)

 <State 3>: 1.78ns
The critical path consists of the following:
	'phi' operation ('out_h') with incoming values : ('out_h', ../layers_c/depthwise_conv2d.cpp:31) [15]  (0 ns)
	'add' operation ('out_h', ../layers_c/depthwise_conv2d.cpp:31) [18]  (1.78 ns)

 <State 4>: 1.78ns
The critical path consists of the following:
	'phi' operation ('out_w') with incoming values : ('out_w', ../layers_c/depthwise_conv2d.cpp:32) [28]  (0 ns)
	'add' operation ('out_w', ../layers_c/depthwise_conv2d.cpp:32) [31]  (1.78 ns)

 <State 5>: 4.89ns
The critical path consists of the following:
	'add' operation ('add_ln45', ../layers_c/depthwise_conv2d.cpp:45) [87]  (1.64 ns)
	'getelementptr' operation ('output_addr', ../layers_c/depthwise_conv2d.cpp:45) [90]  (0 ns)
	'store' operation ('store_ln45', ../layers_c/depthwise_conv2d.cpp:45) of variable 'trunc_ln45', ../layers_c/depthwise_conv2d.cpp:45 on array 'output_r' [91]  (3.25 ns)

 <State 6>: 6.67ns
The critical path consists of the following:
	'phi' operation ('k_w') with incoming values : ('k_w', ../layers_c/depthwise_conv2d.cpp:36) [57]  (0 ns)
	'add' operation ('add_ln37', ../layers_c/depthwise_conv2d.cpp:37) [64]  (1.78 ns)
	'add' operation ('add_ln37_4', ../layers_c/depthwise_conv2d.cpp:37) [66]  (1.64 ns)
	'getelementptr' operation ('input_addr', ../layers_c/depthwise_conv2d.cpp:37) [69]  (0 ns)
	'load' operation ('input_load', ../layers_c/depthwise_conv2d.cpp:37) on array 'input_r' [70]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_load', ../layers_c/depthwise_conv2d.cpp:37) on array 'input_r' [70]  (3.25 ns)

 <State 8>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[78] ('mul_ln37', ../layers_c/depthwise_conv2d.cpp:37) [78]  (6.38 ns)

 <State 9>: 2.55ns
The critical path consists of the following:
	'add' operation ('buffer', ../layers_c/depthwise_conv2d.cpp:37) [81]  (2.55 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
