(S (NP (DT The) (NML (NNP Baugh) (HYPH -) (NNP Wooley)) (NN algorithm)) (VP (VBZ is) (NP (NP (DT a) (ADJP (RB well) (HYPH -) (VBN known)) (JJ iterative) (NN algorithm)) (PP (IN for) (S (VP (VBG performing) (NP (NN multiplication)) (PP (IN in) (NP (JJ digital) (NML (NN signal) (NN processing)) (NNS applications)))))))) (. .))
(S (NP (NN Decomposition) (NN logic)) (VP (VBZ is) (VP (VBN used) (PP (IN with) (NP (NML (NNP Baugh) (HYPH -) (NNP Wooley)) (NN algorithm))) (S (VP (VP (TO to) (VP (VB enhance) (NP (DT the) (NN speed)))) (CC and) (VP (TO to) (VP (VB reduce) (NP (DT the) (JJ critical) (NN path) (NN delay)))))))) (. .))
(S (PP (IN In) (NP (DT this) (NN paper))) (NP (NP (DT a) (JJ high) (NN speed)) (NP (JJR multiplier))) (VP (VBZ is) (VP (VBN designed) (CC and) (VBN implemented) (S (VP (VBG using) (NP (NP (NN decomposition) (NN logic)) (CC and) (NP (NML (NNP Baugh) (HYPH -) (NNP Wooley)) (NN algorithm))))))) (. .))
(S (NP (DT The) (NN result)) (VP (VBZ is) (PP (VBN compared) (PP (IN with) (NP (NP (NN booth)) (NP (JJR multiplier)))))) (. .))
(S (S (NP (NP (NNP FPGA)) (VP (VBN based) (NP (NN architecture)))) (VP (VBZ is) (VP (VBN presented)))) (CC and) (S (NP (NN design)) (VP (VBZ has) (VP (VBN been) (VP (VBN implemented) (S (VP (VBG using) (NP (NP (NNP Xilinx)) (NP (CD 12.3) (NN device))))))))) (. .))
