Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov 25 22:07:44 2019
| Host         : DESKTOP-O87H8O4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab8_timing_summary_routed.rpt -pb lab8_timing_summary_routed.pb -rpx lab8_timing_summary_routed.rpx -warn_on_violation
| Design       : lab8
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.718        0.000                      0                  616        0.132        0.000                      0                  616        4.500        0.000                       0                   303  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.718        0.000                      0                  616        0.132        0.000                      0                  616        4.500        0.000                       0                   303  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.718ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.718ns  (required time - arrival time)
  Source:                 sd_card0/init_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.070ns  (logic 0.828ns (20.343%)  route 3.242ns (79.657%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    6.531ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.952     3.441    sd_card0/clk_IBUF
    SLICE_X42Y58         LUT3 (Prop_lut3_I0_O)        0.116     3.557 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.128     4.684    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.300     4.984 r  clk_sel_BUFG_inst/O
                         net (fo=142, routed)         1.547     6.531    sd_card0/CLK
    SLICE_X43Y65         FDRE                                         r  sd_card0/init_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.456     6.987 f  sd_card0/init_finished_reg/Q
                         net (fo=3, routed)           0.949     7.936    sd_card0/init_finished
    SLICE_X42Y58         LUT3 (Prop_lut3_I1_O)        0.124     8.060 f  sd_card0/P[0]_i_5/O
                         net (fo=1, routed)           0.868     8.929    sd_card0/P[0]_i_5_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I3_O)        0.124     9.053 f  sd_card0/P[0]_i_1/O
                         net (fo=4, routed)           0.685     9.738    sd_card0/P_reg[0]
    SLICE_X49Y58         LUT5 (Prop_lut5_I0_O)        0.124     9.862 r  sd_card0/sd_counter[9]_i_1/O
                         net (fo=11, routed)          0.740    10.602    sd_card0_n_8
    SLICE_X50Y60         FDRE                                         r  sd_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.437    14.808    clk_IBUF_BUFG
    SLICE_X50Y60         FDRE                                         r  sd_counter_reg[0]/C
                         clock pessimism              0.071    14.879    
                         clock uncertainty           -0.035    14.843    
    SLICE_X50Y60         FDRE (Setup_fdre_C_R)       -0.524    14.319    sd_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.319    
                         arrival time                         -10.602    
  -------------------------------------------------------------------
                         slack                                  3.718    

Slack (MET) :             3.718ns  (required time - arrival time)
  Source:                 sd_card0/init_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.070ns  (logic 0.828ns (20.343%)  route 3.242ns (79.657%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    6.531ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.952     3.441    sd_card0/clk_IBUF
    SLICE_X42Y58         LUT3 (Prop_lut3_I0_O)        0.116     3.557 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.128     4.684    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.300     4.984 r  clk_sel_BUFG_inst/O
                         net (fo=142, routed)         1.547     6.531    sd_card0/CLK
    SLICE_X43Y65         FDRE                                         r  sd_card0/init_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.456     6.987 f  sd_card0/init_finished_reg/Q
                         net (fo=3, routed)           0.949     7.936    sd_card0/init_finished
    SLICE_X42Y58         LUT3 (Prop_lut3_I1_O)        0.124     8.060 f  sd_card0/P[0]_i_5/O
                         net (fo=1, routed)           0.868     8.929    sd_card0/P[0]_i_5_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I3_O)        0.124     9.053 f  sd_card0/P[0]_i_1/O
                         net (fo=4, routed)           0.685     9.738    sd_card0/P_reg[0]
    SLICE_X49Y58         LUT5 (Prop_lut5_I0_O)        0.124     9.862 r  sd_card0/sd_counter[9]_i_1/O
                         net (fo=11, routed)          0.740    10.602    sd_card0_n_8
    SLICE_X50Y60         FDRE                                         r  sd_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.437    14.808    clk_IBUF_BUFG
    SLICE_X50Y60         FDRE                                         r  sd_counter_reg[1]/C
                         clock pessimism              0.071    14.879    
                         clock uncertainty           -0.035    14.843    
    SLICE_X50Y60         FDRE (Setup_fdre_C_R)       -0.524    14.319    sd_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.319    
                         arrival time                         -10.602    
  -------------------------------------------------------------------
                         slack                                  3.718    

Slack (MET) :             3.952ns  (required time - arrival time)
  Source:                 sd_card0/init_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.931ns  (logic 0.828ns (21.063%)  route 3.103ns (78.937%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    6.531ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.952     3.441    sd_card0/clk_IBUF
    SLICE_X42Y58         LUT3 (Prop_lut3_I0_O)        0.116     3.557 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.128     4.684    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.300     4.984 r  clk_sel_BUFG_inst/O
                         net (fo=142, routed)         1.547     6.531    sd_card0/CLK
    SLICE_X43Y65         FDRE                                         r  sd_card0/init_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.456     6.987 f  sd_card0/init_finished_reg/Q
                         net (fo=3, routed)           0.949     7.936    sd_card0/init_finished
    SLICE_X42Y58         LUT3 (Prop_lut3_I1_O)        0.124     8.060 f  sd_card0/P[0]_i_5/O
                         net (fo=1, routed)           0.868     8.929    sd_card0/P[0]_i_5_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I3_O)        0.124     9.053 f  sd_card0/P[0]_i_1/O
                         net (fo=4, routed)           0.685     9.738    sd_card0/P_reg[0]
    SLICE_X49Y58         LUT5 (Prop_lut5_I0_O)        0.124     9.862 r  sd_card0/sd_counter[9]_i_1/O
                         net (fo=11, routed)          0.601    10.463    sd_card0_n_8
    SLICE_X48Y57         FDRE                                         r  sd_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.437    14.808    clk_IBUF_BUFG
    SLICE_X48Y57         FDRE                                         r  sd_counter_reg[6]/C
                         clock pessimism              0.071    14.879    
                         clock uncertainty           -0.035    14.843    
    SLICE_X48Y57         FDRE (Setup_fdre_C_R)       -0.429    14.414    sd_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                         -10.463    
  -------------------------------------------------------------------
                         slack                                  3.952    

Slack (MET) :             3.952ns  (required time - arrival time)
  Source:                 sd_card0/init_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.931ns  (logic 0.828ns (21.063%)  route 3.103ns (78.937%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    6.531ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.952     3.441    sd_card0/clk_IBUF
    SLICE_X42Y58         LUT3 (Prop_lut3_I0_O)        0.116     3.557 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.128     4.684    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.300     4.984 r  clk_sel_BUFG_inst/O
                         net (fo=142, routed)         1.547     6.531    sd_card0/CLK
    SLICE_X43Y65         FDRE                                         r  sd_card0/init_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.456     6.987 f  sd_card0/init_finished_reg/Q
                         net (fo=3, routed)           0.949     7.936    sd_card0/init_finished
    SLICE_X42Y58         LUT3 (Prop_lut3_I1_O)        0.124     8.060 f  sd_card0/P[0]_i_5/O
                         net (fo=1, routed)           0.868     8.929    sd_card0/P[0]_i_5_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I3_O)        0.124     9.053 f  sd_card0/P[0]_i_1/O
                         net (fo=4, routed)           0.685     9.738    sd_card0/P_reg[0]
    SLICE_X49Y58         LUT5 (Prop_lut5_I0_O)        0.124     9.862 r  sd_card0/sd_counter[9]_i_1/O
                         net (fo=11, routed)          0.601    10.463    sd_card0_n_8
    SLICE_X48Y57         FDRE                                         r  sd_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.437    14.808    clk_IBUF_BUFG
    SLICE_X48Y57         FDRE                                         r  sd_counter_reg[7]/C
                         clock pessimism              0.071    14.879    
                         clock uncertainty           -0.035    14.843    
    SLICE_X48Y57         FDRE (Setup_fdre_C_R)       -0.429    14.414    sd_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                         -10.463    
  -------------------------------------------------------------------
                         slack                                  3.952    

Slack (MET) :             3.952ns  (required time - arrival time)
  Source:                 sd_card0/init_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.931ns  (logic 0.828ns (21.063%)  route 3.103ns (78.937%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    6.531ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.952     3.441    sd_card0/clk_IBUF
    SLICE_X42Y58         LUT3 (Prop_lut3_I0_O)        0.116     3.557 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.128     4.684    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.300     4.984 r  clk_sel_BUFG_inst/O
                         net (fo=142, routed)         1.547     6.531    sd_card0/CLK
    SLICE_X43Y65         FDRE                                         r  sd_card0/init_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.456     6.987 f  sd_card0/init_finished_reg/Q
                         net (fo=3, routed)           0.949     7.936    sd_card0/init_finished
    SLICE_X42Y58         LUT3 (Prop_lut3_I1_O)        0.124     8.060 f  sd_card0/P[0]_i_5/O
                         net (fo=1, routed)           0.868     8.929    sd_card0/P[0]_i_5_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I3_O)        0.124     9.053 f  sd_card0/P[0]_i_1/O
                         net (fo=4, routed)           0.685     9.738    sd_card0/P_reg[0]
    SLICE_X49Y58         LUT5 (Prop_lut5_I0_O)        0.124     9.862 r  sd_card0/sd_counter[9]_i_1/O
                         net (fo=11, routed)          0.601    10.463    sd_card0_n_8
    SLICE_X48Y57         FDRE                                         r  sd_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.437    14.808    clk_IBUF_BUFG
    SLICE_X48Y57         FDRE                                         r  sd_counter_reg[8]/C
                         clock pessimism              0.071    14.879    
                         clock uncertainty           -0.035    14.843    
    SLICE_X48Y57         FDRE (Setup_fdre_C_R)       -0.429    14.414    sd_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                         -10.463    
  -------------------------------------------------------------------
                         slack                                  3.952    

Slack (MET) :             3.952ns  (required time - arrival time)
  Source:                 sd_card0/init_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.931ns  (logic 0.828ns (21.063%)  route 3.103ns (78.937%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    6.531ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.952     3.441    sd_card0/clk_IBUF
    SLICE_X42Y58         LUT3 (Prop_lut3_I0_O)        0.116     3.557 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.128     4.684    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.300     4.984 r  clk_sel_BUFG_inst/O
                         net (fo=142, routed)         1.547     6.531    sd_card0/CLK
    SLICE_X43Y65         FDRE                                         r  sd_card0/init_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.456     6.987 f  sd_card0/init_finished_reg/Q
                         net (fo=3, routed)           0.949     7.936    sd_card0/init_finished
    SLICE_X42Y58         LUT3 (Prop_lut3_I1_O)        0.124     8.060 f  sd_card0/P[0]_i_5/O
                         net (fo=1, routed)           0.868     8.929    sd_card0/P[0]_i_5_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I3_O)        0.124     9.053 f  sd_card0/P[0]_i_1/O
                         net (fo=4, routed)           0.685     9.738    sd_card0/P_reg[0]
    SLICE_X49Y58         LUT5 (Prop_lut5_I0_O)        0.124     9.862 r  sd_card0/sd_counter[9]_i_1/O
                         net (fo=11, routed)          0.601    10.463    sd_card0_n_8
    SLICE_X48Y57         FDRE                                         r  sd_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.437    14.808    clk_IBUF_BUFG
    SLICE_X48Y57         FDRE                                         r  sd_counter_reg[9]/C
                         clock pessimism              0.071    14.879    
                         clock uncertainty           -0.035    14.843    
    SLICE_X48Y57         FDRE (Setup_fdre_C_R)       -0.429    14.414    sd_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                         -10.463    
  -------------------------------------------------------------------
                         slack                                  3.952    

Slack (MET) :             3.956ns  (required time - arrival time)
  Source:                 sd_card0/init_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.927ns  (logic 0.828ns (21.086%)  route 3.099ns (78.914%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    6.531ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.952     3.441    sd_card0/clk_IBUF
    SLICE_X42Y58         LUT3 (Prop_lut3_I0_O)        0.116     3.557 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.128     4.684    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.300     4.984 r  clk_sel_BUFG_inst/O
                         net (fo=142, routed)         1.547     6.531    sd_card0/CLK
    SLICE_X43Y65         FDRE                                         r  sd_card0/init_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.456     6.987 f  sd_card0/init_finished_reg/Q
                         net (fo=3, routed)           0.949     7.936    sd_card0/init_finished
    SLICE_X42Y58         LUT3 (Prop_lut3_I1_O)        0.124     8.060 f  sd_card0/P[0]_i_5/O
                         net (fo=1, routed)           0.868     8.929    sd_card0/P[0]_i_5_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I3_O)        0.124     9.053 f  sd_card0/P[0]_i_1/O
                         net (fo=4, routed)           0.685     9.738    sd_card0/P_reg[0]
    SLICE_X49Y58         LUT5 (Prop_lut5_I0_O)        0.124     9.862 r  sd_card0/sd_counter[9]_i_1/O
                         net (fo=11, routed)          0.596    10.458    sd_card0_n_8
    SLICE_X49Y57         FDRE                                         r  sd_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.437    14.808    clk_IBUF_BUFG
    SLICE_X49Y57         FDRE                                         r  sd_counter_reg[2]/C
                         clock pessimism              0.071    14.879    
                         clock uncertainty           -0.035    14.843    
    SLICE_X49Y57         FDRE (Setup_fdre_C_R)       -0.429    14.414    sd_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                         -10.458    
  -------------------------------------------------------------------
                         slack                                  3.956    

Slack (MET) :             3.956ns  (required time - arrival time)
  Source:                 sd_card0/init_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.927ns  (logic 0.828ns (21.086%)  route 3.099ns (78.914%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    6.531ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.952     3.441    sd_card0/clk_IBUF
    SLICE_X42Y58         LUT3 (Prop_lut3_I0_O)        0.116     3.557 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.128     4.684    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.300     4.984 r  clk_sel_BUFG_inst/O
                         net (fo=142, routed)         1.547     6.531    sd_card0/CLK
    SLICE_X43Y65         FDRE                                         r  sd_card0/init_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.456     6.987 f  sd_card0/init_finished_reg/Q
                         net (fo=3, routed)           0.949     7.936    sd_card0/init_finished
    SLICE_X42Y58         LUT3 (Prop_lut3_I1_O)        0.124     8.060 f  sd_card0/P[0]_i_5/O
                         net (fo=1, routed)           0.868     8.929    sd_card0/P[0]_i_5_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I3_O)        0.124     9.053 f  sd_card0/P[0]_i_1/O
                         net (fo=4, routed)           0.685     9.738    sd_card0/P_reg[0]
    SLICE_X49Y58         LUT5 (Prop_lut5_I0_O)        0.124     9.862 r  sd_card0/sd_counter[9]_i_1/O
                         net (fo=11, routed)          0.596    10.458    sd_card0_n_8
    SLICE_X49Y57         FDRE                                         r  sd_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.437    14.808    clk_IBUF_BUFG
    SLICE_X49Y57         FDRE                                         r  sd_counter_reg[3]/C
                         clock pessimism              0.071    14.879    
                         clock uncertainty           -0.035    14.843    
    SLICE_X49Y57         FDRE (Setup_fdre_C_R)       -0.429    14.414    sd_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                         -10.458    
  -------------------------------------------------------------------
                         slack                                  3.956    

Slack (MET) :             3.956ns  (required time - arrival time)
  Source:                 sd_card0/init_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.927ns  (logic 0.828ns (21.086%)  route 3.099ns (78.914%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    6.531ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.952     3.441    sd_card0/clk_IBUF
    SLICE_X42Y58         LUT3 (Prop_lut3_I0_O)        0.116     3.557 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.128     4.684    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.300     4.984 r  clk_sel_BUFG_inst/O
                         net (fo=142, routed)         1.547     6.531    sd_card0/CLK
    SLICE_X43Y65         FDRE                                         r  sd_card0/init_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.456     6.987 f  sd_card0/init_finished_reg/Q
                         net (fo=3, routed)           0.949     7.936    sd_card0/init_finished
    SLICE_X42Y58         LUT3 (Prop_lut3_I1_O)        0.124     8.060 f  sd_card0/P[0]_i_5/O
                         net (fo=1, routed)           0.868     8.929    sd_card0/P[0]_i_5_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I3_O)        0.124     9.053 f  sd_card0/P[0]_i_1/O
                         net (fo=4, routed)           0.685     9.738    sd_card0/P_reg[0]
    SLICE_X49Y58         LUT5 (Prop_lut5_I0_O)        0.124     9.862 r  sd_card0/sd_counter[9]_i_1/O
                         net (fo=11, routed)          0.596    10.458    sd_card0_n_8
    SLICE_X49Y57         FDRE                                         r  sd_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.437    14.808    clk_IBUF_BUFG
    SLICE_X49Y57         FDRE                                         r  sd_counter_reg[4]/C
                         clock pessimism              0.071    14.879    
                         clock uncertainty           -0.035    14.843    
    SLICE_X49Y57         FDRE (Setup_fdre_C_R)       -0.429    14.414    sd_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                         -10.458    
  -------------------------------------------------------------------
                         slack                                  3.956    

Slack (MET) :             3.956ns  (required time - arrival time)
  Source:                 sd_card0/init_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.927ns  (logic 0.828ns (21.086%)  route 3.099ns (78.914%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    6.531ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.952     3.441    sd_card0/clk_IBUF
    SLICE_X42Y58         LUT3 (Prop_lut3_I0_O)        0.116     3.557 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.128     4.684    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.300     4.984 r  clk_sel_BUFG_inst/O
                         net (fo=142, routed)         1.547     6.531    sd_card0/CLK
    SLICE_X43Y65         FDRE                                         r  sd_card0/init_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.456     6.987 f  sd_card0/init_finished_reg/Q
                         net (fo=3, routed)           0.949     7.936    sd_card0/init_finished
    SLICE_X42Y58         LUT3 (Prop_lut3_I1_O)        0.124     8.060 f  sd_card0/P[0]_i_5/O
                         net (fo=1, routed)           0.868     8.929    sd_card0/P[0]_i_5_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I3_O)        0.124     9.053 f  sd_card0/P[0]_i_1/O
                         net (fo=4, routed)           0.685     9.738    sd_card0/P_reg[0]
    SLICE_X49Y58         LUT5 (Prop_lut5_I0_O)        0.124     9.862 r  sd_card0/sd_counter[9]_i_1/O
                         net (fo=11, routed)          0.596    10.458    sd_card0_n_8
    SLICE_X49Y57         FDRE                                         r  sd_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.437    14.808    clk_IBUF_BUFG
    SLICE_X49Y57         FDRE                                         r  sd_counter_reg[5]/C
                         clock pessimism              0.071    14.879    
                         clock uncertainty           -0.035    14.843    
    SLICE_X49Y57         FDRE (Setup_fdre_C_R)       -0.429    14.414    sd_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                         -10.458    
  -------------------------------------------------------------------
                         slack                                  3.956    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 sd_card0/R7_response_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_card0/R7_response_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.901ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.675ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.806     1.062    sd_card0/clk_IBUF
    SLICE_X42Y58         LUT3 (Prop_lut3_I0_O)        0.048     1.110 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.459     1.569    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     1.661 r  clk_sel_BUFG_inst/O
                         net (fo=142, routed)         0.552     2.213    sd_card0/CLK
    SLICE_X39Y70         FDRE                                         r  sd_card0/R7_response_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.141     2.354 r  sd_card0/R7_response_reg[23]/Q
                         net (fo=1, routed)           0.087     2.441    sd_card0/R7_response_reg_n_0_[23]
    SLICE_X38Y70         LUT3 (Prop_lut3_I0_O)        0.048     2.489 r  sd_card0/R7_response[24]_i_1/O
                         net (fo=1, routed)           0.000     2.489    sd_card0/R7_response[24]_i_1_n_0
    SLICE_X38Y70         FDRE                                         r  sd_card0/R7_response_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.942     1.386    sd_card0/clk_IBUF
    SLICE_X42Y58         LUT3 (Prop_lut3_I0_O)        0.060     1.446 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.525     1.971    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.082 r  clk_sel_BUFG_inst/O
                         net (fo=142, routed)         0.818     2.901    sd_card0/CLK
    SLICE_X38Y70         FDRE                                         r  sd_card0/R7_response_reg[24]/C
                         clock pessimism             -0.675     2.226    
    SLICE_X38Y70         FDRE (Hold_fdre_C_D)         0.131     2.357    sd_card0/R7_response_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.357    
                         arrival time                           2.489    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 P_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.190%)  route 0.134ns (41.810%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.559     1.472    clk_IBUF_BUFG
    SLICE_X47Y58         FDRE                                         r  P_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y58         FDRE (Prop_fdre_C_Q)         0.141     1.613 f  P_reg[0]/Q
                         net (fo=18, routed)          0.134     1.747    P[0]
    SLICE_X46Y58         LUT5 (Prop_lut5_I1_O)        0.045     1.792 r  P[2]_i_1/O
                         net (fo=1, routed)           0.000     1.792    P[2]_i_1_n_0
    SLICE_X46Y58         FDRE                                         r  P_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.829     1.987    clk_IBUF_BUFG
    SLICE_X46Y58         FDRE                                         r  P_reg[2]/C
                         clock pessimism             -0.501     1.485    
    SLICE_X46Y58         FDRE (Hold_fdre_C_D)         0.120     1.605    P_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 sd_card0/cmd_out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_card0/cmd_out_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.192ns (57.245%)  route 0.143ns (42.755%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.905ns
    Source Clock Delay      (SCD):    2.216ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.806     1.062    sd_card0/clk_IBUF
    SLICE_X42Y58         LUT3 (Prop_lut3_I0_O)        0.048     1.110 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.459     1.569    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     1.661 r  clk_sel_BUFG_inst/O
                         net (fo=142, routed)         0.555     2.216    sd_card0/CLK
    SLICE_X41Y67         FDSE                                         r  sd_card0/cmd_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDSE (Prop_fdse_C_Q)         0.141     2.357 r  sd_card0/cmd_out_reg[1]/Q
                         net (fo=1, routed)           0.143     2.500    sd_card0/cmd_out[1]
    SLICE_X39Y66         LUT4 (Prop_lut4_I1_O)        0.051     2.551 r  sd_card0/cmd_out[2]_i_1/O
                         net (fo=1, routed)           0.000     2.551    sd_card0/cmd_out_1[2]
    SLICE_X39Y66         FDSE                                         r  sd_card0/cmd_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.942     1.386    sd_card0/clk_IBUF
    SLICE_X42Y58         LUT3 (Prop_lut3_I0_O)        0.060     1.446 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.525     1.971    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.082 r  clk_sel_BUFG_inst/O
                         net (fo=142, routed)         0.822     2.905    sd_card0/CLK
    SLICE_X39Y66         FDSE                                         r  sd_card0/cmd_out_reg[2]/C
                         clock pessimism             -0.655     2.250    
    SLICE_X39Y66         FDSE (Hold_fdse_C_D)         0.107     2.357    sd_card0/cmd_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.357    
                         arrival time                           2.551    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 sd_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.588%)  route 0.292ns (67.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.561     1.474    clk_IBUF_BUFG
    SLICE_X49Y57         FDRE                                         r  sd_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  sd_counter_reg[5]/Q
                         net (fo=10, routed)          0.292     1.907    ram0/Q[5]
    RAMB18_X1Y24         RAMB18E1                                     r  ram0/RAM_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.869     2.027    ram0/clk_IBUF_BUFG
    RAMB18_X1Y24         RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
                         clock pessimism             -0.498     1.529    
    RAMB18_X1Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.712    ram0/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 sd_card0/recv_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_card0/dout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.367%)  route 0.122ns (42.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.908ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.675ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.806     1.062    sd_card0/clk_IBUF
    SLICE_X42Y58         LUT3 (Prop_lut3_I0_O)        0.048     1.110 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.459     1.569    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     1.661 r  clk_sel_BUFG_inst/O
                         net (fo=142, routed)         0.557     2.218    sd_card0/CLK
    SLICE_X46Y66         FDRE                                         r  sd_card0/recv_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.164     2.382 r  sd_card0/recv_data_reg[1]/Q
                         net (fo=2, routed)           0.122     2.504    sd_card0/recv_data[1]
    SLICE_X47Y65         FDRE                                         r  sd_card0/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.942     1.386    sd_card0/clk_IBUF
    SLICE_X42Y58         LUT3 (Prop_lut3_I0_O)        0.060     1.446 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.525     1.971    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.082 r  clk_sel_BUFG_inst/O
                         net (fo=142, routed)         0.826     2.908    sd_card0/CLK
    SLICE_X47Y65         FDRE                                         r  sd_card0/dout_reg[2]/C
                         clock pessimism             -0.675     2.233    
    SLICE_X47Y65         FDRE (Hold_fdre_C_D)         0.070     2.303    sd_card0/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.303    
                         arrival time                           2.504    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 sd_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_B_reg[65]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.209ns (63.003%)  route 0.123ns (36.997%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.560     1.473    clk_IBUF_BUFG
    SLICE_X50Y60         FDRE                                         r  sd_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  sd_counter_reg[0]/Q
                         net (fo=12, routed)          0.123     1.760    sd_counter_reg_n_0_[0]
    SLICE_X49Y60         LUT6 (Prop_lut6_I3_O)        0.045     1.805 r  row_B[65]_i_1/O
                         net (fo=1, routed)           0.000     1.805    row_B[65]_i_1_n_0
    SLICE_X49Y60         FDSE                                         r  row_B_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.830     1.988    clk_IBUF_BUFG
    SLICE_X49Y60         FDSE                                         r  row_B_reg[65]/C
                         clock pessimism             -0.478     1.509    
    SLICE_X49Y60         FDSE (Hold_fdse_C_D)         0.092     1.601    row_B_reg[65]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 sd_card0/R7_response_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_card0/R7_response_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.189ns (54.712%)  route 0.156ns (45.288%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.901ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.806     1.062    sd_card0/clk_IBUF
    SLICE_X42Y58         LUT3 (Prop_lut3_I0_O)        0.048     1.110 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.459     1.569    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     1.661 r  clk_sel_BUFG_inst/O
                         net (fo=142, routed)         0.552     2.213    sd_card0/CLK
    SLICE_X40Y70         FDRE                                         r  sd_card0/R7_response_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.141     2.354 r  sd_card0/R7_response_reg[35]/Q
                         net (fo=2, routed)           0.156     2.510    sd_card0/R7_response_reg_n_0_[35]
    SLICE_X39Y70         LUT3 (Prop_lut3_I0_O)        0.048     2.558 r  sd_card0/R7_response[36]_i_1/O
                         net (fo=1, routed)           0.000     2.558    sd_card0/R7_response[36]_i_1_n_0
    SLICE_X39Y70         FDRE                                         r  sd_card0/R7_response_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.942     1.386    sd_card0/clk_IBUF
    SLICE_X42Y58         LUT3 (Prop_lut3_I0_O)        0.060     1.446 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.525     1.971    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.082 r  clk_sel_BUFG_inst/O
                         net (fo=142, routed)         0.818     2.901    sd_card0/CLK
    SLICE_X39Y70         FDRE                                         r  sd_card0/R7_response_reg[36]/C
                         clock pessimism             -0.655     2.246    
    SLICE_X39Y70         FDRE (Hold_fdre_C_D)         0.107     2.353    sd_card0/R7_response_reg[36]
  -------------------------------------------------------------------
                         required time                         -2.353    
                         arrival time                           2.558    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 sd_card0/recv_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_card0/dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.908ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.675ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.806     1.062    sd_card0/clk_IBUF
    SLICE_X42Y58         LUT3 (Prop_lut3_I0_O)        0.048     1.110 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.459     1.569    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     1.661 r  clk_sel_BUFG_inst/O
                         net (fo=142, routed)         0.557     2.218    sd_card0/CLK
    SLICE_X46Y66         FDRE                                         r  sd_card0/recv_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.164     2.382 r  sd_card0/recv_data_reg[5]/Q
                         net (fo=2, routed)           0.121     2.503    sd_card0/recv_data[5]
    SLICE_X46Y65         FDRE                                         r  sd_card0/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.942     1.386    sd_card0/clk_IBUF
    SLICE_X42Y58         LUT3 (Prop_lut3_I0_O)        0.060     1.446 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.525     1.971    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.082 r  clk_sel_BUFG_inst/O
                         net (fo=142, routed)         0.826     2.908    sd_card0/CLK
    SLICE_X46Y65         FDRE                                         r  sd_card0/dout_reg[6]/C
                         clock pessimism             -0.675     2.233    
    SLICE_X46Y65         FDRE (Hold_fdre_C_D)         0.063     2.296    sd_card0/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.296    
                         arrival time                           2.503    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 sd_card0/cmd_out_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_card0/cmd_out_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.229ns (72.882%)  route 0.085ns (27.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.905ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.806     1.062    sd_card0/clk_IBUF
    SLICE_X42Y58         LUT3 (Prop_lut3_I0_O)        0.048     1.110 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.459     1.569    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     1.661 r  clk_sel_BUFG_inst/O
                         net (fo=142, routed)         0.556     2.217    sd_card0/CLK
    SLICE_X39Y66         FDSE                                         r  sd_card0/cmd_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDSE (Prop_fdse_C_Q)         0.128     2.345 r  sd_card0/cmd_out_reg[2]/Q
                         net (fo=1, routed)           0.085     2.430    sd_card0/cmd_out[2]
    SLICE_X39Y66         LUT3 (Prop_lut3_I1_O)        0.101     2.531 r  sd_card0/cmd_out[3]_i_1/O
                         net (fo=1, routed)           0.000     2.531    sd_card0/cmd_out_1[3]
    SLICE_X39Y66         FDSE                                         r  sd_card0/cmd_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.942     1.386    sd_card0/clk_IBUF
    SLICE_X42Y58         LUT3 (Prop_lut3_I0_O)        0.060     1.446 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.525     1.971    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.082 r  clk_sel_BUFG_inst/O
                         net (fo=142, routed)         0.822     2.905    sd_card0/CLK
    SLICE_X39Y66         FDSE                                         r  sd_card0/cmd_out_reg[3]/C
                         clock pessimism             -0.688     2.217    
    SLICE_X39Y66         FDSE (Hold_fdse_C_D)         0.107     2.324    sd_card0/cmd_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.324    
                         arrival time                           2.531    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 lcd0/init_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/init_e_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.578%)  route 0.162ns (53.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.557     1.470    lcd0/clk_IBUF_BUFG
    SLICE_X40Y61         FDRE                                         r  lcd0/init_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  lcd0/init_count_reg[21]/Q
                         net (fo=2, routed)           0.162     1.773    lcd0/p_1_in
    SLICE_X40Y60         FDRE                                         r  lcd0/init_e_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.827     1.985    lcd0/clk_IBUF_BUFG
    SLICE_X40Y60         FDRE                                         r  lcd0/init_e_reg/C
                         clock pessimism             -0.498     1.486    
    SLICE_X40Y60         FDRE (Hold_fdre_C_D)         0.075     1.561    lcd0/init_e_reg
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y24    ram0/RAM_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   clk_sel_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y58    P_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y59    P_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y58    P_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y65    btn_db0/counter_reg[20]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y65    btn_db0/counter_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y60    btn_db0/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y60    btn_db0/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y66    sd_card0/block_addr_reg_reg[13]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X40Y68    sd_card0/cmd_out_reg[29]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X39Y66    sd_card0/cmd_out_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X40Y68    sd_card0/cmd_out_reg[30]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X40Y67    sd_card0/cmd_out_reg[31]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X40Y67    sd_card0/cmd_out_reg[32]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X39Y67    sd_card0/cmd_out_reg[33]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X39Y67    sd_card0/cmd_out_reg[34]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X38Y67    sd_card0/cmd_out_reg[35]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X38Y67    sd_card0/cmd_out_reg[36]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y56    lcd0/init_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y56    lcd0/init_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y56    lcd0/init_count_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y61    ram0/ram0/RAM_reg_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y61    ram0/ram0/RAM_reg_cooolgate_en_gate_2_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y61    ram0/ram0/RAM_reg_cooolgate_en_gate_3_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y61    row_B_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y61    row_B_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y60    row_B_reg[30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y58    row_B_reg[64]/C



