Loading db file '/home/IC/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : debouncer_sync
Version: K-2015.06
Date   : Fri Aug 25 22:46:34 2023
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
debouncer_sync         tsmc13_wl30       scmetro_tsmc_cl013g_rvt_ss_1p08v_125c


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
debouncer_sync                         9.03e-03 3.11e-02 3.88e+05 4.05e-02 100.0
  debouncer_DUT (debouncer)            6.14e-03 2.66e-02 3.51e+05 3.30e-02  81.6
    timer_DUT (timer)                  5.29e-03 2.29e-02 2.89e+05 2.85e-02  70.3
      add_23 (timer_DW01_inc_0)        1.06e-03 2.22e-04 8.41e+04 1.37e-03   3.4
    FSM_DUT (FSM)                      8.45e-04 3.66e-03 6.23e+04 4.56e-03  11.3
  sync_DUT (sync)                      5.19e-04 4.38e-03 2.35e+04 4.93e-03  12.2
1
