#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x5636533c54f0 .scope module, "microc_tb" "microc_tb" 2 3;
 .timescale -9 -11;
v0x56365340d720_0 .var "AluOP", 2 0;
v0x56365340d800_0 .net "Opcode", 5 0, L_0x56365341e4a0;  1 drivers
v0x56365340d8c0_0 .var "clk", 0 0;
v0x56365340d960_0 .var "reset", 0 0;
v0x56365340da00_0 .var "s_inc", 0 0;
v0x56365340db40_0 .var "s_inm", 0 0;
v0x56365340dbe0_0 .var "we", 0 0;
v0x56365340dcd0_0 .var "wez", 0 0;
v0x56365340ddc0_0 .net "zero", 0 0, v0x563653407dc0_0;  1 drivers
S_0x5636533c3560 .scope module, "microc_instanste" "microc" 2 13, 3 1 0, S_0x5636533c54f0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 6 "Opcode";
    .port_info 1 /OUTPUT 1 "zero";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "s_inc";
    .port_info 5 /INPUT 1 "s_inm";
    .port_info 6 /INPUT 1 "we";
    .port_info 7 /INPUT 1 "wez";
    .port_info 8 /INPUT 3 "ALUOp";
v0x56365340c210_0 .net "ALUOp", 2 0, v0x56365340d720_0;  1 drivers
v0x56365340c300_0 .net "Opcode", 5 0, L_0x56365341e4a0;  alias, 1 drivers
v0x56365340c3c0_0 .net "RA1", 3 0, L_0x56365341e620;  1 drivers
v0x56365340c4c0_0 .net "RA2", 3 0, L_0x56365341e6c0;  1 drivers
v0x56365340c590_0 .net "RD1", 7 0, L_0x56365341f020;  1 drivers
v0x56365340c6d0_0 .net "RD2", 7 0, L_0x56365341f6e0;  1 drivers
v0x56365340c7e0_0 .net "WA3", 3 0, L_0x56365341e7b0;  1 drivers
v0x56365340c8f0_0 .net "WD3", 7 0, v0x56365340a170_0;  1 drivers
v0x56365340ca00_0 .net "actual_pc", 9 0, v0x563653409930_0;  1 drivers
v0x56365340cac0_0 .net "clk", 0 0, v0x56365340d8c0_0;  1 drivers
v0x56365340cb60_0 .net "inmediate", 7 0, L_0x56365341e850;  1 drivers
v0x56365340cc20_0 .net "instruction", 15 0, L_0x56365340df00;  1 drivers
v0x56365340ccc0_0 .net "jump_dir", 9 0, L_0x56365341e010;  1 drivers
v0x56365340cd60_0 .net "new_pc", 9 0, L_0x56365341e150;  1 drivers
v0x56365340ce00_0 .net "outSumPC", 9 0, L_0x56365340de60;  1 drivers
v0x56365340cec0_0 .net "out_alu_mux", 7 0, L_0x56365341f830;  1 drivers
v0x56365340cfd0_0 .net "out_mux_files", 3 0, L_0x56365341ea90;  1 drivers
v0x56365340d0e0_0 .net "reset", 0 0, v0x56365340d960_0;  1 drivers
v0x56365340d1d0_0 .net "s_inc", 0 0, v0x56365340da00_0;  1 drivers
v0x56365340d270_0 .net "s_inm", 0 0, v0x56365340db40_0;  1 drivers
v0x56365340d360_0 .net "we", 0 0, v0x56365340dbe0_0;  1 drivers
v0x56365340d400_0 .net "wez", 0 0, v0x56365340dcd0_0;  1 drivers
v0x56365340d4a0_0 .net "z_alu", 0 0, v0x56365340a250_0;  1 drivers
v0x56365340d590_0 .net "zero", 0 0, v0x563653407dc0_0;  alias, 1 drivers
L_0x56365341e010 .part L_0x56365340df00, 0, 10;
L_0x56365341e4a0 .part L_0x56365340df00, 10, 6;
L_0x56365341e620 .part L_0x56365340df00, 8, 4;
L_0x56365341e6c0 .part L_0x56365340df00, 4, 4;
L_0x56365341e7b0 .part L_0x56365340df00, 0, 4;
L_0x56365341e850 .part L_0x56365340df00, 4, 8;
S_0x5636533c6130 .scope module, "ProgramMemory" "memprog" 3 21, 4 1 0, S_0x5636533c3560;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 16 "Datum";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 10 "Address";
L_0x56365340df00 .functor BUFZ 16, L_0x56365341e2a0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5636533c45a0_0 .net "Address", 9 0, v0x563653409930_0;  alias, 1 drivers
v0x5636533c4670_0 .net "Datum", 15 0, L_0x56365340df00;  alias, 1 drivers
v0x563653407430 .array "Mem", 1023 0, 15 0;
v0x5636534074d0_0 .net *"_ivl_0", 15 0, L_0x56365341e2a0;  1 drivers
v0x5636534075b0_0 .net *"_ivl_2", 11 0, L_0x56365341e360;  1 drivers
L_0x7fdcf948c060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5636534076e0_0 .net *"_ivl_5", 1 0, L_0x7fdcf948c060;  1 drivers
v0x5636534077c0_0 .net "clk", 0 0, v0x56365340d8c0_0;  alias, 1 drivers
L_0x56365341e2a0 .array/port v0x563653407430, L_0x56365341e360;
L_0x56365341e360 .concat [ 10 2 0 0], v0x563653409930_0, L_0x7fdcf948c060;
S_0x563653407900 .scope module, "flag" "ffd" 3 45, 5 56 0, S_0x5636533c3560;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "carga";
v0x563653407b80_0 .net "carga", 0 0, v0x56365340dcd0_0;  alias, 1 drivers
v0x563653407c60_0 .net "clk", 0 0, v0x56365340d8c0_0;  alias, 1 drivers
v0x563653407d20_0 .net "d", 0 0, v0x56365340a250_0;  alias, 1 drivers
v0x563653407dc0_0 .var "q", 0 0;
v0x563653407e60_0 .net "reset", 0 0, v0x56365340d960_0;  alias, 1 drivers
E_0x5636533e35f0 .event posedge, v0x563653407e60_0, v0x5636534077c0_0;
S_0x563653407ff0 .scope module, "muxPC" "mux2" 3 15, 5 46 0, S_0x5636533c3560;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 10 "Y";
    .port_info 1 /INPUT 10 "D0";
    .port_info 2 /INPUT 10 "D1";
    .port_info 3 /INPUT 1 "s";
P_0x5636534081d0 .param/l "WIDTH" 0 5 46, +C4<00000000000000000000000000001010>;
v0x563653408270_0 .net "D0", 9 0, L_0x56365341e010;  alias, 1 drivers
v0x563653408350_0 .net "D1", 9 0, L_0x56365340de60;  alias, 1 drivers
v0x563653408430_0 .net "Y", 9 0, L_0x56365341e150;  alias, 1 drivers
v0x5636534084f0_0 .net "s", 0 0, v0x56365340da00_0;  alias, 1 drivers
L_0x56365341e150 .functor MUXZ 10, L_0x56365341e010, L_0x56365340de60, v0x56365340da00_0, C4<>;
S_0x563653408630 .scope module, "mux_alu" "mux2" 3 40, 5 46 0, S_0x5636533c3560;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 8 "Y";
    .port_info 1 /INPUT 8 "D0";
    .port_info 2 /INPUT 8 "D1";
    .port_info 3 /INPUT 1 "s";
P_0x563653408810 .param/l "WIDTH" 0 5 46, +C4<00000000000000000000000000001000>;
v0x563653408950_0 .net "D0", 7 0, L_0x56365341f6e0;  alias, 1 drivers
v0x563653408a50_0 .net "D1", 7 0, L_0x56365341e850;  alias, 1 drivers
v0x563653408b30_0 .net "Y", 7 0, L_0x56365341f830;  alias, 1 drivers
v0x563653408c20_0 .net "s", 0 0, v0x56365340db40_0;  alias, 1 drivers
L_0x56365341f830 .functor MUXZ 8, L_0x56365341f6e0, L_0x56365341e850, v0x56365340db40_0, C4<>;
S_0x563653408d90 .scope module, "mux_files" "mux2" 3 32, 5 46 0, S_0x5636533c3560;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Y";
    .port_info 1 /INPUT 4 "D0";
    .port_info 2 /INPUT 4 "D1";
    .port_info 3 /INPUT 1 "s";
P_0x563653408fc0 .param/l "WIDTH" 0 5 46, +C4<00000000000000000000000000000100>;
v0x5636534090d0_0 .net "D0", 3 0, L_0x56365341e620;  alias, 1 drivers
v0x5636534091d0_0 .net "D1", 3 0, L_0x56365341e7b0;  alias, 1 drivers
v0x5636534092b0_0 .net "Y", 3 0, L_0x56365341ea90;  alias, 1 drivers
v0x5636534093a0_0 .net "s", 0 0, v0x56365340db40_0;  alias, 1 drivers
L_0x56365341ea90 .functor MUXZ 4, L_0x56365341e620, L_0x56365341e7b0, v0x56365340db40_0, C4<>;
S_0x563653409500 .scope module, "pc" "registro" 3 18, 5 35 0, S_0x5636533c3560;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 10 "Q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 10 "D";
P_0x5636534096e0 .param/l "WIDTH" 0 5 35, +C4<00000000000000000000000000001010>;
v0x563653409820_0 .net "D", 9 0, L_0x56365341e150;  alias, 1 drivers
v0x563653409930_0 .var "Q", 9 0;
v0x563653409a00_0 .net "clk", 0 0, v0x56365340d8c0_0;  alias, 1 drivers
v0x563653409b20_0 .net "reset", 0 0, v0x56365340d960_0;  alias, 1 drivers
S_0x563653409c10 .scope module, "program_alu" "alu" 3 42, 6 1 0, S_0x5636533c3560;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 8 "S";
    .port_info 1 /OUTPUT 1 "zero";
    .port_info 2 /INPUT 8 "A";
    .port_info 3 /INPUT 8 "B";
    .port_info 4 /INPUT 3 "Op";
v0x563653409eb0_0 .net "A", 7 0, L_0x56365341f020;  alias, 1 drivers
v0x563653409fb0_0 .net "B", 7 0, L_0x56365341f830;  alias, 1 drivers
v0x56365340a0a0_0 .net "Op", 2 0, v0x56365340d720_0;  alias, 1 drivers
v0x56365340a170_0 .var "S", 7 0;
v0x56365340a250_0 .var "zero", 0 0;
E_0x5636533e3a60 .event anyedge, v0x56365340a0a0_0, v0x563653408b30_0, v0x563653409eb0_0;
S_0x56365340a3f0 .scope module, "registerBank" "regfile" 3 36, 5 4 0, S_0x5636533c3560;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 8 "RD1";
    .port_info 1 /OUTPUT 8 "RD2";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we3";
    .port_info 4 /INPUT 4 "RA1";
    .port_info 5 /INPUT 4 "RA2";
    .port_info 6 /INPUT 4 "WA3";
    .port_info 7 /INPUT 8 "WD3";
v0x56365340a730_0 .net "RA1", 3 0, L_0x56365341ea90;  alias, 1 drivers
v0x56365340a810_0 .net "RA2", 3 0, L_0x56365341e7b0;  alias, 1 drivers
v0x56365340a8e0_0 .net "RD1", 7 0, L_0x56365341f020;  alias, 1 drivers
v0x56365340a9e0_0 .net "RD2", 7 0, L_0x56365341f6e0;  alias, 1 drivers
v0x56365340aab0 .array "RegBank", 15 0, 7 0;
v0x56365340aba0_0 .net "WA3", 3 0, L_0x56365341e6c0;  alias, 1 drivers
v0x56365340ac60_0 .net "WD3", 7 0, v0x56365340a170_0;  alias, 1 drivers
v0x56365340ad20_0 .net *"_ivl_0", 31 0, L_0x56365341ec00;  1 drivers
v0x56365340ade0_0 .net *"_ivl_10", 5 0, L_0x56365341ee90;  1 drivers
L_0x7fdcf948c138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56365340aec0_0 .net *"_ivl_13", 1 0, L_0x7fdcf948c138;  1 drivers
L_0x7fdcf948c180 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x56365340afa0_0 .net/2u *"_ivl_14", 7 0, L_0x7fdcf948c180;  1 drivers
v0x56365340b080_0 .net *"_ivl_18", 31 0, L_0x56365341f1b0;  1 drivers
L_0x7fdcf948c1c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56365340b160_0 .net *"_ivl_21", 27 0, L_0x7fdcf948c1c8;  1 drivers
L_0x7fdcf948c210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56365340b240_0 .net/2u *"_ivl_22", 31 0, L_0x7fdcf948c210;  1 drivers
v0x56365340b320_0 .net *"_ivl_24", 0 0, L_0x56365341f2e0;  1 drivers
v0x56365340b3e0_0 .net *"_ivl_26", 7 0, L_0x56365341f420;  1 drivers
v0x56365340b4c0_0 .net *"_ivl_28", 5 0, L_0x56365341f510;  1 drivers
L_0x7fdcf948c0a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56365340b5a0_0 .net *"_ivl_3", 27 0, L_0x7fdcf948c0a8;  1 drivers
L_0x7fdcf948c258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56365340b680_0 .net *"_ivl_31", 1 0, L_0x7fdcf948c258;  1 drivers
L_0x7fdcf948c2a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x56365340b760_0 .net/2u *"_ivl_32", 7 0, L_0x7fdcf948c2a0;  1 drivers
L_0x7fdcf948c0f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56365340b840_0 .net/2u *"_ivl_4", 31 0, L_0x7fdcf948c0f0;  1 drivers
v0x56365340b920_0 .net *"_ivl_6", 0 0, L_0x56365341ed50;  1 drivers
v0x56365340b9e0_0 .net *"_ivl_8", 7 0, L_0x56365341edf0;  1 drivers
v0x56365340bac0_0 .net "clk", 0 0, v0x56365340d8c0_0;  alias, 1 drivers
v0x56365340bb60_0 .net "we3", 0 0, v0x56365340dbe0_0;  alias, 1 drivers
E_0x5636533e2bc0 .event posedge, v0x5636534077c0_0;
L_0x56365341ec00 .concat [ 4 28 0 0], L_0x56365341ea90, L_0x7fdcf948c0a8;
L_0x56365341ed50 .cmp/ne 32, L_0x56365341ec00, L_0x7fdcf948c0f0;
L_0x56365341edf0 .array/port v0x56365340aab0, L_0x56365341ee90;
L_0x56365341ee90 .concat [ 4 2 0 0], L_0x56365341ea90, L_0x7fdcf948c138;
L_0x56365341f020 .functor MUXZ 8, L_0x7fdcf948c180, L_0x56365341edf0, L_0x56365341ed50, C4<>;
L_0x56365341f1b0 .concat [ 4 28 0 0], L_0x56365341e7b0, L_0x7fdcf948c1c8;
L_0x56365341f2e0 .cmp/ne 32, L_0x56365341f1b0, L_0x7fdcf948c210;
L_0x56365341f420 .array/port v0x56365340aab0, L_0x56365341f510;
L_0x56365341f510 .concat [ 4 2 0 0], L_0x56365341e7b0, L_0x7fdcf948c258;
L_0x56365341f6e0 .functor MUXZ 8, L_0x7fdcf948c2a0, L_0x56365341f420, L_0x56365341f2e0, C4<>;
S_0x56365340bd20 .scope module, "sumPC" "sum" 3 11, 5 28 0, S_0x5636533c3560;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 10 "Y";
    .port_info 1 /INPUT 10 "A";
    .port_info 2 /INPUT 10 "B";
L_0x7fdcf948c018 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x56365340bed0_0 .net "A", 9 0, L_0x7fdcf948c018;  1 drivers
v0x56365340bfd0_0 .net "B", 9 0, v0x563653409930_0;  alias, 1 drivers
v0x56365340c0e0_0 .net "Y", 9 0, L_0x56365340de60;  alias, 1 drivers
L_0x56365340de60 .arith/sum 10, L_0x7fdcf948c018, v0x563653409930_0;
    .scope S_0x563653409500;
T_0 ;
    %wait E_0x5636533e35f0;
    %load/vec4 v0x563653409b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x563653409930_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x563653409820_0;
    %assign/vec4 v0x563653409930_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5636533c6130;
T_1 ;
    %vpi_call 4 7 "$readmemb", "progfile.dat", v0x563653407430 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x56365340a3f0;
T_2 ;
    %vpi_call 5 14 "$readmemb", "regfile.dat", v0x56365340aab0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x56365340a3f0;
T_3 ;
    %wait E_0x5636533e2bc0;
    %load/vec4 v0x56365340bb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x56365340ac60_0;
    %load/vec4 v0x56365340aba0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56365340aab0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x563653409c10;
T_4 ;
    %wait E_0x5636533e3a60;
    %load/vec4 v0x56365340a0a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x56365340a170_0, 0, 8;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0x563653409fb0_0;
    %store/vec4 v0x56365340a170_0, 0, 8;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v0x563653409eb0_0;
    %inv;
    %store/vec4 v0x56365340a170_0, 0, 8;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0x563653409eb0_0;
    %load/vec4 v0x563653409fb0_0;
    %add;
    %store/vec4 v0x56365340a170_0, 0, 8;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0x563653409eb0_0;
    %load/vec4 v0x563653409fb0_0;
    %sub;
    %store/vec4 v0x56365340a170_0, 0, 8;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0x563653409eb0_0;
    %load/vec4 v0x563653409fb0_0;
    %and;
    %store/vec4 v0x56365340a170_0, 0, 8;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x563653409eb0_0;
    %load/vec4 v0x563653409fb0_0;
    %or;
    %store/vec4 v0x56365340a170_0, 0, 8;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0x563653409eb0_0;
    %load/vec4 v0x563653409fb0_0;
    %and;
    %inv;
    %store/vec4 v0x56365340a170_0, 0, 8;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0x563653409eb0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x56365340a170_0, 0, 8;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %load/vec4 v0x56365340a170_0;
    %or/r;
    %inv;
    %store/vec4 v0x56365340a250_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x563653407900;
T_5 ;
    %wait E_0x5636533e35f0;
    %load/vec4 v0x563653407e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563653407dc0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x563653407b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x563653407d20_0;
    %assign/vec4 v0x563653407dc0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5636533c54f0;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56365340d8c0_0, 0;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56365340d8c0_0, 0;
    %delay 2000, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5636533c54f0;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56365340d960_0, 0;
    %delay 300, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56365340d960_0, 0;
    %delay 200, 0;
    %end;
    .thread T_7;
    .scope S_0x5636533c54f0;
T_8 ;
    %vpi_call 2 35 "$monitor", "AluOP(%b) inc(%b) inm(%b) we(%b) wez(%b)", v0x56365340d800_0, v0x56365340da00_0, v0x56365340db40_0, v0x56365340dbe0_0, v0x56365340dcd0_0 {0 0 0};
    %vpi_call 2 36 "$dumpfile", "microc_tb.vcd" {0 0 0};
    %vpi_call 2 37 "$dumpvars" {0 0 0};
    %delay 2000, 0;
    %load/vec4 v0x56365340d800_0;
    %parti/s 3, 3, 3;
    %store/vec4 v0x56365340d720_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56365340da00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56365340db40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56365340dbe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56365340dcd0_0, 0, 1;
    %delay 2000, 0;
    %vpi_call 2 57 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "microc_tb.v";
    "microc.v";
    "memprog.v";
    "componentes.v";
    "alu.v";
