$date
  Sun May 14 01:32:29 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module testbench $end
$var reg 1 ! w $end
$var reg 4 " w0[3:0] $end
$var reg 4 # w1[3:0] $end
$scope module pot $end
$var reg 1 $ w_in $end
$var reg 4 % w_out_0[3:0] $end
$var reg 4 & w_out_1[3:0] $end
$comment prev_state is not handled $end
$comment next_state is not handled $end
$var reg 4 ' w_out_0_s[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
b0000 "
b0001 #
0$
b0000 %
b0001 &
b0000 '
#10000000
1!
b0010 #
1$
b0010 &
#20000000
0!
0$
#30000000
1!
b0011 #
1$
b0011 &
#40000000
0!
0$
#50000000
1!
b0100 #
1$
b0100 &
#60000000
0!
0$
#70000000
1!
b0101 #
1$
b0101 &
#80000000
0!
0$
#90000000
1!
b0110 #
1$
b0110 &
#100000000
0!
0$
#110000000
1!
b0111 #
1$
b0111 &
#120000000
0!
0$
#130000000
1!
b1000 #
1$
b1000 &
#140000000
0!
0$
#150000000
1!
b0001 #
1$
b0001 &
#160000000
0!
0$
#170000000
1!
b0010 #
1$
b0010 &
