// Seed: 1989146229
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  output supply1 id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  assign module_1.id_11 = 0;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_12;
  assign {-1, -1, 1} = 1 && -1;
  assign id_10 = -1;
endmodule
module module_1 #(
    parameter id_11 = 32'd82
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  output logic [7:0] id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  module_0 modCall_1 (
      id_10,
      id_6,
      id_5,
      id_10,
      id_5,
      id_8,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10
  );
  output wire id_2;
  input logic [7:0] id_1;
  wire _id_11;
  assign id_7[id_11] = id_1[1] !=? -1;
  assign id_6 = -1 - 1;
endmodule
