TimeQuest Timing Analyzer report for PARTEKEKO
Fri Nov 29 12:05:30 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Recovery: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Removal: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'clkpll'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'clock'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 22. Setup Times
 23. Hold Times
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. Propagation Delay
 27. Minimum Propagation Delay
 28. Slow 1200mV 85C Model Metastability Report
 29. Slow 1200mV 0C Model Fmax Summary
 30. Slow 1200mV 0C Model Setup Summary
 31. Slow 1200mV 0C Model Hold Summary
 32. Slow 1200mV 0C Model Recovery Summary
 33. Slow 1200mV 0C Model Removal Summary
 34. Slow 1200mV 0C Model Minimum Pulse Width Summary
 35. Slow 1200mV 0C Model Setup: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 37. Slow 1200mV 0C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 38. Slow 1200mV 0C Model Hold: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 39. Slow 1200mV 0C Model Recovery: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 40. Slow 1200mV 0C Model Removal: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 41. Slow 1200mV 0C Model Minimum Pulse Width: 'clkpll'
 42. Slow 1200mV 0C Model Minimum Pulse Width: 'clock'
 43. Slow 1200mV 0C Model Minimum Pulse Width: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 44. Slow 1200mV 0C Model Minimum Pulse Width: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 45. Setup Times
 46. Hold Times
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Propagation Delay
 50. Minimum Propagation Delay
 51. Slow 1200mV 0C Model Metastability Report
 52. Fast 1200mV 0C Model Setup Summary
 53. Fast 1200mV 0C Model Hold Summary
 54. Fast 1200mV 0C Model Recovery Summary
 55. Fast 1200mV 0C Model Removal Summary
 56. Fast 1200mV 0C Model Minimum Pulse Width Summary
 57. Fast 1200mV 0C Model Setup: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 58. Fast 1200mV 0C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 59. Fast 1200mV 0C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 60. Fast 1200mV 0C Model Hold: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 61. Fast 1200mV 0C Model Recovery: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 62. Fast 1200mV 0C Model Removal: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 63. Fast 1200mV 0C Model Minimum Pulse Width: 'clkpll'
 64. Fast 1200mV 0C Model Minimum Pulse Width: 'clock'
 65. Fast 1200mV 0C Model Minimum Pulse Width: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 66. Fast 1200mV 0C Model Minimum Pulse Width: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 67. Setup Times
 68. Hold Times
 69. Clock to Output Times
 70. Minimum Clock to Output Times
 71. Propagation Delay
 72. Minimum Propagation Delay
 73. Fast 1200mV 0C Model Metastability Report
 74. Multicorner Timing Analysis Summary
 75. Setup Times
 76. Hold Times
 77. Clock to Output Times
 78. Minimum Clock to Output Times
 79. Progagation Delay
 80. Minimum Progagation Delay
 81. Board Trace Model Assignments
 82. Input Transition Times
 83. Signal Integrity Metrics (Slow 1200mv 0c Model)
 84. Signal Integrity Metrics (Slow 1200mv 85c Model)
 85. Signal Integrity Metrics (Fast 1200mv 0c Model)
 86. Setup Transfers
 87. Hold Transfers
 88. Recovery Transfers
 89. Removal Transfers
 90. Report TCCS
 91. Report RSKM
 92. Unconstrained Paths
 93. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; PARTEKEKO                                                         ;
; Device Family      ; Cyclone IV E                                                      ;
; Device Name        ; EP4CE22F17C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------+-----------+------------+-----------+-------+------------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period     ; Frequency ; Rise  ; Fall       ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+------------+-----------+-------+------------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; clkpll                                            ; Base      ; 20.000     ; 50.0 MHz  ; 0.000 ; 10.000     ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { clkpll }                                            ;
; clock                                             ; Base      ; 20.000     ; 50.0 MHz  ; 0.000 ; 10.000     ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { clock }                                             ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 20000.000  ; 0.05 MHz  ; 0.000 ; 10000.000  ; 50.00      ; 1000      ; 1           ;       ;        ;           ;            ; false    ; clock  ; inst3|altpll_component|auto_generated|pll1|inclk[0] ; { inst3|altpll_component|auto_generated|pll1|clk[0] } ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 666666.666 ; 0.0 MHz   ; 0.000 ; 333333.333 ; 50.00      ; 100000    ; 3           ;       ;        ;           ;            ; false    ; clkpll ; inst6|altpll_component|auto_generated|pll1|inclk[0] ; { inst6|altpll_component|auto_generated|pll1|clk[0] } ;
+---------------------------------------------------+-----------+------------+-----------+-------+------------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 289.27 MHz ; 289.27 MHz      ; inst3|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 346.38 MHz ; 346.38 MHz      ; inst6|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; -2.887 ; -44.971       ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; -2.503 ; -10.003       ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.175 ; 0.000         ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.548 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                     ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; -2.501 ; -38.542       ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                     ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.682 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                              ;
+---------------------------------------------------+------------+---------------+
; Clock                                             ; Slack      ; End Point TNS ;
+---------------------------------------------------+------------+---------------+
; clkpll                                            ; 9.834      ; 0.000         ;
; clock                                             ; 9.835      ; 0.000         ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 9999.748   ; 0.000         ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; 333333.085 ; 0.000         ;
+---------------------------------------------------+------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                 ;
+-----------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-----------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -2.887    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 2.329      ;
; -2.887    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 2.329      ;
; -2.887    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 2.329      ;
; -2.887    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 2.329      ;
; -2.887    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 2.329      ;
; -2.804    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 2.246      ;
; -2.804    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 2.246      ;
; -2.804    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 2.246      ;
; -2.804    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 2.246      ;
; -2.804    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 2.246      ;
; -2.776    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 2.218      ;
; -2.776    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 2.218      ;
; -2.776    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 2.218      ;
; -2.776    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 2.218      ;
; -2.776    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 2.218      ;
; -2.776    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 2.218      ;
; -2.776    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 2.218      ;
; -2.776    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 2.218      ;
; -2.776    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 2.218      ;
; -2.776    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 2.218      ;
; -2.776    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 2.218      ;
; -2.667    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 2.109      ;
; -2.667    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 2.109      ;
; -2.667    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 2.109      ;
; -2.667    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 2.109      ;
; -2.667    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 2.109      ;
; -2.667    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 2.109      ;
; -2.667    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 2.109      ;
; -2.667    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 2.109      ;
; -2.667    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 2.109      ;
; -2.667    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 2.109      ;
; -2.667    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 2.109      ;
; -2.593    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 2.035      ;
; -2.593    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 2.035      ;
; -2.593    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 2.035      ;
; -2.593    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 2.035      ;
; -2.593    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 2.035      ;
; -2.482    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 1.924      ;
; -2.482    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 1.924      ;
; -2.482    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 1.924      ;
; -2.482    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 1.924      ;
; -2.482    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 1.924      ;
; -2.482    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 1.924      ;
; -2.482    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 1.924      ;
; -2.482    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 1.924      ;
; -2.482    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 1.924      ;
; -2.482    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 1.924      ;
; -2.482    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 1.924      ;
; -2.463    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 1.905      ;
; -2.463    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 1.905      ;
; -2.463    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 1.905      ;
; -2.463    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 1.905      ;
; -2.463    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 1.905      ;
; -2.352    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 1.794      ;
; -2.352    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 1.794      ;
; -2.352    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 1.794      ;
; -2.352    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 1.794      ;
; -2.352    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 1.794      ;
; -2.352    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 1.794      ;
; -2.352    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 1.794      ;
; -2.352    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 1.794      ;
; -2.352    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 1.794      ;
; -2.352    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 1.794      ;
; -2.352    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 1.794      ;
; 19996.543 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 3.389      ;
; 19996.620 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 3.312      ;
; 19996.651 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 3.281      ;
; 19996.688 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 3.244      ;
; 19996.688 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 3.244      ;
; 19996.688 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 3.244      ;
; 19996.688 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 3.244      ;
; 19996.688 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 3.244      ;
; 19996.689 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.244      ;
; 19996.693 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 3.239      ;
; 19996.693 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 3.239      ;
; 19996.693 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 3.239      ;
; 19996.693 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 3.239      ;
; 19996.693 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 3.239      ;
; 19996.799 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 3.133      ;
; 19996.808 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.125      ;
; 19996.823 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 3.109      ;
; 19996.825 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 3.107      ;
; 19996.825 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 3.107      ;
; 19996.825 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 3.107      ;
; 19996.825 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 3.107      ;
; 19996.825 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 3.107      ;
; 19996.825 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 3.107      ;
; 19996.825 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 3.107      ;
; 19996.825 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 3.107      ;
; 19996.825 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 3.107      ;
; 19996.825 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 3.107      ;
; 19996.825 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 3.107      ;
; 19996.830 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 3.102      ;
; 19996.830 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 3.102      ;
; 19996.830 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 3.102      ;
; 19996.830 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 3.102      ;
; 19996.830 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 3.102      ;
; 19996.830 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 3.102      ;
; 19996.830 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 3.102      ;
; 19996.830 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.063     ; 3.102      ;
+-----------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                            ;
+------------+--------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack      ; From Node                                                                                        ; To Node                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+------------+--------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -2.503     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.391     ; 1.959      ;
; -2.501     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.391     ; 1.957      ;
; -2.500     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.391     ; 1.956      ;
; -2.499     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.391     ; 1.955      ;
; -2.498     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.391     ; 1.954      ;
; -2.496     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.391     ; 1.952      ;
; -2.495     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.391     ; 1.951      ;
; -2.494     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.391     ; 1.950      ;
; -2.339     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.391     ; 1.795      ;
; -2.337     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.391     ; 1.793      ;
; -2.336     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.391     ; 1.792      ;
; -2.335     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.391     ; 1.791      ;
; -2.247     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.390     ; 1.704      ;
; -2.245     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.390     ; 1.702      ;
; -2.244     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.390     ; 1.701      ;
; -2.243     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.390     ; 1.700      ;
; -2.229     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.391     ; 1.685      ;
; -2.227     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.391     ; 1.683      ;
; -2.226     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.391     ; 1.682      ;
; -2.225     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.391     ; 1.681      ;
; -2.224     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.391     ; 1.680      ;
; -2.222     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.391     ; 1.678      ;
; -2.221     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.391     ; 1.677      ;
; -2.220     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.391     ; 1.676      ;
; -2.171     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.390     ; 1.628      ;
; -2.153     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.391     ; 1.609      ;
; -2.151     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.391     ; 1.607      ;
; -2.150     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.391     ; 1.606      ;
; -2.149     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.391     ; 1.605      ;
; -2.137     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.390     ; 1.594      ;
; -2.136     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.390     ; 1.593      ;
; -2.134     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.390     ; 1.591      ;
; -2.133     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.390     ; 1.590      ;
; -2.133     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.390     ; 1.590      ;
; -2.132     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.390     ; 1.589      ;
; -2.131     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.390     ; 1.588      ;
; -1.881     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.391     ; 1.337      ;
; -1.856     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.391     ; 1.312      ;
; -1.854     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.391     ; 1.310      ;
; -1.853     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.391     ; 1.309      ;
; -1.852     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.391     ; 1.308      ;
; -1.847     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.391     ; 1.303      ;
; -1.843     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.391     ; 1.299      ;
; -1.841     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.391     ; 1.297      ;
; -1.547     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.391     ; 1.003      ;
; -1.545     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.391     ; 1.001      ;
; -1.544     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.391     ; 1.000      ;
; -1.543     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.391     ; 0.999      ;
; 666663.779 ; Antirrebote:inst|estado.FP                                                                       ; Antirrebote:inst|estado.FP ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.062     ; 2.820      ;
; 666663.847 ; Antirrebote:inst|estado.FP                                                                       ; Antirrebote:inst|estado.B  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.062     ; 2.752      ;
; 666664.169 ; Antirrebote:inst|estado.FN                                                                       ; Antirrebote:inst|estado.B  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.062     ; 2.430      ;
; 666664.170 ; Antirrebote:inst|estado.A                                                                        ; Antirrebote:inst|estado.FP ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.062     ; 2.429      ;
; 666664.306 ; Antirrebote:inst|estado.B                                                                        ; Antirrebote:inst|estado.B  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.062     ; 2.293      ;
; 666664.422 ; Antirrebote:inst|estado.A                                                                        ; Antirrebote:inst|estado.A  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.062     ; 2.177      ;
; 666664.691 ; Antirrebote:inst|estado.FN                                                                       ; Antirrebote:inst|estado.FN ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.062     ; 1.908      ;
; 666664.736 ; Antirrebote:inst|estado.FP                                                                       ; Antirrebote:inst|estado.A  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.062     ; 1.863      ;
; 666664.757 ; Antirrebote:inst|estado.FN                                                                       ; Antirrebote:inst|estado.A  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.062     ; 1.842      ;
; 666664.828 ; Antirrebote:inst|estado.B                                                                        ; Antirrebote:inst|estado.FN ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.062     ; 1.771      ;
+------------+--------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.175 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 0.907      ;
; 0.176 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 0.908      ;
; 0.177 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 0.909      ;
; 0.180 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 0.912      ;
; 0.451 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.183      ;
; 0.452 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.184      ;
; 0.454 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.186      ;
; 0.454 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.186      ;
; 0.466 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.198      ;
; 0.467 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.199      ;
; 0.468 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.200      ;
; 0.471 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.203      ;
; 0.645 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.377      ;
; 0.646 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.378      ;
; 0.647 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.379      ;
; 0.650 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.382      ;
; 0.675 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.407      ;
; 0.676 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.408      ;
; 0.678 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.410      ;
; 0.678 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.410      ;
; 0.680 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.412      ;
; 0.681 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.413      ;
; 0.682 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.414      ;
; 0.685 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.417      ;
; 0.714 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.446      ;
; 0.715 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.447      ;
; 0.716 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.448      ;
; 0.719 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.451      ;
; 0.727 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.459      ;
; 0.728 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.460      ;
; 0.729 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.461      ;
; 0.732 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.464      ;
; 0.799 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.531      ;
; 0.800 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.532      ;
; 0.801 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.533      ;
; 0.804 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.536      ;
; 0.830 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.562      ;
; 0.831 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.563      ;
; 0.832 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.564      ;
; 0.835 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.567      ;
; 0.918 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.650      ;
; 0.918 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.650      ;
; 0.919 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.651      ;
; 0.919 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.651      ;
; 0.920 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.652      ;
; 0.920 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.652      ;
; 0.923 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.655      ;
; 0.923 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.655      ;
; 1.346 ; Antirrebote:inst|estado.B                                                                        ; Antirrebote:inst|estado.FN ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.565      ;
; 1.378 ; Antirrebote:inst|estado.FN                                                                       ; Antirrebote:inst|estado.FN ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.597      ;
; 1.389 ; Antirrebote:inst|estado.FN                                                                       ; Antirrebote:inst|estado.A  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.608      ;
; 1.441 ; Antirrebote:inst|estado.FP                                                                       ; Antirrebote:inst|estado.A  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.660      ;
; 1.714 ; Antirrebote:inst|estado.A                                                                        ; Antirrebote:inst|estado.A  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.933      ;
; 1.858 ; Antirrebote:inst|estado.B                                                                        ; Antirrebote:inst|estado.B  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.077      ;
; 1.912 ; Antirrebote:inst|estado.FN                                                                       ; Antirrebote:inst|estado.B  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.131      ;
; 2.003 ; Antirrebote:inst|estado.A                                                                        ; Antirrebote:inst|estado.FP ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.222      ;
; 2.394 ; Antirrebote:inst|estado.FP                                                                       ; Antirrebote:inst|estado.B  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.613      ;
; 2.394 ; Antirrebote:inst|estado.FP                                                                       ; Antirrebote:inst|estado.FP ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.613      ;
+-------+--------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.548 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.767      ;
; 0.549 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.768      ;
; 0.569 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.570 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.571 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.933 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.152      ;
; 0.933 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.152      ;
; 1.006 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.225      ;
; 1.045 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.264      ;
; 1.054 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.772      ;
; 1.054 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.772      ;
; 1.054 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.772      ;
; 1.054 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.772      ;
; 1.054 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.772      ;
; 1.054 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.772      ;
; 1.054 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.772      ;
; 1.054 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.772      ;
; 1.054 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.772      ;
; 1.054 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.772      ;
; 1.054 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.772      ;
; 1.066 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.285      ;
; 1.084 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.303      ;
; 1.100 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.319      ;
; 1.118 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.337      ;
; 1.137 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.356      ;
; 1.156 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.874      ;
; 1.156 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.874      ;
; 1.156 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.874      ;
; 1.156 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.874      ;
; 1.156 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.874      ;
; 1.156 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.874      ;
; 1.156 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.874      ;
; 1.156 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.874      ;
; 1.156 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.874      ;
; 1.156 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.874      ;
; 1.156 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.874      ;
; 1.157 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.376      ;
; 1.157 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.376      ;
; 1.179 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.398      ;
; 1.186 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 1.903      ;
; 1.186 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 1.903      ;
; 1.186 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 1.903      ;
; 1.186 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 1.903      ;
; 1.186 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 1.903      ;
; 1.193 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.412      ;
; 1.198 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.417      ;
; 1.205 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.424      ;
; 1.230 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.449      ;
; 1.251 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.470      ;
; 1.269 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.488      ;
; 1.288 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 2.005      ;
; 1.288 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 2.005      ;
; 1.288 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 2.005      ;
; 1.288 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 2.005      ;
; 1.288 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 2.005      ;
; 1.303 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 2.021      ;
; 1.303 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 2.021      ;
; 1.303 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 2.021      ;
; 1.303 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 2.021      ;
; 1.303 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 2.021      ;
; 1.303 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 2.021      ;
; 1.303 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 2.021      ;
; 1.303 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 2.021      ;
; 1.303 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 2.021      ;
; 1.303 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 2.021      ;
; 1.303 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 2.021      ;
; 1.305 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.524      ;
; 1.309 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.529      ;
; 1.314 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.533      ;
; 1.315 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.535      ;
; 1.333 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 2.051      ;
; 1.333 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 2.051      ;
; 1.333 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 2.051      ;
; 1.333 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 2.051      ;
; 1.333 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 2.051      ;
; 1.333 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 2.051      ;
; 1.333 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 2.051      ;
; 1.333 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 2.051      ;
; 1.333 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 2.051      ;
; 1.333 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 2.051      ;
; 1.333 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 2.051      ;
; 1.359 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.579      ;
; 1.402 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.621      ;
; 1.411 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 2.128      ;
; 1.411 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 2.128      ;
; 1.411 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 2.128      ;
; 1.411 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 2.128      ;
; 1.411 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 2.128      ;
; 1.411 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.630      ;
; 1.415 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.635      ;
; 1.426 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.646      ;
; 1.429 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.648      ;
; 1.436 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.655      ;
; 1.454 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.673      ;
; 1.465 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 2.182      ;
; 1.465 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 2.182      ;
; 1.465 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 2.182      ;
; 1.465 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 2.182      ;
; 1.465 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 2.182      ;
; 1.473 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.692      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                    ;
+--------+---------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -2.501 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 1.943      ;
; -2.501 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 1.943      ;
; -2.501 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 1.943      ;
; -2.501 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 1.943      ;
; -2.501 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 1.943      ;
; -2.367 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 1.809      ;
; -2.367 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 1.809      ;
; -2.367 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 1.809      ;
; -2.367 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 1.809      ;
; -2.367 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 1.809      ;
; -2.367 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 1.809      ;
; -2.367 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 1.809      ;
; -2.367 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 1.809      ;
; -2.367 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 1.809      ;
; -2.367 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 1.809      ;
; -2.367 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 1.809      ;
; -2.212 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 1.654      ;
; -2.212 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 1.654      ;
; -2.212 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 1.654      ;
; -2.212 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 1.654      ;
; -2.212 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 1.654      ;
; -2.099 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 1.541      ;
; -2.099 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 1.541      ;
; -2.099 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 1.541      ;
; -2.099 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 1.541      ;
; -2.099 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 1.541      ;
; -2.099 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 1.541      ;
; -2.099 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 1.541      ;
; -2.099 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 1.541      ;
; -2.099 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 1.541      ;
; -2.099 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 1.541      ;
; -2.099 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.415     ; 1.541      ;
+--------+---------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                    ;
+-------+---------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.682 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.400      ;
; 0.682 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.400      ;
; 0.682 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.400      ;
; 0.682 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.400      ;
; 0.682 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.400      ;
; 0.682 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.400      ;
; 0.682 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.400      ;
; 0.682 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.400      ;
; 0.682 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.400      ;
; 0.682 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.400      ;
; 0.682 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.400      ;
; 0.812 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 1.529      ;
; 0.812 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 1.529      ;
; 0.812 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 1.529      ;
; 0.812 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 1.529      ;
; 0.812 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 1.529      ;
; 0.923 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.641      ;
; 0.923 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.641      ;
; 0.923 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.641      ;
; 0.923 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.641      ;
; 0.923 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.641      ;
; 0.923 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.641      ;
; 0.923 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.641      ;
; 0.923 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.641      ;
; 0.923 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.641      ;
; 0.923 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.641      ;
; 0.923 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.641      ;
; 1.033 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 1.750      ;
; 1.033 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 1.750      ;
; 1.033 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 1.750      ;
; 1.033 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 1.750      ;
; 1.033 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 1.750      ;
+-------+---------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clkpll'                                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------+
; 9.834  ; 9.834        ; 0.000          ; Low Pulse Width  ; clkpll ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.834  ; 9.834        ; 0.000          ; Low Pulse Width  ; clkpll ; Rise       ; inst6|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; clkpll ; Rise       ; clkpll~input|o                                              ;
; 9.854  ; 9.854        ; 0.000          ; Low Pulse Width  ; clkpll ; Rise       ; inst6|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clkpll ; Rise       ; clkpll~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clkpll ; Rise       ; clkpll~input|i                                              ;
; 10.145 ; 10.145       ; 0.000          ; High Pulse Width ; clkpll ; Rise       ; inst6|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; clkpll ; Rise       ; clkpll~input|o                                              ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; clkpll ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; clkpll ; Rise       ; inst6|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clkpll ; Rise       ; clkpll                                                      ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock'                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|o                                               ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst3|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.859  ; 9.859        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst3|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|i                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|i                                               ;
; 10.140 ; 10.140       ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst3|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.160 ; 10.160       ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.160 ; 10.160       ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst3|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|o                                               ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clock ; Rise       ; clock                                                       ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                   ;
+-----------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                           ;
+-----------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; 9999.748  ; 9999.964     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ;
; 9999.748  ; 9999.964     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ;
; 9999.748  ; 9999.964     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ;
; 9999.748  ; 9999.964     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ;
; 9999.748  ; 9999.964     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ;
; 9999.748  ; 9999.964     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ;
; 9999.748  ; 9999.964     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ;
; 9999.748  ; 9999.964     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ;
; 9999.748  ; 9999.964     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ;
; 9999.748  ; 9999.964     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ;
; 9999.748  ; 9999.964     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ;
; 9999.748  ; 9999.964     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ;
; 9999.748  ; 9999.964     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ;
; 9999.748  ; 9999.964     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ;
; 9999.748  ; 9999.964     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ;
; 9999.748  ; 9999.964     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ;
; 9999.850  ; 10000.034    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ;
; 9999.850  ; 10000.034    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ;
; 9999.850  ; 10000.034    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ;
; 9999.850  ; 10000.034    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ;
; 9999.850  ; 10000.034    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ;
; 9999.851  ; 10000.035    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ;
; 9999.851  ; 10000.035    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ;
; 9999.851  ; 10000.035    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ;
; 9999.851  ; 10000.035    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ;
; 9999.851  ; 10000.035    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ;
; 9999.851  ; 10000.035    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ;
; 9999.851  ; 10000.035    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ;
; 9999.851  ; 10000.035    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ;
; 9999.851  ; 10000.035    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ;
; 9999.851  ; 10000.035    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ;
; 9999.851  ; 10000.035    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ;
; 9999.982  ; 9999.982     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                          ;
; 9999.982  ; 9999.982     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                            ;
; 9999.987  ; 9999.987     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 9999.987  ; 9999.987     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                               ;
; 9999.987  ; 9999.987     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                               ;
; 9999.987  ; 9999.987     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                               ;
; 9999.987  ; 9999.987     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                               ;
; 9999.987  ; 9999.987     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                               ;
; 9999.987  ; 9999.987     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 9999.987  ; 9999.987     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 9999.987  ; 9999.987     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 9999.987  ; 9999.987     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; 9999.987  ; 9999.987     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; 9999.988  ; 9999.988     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                               ;
; 9999.988  ; 9999.988     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 9999.988  ; 9999.988     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 9999.988  ; 9999.988     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 9999.988  ; 9999.988     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                ;
; 10000.012 ; 10000.012    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 10000.012 ; 10000.012    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                               ;
; 10000.012 ; 10000.012    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                               ;
; 10000.012 ; 10000.012    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                               ;
; 10000.012 ; 10000.012    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                               ;
; 10000.012 ; 10000.012    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                               ;
; 10000.012 ; 10000.012    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                               ;
; 10000.012 ; 10000.012    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 10000.012 ; 10000.012    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 10000.012 ; 10000.012    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 10000.012 ; 10000.012    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 10000.012 ; 10000.012    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 10000.012 ; 10000.012    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 10000.012 ; 10000.012    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; 10000.012 ; 10000.012    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; 10000.012 ; 10000.012    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                ;
; 10000.017 ; 10000.017    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                          ;
; 10000.017 ; 10000.017    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                            ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ;
+-----------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                           ;
+------------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack      ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                  ;
+------------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; 333333.085 ; 333333.301   ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.A                                               ;
; 333333.085 ; 333333.301   ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.B                                               ;
; 333333.085 ; 333333.301   ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.FN                                              ;
; 333333.085 ; 333333.301   ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.FP                                              ;
; 333333.180 ; 333333.364   ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.A                                               ;
; 333333.180 ; 333333.364   ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.B                                               ;
; 333333.180 ; 333333.364   ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.FN                                              ;
; 333333.180 ; 333333.364   ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.FP                                              ;
; 333333.317 ; 333333.317   ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 333333.317 ; 333333.317   ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 333333.324 ; 333333.324   ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.A|clk                                                       ;
; 333333.324 ; 333333.324   ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.B|clk                                                       ;
; 333333.324 ; 333333.324   ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.FN|clk                                                      ;
; 333333.324 ; 333333.324   ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.FP|clk                                                      ;
; 333333.341 ; 333333.341   ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.A|clk                                                       ;
; 333333.341 ; 333333.341   ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.B|clk                                                       ;
; 333333.341 ; 333333.341   ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.FN|clk                                                      ;
; 333333.341 ; 333333.341   ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.FP|clk                                                      ;
; 333333.348 ; 333333.348   ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 333333.348 ; 333333.348   ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 666664.666 ; 666666.666   ; 2.000          ; Min Period       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.A                                               ;
; 666664.666 ; 666666.666   ; 2.000          ; Min Period       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.B                                               ;
; 666664.666 ; 666666.666   ; 2.000          ; Min Period       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.FN                                              ;
; 666664.666 ; 666666.666   ; 2.000          ; Min Period       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.FP                                              ;
+------------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; sensor    ; clock      ; 3.851 ; 3.953 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; sensor    ; clkpll     ; 4.085 ; 4.160 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; sensor    ; clock      ; -3.044 ; -3.092 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; sensor    ; clkpll     ; -2.156 ; -2.211 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Z         ; clock      ; 7.179 ; 7.444 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; Z         ; clkpll     ; 5.937 ; 6.112 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; clk1_5K   ; clkpll     ; 2.705 ;       ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; ledchek0  ; clkpll     ; 6.091 ; 6.258 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; ledchek1  ; clkpll     ; 4.829 ; 4.778 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; clk1_5K   ; clkpll     ;       ; 2.668 ; Fall       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Z         ; clock      ; 5.782 ; 5.880 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; Z         ; clkpll     ; 5.399 ; 5.568 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; clk1_5K   ; clkpll     ; 2.255 ;       ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; ledchek0  ; clkpll     ; 5.440 ; 5.587 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; ledchek1  ; clkpll     ; 4.128 ; 4.184 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; clk1_5K   ; clkpll     ;       ; 2.219 ; Fall       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sensor     ; LEDSENSOR   ; 4.531 ;    ;    ; 4.608 ;
; sensor     ; Z           ; 6.669 ;    ;    ; 6.828 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sensor     ; LEDSENSOR   ; 4.401 ;    ;    ; 4.480 ;
; sensor     ; Z           ; 6.503 ;    ;    ; 6.665 ;
+------------+-------------+-------+----+----+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 321.96 MHz ; 321.96 MHz      ; inst3|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 381.39 MHz ; 381.39 MHz      ; inst6|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; -2.611 ; -40.676       ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; -2.241 ; -8.948        ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.138 ; 0.000         ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.493 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; -2.266 ; -34.760       ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.603 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                               ;
+---------------------------------------------------+------------+---------------+
; Clock                                             ; Slack      ; End Point TNS ;
+---------------------------------------------------+------------+---------------+
; clkpll                                            ; 9.817      ; 0.000         ;
; clock                                             ; 9.818      ; 0.000         ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 9999.744   ; 0.000         ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; 333333.080 ; 0.000         ;
+---------------------------------------------------+------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-----------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -2.611    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.372     ; 2.096      ;
; -2.611    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.372     ; 2.096      ;
; -2.611    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.372     ; 2.096      ;
; -2.611    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.372     ; 2.096      ;
; -2.611    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.372     ; 2.096      ;
; -2.554    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.372     ; 2.039      ;
; -2.554    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.372     ; 2.039      ;
; -2.554    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.372     ; 2.039      ;
; -2.554    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.372     ; 2.039      ;
; -2.554    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.372     ; 2.039      ;
; -2.511    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.997      ;
; -2.511    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.997      ;
; -2.511    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.997      ;
; -2.511    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.997      ;
; -2.511    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.997      ;
; -2.511    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.997      ;
; -2.511    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.997      ;
; -2.511    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.997      ;
; -2.511    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.997      ;
; -2.511    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.997      ;
; -2.511    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.997      ;
; -2.416    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.902      ;
; -2.416    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.902      ;
; -2.416    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.902      ;
; -2.416    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.902      ;
; -2.416    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.902      ;
; -2.416    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.902      ;
; -2.416    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.902      ;
; -2.416    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.902      ;
; -2.416    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.902      ;
; -2.416    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.902      ;
; -2.416    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.902      ;
; -2.350    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.372     ; 1.835      ;
; -2.350    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.372     ; 1.835      ;
; -2.350    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.372     ; 1.835      ;
; -2.350    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.372     ; 1.835      ;
; -2.350    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.372     ; 1.835      ;
; -2.250    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.736      ;
; -2.250    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.736      ;
; -2.250    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.736      ;
; -2.250    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.736      ;
; -2.250    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.736      ;
; -2.250    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.736      ;
; -2.250    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.736      ;
; -2.250    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.736      ;
; -2.250    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.736      ;
; -2.250    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.736      ;
; -2.250    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.736      ;
; -2.229    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.372     ; 1.714      ;
; -2.229    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.372     ; 1.714      ;
; -2.229    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.372     ; 1.714      ;
; -2.229    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.372     ; 1.714      ;
; -2.229    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.372     ; 1.714      ;
; -2.129    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.615      ;
; -2.129    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.615      ;
; -2.129    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.615      ;
; -2.129    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.615      ;
; -2.129    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.615      ;
; -2.129    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.615      ;
; -2.129    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.615      ;
; -2.129    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.615      ;
; -2.129    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.615      ;
; -2.129    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.615      ;
; -2.129    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.615      ;
; 19996.894 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 3.046      ;
; 19996.960 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.980      ;
; 19996.984 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.956      ;
; 19997.023 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.056     ; 2.916      ;
; 19997.023 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.056     ; 2.916      ;
; 19997.023 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.056     ; 2.916      ;
; 19997.023 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.056     ; 2.916      ;
; 19997.023 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.056     ; 2.916      ;
; 19997.026 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.056     ; 2.913      ;
; 19997.026 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.056     ; 2.913      ;
; 19997.026 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.056     ; 2.913      ;
; 19997.026 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.056     ; 2.913      ;
; 19997.026 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.056     ; 2.913      ;
; 19997.027 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.914      ;
; 19997.130 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.811      ;
; 19997.137 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.803      ;
; 19997.145 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.795      ;
; 19997.161 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.779      ;
; 19997.161 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.779      ;
; 19997.161 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.779      ;
; 19997.161 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.779      ;
; 19997.161 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.779      ;
; 19997.161 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.779      ;
; 19997.161 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.779      ;
; 19997.161 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.779      ;
; 19997.161 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.779      ;
; 19997.161 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.779      ;
; 19997.161 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.779      ;
; 19997.164 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.776      ;
; 19997.164 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.776      ;
; 19997.164 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.776      ;
; 19997.164 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.776      ;
; 19997.164 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.776      ;
; 19997.164 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.776      ;
; 19997.164 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.776      ;
; 19997.164 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.776      ;
+-----------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                             ;
+------------+--------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack      ; From Node                                                                                        ; To Node                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+------------+--------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -2.241     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.341     ; 1.747      ;
; -2.238     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.341     ; 1.744      ;
; -2.238     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.341     ; 1.744      ;
; -2.238     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.341     ; 1.744      ;
; -2.235     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.341     ; 1.741      ;
; -2.235     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.341     ; 1.741      ;
; -2.231     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.341     ; 1.737      ;
; -2.228     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.341     ; 1.734      ;
; -2.093     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.341     ; 1.599      ;
; -2.090     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.341     ; 1.596      ;
; -2.090     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.341     ; 1.596      ;
; -2.083     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.341     ; 1.589      ;
; -2.013     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.340     ; 1.520      ;
; -2.010     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.340     ; 1.517      ;
; -2.010     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.340     ; 1.517      ;
; -2.004     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.340     ; 1.511      ;
; -2.000     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.341     ; 1.506      ;
; -1.997     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.341     ; 1.503      ;
; -1.997     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.341     ; 1.503      ;
; -1.994     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.341     ; 1.500      ;
; -1.991     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.341     ; 1.497      ;
; -1.991     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.341     ; 1.497      ;
; -1.990     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.341     ; 1.496      ;
; -1.984     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.341     ; 1.490      ;
; -1.937     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.340     ; 1.444      ;
; -1.928     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.341     ; 1.434      ;
; -1.925     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.341     ; 1.431      ;
; -1.925     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.341     ; 1.431      ;
; -1.918     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.341     ; 1.424      ;
; -1.912     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.340     ; 1.419      ;
; -1.910     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.340     ; 1.417      ;
; -1.909     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.340     ; 1.416      ;
; -1.908     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.340     ; 1.415      ;
; -1.905     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.340     ; 1.412      ;
; -1.905     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.340     ; 1.412      ;
; -1.898     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.340     ; 1.405      ;
; -1.682     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.341     ; 1.188      ;
; -1.665     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.341     ; 1.171      ;
; -1.662     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.341     ; 1.168      ;
; -1.662     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.341     ; 1.168      ;
; -1.657     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.341     ; 1.163      ;
; -1.655     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.341     ; 1.161      ;
; -1.655     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.341     ; 1.161      ;
; -1.654     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.341     ; 1.160      ;
; -1.390     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.341     ; 0.896      ;
; -1.387     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.341     ; 0.893      ;
; -1.387     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.341     ; 0.893      ;
; -1.380     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.341     ; 0.886      ;
; 666664.044 ; Antirrebote:inst|estado.FP                                                                       ; Antirrebote:inst|estado.FP ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.055     ; 2.562      ;
; 666664.089 ; Antirrebote:inst|estado.FP                                                                       ; Antirrebote:inst|estado.B  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.055     ; 2.517      ;
; 666664.392 ; Antirrebote:inst|estado.A                                                                        ; Antirrebote:inst|estado.FP ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.055     ; 2.214      ;
; 666664.453 ; Antirrebote:inst|estado.FN                                                                       ; Antirrebote:inst|estado.B  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.055     ; 2.153      ;
; 666664.561 ; Antirrebote:inst|estado.B                                                                        ; Antirrebote:inst|estado.B  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.055     ; 2.045      ;
; 666664.659 ; Antirrebote:inst|estado.A                                                                        ; Antirrebote:inst|estado.A  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.055     ; 1.947      ;
; 666664.919 ; Antirrebote:inst|estado.FN                                                                       ; Antirrebote:inst|estado.FN ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.055     ; 1.687      ;
; 666664.950 ; Antirrebote:inst|estado.FP                                                                       ; Antirrebote:inst|estado.A  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.055     ; 1.656      ;
; 666664.970 ; Antirrebote:inst|estado.FN                                                                       ; Antirrebote:inst|estado.A  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.055     ; 1.636      ;
; 666665.041 ; Antirrebote:inst|estado.B                                                                        ; Antirrebote:inst|estado.FN ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.055     ; 1.565      ;
+------------+--------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.138 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 0.813      ;
; 0.139 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 0.814      ;
; 0.140 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 0.815      ;
; 0.148 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 0.823      ;
; 0.395 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.070      ;
; 0.395 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.070      ;
; 0.397 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.072      ;
; 0.405 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.080      ;
; 0.405 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.080      ;
; 0.406 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.081      ;
; 0.407 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.082      ;
; 0.413 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.088      ;
; 0.562 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.237      ;
; 0.563 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.238      ;
; 0.564 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.239      ;
; 0.573 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.248      ;
; 0.598 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.274      ;
; 0.598 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.274      ;
; 0.600 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.276      ;
; 0.600 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.275      ;
; 0.601 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.276      ;
; 0.602 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.277      ;
; 0.608 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.284      ;
; 0.611 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.286      ;
; 0.641 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.316      ;
; 0.642 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.317      ;
; 0.643 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.318      ;
; 0.645 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.321      ;
; 0.646 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.322      ;
; 0.647 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.323      ;
; 0.652 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.327      ;
; 0.656 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.332      ;
; 0.710 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.385      ;
; 0.711 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.386      ;
; 0.712 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.387      ;
; 0.721 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.396      ;
; 0.759 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.435      ;
; 0.760 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.436      ;
; 0.761 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.437      ;
; 0.765 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.441      ;
; 0.811 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.486      ;
; 0.812 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.487      ;
; 0.812 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.487      ;
; 0.813 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.488      ;
; 0.813 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.488      ;
; 0.814 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.489      ;
; 0.822 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.497      ;
; 0.823 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.498      ;
; 1.234 ; Antirrebote:inst|estado.B                                                                        ; Antirrebote:inst|estado.FN ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.433      ;
; 1.259 ; Antirrebote:inst|estado.FN                                                                       ; Antirrebote:inst|estado.FN ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.458      ;
; 1.265 ; Antirrebote:inst|estado.FN                                                                       ; Antirrebote:inst|estado.A  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.464      ;
; 1.319 ; Antirrebote:inst|estado.FP                                                                       ; Antirrebote:inst|estado.A  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.518      ;
; 1.538 ; Antirrebote:inst|estado.A                                                                        ; Antirrebote:inst|estado.A  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.737      ;
; 1.667 ; Antirrebote:inst|estado.B                                                                        ; Antirrebote:inst|estado.B  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.866      ;
; 1.742 ; Antirrebote:inst|estado.FN                                                                       ; Antirrebote:inst|estado.B  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.941      ;
; 1.801 ; Antirrebote:inst|estado.A                                                                        ; Antirrebote:inst|estado.FP ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.000      ;
; 2.134 ; Antirrebote:inst|estado.FP                                                                       ; Antirrebote:inst|estado.B  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.333      ;
; 2.139 ; Antirrebote:inst|estado.FP                                                                       ; Antirrebote:inst|estado.FP ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.338      ;
+-------+--------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.493 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.692      ;
; 0.494 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.693      ;
; 0.511 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.512 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.514 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.826 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.025      ;
; 0.828 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.027      ;
; 0.906 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.104      ;
; 0.924 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.123      ;
; 0.940 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.139      ;
; 0.952 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.607      ;
; 0.952 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.607      ;
; 0.952 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.607      ;
; 0.952 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.607      ;
; 0.952 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.607      ;
; 0.952 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.607      ;
; 0.952 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.607      ;
; 0.952 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.607      ;
; 0.952 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.607      ;
; 0.952 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.607      ;
; 0.952 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.607      ;
; 0.969 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.167      ;
; 0.978 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.176      ;
; 1.002 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.200      ;
; 1.018 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.217      ;
; 1.019 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.217      ;
; 1.038 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.236      ;
; 1.040 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.239      ;
; 1.044 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.699      ;
; 1.044 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.699      ;
; 1.044 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.699      ;
; 1.044 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.699      ;
; 1.044 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.699      ;
; 1.044 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.699      ;
; 1.044 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.699      ;
; 1.044 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.699      ;
; 1.044 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.699      ;
; 1.044 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.699      ;
; 1.044 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.699      ;
; 1.071 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.269      ;
; 1.073 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.271      ;
; 1.081 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.279      ;
; 1.084 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 1.738      ;
; 1.084 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 1.738      ;
; 1.084 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 1.738      ;
; 1.084 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 1.738      ;
; 1.084 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 1.738      ;
; 1.098 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.296      ;
; 1.116 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.315      ;
; 1.117 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.315      ;
; 1.159 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.357      ;
; 1.165 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.820      ;
; 1.165 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.820      ;
; 1.165 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.820      ;
; 1.165 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.820      ;
; 1.165 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.820      ;
; 1.165 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.820      ;
; 1.165 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.820      ;
; 1.165 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.820      ;
; 1.165 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.820      ;
; 1.165 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.820      ;
; 1.165 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.820      ;
; 1.167 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.365      ;
; 1.176 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 1.830      ;
; 1.176 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 1.830      ;
; 1.176 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 1.830      ;
; 1.176 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 1.830      ;
; 1.176 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 1.830      ;
; 1.199 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.854      ;
; 1.199 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.854      ;
; 1.199 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.854      ;
; 1.199 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.854      ;
; 1.199 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.854      ;
; 1.199 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.854      ;
; 1.199 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.854      ;
; 1.199 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.854      ;
; 1.199 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.854      ;
; 1.199 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.854      ;
; 1.199 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.854      ;
; 1.201 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.400      ;
; 1.208 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.407      ;
; 1.227 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.426      ;
; 1.228 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.427      ;
; 1.244 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.442      ;
; 1.261 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 1.915      ;
; 1.261 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 1.915      ;
; 1.261 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 1.915      ;
; 1.261 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 1.915      ;
; 1.261 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 1.915      ;
; 1.266 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.464      ;
; 1.273 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.471      ;
; 1.284 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.484      ;
; 1.290 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.488      ;
; 1.293 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.493      ;
; 1.306 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.505      ;
; 1.307 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.505      ;
; 1.326 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.524      ;
; 1.331 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 1.985      ;
; 1.331 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 1.985      ;
; 1.331 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 1.985      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                     ;
+--------+---------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -2.266 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.372     ; 1.751      ;
; -2.266 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.372     ; 1.751      ;
; -2.266 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.372     ; 1.751      ;
; -2.266 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.372     ; 1.751      ;
; -2.266 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.372     ; 1.751      ;
; -2.130 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.616      ;
; -2.130 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.616      ;
; -2.130 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.616      ;
; -2.130 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.616      ;
; -2.130 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.616      ;
; -2.130 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.616      ;
; -2.130 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.616      ;
; -2.130 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.616      ;
; -2.130 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.616      ;
; -2.130 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.616      ;
; -2.130 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.616      ;
; -1.998 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.372     ; 1.483      ;
; -1.998 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.372     ; 1.483      ;
; -1.998 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.372     ; 1.483      ;
; -1.998 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.372     ; 1.483      ;
; -1.998 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.372     ; 1.483      ;
; -1.896 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.382      ;
; -1.896 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.382      ;
; -1.896 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.382      ;
; -1.896 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.382      ;
; -1.896 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.382      ;
; -1.896 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.382      ;
; -1.896 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.382      ;
; -1.896 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.382      ;
; -1.896 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.382      ;
; -1.896 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.382      ;
; -1.896 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.371     ; 1.382      ;
+--------+---------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                     ;
+-------+---------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.603 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.258      ;
; 0.603 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.258      ;
; 0.603 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.258      ;
; 0.603 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.258      ;
; 0.603 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.258      ;
; 0.603 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.258      ;
; 0.603 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.258      ;
; 0.603 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.258      ;
; 0.603 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.258      ;
; 0.603 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.258      ;
; 0.603 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.258      ;
; 0.733 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 1.387      ;
; 0.733 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 1.387      ;
; 0.733 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 1.387      ;
; 0.733 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 1.387      ;
; 0.733 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 1.387      ;
; 0.822 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.477      ;
; 0.822 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.477      ;
; 0.822 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.477      ;
; 0.822 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.477      ;
; 0.822 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.477      ;
; 0.822 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.477      ;
; 0.822 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.477      ;
; 0.822 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.477      ;
; 0.822 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.477      ;
; 0.822 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.477      ;
; 0.822 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.477      ;
; 0.920 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 1.574      ;
; 0.920 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 1.574      ;
; 0.920 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 1.574      ;
; 0.920 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 1.574      ;
; 0.920 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 1.574      ;
+-------+---------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clkpll'                                                                                            ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------+
; 9.817  ; 9.817        ; 0.000          ; Low Pulse Width  ; clkpll ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.817  ; 9.817        ; 0.000          ; Low Pulse Width  ; clkpll ; Rise       ; inst6|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; clkpll ; Rise       ; clkpll~input|o                                              ;
; 9.878  ; 9.878        ; 0.000          ; Low Pulse Width  ; clkpll ; Rise       ; inst6|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clkpll ; Rise       ; clkpll~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clkpll ; Rise       ; clkpll~input|i                                              ;
; 10.121 ; 10.121       ; 0.000          ; High Pulse Width ; clkpll ; Rise       ; inst6|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.142 ; 10.142       ; 0.000          ; High Pulse Width ; clkpll ; Rise       ; clkpll~input|o                                              ;
; 10.180 ; 10.180       ; 0.000          ; High Pulse Width ; clkpll ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.180 ; 10.180       ; 0.000          ; High Pulse Width ; clkpll ; Rise       ; inst6|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clkpll ; Rise       ; clkpll                                                      ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock'                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; 9.818  ; 9.818        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.818  ; 9.818        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst3|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.856  ; 9.856        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|o                                               ;
; 9.879  ; 9.879        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst3|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|i                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|i                                               ;
; 10.120 ; 10.120       ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst3|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|o                                               ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst3|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clock ; Rise       ; clock                                                       ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                    ;
+-----------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                           ;
+-----------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; 9999.744  ; 9999.960     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ;
; 9999.744  ; 9999.960     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ;
; 9999.744  ; 9999.960     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ;
; 9999.744  ; 9999.960     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ;
; 9999.744  ; 9999.960     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ;
; 9999.744  ; 9999.960     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ;
; 9999.744  ; 9999.960     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ;
; 9999.744  ; 9999.960     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ;
; 9999.744  ; 9999.960     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ;
; 9999.744  ; 9999.960     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ;
; 9999.744  ; 9999.960     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ;
; 9999.745  ; 9999.961     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ;
; 9999.745  ; 9999.961     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ;
; 9999.745  ; 9999.961     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ;
; 9999.745  ; 9999.961     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ;
; 9999.745  ; 9999.961     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ;
; 9999.854  ; 10000.038    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ;
; 9999.854  ; 10000.038    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ;
; 9999.854  ; 10000.038    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ;
; 9999.854  ; 10000.038    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ;
; 9999.854  ; 10000.038    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ;
; 9999.855  ; 10000.039    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ;
; 9999.855  ; 10000.039    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ;
; 9999.855  ; 10000.039    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ;
; 9999.855  ; 10000.039    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ;
; 9999.855  ; 10000.039    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ;
; 9999.855  ; 10000.039    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ;
; 9999.855  ; 10000.039    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ;
; 9999.855  ; 10000.039    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ;
; 9999.855  ; 10000.039    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ;
; 9999.855  ; 10000.039    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ;
; 9999.855  ; 10000.039    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ;
; 9999.981  ; 9999.981     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                          ;
; 9999.981  ; 9999.981     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                            ;
; 9999.984  ; 9999.984     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 9999.984  ; 9999.984     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                               ;
; 9999.984  ; 9999.984     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                               ;
; 9999.984  ; 9999.984     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                               ;
; 9999.984  ; 9999.984     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                               ;
; 9999.984  ; 9999.984     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                               ;
; 9999.984  ; 9999.984     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 9999.984  ; 9999.984     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 9999.984  ; 9999.984     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 9999.984  ; 9999.984     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; 9999.984  ; 9999.984     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; 9999.985  ; 9999.985     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                               ;
; 9999.985  ; 9999.985     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 9999.985  ; 9999.985     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 9999.985  ; 9999.985     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 9999.985  ; 9999.985     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                ;
; 10000.014 ; 10000.014    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                               ;
; 10000.014 ; 10000.014    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 10000.014 ; 10000.014    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 10000.014 ; 10000.014    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 10000.014 ; 10000.014    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                ;
; 10000.015 ; 10000.015    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 10000.015 ; 10000.015    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                               ;
; 10000.015 ; 10000.015    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                               ;
; 10000.015 ; 10000.015    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                               ;
; 10000.015 ; 10000.015    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                               ;
; 10000.015 ; 10000.015    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                               ;
; 10000.015 ; 10000.015    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 10000.015 ; 10000.015    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 10000.015 ; 10000.015    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 10000.015 ; 10000.015    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; 10000.015 ; 10000.015    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; 10000.018 ; 10000.018    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                          ;
; 10000.018 ; 10000.018    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                            ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ;
+-----------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                            ;
+------------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack      ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                  ;
+------------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; 333333.080 ; 333333.296   ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.A                                               ;
; 333333.080 ; 333333.296   ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.B                                               ;
; 333333.080 ; 333333.296   ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.FN                                              ;
; 333333.080 ; 333333.296   ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.FP                                              ;
; 333333.186 ; 333333.370   ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.A                                               ;
; 333333.186 ; 333333.370   ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.B                                               ;
; 333333.186 ; 333333.370   ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.FN                                              ;
; 333333.186 ; 333333.370   ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.FP                                              ;
; 333333.316 ; 333333.316   ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 333333.316 ; 333333.316   ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 333333.320 ; 333333.320   ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.A|clk                                                       ;
; 333333.320 ; 333333.320   ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.B|clk                                                       ;
; 333333.320 ; 333333.320   ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.FN|clk                                                      ;
; 333333.320 ; 333333.320   ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.FP|clk                                                      ;
; 333333.346 ; 333333.346   ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.A|clk                                                       ;
; 333333.346 ; 333333.346   ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.B|clk                                                       ;
; 333333.346 ; 333333.346   ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.FN|clk                                                      ;
; 333333.346 ; 333333.346   ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.FP|clk                                                      ;
; 333333.350 ; 333333.350   ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 333333.350 ; 333333.350   ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 666664.666 ; 666666.666   ; 2.000          ; Min Period       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.A                                               ;
; 666664.666 ; 666666.666   ; 2.000          ; Min Period       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.B                                               ;
; 666664.666 ; 666666.666   ; 2.000          ; Min Period       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.FN                                              ;
; 666664.666 ; 666666.666   ; 2.000          ; Min Period       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.FP                                              ;
+------------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; sensor    ; clock      ; 3.434 ; 3.563 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; sensor    ; clkpll     ; 3.657 ; 3.715 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; sensor    ; clock      ; -2.694 ; -2.793 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; sensor    ; clkpll     ; -1.881 ; -1.990 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Z         ; clock      ; 6.510 ; 6.619 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; Z         ; clkpll     ; 5.382 ; 5.438 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; clk1_5K   ; clkpll     ; 2.446 ;       ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; ledchek0  ; clkpll     ; 5.533 ; 5.562 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; ledchek1  ; clkpll     ; 4.377 ; 4.314 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; clk1_5K   ; clkpll     ;       ; 2.414 ; Fall       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Z         ; clock      ; 5.243 ; 5.221 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; Z         ; clkpll     ; 4.892 ; 4.946 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; clk1_5K   ; clkpll     ; 2.037 ;       ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; ledchek0  ; clkpll     ; 4.939 ; 4.954 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; ledchek1  ; clkpll     ; 3.762 ; 3.753 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; clk1_5K   ; clkpll     ;       ; 2.004 ; Fall       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sensor     ; LEDSENSOR   ; 4.037 ;    ;    ; 4.167 ;
; sensor     ; Z           ; 5.981 ;    ;    ; 6.092 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sensor     ; LEDSENSOR   ; 3.910 ;    ;    ; 4.040 ;
; sensor     ; Z           ; 5.819 ;    ;    ; 5.932 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; -1.698 ; -26.409       ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; -1.474 ; -5.880        ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst6|altpll_component|auto_generated|pll1|clk[0] ; -0.015 ; -0.048        ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.292  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; -1.480 ; -22.910       ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.281 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                               ;
+---------------------------------------------------+------------+---------------+
; Clock                                             ; Slack      ; End Point TNS ;
+---------------------------------------------------+------------+---------------+
; clkpll                                            ; 9.584      ; 0.000         ;
; clock                                             ; 9.587      ; 0.000         ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 9999.782   ; 0.000         ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; 333333.117 ; 0.000         ;
+---------------------------------------------------+------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-----------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.698    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.255     ; 1.292      ;
; -1.698    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.255     ; 1.292      ;
; -1.698    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.255     ; 1.292      ;
; -1.698    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.255     ; 1.292      ;
; -1.698    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.255     ; 1.292      ;
; -1.629    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 1.224      ;
; -1.629    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 1.224      ;
; -1.629    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 1.224      ;
; -1.629    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 1.224      ;
; -1.629    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 1.224      ;
; -1.629    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 1.224      ;
; -1.629    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 1.224      ;
; -1.629    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 1.224      ;
; -1.629    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 1.224      ;
; -1.629    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 1.224      ;
; -1.629    ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 1.224      ;
; -1.627    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.255     ; 1.221      ;
; -1.627    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.255     ; 1.221      ;
; -1.627    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.255     ; 1.221      ;
; -1.627    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.255     ; 1.221      ;
; -1.627    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.255     ; 1.221      ;
; -1.559    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 1.154      ;
; -1.559    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 1.154      ;
; -1.559    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 1.154      ;
; -1.559    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 1.154      ;
; -1.559    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 1.154      ;
; -1.559    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 1.154      ;
; -1.559    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 1.154      ;
; -1.559    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 1.154      ;
; -1.559    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 1.154      ;
; -1.559    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 1.154      ;
; -1.559    ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 1.154      ;
; -1.533    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.255     ; 1.127      ;
; -1.533    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.255     ; 1.127      ;
; -1.533    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.255     ; 1.127      ;
; -1.533    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.255     ; 1.127      ;
; -1.533    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.255     ; 1.127      ;
; -1.464    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 1.059      ;
; -1.464    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 1.059      ;
; -1.464    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 1.059      ;
; -1.464    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 1.059      ;
; -1.464    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 1.059      ;
; -1.464    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 1.059      ;
; -1.464    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 1.059      ;
; -1.464    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 1.059      ;
; -1.464    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 1.059      ;
; -1.464    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 1.059      ;
; -1.464    ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 1.059      ;
; -1.461    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.255     ; 1.055      ;
; -1.461    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.255     ; 1.055      ;
; -1.461    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.255     ; 1.055      ;
; -1.461    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.255     ; 1.055      ;
; -1.461    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.255     ; 1.055      ;
; -1.392    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 0.987      ;
; -1.392    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 0.987      ;
; -1.392    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 0.987      ;
; -1.392    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 0.987      ;
; -1.392    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 0.987      ;
; -1.392    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 0.987      ;
; -1.392    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 0.987      ;
; -1.392    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 0.987      ;
; -1.392    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 0.987      ;
; -1.392    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 0.987      ;
; -1.392    ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 0.987      ;
; 19998.043 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.908      ;
; 19998.086 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.865      ;
; 19998.107 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.844      ;
; 19998.132 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.819      ;
; 19998.158 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.792      ;
; 19998.158 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.792      ;
; 19998.158 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.792      ;
; 19998.158 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.792      ;
; 19998.158 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.792      ;
; 19998.161 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.789      ;
; 19998.161 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.789      ;
; 19998.161 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.789      ;
; 19998.161 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.789      ;
; 19998.161 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.789      ;
; 19998.198 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.753      ;
; 19998.202 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.749      ;
; 19998.226 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.725      ;
; 19998.226 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.725      ;
; 19998.226 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.725      ;
; 19998.226 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.725      ;
; 19998.226 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.725      ;
; 19998.226 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.725      ;
; 19998.226 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.725      ;
; 19998.226 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.725      ;
; 19998.226 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.725      ;
; 19998.226 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.725      ;
; 19998.226 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.725      ;
; 19998.229 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.722      ;
; 19998.229 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.722      ;
; 19998.229 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.722      ;
; 19998.229 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.722      ;
; 19998.229 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.722      ;
; 19998.229 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.722      ;
; 19998.229 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.722      ;
; 19998.229 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.722      ;
; 19998.229 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.722      ;
+-----------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                             ;
+------------+--------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack      ; From Node                                                                                        ; To Node                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+------------+--------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.474     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.233     ; 1.080      ;
; -1.471     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.233     ; 1.077      ;
; -1.469     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.233     ; 1.075      ;
; -1.469     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.233     ; 1.075      ;
; -1.468     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.233     ; 1.074      ;
; -1.466     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.233     ; 1.072      ;
; -1.466     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.233     ; 1.072      ;
; -1.465     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.233     ; 1.071      ;
; -1.390     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.233     ; 0.996      ;
; -1.385     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.233     ; 0.991      ;
; -1.385     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.233     ; 0.991      ;
; -1.384     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.233     ; 0.990      ;
; -1.343     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.233     ; 0.949      ;
; -1.338     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.233     ; 0.944      ;
; -1.338     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.233     ; 0.944      ;
; -1.337     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.233     ; 0.943      ;
; -1.323     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.233     ; 0.929      ;
; -1.321     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.233     ; 0.927      ;
; -1.318     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.233     ; 0.924      ;
; -1.318     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.233     ; 0.924      ;
; -1.317     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.233     ; 0.923      ;
; -1.316     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.233     ; 0.922      ;
; -1.316     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.233     ; 0.922      ;
; -1.315     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.233     ; 0.921      ;
; -1.291     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.233     ; 0.897      ;
; -1.284     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.233     ; 0.890      ;
; -1.281     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.233     ; 0.887      ;
; -1.279     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.233     ; 0.885      ;
; -1.279     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.233     ; 0.885      ;
; -1.278     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.233     ; 0.884      ;
; -1.276     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.233     ; 0.882      ;
; -1.276     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.233     ; 0.882      ;
; -1.275     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.233     ; 0.881      ;
; -1.271     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.233     ; 0.877      ;
; -1.269     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.233     ; 0.875      ;
; -1.264     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.233     ; 0.870      ;
; -1.130     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.233     ; 0.736      ;
; -1.117     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.233     ; 0.723      ;
; -1.112     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.233     ; 0.718      ;
; -1.112     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.233     ; 0.718      ;
; -1.111     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.233     ; 0.717      ;
; -1.110     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.233     ; 0.716      ;
; -1.108     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.233     ; 0.714      ;
; -1.103     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.233     ; 0.709      ;
; -0.946     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.233     ; 0.552      ;
; -0.941     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.233     ; 0.547      ;
; -0.941     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.233     ; 0.547      ;
; -0.940     ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.233     ; 0.546      ;
; 666664.987 ; Antirrebote:inst|estado.FP                                                                       ; Antirrebote:inst|estado.FP ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.038     ; 1.628      ;
; 666665.023 ; Antirrebote:inst|estado.FP                                                                       ; Antirrebote:inst|estado.B  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.038     ; 1.592      ;
; 666665.213 ; Antirrebote:inst|estado.FN                                                                       ; Antirrebote:inst|estado.B  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.038     ; 1.402      ;
; 666665.253 ; Antirrebote:inst|estado.A                                                                        ; Antirrebote:inst|estado.FP ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.038     ; 1.362      ;
; 666665.281 ; Antirrebote:inst|estado.B                                                                        ; Antirrebote:inst|estado.B  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.038     ; 1.334      ;
; 666665.428 ; Antirrebote:inst|estado.A                                                                        ; Antirrebote:inst|estado.A  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.038     ; 1.187      ;
; 666665.550 ; Antirrebote:inst|estado.FN                                                                       ; Antirrebote:inst|estado.FN ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.038     ; 1.065      ;
; 666665.560 ; Antirrebote:inst|estado.FP                                                                       ; Antirrebote:inst|estado.A  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.038     ; 1.055      ;
; 666665.585 ; Antirrebote:inst|estado.FN                                                                       ; Antirrebote:inst|estado.A  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.038     ; 1.030      ;
; 666665.620 ; Antirrebote:inst|estado.B                                                                        ; Antirrebote:inst|estado.FN ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 666666.666   ; -0.038     ; 0.995      ;
+------------+--------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.015 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 0.483      ;
; -0.011 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 0.487      ;
; -0.011 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 0.487      ;
; -0.011 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 0.487      ;
; 0.129  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 0.627      ;
; 0.129  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 0.627      ;
; 0.132  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 0.630      ;
; 0.133  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 0.631      ;
; 0.137  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 0.635      ;
; 0.141  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 0.639      ;
; 0.141  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 0.639      ;
; 0.141  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 0.639      ;
; 0.238  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 0.736      ;
; 0.242  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 0.740      ;
; 0.242  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 0.740      ;
; 0.242  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 0.740      ;
; 0.252  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.255      ; 0.751      ;
; 0.252  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.255      ; 0.751      ;
; 0.255  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.255      ; 0.754      ;
; 0.256  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.255      ; 0.755      ;
; 0.257  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 0.755      ;
; 0.261  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 0.759      ;
; 0.261  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 0.759      ;
; 0.261  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 0.759      ;
; 0.272  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.255      ; 0.771      ;
; 0.276  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.255      ; 0.775      ;
; 0.276  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.255      ; 0.775      ;
; 0.276  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.255      ; 0.775      ;
; 0.286  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 0.784      ;
; 0.290  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 0.788      ;
; 0.290  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 0.788      ;
; 0.290  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 0.788      ;
; 0.316  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 0.814      ;
; 0.320  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 0.818      ;
; 0.320  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 0.818      ;
; 0.320  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 0.818      ;
; 0.321  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.255      ; 0.820      ;
; 0.325  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.255      ; 0.824      ;
; 0.325  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.255      ; 0.824      ;
; 0.325  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.255      ; 0.824      ;
; 0.391  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 0.889      ;
; 0.392  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.B  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 0.890      ;
; 0.395  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 0.893      ;
; 0.395  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 0.893      ;
; 0.395  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 0.893      ;
; 0.396  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.FN ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 0.894      ;
; 0.396  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.FP ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 0.894      ;
; 0.396  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; Antirrebote:inst|estado.A  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 0.894      ;
; 0.702  ; Antirrebote:inst|estado.B                                                                        ; Antirrebote:inst|estado.FN ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.824      ;
; 0.726  ; Antirrebote:inst|estado.FN                                                                       ; Antirrebote:inst|estado.FN ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.848      ;
; 0.732  ; Antirrebote:inst|estado.FN                                                                       ; Antirrebote:inst|estado.A  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.854      ;
; 0.750  ; Antirrebote:inst|estado.FP                                                                       ; Antirrebote:inst|estado.A  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.872      ;
; 0.941  ; Antirrebote:inst|estado.A                                                                        ; Antirrebote:inst|estado.A  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.063      ;
; 0.980  ; Antirrebote:inst|estado.B                                                                        ; Antirrebote:inst|estado.B  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.102      ;
; 1.018  ; Antirrebote:inst|estado.FN                                                                       ; Antirrebote:inst|estado.B  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.140      ;
; 1.120  ; Antirrebote:inst|estado.A                                                                        ; Antirrebote:inst|estado.FP ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.242      ;
; 1.255  ; Antirrebote:inst|estado.FP                                                                       ; Antirrebote:inst|estado.FP ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.377      ;
; 1.256  ; Antirrebote:inst|estado.FP                                                                       ; Antirrebote:inst|estado.B  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.378      ;
+--------+--------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.292 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.303 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.305 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.463 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.950      ;
; 0.463 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.950      ;
; 0.463 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.950      ;
; 0.463 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.950      ;
; 0.463 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.950      ;
; 0.463 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.950      ;
; 0.463 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.950      ;
; 0.463 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.950      ;
; 0.463 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.950      ;
; 0.463 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.950      ;
; 0.463 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.950      ;
; 0.504 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.625      ;
; 0.504 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.625      ;
; 0.521 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.008      ;
; 0.521 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.008      ;
; 0.521 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.008      ;
; 0.521 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.008      ;
; 0.521 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.008      ;
; 0.521 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.008      ;
; 0.521 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.008      ;
; 0.521 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.008      ;
; 0.521 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.008      ;
; 0.521 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.008      ;
; 0.521 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.008      ;
; 0.528 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.015      ;
; 0.528 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.015      ;
; 0.528 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.015      ;
; 0.528 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.015      ;
; 0.528 ; Antirrebote:inst|estado.B                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.015      ;
; 0.535 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.655      ;
; 0.570 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.691      ;
; 0.581 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.702      ;
; 0.586 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.073      ;
; 0.586 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.073      ;
; 0.586 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.073      ;
; 0.586 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.073      ;
; 0.586 ; Antirrebote:inst|estado.FN                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.073      ;
; 0.586 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.706      ;
; 0.586 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.706      ;
; 0.601 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.721      ;
; 0.611 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.731      ;
; 0.618 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.738      ;
; 0.620 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.107      ;
; 0.620 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.107      ;
; 0.620 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.107      ;
; 0.620 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.107      ;
; 0.620 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.107      ;
; 0.620 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.107      ;
; 0.620 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.107      ;
; 0.620 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.107      ;
; 0.620 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.107      ;
; 0.620 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.107      ;
; 0.620 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.107      ;
; 0.623 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.110      ;
; 0.623 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.110      ;
; 0.623 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.110      ;
; 0.623 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.110      ;
; 0.623 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.110      ;
; 0.623 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.110      ;
; 0.623 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.110      ;
; 0.623 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.110      ;
; 0.623 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.110      ;
; 0.623 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.110      ;
; 0.623 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.110      ;
; 0.635 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.755      ;
; 0.636 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.757      ;
; 0.636 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.756      ;
; 0.641 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.761      ;
; 0.649 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.770      ;
; 0.667 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.787      ;
; 0.679 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.799      ;
; 0.681 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.801      ;
; 0.683 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.803      ;
; 0.685 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.172      ;
; 0.685 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.172      ;
; 0.685 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.172      ;
; 0.685 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.172      ;
; 0.685 ; Antirrebote:inst|estado.FP                                                                       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.172      ;
; 0.688 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.175      ;
; 0.688 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.175      ;
; 0.688 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.175      ;
; 0.688 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.175      ;
; 0.688 ; Antirrebote:inst|estado.A                                                                        ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.175      ;
; 0.701 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.821      ;
; 0.701 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.821      ;
; 0.702 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.823      ;
; 0.708 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.828      ;
; 0.748 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.869      ;
; 0.750 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.871      ;
; 0.759 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.879      ;
; 0.773 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.893      ;
; 0.779 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.900      ;
; 0.784 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.904      ;
; 0.792 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.912      ;
; 0.799 ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.919      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                     ;
+--------+---------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.480 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.255     ; 1.074      ;
; -1.480 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.255     ; 1.074      ;
; -1.480 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.255     ; 1.074      ;
; -1.480 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.255     ; 1.074      ;
; -1.480 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.255     ; 1.074      ;
; -1.410 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 1.005      ;
; -1.410 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 1.005      ;
; -1.410 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 1.005      ;
; -1.410 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 1.005      ;
; -1.410 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 1.005      ;
; -1.410 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 1.005      ;
; -1.410 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 1.005      ;
; -1.410 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 1.005      ;
; -1.410 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 1.005      ;
; -1.410 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 1.005      ;
; -1.410 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 1.005      ;
; -1.331 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.255     ; 0.925      ;
; -1.331 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.255     ; 0.925      ;
; -1.331 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.255     ; 0.925      ;
; -1.331 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.255     ; 0.925      ;
; -1.331 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.255     ; 0.925      ;
; -1.260 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 0.855      ;
; -1.260 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 0.855      ;
; -1.260 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 0.855      ;
; -1.260 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 0.855      ;
; -1.260 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 0.855      ;
; -1.260 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 0.855      ;
; -1.260 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 0.855      ;
; -1.260 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 0.855      ;
; -1.260 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 0.855      ;
; -1.260 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 0.855      ;
; -1.260 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.254     ; 0.855      ;
+--------+---------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                     ;
+-------+---------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.281 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.768      ;
; 0.281 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.768      ;
; 0.281 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.768      ;
; 0.281 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.768      ;
; 0.281 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.768      ;
; 0.281 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.768      ;
; 0.281 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.768      ;
; 0.281 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.768      ;
; 0.281 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.768      ;
; 0.281 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.768      ;
; 0.281 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.768      ;
; 0.347 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.834      ;
; 0.347 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.834      ;
; 0.347 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.834      ;
; 0.347 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.834      ;
; 0.347 ; Antirrebote:inst|estado.B ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.834      ;
; 0.416 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.903      ;
; 0.416 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.903      ;
; 0.416 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.903      ;
; 0.416 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.903      ;
; 0.416 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.903      ;
; 0.416 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.903      ;
; 0.416 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.903      ;
; 0.416 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.903      ;
; 0.416 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.903      ;
; 0.416 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.903      ;
; 0.416 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.903      ;
; 0.483 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.970      ;
; 0.483 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.970      ;
; 0.483 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.970      ;
; 0.483 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.970      ;
; 0.483 ; Antirrebote:inst|estado.A ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.970      ;
+-------+---------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clkpll'                                                                                            ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------+
; 9.584  ; 9.584        ; 0.000          ; Low Pulse Width  ; clkpll ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.584  ; 9.584        ; 0.000          ; Low Pulse Width  ; clkpll ; Rise       ; inst6|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; clkpll ; Rise       ; clkpll~input|o                                              ;
; 9.628  ; 9.628        ; 0.000          ; Low Pulse Width  ; clkpll ; Rise       ; inst6|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clkpll ; Rise       ; clkpll~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clkpll ; Rise       ; clkpll~input|i                                              ;
; 10.372 ; 10.372       ; 0.000          ; High Pulse Width ; clkpll ; Rise       ; inst6|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; clkpll ; Rise       ; clkpll~input|o                                              ;
; 10.415 ; 10.415       ; 0.000          ; High Pulse Width ; clkpll ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.415 ; 10.415       ; 0.000          ; High Pulse Width ; clkpll ; Rise       ; inst6|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clkpll ; Rise       ; clkpll                                                      ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock'                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; 9.587  ; 9.587        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.587  ; 9.587        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst3|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.621  ; 9.621        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|o                                               ;
; 9.631  ; 9.631        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst3|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|i                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|i                                               ;
; 10.369 ; 10.369       ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst3|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.379 ; 10.379       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|o                                               ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst3|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clock ; Rise       ; clock                                                       ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                    ;
+-----------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                           ;
+-----------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; 9999.782  ; 9999.998     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ;
; 9999.782  ; 9999.998     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ;
; 9999.782  ; 9999.998     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ;
; 9999.782  ; 9999.998     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ;
; 9999.782  ; 9999.998     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ;
; 9999.782  ; 9999.998     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ;
; 9999.782  ; 9999.998     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ;
; 9999.782  ; 9999.998     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ;
; 9999.782  ; 9999.998     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ;
; 9999.782  ; 9999.998     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ;
; 9999.782  ; 9999.998     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ;
; 9999.783  ; 9999.999     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ;
; 9999.783  ; 9999.999     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ;
; 9999.783  ; 9999.999     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ;
; 9999.783  ; 9999.999     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ;
; 9999.783  ; 9999.999     ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ;
; 9999.816  ; 10000.000    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ;
; 9999.816  ; 10000.000    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ;
; 9999.816  ; 10000.000    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ;
; 9999.816  ; 10000.000    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ;
; 9999.816  ; 10000.000    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ;
; 9999.816  ; 10000.000    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ;
; 9999.816  ; 10000.000    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ;
; 9999.816  ; 10000.000    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ;
; 9999.816  ; 10000.000    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ;
; 9999.816  ; 10000.000    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ;
; 9999.816  ; 10000.000    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ;
; 9999.816  ; 10000.000    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ;
; 9999.816  ; 10000.000    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ;
; 9999.816  ; 10000.000    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ;
; 9999.816  ; 10000.000    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ;
; 9999.816  ; 10000.000    ; 0.184          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ;
; 9999.995  ; 9999.995     ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                               ;
; 9999.995  ; 9999.995     ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 9999.995  ; 9999.995     ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 9999.995  ; 9999.995     ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 9999.995  ; 9999.995     ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                ;
; 9999.995  ; 9999.995     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                          ;
; 9999.995  ; 9999.995     ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                            ;
; 9999.996  ; 9999.996     ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 9999.996  ; 9999.996     ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                               ;
; 9999.996  ; 9999.996     ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                               ;
; 9999.996  ; 9999.996     ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                               ;
; 9999.996  ; 9999.996     ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                               ;
; 9999.996  ; 9999.996     ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                               ;
; 9999.996  ; 9999.996     ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 9999.996  ; 9999.996     ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 9999.996  ; 9999.996     ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 9999.996  ; 9999.996     ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; 9999.996  ; 9999.996     ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; 10000.004 ; 10000.004    ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 10000.004 ; 10000.004    ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                               ;
; 10000.004 ; 10000.004    ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                               ;
; 10000.004 ; 10000.004    ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                               ;
; 10000.004 ; 10000.004    ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                               ;
; 10000.004 ; 10000.004    ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                               ;
; 10000.004 ; 10000.004    ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                               ;
; 10000.004 ; 10000.004    ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 10000.004 ; 10000.004    ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 10000.004 ; 10000.004    ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 10000.004 ; 10000.004    ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 10000.004 ; 10000.004    ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 10000.004 ; 10000.004    ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 10000.004 ; 10000.004    ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; 10000.004 ; 10000.004    ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; 10000.004 ; 10000.004    ; 0.000          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                ;
; 10000.004 ; 10000.004    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                          ;
; 10000.004 ; 10000.004    ; 0.000          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                            ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[0]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[10] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[11] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[12] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[13] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[14] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[15] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[1]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[2]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[3]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[4]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[5]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[6]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[7]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[8]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_mti:auto_generated|counter_reg_bit[9]  ;
+-----------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                            ;
+------------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack      ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                  ;
+------------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; 333333.117 ; 333333.333   ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.A                                               ;
; 333333.117 ; 333333.333   ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.B                                               ;
; 333333.117 ; 333333.333   ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.FN                                              ;
; 333333.117 ; 333333.333   ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.FP                                              ;
; 333333.147 ; 333333.331   ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.A                                               ;
; 333333.147 ; 333333.331   ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.B                                               ;
; 333333.147 ; 333333.331   ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.FN                                              ;
; 333333.147 ; 333333.331   ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.FP                                              ;
; 333333.327 ; 333333.327   ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.A|clk                                                       ;
; 333333.327 ; 333333.327   ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.B|clk                                                       ;
; 333333.327 ; 333333.327   ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.FN|clk                                                      ;
; 333333.327 ; 333333.327   ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.FP|clk                                                      ;
; 333333.329 ; 333333.329   ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 333333.329 ; 333333.329   ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 333333.337 ; 333333.337   ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 333333.337 ; 333333.337   ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 333333.339 ; 333333.339   ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.A|clk                                                       ;
; 333333.339 ; 333333.339   ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.B|clk                                                       ;
; 333333.339 ; 333333.339   ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.FN|clk                                                      ;
; 333333.339 ; 333333.339   ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|estado.FP|clk                                                      ;
; 666664.666 ; 666666.666   ; 2.000          ; Min Period       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.A                                               ;
; 666664.666 ; 666666.666   ; 2.000          ; Min Period       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.B                                               ;
; 666664.666 ; 666666.666   ; 2.000          ; Min Period       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.FN                                              ;
; 666664.666 ; 666666.666   ; 2.000          ; Min Period       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Antirrebote:inst|estado.FP                                              ;
+------------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; sensor    ; clock      ; 2.267 ; 2.547 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; sensor    ; clkpll     ; 2.354 ; 2.707 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; sensor    ; clock      ; -1.787 ; -2.031 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; sensor    ; clkpll     ; -1.300 ; -1.534 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Z         ; clock      ; 4.262 ; 4.527 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; Z         ; clkpll     ; 3.592 ; 3.788 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; clk1_5K   ; clkpll     ; 1.588 ;       ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; ledchek0  ; clkpll     ; 3.657 ; 3.860 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; ledchek1  ; clkpll     ; 2.780 ; 2.809 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; clk1_5K   ; clkpll     ;       ; 1.620 ; Fall       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Z         ; clock      ; 3.453 ; 3.642 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; Z         ; clkpll     ; 3.272 ; 3.463 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; clk1_5K   ; clkpll     ; 1.316 ;       ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; ledchek0  ; clkpll     ; 3.278 ; 3.468 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; ledchek1  ; clkpll     ; 2.352 ; 2.480 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; clk1_5K   ; clkpll     ;       ; 1.347 ; Fall       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sensor     ; LEDSENSOR   ; 2.728 ;    ;    ; 3.004 ;
; sensor     ; Z           ; 4.115 ;    ;    ; 4.505 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sensor     ; LEDSENSOR   ; 2.647 ;    ;    ; 2.928 ;
; sensor     ; Z           ; 4.017 ;    ;    ; 4.410 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+----------------------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                                              ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                                   ; -2.887  ; -0.015 ; -2.501   ; 0.281   ; 9.584               ;
;  clkpll                                            ; N/A     ; N/A    ; N/A      ; N/A     ; 9.584               ;
;  clock                                             ; N/A     ; N/A    ; N/A      ; N/A     ; 9.587               ;
;  inst3|altpll_component|auto_generated|pll1|clk[0] ; -2.887  ; 0.292  ; -2.501   ; 0.281   ; 9999.744            ;
;  inst6|altpll_component|auto_generated|pll1|clk[0] ; -2.503  ; -0.015 ; N/A      ; N/A     ; 333333.080          ;
; Design-wide TNS                                    ; -54.974 ; -0.048 ; -38.542  ; 0.0     ; 0.0                 ;
;  clkpll                                            ; N/A     ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  clock                                             ; N/A     ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  inst3|altpll_component|auto_generated|pll1|clk[0] ; -44.971 ; 0.000  ; -38.542  ; 0.000   ; 0.000               ;
;  inst6|altpll_component|auto_generated|pll1|clk[0] ; -10.003 ; -0.048 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+---------+--------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; sensor    ; clock      ; 3.851 ; 3.953 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; sensor    ; clkpll     ; 4.085 ; 4.160 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; sensor    ; clock      ; -1.787 ; -2.031 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; sensor    ; clkpll     ; -1.300 ; -1.534 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Z         ; clock      ; 7.179 ; 7.444 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; Z         ; clkpll     ; 5.937 ; 6.112 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; clk1_5K   ; clkpll     ; 2.705 ;       ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; ledchek0  ; clkpll     ; 6.091 ; 6.258 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; ledchek1  ; clkpll     ; 4.829 ; 4.778 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; clk1_5K   ; clkpll     ;       ; 2.668 ; Fall       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Z         ; clock      ; 3.453 ; 3.642 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; Z         ; clkpll     ; 3.272 ; 3.463 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; clk1_5K   ; clkpll     ; 1.316 ;       ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; ledchek0  ; clkpll     ; 3.278 ; 3.468 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; ledchek1  ; clkpll     ; 2.352 ; 2.480 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; clk1_5K   ; clkpll     ;       ; 1.347 ; Fall       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sensor     ; LEDSENSOR   ; 4.531 ;    ;    ; 4.608 ;
; sensor     ; Z           ; 6.669 ;    ;    ; 6.828 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sensor     ; LEDSENSOR   ; 2.647 ;    ;    ; 2.928 ;
; sensor     ; Z           ; 4.017 ;    ;    ; 4.410 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ledchek0      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledchek1      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Z             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDSENSOR     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; clk1_5K       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sensor                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; inicio                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clkpll                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ledchek0      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; ledchek1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; Z             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; LEDSENSOR     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; clk1_5K       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ledchek0      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; ledchek1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; Z             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; LEDSENSOR     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; clk1_5K       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ledchek0      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; ledchek1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; Z             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LEDSENSOR     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; clk1_5K       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 328      ; 0        ; 0        ; 0        ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 64       ; 0        ; 0        ; 0        ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 48       ; 0        ; 0        ; 0        ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 10       ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 328      ; 0        ; 0        ; 0        ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 64       ; 0        ; 0        ; 0        ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 48       ; 0        ; 0        ; 0        ;
; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 10       ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 32       ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                 ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 32       ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 26    ; 26   ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 20    ; 20   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Nov 29 12:05:25 2024
Info: Command: quartus_sta PARTEKEKO -c PARTEKEKO
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'PARTEKEKO.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clock clock
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clkpll clkpll
    Info (332110): create_generated_clock -source {inst6|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 100000 -multiply_by 3 -duty_cycle 50.00 -name {inst6|altpll_component|auto_generated|pll1|clk[0]} {inst6|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {inst3|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 1000 -duty_cycle 50.00 -name {inst3|altpll_component|auto_generated|pll1|clk[0]} {inst3|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Warning (332009): The launch and latch times for the relationship between source clock: inst3|altpll_component|auto_generated|pll1|clk[0] and destination clock: inst6|altpll_component|auto_generated|pll1|clk[0] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: inst3|altpll_component|auto_generated|pll1|clk[0] and destination clock: inst6|altpll_component|auto_generated|pll1|clk[0] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.887
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.887       -44.971 inst3|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.503       -10.003 inst6|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.175
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.175         0.000 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.548         0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -2.501
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.501       -38.542 inst3|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.682
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.682         0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.834
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.834         0.000 clkpll 
    Info (332119):     9.835         0.000 clock 
    Info (332119):  9999.748         0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 333333.085         0.000 inst6|altpll_component|auto_generated|pll1|clk[0] 
Warning (332009): The launch and latch times for the relationship between source clock: inst3|altpll_component|auto_generated|pll1|clk[0] and destination clock: inst6|altpll_component|auto_generated|pll1|clk[0] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332009): The launch and latch times for the relationship between source clock: inst3|altpll_component|auto_generated|pll1|clk[0] and destination clock: inst6|altpll_component|auto_generated|pll1|clk[0] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.611
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.611       -40.676 inst3|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.241        -8.948 inst6|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.138
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.138         0.000 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.493         0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -2.266
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.266       -34.760 inst3|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.603
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.603         0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.817
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.817         0.000 clkpll 
    Info (332119):     9.818         0.000 clock 
    Info (332119):  9999.744         0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 333333.080         0.000 inst6|altpll_component|auto_generated|pll1|clk[0] 
Warning (332009): The launch and latch times for the relationship between source clock: inst3|altpll_component|auto_generated|pll1|clk[0] and destination clock: inst6|altpll_component|auto_generated|pll1|clk[0] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332009): The launch and latch times for the relationship between source clock: inst3|altpll_component|auto_generated|pll1|clk[0] and destination clock: inst6|altpll_component|auto_generated|pll1|clk[0] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.698
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.698       -26.409 inst3|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.474        -5.880 inst6|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.015
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.015        -0.048 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.292         0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -1.480
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.480       -22.910 inst3|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.281
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.281         0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.584
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.584         0.000 clkpll 
    Info (332119):     9.587         0.000 clock 
    Info (332119):  9999.782         0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 333333.117         0.000 inst6|altpll_component|auto_generated|pll1|clk[0] 
Warning (332009): The launch and latch times for the relationship between source clock: inst3|altpll_component|auto_generated|pll1|clk[0] and destination clock: inst6|altpll_component|auto_generated|pll1|clk[0] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 4617 megabytes
    Info: Processing ended: Fri Nov 29 12:05:30 2024
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


