# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../task_d_final.srcs/sources_1/new/task_d.vhd" \

# Do not sort compile order
nosort
