name: DMAMUX
description: Address block description
groupName: DMAMUX
source: STM32C071 SVD v1.3
params:
  - name: channels
    type: int
    default: 5
    description: Number of DMA request multiplexer channels
registers:
  - name: C0CR
    displayName: C0CR
    description: Request line multiplexer channel 0 configuration register
    addressOffset: 0
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DMAREQ_ID
        description: "DMA request identification\nSelects the input DMA request. See the DMAMUX table about assignments of multiplexer inputs to resources."
        bitOffset: 0
        bitWidth: 6
        access: read-write
      - name: SOIE
        description: Synchronization overrun interrupt enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Interrupt disabled
            value: 0
          - name: B_0x1
            description: Interrupt enabled
            value: 1
      - name: EGE
        description: Event generation enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Event generation disabled
            value: 0
          - name: B_0x1
            description: Event generation enabled
            value: 1
      - name: SE
        description: Synchronization enable
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Synchronization disabled
            value: 0
          - name: B_0x1
            description: Synchronization enabled
            value: 1
      - name: SPOL
        description: "Synchronization polarity\nDefines the edge polarity of the selected synchronization input:"
        bitOffset: 17
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No event (no synchronization, no detection).
            value: 0
          - name: B_0x1
            description: Rising edge
            value: 1
          - name: B_0x2
            description: Falling edge
            value: 2
          - name: B_0x3
            description: Rising and falling edges
            value: 3
      - name: NBREQ
        description: "Number of DMA requests minus 1 to forward\nDefines the number of DMA requests to forward to the DMA controller after a synchronization event, and/or the number of DMA requests before an output event is generated.\nThis field must only be written when both SE and EGE bits are low."
        bitOffset: 19
        bitWidth: 5
        access: read-write
      - name: SYNC_ID
        description: "Synchronization identification\nSelects the synchronization input (see Table 44: DMAMUX: assignment of synchronization inputs to resources)."
        bitOffset: 24
        bitWidth: 5
        access: read-write
  - name: C1CR
    displayName: C1CR
    description: Request line multiplexer channel 1 configuration register
    addressOffset: 4
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DMAREQ_ID
        description: "DMA request identification\nSelects the input DMA request. See the DMAMUX table about assignments of multiplexer inputs to resources."
        bitOffset: 0
        bitWidth: 6
        access: read-write
      - name: SOIE
        description: Synchronization overrun interrupt enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Interrupt disabled
            value: 0
          - name: B_0x1
            description: Interrupt enabled
            value: 1
      - name: EGE
        description: Event generation enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Event generation disabled
            value: 0
          - name: B_0x1
            description: Event generation enabled
            value: 1
      - name: SE
        description: Synchronization enable
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Synchronization disabled
            value: 0
          - name: B_0x1
            description: Synchronization enabled
            value: 1
      - name: SPOL
        description: "Synchronization polarity\nDefines the edge polarity of the selected synchronization input:"
        bitOffset: 17
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No event (no synchronization, no detection).
            value: 0
          - name: B_0x1
            description: Rising edge
            value: 1
          - name: B_0x2
            description: Falling edge
            value: 2
          - name: B_0x3
            description: Rising and falling edges
            value: 3
      - name: NBREQ
        description: "Number of DMA requests minus 1 to forward\nDefines the number of DMA requests to forward to the DMA controller after a synchronization event, and/or the number of DMA requests before an output event is generated.\nThis field must only be written when both SE and EGE bits are low."
        bitOffset: 19
        bitWidth: 5
        access: read-write
      - name: SYNC_ID
        description: "Synchronization identification\nSelects the synchronization input (see Table 44: DMAMUX: assignment of synchronization inputs to resources)."
        bitOffset: 24
        bitWidth: 5
        access: read-write
  - name: C2CR
    displayName: C2CR
    description: Request line multiplexer channel 2 configuration register
    addressOffset: 8
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DMAREQ_ID
        description: "DMA request identification\nSelects the input DMA request. See the DMAMUX table about assignments of multiplexer inputs to resources."
        bitOffset: 0
        bitWidth: 6
        access: read-write
      - name: SOIE
        description: Synchronization overrun interrupt enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Interrupt disabled
            value: 0
          - name: B_0x1
            description: Interrupt enabled
            value: 1
      - name: EGE
        description: Event generation enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Event generation disabled
            value: 0
          - name: B_0x1
            description: Event generation enabled
            value: 1
      - name: SE
        description: Synchronization enable
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Synchronization disabled
            value: 0
          - name: B_0x1
            description: Synchronization enabled
            value: 1
      - name: SPOL
        description: "Synchronization polarity\nDefines the edge polarity of the selected synchronization input:"
        bitOffset: 17
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No event (no synchronization, no detection).
            value: 0
          - name: B_0x1
            description: Rising edge
            value: 1
          - name: B_0x2
            description: Falling edge
            value: 2
          - name: B_0x3
            description: Rising and falling edges
            value: 3
      - name: NBREQ
        description: "Number of DMA requests minus 1 to forward\nDefines the number of DMA requests to forward to the DMA controller after a synchronization event, and/or the number of DMA requests before an output event is generated.\nThis field must only be written when both SE and EGE bits are low."
        bitOffset: 19
        bitWidth: 5
        access: read-write
      - name: SYNC_ID
        description: "Synchronization identification\nSelects the synchronization input (see Table 44: DMAMUX: assignment of synchronization inputs to resources)."
        bitOffset: 24
        bitWidth: 5
        access: read-write
  - name: C3CR
    displayName: C3CR
    description: Request line multiplexer channel 3 configuration register
    addressOffset: 12
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DMAREQ_ID
        description: "DMA request identification\nSelects the input DMA request. See the DMAMUX table about assignments of multiplexer inputs to resources."
        bitOffset: 0
        bitWidth: 6
        access: read-write
      - name: SOIE
        description: Synchronization overrun interrupt enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Interrupt disabled
            value: 0
          - name: B_0x1
            description: Interrupt enabled
            value: 1
      - name: EGE
        description: Event generation enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Event generation disabled
            value: 0
          - name: B_0x1
            description: Event generation enabled
            value: 1
      - name: SE
        description: Synchronization enable
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Synchronization disabled
            value: 0
          - name: B_0x1
            description: Synchronization enabled
            value: 1
      - name: SPOL
        description: "Synchronization polarity\nDefines the edge polarity of the selected synchronization input:"
        bitOffset: 17
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No event (no synchronization, no detection).
            value: 0
          - name: B_0x1
            description: Rising edge
            value: 1
          - name: B_0x2
            description: Falling edge
            value: 2
          - name: B_0x3
            description: Rising and falling edges
            value: 3
      - name: NBREQ
        description: "Number of DMA requests minus 1 to forward\nDefines the number of DMA requests to forward to the DMA controller after a synchronization event, and/or the number of DMA requests before an output event is generated.\nThis field must only be written when both SE and EGE bits are low."
        bitOffset: 19
        bitWidth: 5
        access: read-write
      - name: SYNC_ID
        description: "Synchronization identification\nSelects the synchronization input (see Table 44: DMAMUX: assignment of synchronization inputs to resources)."
        bitOffset: 24
        bitWidth: 5
        access: read-write
  - name: C4CR
    displayName: C4CR
    description: Request line multiplexer channel 4 configuration register
    addressOffset: 16
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DMAREQ_ID
        description: "DMA request identification\nSelects the input DMA request. See the DMAMUX table about assignments of multiplexer inputs to resources."
        bitOffset: 0
        bitWidth: 6
        access: read-write
      - name: SOIE
        description: Synchronization overrun interrupt enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Interrupt disabled
            value: 0
          - name: B_0x1
            description: Interrupt enabled
            value: 1
      - name: EGE
        description: Event generation enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Event generation disabled
            value: 0
          - name: B_0x1
            description: Event generation enabled
            value: 1
      - name: SE
        description: Synchronization enable
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Synchronization disabled
            value: 0
          - name: B_0x1
            description: Synchronization enabled
            value: 1
      - name: SPOL
        description: "Synchronization polarity\nDefines the edge polarity of the selected synchronization input:"
        bitOffset: 17
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No event (no synchronization, no detection).
            value: 0
          - name: B_0x1
            description: Rising edge
            value: 1
          - name: B_0x2
            description: Falling edge
            value: 2
          - name: B_0x3
            description: Rising and falling edges
            value: 3
      - name: NBREQ
        description: "Number of DMA requests minus 1 to forward\nDefines the number of DMA requests to forward to the DMA controller after a synchronization event, and/or the number of DMA requests before an output event is generated.\nThis field must only be written when both SE and EGE bits are low."
        bitOffset: 19
        bitWidth: 5
        access: read-write
      - name: SYNC_ID
        description: "Synchronization identification\nSelects the synchronization input (see Table 44: DMAMUX: assignment of synchronization inputs to resources)."
        bitOffset: 24
        bitWidth: 5
        access: read-write
  - name: CSR
    displayName: CSR
    description: Request line multiplexer interrupt channel status register
    addressOffset: 128
    size: 32
    access: read-only
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SOF0
        description: "Synchronization overrun event flag\nThe flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ.\nThe flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register."
        bitOffset: 0
        bitWidth: 1
        access: read-only
      - name: SOF1
        description: "Synchronization overrun event flag\nThe flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ.\nThe flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register."
        bitOffset: 1
        bitWidth: 1
        access: read-only
      - name: SOF2
        description: "Synchronization overrun event flag\nThe flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ.\nThe flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register."
        bitOffset: 2
        bitWidth: 1
        access: read-only
      - name: SOF3
        description: "Synchronization overrun event flag\nThe flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ.\nThe flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register."
        bitOffset: 3
        bitWidth: 1
        access: read-only
      - name: SOF4
        description: "Synchronization overrun event flag\nThe flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ.\nThe flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register."
        bitOffset: 4
        bitWidth: 1
        access: read-only
  - name: CFR
    displayName: CFR
    description: Request line multiplexer interrupt clear flag register
    addressOffset: 132
    size: 32
    access: write-only
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CSOF0
        description: "Clear synchronization overrun event flag\nWriting 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register."
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: CSOF1
        description: "Clear synchronization overrun event flag\nWriting 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register."
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: CSOF2
        description: "Clear synchronization overrun event flag\nWriting 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register."
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: CSOF3
        description: "Clear synchronization overrun event flag\nWriting 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register."
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: CSOF4
        description: "Clear synchronization overrun event flag\nWriting 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register."
        bitOffset: 4
        bitWidth: 1
        access: write-only
  - name: RG0CR
    displayName: RG0CR
    description: Request generator channel 0 configuration register
    addressOffset: 256
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SIG_ID
        description: "Signal identification\nSelects the DMA request trigger input used for the channel x of the DMA request generator"
        bitOffset: 0
        bitWidth: 5
        access: read-write
      - name: OIE
        description: Trigger overrun interrupt enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Interrupt on a trigger overrun event occurrence is disabled
            value: 0
          - name: B_0x1
            description: Interrupt on a trigger overrun event occurrence is enabled
            value: 1
      - name: GE
        description: DMA request generator channel x enable
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DMA request generator channel x disabled
            value: 0
          - name: B_0x1
            description: DMA request generator channel x enabled
            value: 1
      - name: GPOL
        description: "DMA request generator trigger polarity\nDefines the edge polarity of the selected trigger input"
        bitOffset: 17
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No event, i.e. no trigger detection nor generation.
            value: 0
          - name: B_0x1
            description: Rising edge
            value: 1
          - name: B_0x2
            description: Falling edge
            value: 2
          - name: B_0x3
            description: Rising and falling edges
            value: 3
      - name: GNBREQ
        description: "Number of DMA requests to be generated (minus 1)\nDefines the number of DMA requests to be generated after a trigger event. The actual number of generated DMA requests is GNBREQ +1.\nNote: This field must be written only when GE bit is disabled."
        bitOffset: 19
        bitWidth: 5
        access: read-write
  - name: RG1CR
    displayName: RG1CR
    description: Request generator channel 1 configuration register
    addressOffset: 260
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SIG_ID
        description: "Signal identification\nSelects the DMA request trigger input used for the channel x of the DMA request generator"
        bitOffset: 0
        bitWidth: 5
        access: read-write
      - name: OIE
        description: Trigger overrun interrupt enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Interrupt on a trigger overrun event occurrence is disabled
            value: 0
          - name: B_0x1
            description: Interrupt on a trigger overrun event occurrence is enabled
            value: 1
      - name: GE
        description: DMA request generator channel x enable
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DMA request generator channel x disabled
            value: 0
          - name: B_0x1
            description: DMA request generator channel x enabled
            value: 1
      - name: GPOL
        description: "DMA request generator trigger polarity\nDefines the edge polarity of the selected trigger input"
        bitOffset: 17
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No event, i.e. no trigger detection nor generation.
            value: 0
          - name: B_0x1
            description: Rising edge
            value: 1
          - name: B_0x2
            description: Falling edge
            value: 2
          - name: B_0x3
            description: Rising and falling edges
            value: 3
      - name: GNBREQ
        description: "Number of DMA requests to be generated (minus 1)\nDefines the number of DMA requests to be generated after a trigger event. The actual number of generated DMA requests is GNBREQ +1.\nNote: This field must be written only when GE bit is disabled."
        bitOffset: 19
        bitWidth: 5
        access: read-write
  - name: RG2CR
    displayName: RG2CR
    description: Request generator channel 2 configuration register
    addressOffset: 264
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SIG_ID
        description: "Signal identification\nSelects the DMA request trigger input used for the channel x of the DMA request generator"
        bitOffset: 0
        bitWidth: 5
        access: read-write
      - name: OIE
        description: Trigger overrun interrupt enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Interrupt on a trigger overrun event occurrence is disabled
            value: 0
          - name: B_0x1
            description: Interrupt on a trigger overrun event occurrence is enabled
            value: 1
      - name: GE
        description: DMA request generator channel x enable
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DMA request generator channel x disabled
            value: 0
          - name: B_0x1
            description: DMA request generator channel x enabled
            value: 1
      - name: GPOL
        description: "DMA request generator trigger polarity\nDefines the edge polarity of the selected trigger input"
        bitOffset: 17
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No event, i.e. no trigger detection nor generation.
            value: 0
          - name: B_0x1
            description: Rising edge
            value: 1
          - name: B_0x2
            description: Falling edge
            value: 2
          - name: B_0x3
            description: Rising and falling edges
            value: 3
      - name: GNBREQ
        description: "Number of DMA requests to be generated (minus 1)\nDefines the number of DMA requests to be generated after a trigger event. The actual number of generated DMA requests is GNBREQ +1.\nNote: This field must be written only when GE bit is disabled."
        bitOffset: 19
        bitWidth: 5
        access: read-write
  - name: RG3CR
    displayName: RG3CR
    description: Request generator channel 3 configuration register
    addressOffset: 268
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SIG_ID
        description: "Signal identification\nSelects the DMA request trigger input used for the channel x of the DMA request generator"
        bitOffset: 0
        bitWidth: 5
        access: read-write
      - name: OIE
        description: Trigger overrun interrupt enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Interrupt on a trigger overrun event occurrence is disabled
            value: 0
          - name: B_0x1
            description: Interrupt on a trigger overrun event occurrence is enabled
            value: 1
      - name: GE
        description: DMA request generator channel x enable
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DMA request generator channel x disabled
            value: 0
          - name: B_0x1
            description: DMA request generator channel x enabled
            value: 1
      - name: GPOL
        description: "DMA request generator trigger polarity\nDefines the edge polarity of the selected trigger input"
        bitOffset: 17
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No event, i.e. no trigger detection nor generation.
            value: 0
          - name: B_0x1
            description: Rising edge
            value: 1
          - name: B_0x2
            description: Falling edge
            value: 2
          - name: B_0x3
            description: Rising and falling edges
            value: 3
      - name: GNBREQ
        description: "Number of DMA requests to be generated (minus 1)\nDefines the number of DMA requests to be generated after a trigger event. The actual number of generated DMA requests is GNBREQ +1.\nNote: This field must be written only when GE bit is disabled."
        bitOffset: 19
        bitWidth: 5
        access: read-write
  - name: RGSR
    displayName: RGSR
    description: Request generator interrupt status register
    addressOffset: 320
    size: 32
    access: read-only
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: OF0
        description: "Trigger overrun event flag\nThe flag is set when a new trigger event occurs on DMA request generator channel x, before the request counter underrun (the internal request counter programmed via the GNBREQ field of the DMAMUX_RGxCR register).\nThe flag is cleared by writing 1 to the corresponding COFx bit in the DMAMUX_RGCFR register."
        bitOffset: 0
        bitWidth: 1
        access: read-only
      - name: OF1
        description: "Trigger overrun event flag\nThe flag is set when a new trigger event occurs on DMA request generator channel x, before the request counter underrun (the internal request counter programmed via the GNBREQ field of the DMAMUX_RGxCR register).\nThe flag is cleared by writing 1 to the corresponding COFx bit in the DMAMUX_RGCFR register."
        bitOffset: 1
        bitWidth: 1
        access: read-only
      - name: OF2
        description: "Trigger overrun event flag\nThe flag is set when a new trigger event occurs on DMA request generator channel x, before the request counter underrun (the internal request counter programmed via the GNBREQ field of the DMAMUX_RGxCR register).\nThe flag is cleared by writing 1 to the corresponding COFx bit in the DMAMUX_RGCFR register."
        bitOffset: 2
        bitWidth: 1
        access: read-only
      - name: OF3
        description: "Trigger overrun event flag\nThe flag is set when a new trigger event occurs on DMA request generator channel x, before the request counter underrun (the internal request counter programmed via the GNBREQ field of the DMAMUX_RGxCR register).\nThe flag is cleared by writing 1 to the corresponding COFx bit in the DMAMUX_RGCFR register."
        bitOffset: 3
        bitWidth: 1
        access: read-only
  - name: RGCFR
    displayName: RGCFR
    description: Request generator interrupt clear flag register
    addressOffset: 324
    size: 32
    access: write-only
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: COF0
        description: "Clear trigger overrun event flag\nWriting 1 in each bit clears the corresponding overrun flag OFx in the DMAMUX_RGSR register."
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: COF1
        description: "Clear trigger overrun event flag\nWriting 1 in each bit clears the corresponding overrun flag OFx in the DMAMUX_RGSR register."
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: COF2
        description: "Clear trigger overrun event flag\nWriting 1 in each bit clears the corresponding overrun flag OFx in the DMAMUX_RGSR register."
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: COF3
        description: "Clear trigger overrun event flag\nWriting 1 in each bit clears the corresponding overrun flag OFx in the DMAMUX_RGSR register."
        bitOffset: 3
        bitWidth: 1
        access: write-only
addressBlocks:
  - offset: 0
    size: 328
    usage: registers
interrupts:
  - name: INTR
    description: DMAMUX and DMA1 channel 4 and 5 interrupts
