# OSDT Weekly 2023-03-22 ç¬¬194æœŸ

ç‚¹å‡»ã€ŒæŸ¥çœ‹åŸæ–‡ã€è·³è½¬åˆ° GitHub ä¸Šå¯¹åº”æ–‡ä»¶ï¼Œé“¾æ¥å°±å¯ä»¥ç‚¹å‡»äº†ã€‚

### è¿‘æœŸæ´»åŠ¨

- EuroLLVM 2023 æŠ•ç¨¿å‡ºç»“æœäº†ï¼æ­å–œæ‰€æœ‰ä¸­äº†çš„å°ä¼™ä¼´ï¼

## ç¼–è¯‘ç¤¾åŒºçš„å…«å¦ä¿¡æ¯

- [C++ ä¸­æ–‡å‘¨åˆŠ ç¬¬105æœŸ](https://mp.weixin.qq.com/s/7Oeihc0DPXaCijUGdswjAQ)

### GCC

- Should -ffp-contract=off the default on GCC?
  https://gcc.gnu.org/pipermail/gcc-patches/2023-March/614083.html
  æ¼”åŒ–åˆ°è®¨è®ºç¨‹åºå‘˜æ˜¯å¦åº”è¯¥ç†Ÿæ‚‰language spec
  https://gcc.gnu.org/pipermail/gcc-patches/2023-March/614371.html

- AArch64 bfloat16 mangling
  https://gcc.gnu.org/pipermail/gcc-patches/2023-March/613705.html

- ä¼šè®®çºªè¦ RVV C Intrinsic Documentation Release Open Meeting
  https://docs.google.com/document/d/19UucISxO9yuQcQ5S30g7wn2wV5D-1z0fA0GKNVOuktI/edit

- Add notes for Go to gcc 12 and 13 changes file ï¼ˆGoè¯­è¨€ç‰¹æ€§åœ¨Gccç‰ˆæœ¬ä¸­çš„è¯´æ˜ï¼‰
  https://gcc.gnu.org/pipermail/gcc-patches/2023-March/614277.html

- [wwwdocs] Document support for znver4 in gcc-13/changes.html
  https://gcc.gnu.org/pipermail/gcc-patches/2023-March/614380.html


### Binutils/GDB

- [PATCH 0/5] Add support for aarch64-nto-qnx
  https://sourceware.org/pipermail/binutils/2023-March/126668.html

- [PATCHv2 0/4] AMD64 Displaced Stepping Fix
  https://sourceware.org/pipermail/gdb-patches/2023-March/198018.html

### GLIBC

- [RFC PATCH 00/34] The rest of the x86_64-gnu port
  https://sourceware.org/pipermail/libc-alpha/2023-March/146455.html

- [PATCH] LoongArch: Add get_rounding_mode.
  https://sourceware.org/pipermail/libc-alpha/2023-March/146183.html

- [PATCH] RFC: Provide a function to reset IFUNC PLTs
  https://sourceware.org/pipermail/libc-alpha/2023-March/146184.html

- [PATCH v8 0/11] implement dlmem() function
  https://sourceware.org/pipermail/libc-alpha/2023-March/146389.html

- [patch] aligned_alloc: conform to C17
  https://sourceware.org/pipermail/libc-alpha/2023-March/146397.html

### LLVM/Clang/LLDB/LLD


ä»¥ä¸‹å€¼å¾—å…³æ³¨çš„å†…å®¹æ¥è‡ªå°ç¼–9å·çš„æ•´ç†å’Œæ¨èï¼š

- æœ¬å‘¨ LLVM IR æ²¡æœ‰ä¿®æ”¹ã€‚

æœ¬èŠ‚å†…å®¹æ¥è‡ª [LLVM Weekly ç¬¬ 481 æœŸ](http://llvmweekly.org/issue/481)ï¼Œ
[Alex Bradbury](https://www.linkedin.com/in/alex-bradbury/) å¤§å“¥æŒç»­ç¨³å®šè¾“å‡ºã€‚

* æ’’èŠ±ï¼ LLVM 16.0.0 [was released](https://discourse.llvm.org/t/llvm-16-0-0-release/69326).  Congratulations and thank you to everyone involved. I've also written up a tour of some of the [RISC-V related changes in LLVM 16](https://muxup.com/2023q1/whats-new-for-risc-v-in-llvm-16).


* æˆ‘è®°å¾—å›½å†…æœ‰ä¼™ä¼´åœ¨åšåç¨‹ï¼š There was a discussion about [the status of coroutine support in Clang](https://discourse.llvm.org/t/rfc-could-we-mark-coroutines-as-unreleased-now/69220), specifically on whether the documentation should be updated to mark the status as "unreleased" rather than "incomplete". The main concern appears to be known issues on Windows.

* Nick Desaulniers shared an RFC on [improving Clang's middle and back end diagnostics](https://discourse.llvm.org/t/rfc-improving-clangs-middle-and-back-end-diagnostics/69261), nothing problems related to duplication in IR from ad-hoc debug info and a loss of context meaning diagnostics are hard to understand.

* H. Vetinari provided an update on pstl, [noting that work is underway to integrate it into libcxx](https://discourse.llvm.org/t/pstl-status/64690/3).

* æ–°åç«¯ï¼ Sebastian Perta started a discussion on [upstreaming an LLVM backend for the Renesas RL78 architecture](https://discourse.llvm.org/t/upstreaming-an-new-llvm-backend-for-renesas-rl78/69235).

* å“¦å¼ï¼ŒRVç‰¹æœ‰é—®é¢˜ï¼Ÿ In the RFC thread on resolving issues related RISC-V extension versioning, Philip Reames [shared a summary](https://discourse.llvm.org/t/rfc-resolving-issues-related-to-extension-versioning-in-risc-v/68472/8) of tentative consensus from meetings about the topic.

* CIRCTå›½å†…æœ‰ä¼™ä¼´åœ¨è·Ÿä¹ˆï¼Ÿ Andrew Butt posted a CIRCT RFC on [splitting the pipeline dialect and adding a representation for sequential loop scheduling](https://discourse.llvm.org/t/rfc-split-pipeline-dialect-and-add-representation-for-sequential-loop-scheduling/69294).

* å†è§ï¼š PassManagerBuilder was removed.
  [d623b2f](https://reviews.llvm.org/rGd623b2f95fd5).

* å“‡å¡ï¼š A performance improvement in BOLT reduced the time taken to process a small AArch64 binary on the patch author's machine from 2.7s down to 80ms.
  [4875e06](https://reviews.llvm.org/rG4875e0670926).


* è¯´ä¸å®šæ˜å¹´å°±èƒ½ç”¨ä¸Šäº†ï¼Ÿ Additional functions were enabled within LLVM's libc for RISC-V targets.
  [63ed8ab](https://reviews.llvm.org/rG63ed8ab4dbb3),
  [fe99de3](https://reviews.llvm.org/rGfe99de31d949),
  [1990ce7](https://reviews.llvm.org/rG1990ce74dcbd).



### QEMU (RISC-V)


- [PATCH] disas/riscv: Add support for XThead* instructions,
  https://lists.nongnu.org/archive/html/qemu-riscv/2023-03/msg00445.html

- [PATCH v2 00/32] tweaks and fixes for 8.0-rc1 (tests, plugins, docs),
  https://lists.nongnu.org/archive/html/qemu-riscv/2023-03/msg00448.html

- [PATCH v4 0/3] NUMA: Apply cluster-NUMA-node boundary for aarch64 and riscv machines,
  https://lists.nongnu.org/archive/html/qemu-riscv/2023-03/msg00486.html

- [PATCH for-8.1 v3 00/26] target/riscv: rework CPU extensions validation,
  https://lists.nongnu.org/archive/html/qemu-riscv/2023-03/msg00500.html

- [PATCH] target/riscv: Fix priv version dependency for vector and zfh,
  https://lists.nongnu.org/archive/html/qemu-riscv/2023-03/msg00535.html

- [PATCH v2] target/riscv: reduce overhead of MSTATUS_SUM change,
  https://lists.nongnu.org/archive/html/qemu-riscv/2023-03/msg00552.html

- [PATCH qemu v3] linux-user: Emulate /proc/cpuinfo output for riscv,
  https://lists.nongnu.org/archive/html/qemu-riscv/2023-03/msg00554.html

### RISC-V in China

- æœ¬å‘¨æ—¥æœ‰ã€ŒååŸç›¸èšã€æ´»åŠ¨ä¸Šæµ·ç«™meetupï¼Œä¸ç”¨ä¹°ç¥¨ç›´æ¥æ¥å°±è¡ŒğŸ‰

### RT-Thread ç¤¾åŒº

- é£å¹³æµªé™

### TVM / AI Compilers

- é£å¹³æµªé™ã€‚ä½†æ˜¯ AI é¢†åŸŸéƒ½è¢« GPT-4 æ€æ¡Œå­äº†ã€‚

### æœ¬å‘¨å·¥å…·é“¾å²—ä½

**å¾€æœŸç¤¾æ‹›åŠå®ä¹ ç”Ÿæ‹›è˜é•¿æœŸæœ‰æ•ˆã€‚**

- [å¼€æºå®ä¹ ï¼šç®—èƒ½ç§‘æŠ€æ‹›å‹ŸAIå¼€æºå·¥å…·é“¾å¼€å‘ï¼ˆTPU-MLIRé¡¹ç›®ï¼‰](https://mp.weixin.qq.com/s/IBJh0ip4k11PzIMZecsWSw)
- [DynamoRIO RISC-V ç§»æ¤å¼€å‘å®ä¹ ç”Ÿæ‹›è˜ï¼ˆPLCTå®éªŒå®¤ï¼‰](https://mp.weixin.qq.com/s/J_5TjT6DOqeOXJXQI5VQxw)
- [PLCTå®éªŒå®¤å¼€å§‹æ‹›å‹Ÿ Mono ç³»ç»Ÿå¼€å‘å®ä¹ ç”Ÿï¼Œè´Ÿè´£ RISC-V ç§»æ¤åŠä¼˜åŒ–](https://mp.weixin.qq.com/s/whEW7Hay1jIP1tBzIPay1A)
- [PLCTå®éªŒå®¤é•¿æœŸæ‹›å‹Ÿå®‰å“ç³»ç»Ÿï¼ˆAOSPï¼‰å¼€å‘å®ä¹ ç”Ÿï¼Œå‡çº§å’Œç»´æŠ¤ AOSP for RISC-V å¼€æºé¡¹ç›®](https://mp.weixin.qq.com/s/dJP2cEB1nex2inR5c-cJog)


### æœ¬å‘¨æ¨èé˜…è¯»

æœ¬å‘¨æ¨èï¼šã€Šä¸‹ä¸€ä¸ªä¸–ç•Œå·¥å‚ï¼šä¸­å›½ä¼ä¸šåœ¨éæ´²çš„åˆ›ä¸šæ•…äº‹ã€‹

ä½œè€…: [ç¾]å­™è¾•(Irene Yuan Sun)

è¯‘è€…: æ±Ÿçª ã€å”æ™“é˜³

æ¨èï¼š å°ç¼–1å·

è¿™æœ¬ä¹¦å¾ˆæœ‰æ„æ€çš„åœ°æ–¹ï¼Œé¦–å…ˆå°±åœ¨äºå‘æˆ‘æ‰“å¼€äº†ä¸€ä¸ªæˆ‘ä»æ¥æ²¡æœ‰ä½“éªŒè¿‡çš„ä¸–ç•Œï¼šåŸæ¥éæ´²é™¤äº†å¤§è‰åŸçš„åŠ¨ç‰©ï¼Œè¿˜æœ‰æ¯å¤©ç™¾ä¸‡å‡ºè´§é‡çš„è¶…å»‰ä»·å¡‘æ–™äººå­—æ‹–ã€‚åˆ»æ¿å°è±¡å’Œè‡ªå·±æƒ³è±¡åŠ›çš„åŒ®ä¹è¢«æœ¬ä¹¦ä½œè€…å¹½é»˜çš„ç¬”è§¦è½»è½»çš„æ’•å¼€ï¼Œç„¶åæ’’äº†ä¸€æŠŠèƒ¡æ¤’é¢ã€‚

å®Œå…¨ä¸åŒçš„äººç”Ÿã€‚å¯»æ‰¾æœºä¼šã€‚é€†å¢ƒä¸­å­˜æ´»ä¸‹æ¥ã€‚å®¶åº­ã€å®¶æ—ã€è€ä¹¡ä¹‹é—´ç›¸äº’å¸®æ‰¶çš„å¶ç„¶å’Œé‡è¦ã€‚é­”é¬¼éšè—äºç»†èŠ‚ä¹‹ä¸­ï¼Œè´¢å¯Œå’Œæœºé‡ä¹Ÿæ˜¯ã€‚æˆ‘å¹¶æ²¡æœ‰å…³æ³¨åˆ°éæ´²ç»æµå®è§‚çš„éƒ¨åˆ†ï¼Œæ›´å¤šçš„æ˜¯çœ‹åˆ°äº†å…¶ä¸­ä½œä¸ºä¸ªä½“çš„äººã€‚åŸæ¥çœŸçš„å¯ä»¥æœ‰é‚£ä¹ˆä¸åŒçš„ç”Ÿæ´»ã€‚å°ç¼–1å·å®Œå…¨æŠŠè¿™æœ¬ä¹¦å½“ä½œäº†äººç‰©ç¾¤åƒæ¥é˜…è¯»ï¼Œæ”¶è·äº†å¤§é‡çš„æ†§æ†¬ã€‚
