Jaume Abella , Antonio González, On Reducing Register Pressure and Energy in Multiple-Banked Register Files, Proceedings of the 21st International Conference on Computer Design, p.14, October 13-15, 2003
David H. Albonesi, Dynamic IPC/clock rate optimization, Proceedings of the 25th annual international symposium on Computer architecture, p.282-292, June 27-July 02, 1998, Barcelona, Spain[doi>10.1145/279358.279397]
Rajeev Balasubramonian , David Albonesi , Alper Buyuktosunoglu , Sandhya Dwarkadas, Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.245-257, December 2000, Monterey, California, USA[doi>10.1145/360128.360153]
Beyls, K. and D’Hollander, E. H. 2001. Reuse distance as a metric for cache behavior. In Proceedings of the IASTED Conference on Parallel and Distributed Computing and Systems. 617--662
Christopher M. Bishop, Pattern Recognition and Machine Learning (Information Science and Statistics), Springer-Verlag New York, Inc., Secaucus, NJ, 2006
Ramazan Bitirgen , Engin Ipek , Jose F. Martinez, Coordinated management of multiple interacting resources in chip multiprocessors: A machine learning approach, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.318-329, November 08-12, 2008[doi>10.1109/MICRO.2008.4771801]
David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339657]
Burger, D. and Austin, T. 1997. The simplescalar tool set, version 2.0. Tech. rep. TR-1342. University of Wisconsin.
Alper Buyuktosunoglu , David Albonesi , Stanley Schuster , David Brooks , Pradip Bose , Peter Cook, A circuit level implementation of an adaptive issue queue for power-aware microprocessors, Proceedings of the 11th Great Lakes symposium on VLSI, p.73-78, March 2001, West Lafayette, Indiana, USA[doi>10.1145/368122.368807]
Chang-Burm Cho , Wangyuan Zhang , Tao Li, Informed Microarchitecture Design Space Exploration Using Workload Dynamics, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.274-285, December 01-05, 2007[doi>10.1109/MICRO.2007.21]
Seungryul Choi , Donald Yeung, Learning-Based SMT Processor Resource Distribution via Hill-Climbing, Proceedings of the 33rd annual international symposium on Computer Architecture, p.239-251, June 17-21, 2006[doi>10.1109/ISCA.2006.25]
Ashutosh S. Dhodapkar , James E. Smith, Managing multi-configuration hardware via dynamic working set analysis, Proceedings of the 29th annual international symposium on Computer architecture, May 25-29, 2002, Anchorage, Alaska
Ashutosh S. Dhodapkar , James E. Smith, Comparing Program Phase Detection Techniques, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.217, December 03-05, 2003
Chen Ding , Yutao Zhong, Predicting whole-program locality through reuse distance analysis, Proceedings of the ACM SIGPLAN 2003 conference on Programming language design and implementation, June 09-11, 2003, San Diego, California, USA[doi>10.1145/781131.781159]
S. Dropsho , A. Buyuktosunoglu , R. Balasubramonian , D. H. Albonesi , S. Dwarkadas , G. Semeraro , G. Magklis , M. L. Scott, Integrating Adaptive On-Chip Storage Structures for Reduced Dynamic Power, University of Rochester, Rochester, NY, 2002
Christophe Dubach , Timothy Jones , Michael O'Boyle, Microarchitectural Design Space Exploration Using an Architecture-Centric Approach, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.262-271, December 01-05, 2007[doi>10.1109/MICRO.2007.26]
Christophe Dubach , Timothy M. Jones , Edwin V. Bonilla , Michael F. P. O'Boyle, A Predictive Model for Dynamic Microarchitectural Adaptivity Control, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.485-496, December 04-08, 2010[doi>10.1109/MICRO.2010.14]
Aristides Efthymiou , Jim D. Garside, Adaptive Pipeline Structures fo Speculation Control, Proceedings of the 9th International Symposium on Asynchronous Circuits and Systems, p.46, May 12-15, 2003
Daniele Folegnani , Antonio González, Energy-effective issue logic, Proceedings of the 28th annual international symposium on Computer architecture, p.230-239, June 30-July 04, 2001, Göteborg, Sweden[doi>10.1145/379240.379266]
A. Hartstein , Thomas R. Puzak, Optimum Power/Performance Pipeline Depth, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.117, December 03-05, 2003
John L. Henning, SPEC CPU2000: Measuring CPU Performance in the New Millennium, Computer, v.33 n.7, p.28-35, July 2000[doi>10.1109/2.869367]
Chung-Hsing Hsu , Ulrich Kremer, The design, implementation, and evaluation of a compiler algorithm for CPU energy reduction, Proceedings of the ACM SIGPLAN 2003 conference on Programming language design and implementation, June 09-11, 2003, San Diego, California, USA[doi>10.1145/781131.781137]
Michael C. Huang , Jose Renau , Josep Torrellas, Positional adaptation of processors: application to energy reduction, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859637]
Christopher J. Hughes , Jayanth Srinivasan , Sarita V. Adve, Saving energy with architectural and frequency adaptations for multimedia applications, Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, December 01-05, 2001, Austin, Texas
Engin Ïpek , Sally A. McKee , Rich Caruana , Bronis R. de Supinski , Martin Schulz, Efficiently exploring architectural design spaces via predictive modeling, Proceedings of the 12th international conference on Architectural support for programming languages and operating systems, October 21-25, 2006, San Jose, California, USA[doi>10.1145/1168857.1168882]
Engin Ipek , Meyrem Kirman , Nevin Kirman , Jose F. Martinez, Core fusion: accommodating software diversity in chip multiprocessors, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250686]
Canturk Isci , Gilberto Contreras , Margaret Martonosi, Live, Runtime Phase Monitoring and Prediction on Real Systems with Application to Dynamic Power Management, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.359-370, December 09-13, 2006[doi>10.1109/MICRO.2006.30]
Daniel A. Jiménez , Calvin Lin, Neural methods for dynamic branch prediction, ACM Transactions on Computer Systems (TOCS), v.20 n.4, p.369-397, November 2002[doi>10.1145/571637.571639]
P. J. Joseph , Kapil Vaswani , Matthew J. Thazhuthaveetil, A Predictive Performance Model for Superscalar Processors, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.161-170, December 09-13, 2006[doi>10.1109/MICRO.2006.6]
Vasileios Kontorinis , Amirali Shayan , Dean M. Tullsen , Rakesh Kumar, Reducing peak power with a table-driven adaptive processor core, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669137]
Benjamin C. Lee , David M. Brooks, Accurate and efficient regression modeling for microarchitectural performance and power prediction, Proceedings of the 12th international conference on Architectural support for programming languages and operating systems, October 21-25, 2006, San Jose, California, USA[doi>10.1145/1168857.1168881]
Benjamin C. Lee , David Brooks, Efficiency trends and limits from comprehensive microarchitectural adaptivity, Proceedings of the 13th international conference on Architectural support for programming languages and operating systems, March 01-05, 2008, Seattle, WA, USA[doi>10.1145/1346281.1346288]
Xiaoyao Liang , Gu-Yeon Wei , David Brooks, ReVIVaL: A Variation-Tolerant Architecture Using Voltage Interpolation and Variable Latency, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.191-202, June 21-25, 2008[doi>10.1109/ISCA.2008.27]
Ken Mai , Tim Paaske , Nuwan Jayasena , Ron Ho , William J. Dally , Mark Horowitz, Smart Memories: a modular reconfigurable architecture, Proceedings of the 27th annual international symposium on Computer architecture, p.161-171, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339673]
Dmitry Ponomarev , Gurhan Kucuk , Kanad Ghose, Reducing power requirements of instruction scheduling through dynamic allocation of multiple datapath resources, Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, December 01-05, 2001, Austin, Texas
Moinuddin K. Qureshi , Daniel N. Lynch , Onur Mutlu , Yale N. Patt, A Case for MLP-Aware Cache Replacement, Proceedings of the 33rd annual international symposium on Computer Architecture, p.167-178, June 17-21, 2006[doi>10.1109/ISCA.2006.5]
Royannez, P., Mair, H., Dahan, F., Wagner, M., Streeter, M., Bouetel, L., Blasquez, J., Clasen, H., Semino, G., Dong, J., Scott, D., Pitts, B., Raibaut, C., and Ko, U. 2005. 90nm low leakage SoC design techniques for wireless applications. In Proceedings of the IEEE International Solid-State Circuits Conference. 138--589.
Karthikeyan Sankaralingam , Ramadass Nagarajan , Haiming Liu , Changkyu Kim , Jaehyuk Huh , Doug Burger , Stephen W. Keckler , Charles R. Moore, Exploiting ILP, TLP, and DLP with the polymorphous TRIPS architecture, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859667]
Xipeng Shen , Yutao Zhong , Chen Ding, Locality phase prediction, Proceedings of the 11th international conference on Architectural support for programming languages and operating systems, October 07-13, 2004, Boston, MA, USA[doi>10.1145/1024393.1024414]
Timothy Sherwood , Suleyman Sair , Brad Calder, Phase tracking and prediction, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859657]
David Tarjan , Michael Boyer , Kevin Skadron, Federation: repurposing scalar cores for out-of-order instruction issue, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391666]
Tarjan, D., Thoziyoor, S., and Jouppi, N. P. 2006. Cacti 4.0. Tech. rep. HPL-2006-86. HP Laboratories, Palo Alto, CA.
Abhishek Tiwari , Smruti R. Sarangi , Josep Torrellas, ReCycle:: pipeline adaptation to tolerate process variation, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250703]
Qiang Wu , Margaret Martonosi , Douglas W. Clark , V. J. Reddi , Dan Connors , Youfeng Wu , Jin Lee , David Brooks, A Dynamic Compilation Framework for Controlling Microprocessor Energy and Performance, Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture, p.271-282, November 12-16, 2005, Barcelona, Spain[doi>10.1109/MICRO.2005.7]
