![12 10 2024_17 44 49_REC](https://github.com/user-attachments/assets/98f88fda-be84-44ca-9c71-7e6f03d98f7e)
Implementation of display encoder using verilog hdl. The above one is implemented in quartus prime
