for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_233> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_246> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_259> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_272> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_285> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_298> in unit <cc8ce1>.
Analyzing module <MUXCY_L>.
Analyzing module <XORCY>.
Analyzing module <MUXCY>.
Analyzing module <AND2B1>.
Analyzing module <FDCE>.
Analyzing module <VCC>.
Analyzing module <inst_decoder>.
Module <inst_decoder> is correct for synthesis.
 
Analyzing module <uart_baud>.
Module <uart_baud> is correct for synthesis.
 
Analyzing module <uart_rx>.
Module <uart_rx> is correct for synthesis.
 
Analyzing module <uart_tx>.
Module <uart_tx> is correct for synthesis.
 
Analyzing module <GND>.
Analyzing module <synclogic>.
Module <synclogic> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S0" for instance <ff_clksyn> in unit <synclogic>.
    Set user-defined property "INIT =  0" for instance <ff_clksyn> in unit <synclogic>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_4> in unit <synclogic>.
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <synclogic>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_6> in unit <synclogic>.
Analyzing module <FDC>.
Analyzing module <FMAP>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cc8ce1>.
    Related source file is cc8ce1.vf.
Unit <cc8ce1> synthesized.


Synthesizing Unit <cc24ce>.
    Related source file is cc24ce.vf.
WARNING:Xst:646 - Signal <ovf26> is assigned but never used.
Unit <cc24ce> synthesized.


Synthesizing Unit <synclogic>.
    Related source file is synclogic.vf.
Unit <synclogic> synthesized.


Synthesizing Unit <uart_tx>.
    Related source file is uart_tx.v.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit register for signal <data_buf>.
    Found 8-bit register for signal <datareg>.
    Found 1-bit register for signal <din_rdyreg>.
    Found 4-bit up counter for signal <sample_count>.
    Found 4-bit up counter for signal <shift_count>.
    Found 9 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  18 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <uart_tx> synthesized.


Synthesizing Unit <uart_rx>.
    Related source file is uart_rx.v.
WARNING:Xst:646 - Signal <dout_byte_temp<0>> is assigned but never used.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | enable (positive)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <dout_byte>.
    Found 4-bit up counter for signal <bit_count>.
    Found 10-bit register for signal <dout_byte_temp>.
    Found 4-bit up counter for signal <sample_count>.
    Found 3-bit register for signal <ser_in_reg>.
    Found 1-bit register for signal <start>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  22 D-type flip-flop(s).
Unit <uart_rx> synthesized.


Synthesizing Unit <uart_baud>.
    Related source file is uart_baud.v.
    Found 8-bit up counter for signal <cnt1>.
    Summary:
	inferred   1 Counter(s).
Unit <uart_baud> synthesized.


Synthesizing Unit <inst_decoder>.
    Related source file is inst_decoder.v.
WARNING:Xst:646 - Signal <data_reg<5>> is assigned but never used.
WARNING:Xst:646 - Signal <shift<5>> is assigned but never used.
    Found finite state machine <FSM_2> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 20                                             |
    | Inputs             | 9                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | res (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000000001                                    |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit register for signal <pkt_addr>.
    Found 4-bit comparator equal for signal <$n0025> created at line 209.
    Found 8-bit register for signal <data_reg>.
    Found 4-bit register for signal <dev_addr_reg>.
    Found 6-bit register for signal <shift>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <inst_decoder> synthesized.


Synthesizing Unit <counter32bit>.
    Related source file is counter32bit.vf.
Unit <counter32bit> synthesized.


Synthesizing Unit <DAC>.
    Related source file is DAC.v.
    Found 16x8-bit ROM for signal <dacinreg>.
    Found 8-bit tristate buffer for signal <dac_val>.
    Found 8-bit adder carry out for signal <$n0002>.
    Found 8-bit register for signal <Accum>.
    Found 4-bit up counter for signal <DACaddr>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   8 Tristate(s).
Unit <DAC> synthesized.


Synthesizing Unit <fpga_addr_out>.
    Related source file is fpga_addr_out.v.
    Found 8-bit tristate buffer for signal <dout>.
    Summary:
	inferred   8 Tristate(s).
Unit <fpga_addr_out> synthesized.


Synthesizing Unit <gen_sel_signals>.
    Related source file is gen_sel_signals.v.
WARNING:Xst:646 - Signal <sel_out<31:24>> is assigned but never used.
    Found 32x32-bit ROM for signal <sel_out>.
    Summary:
	inferred   1 ROM(s).
Unit <gen_sel_signals> synthesized.


Synthesizing Unit <testcounter>.
    Related source file is testcounter.v.
    Found 1-bit register for signal <testing>.
    Found 20-bit up counter for signal <test_cntr>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <testcounter> synthesized.


Synthesizing Unit <router>.
    Related source file is router.v.
    Found 1-bit tristate buffer for signal <tx_uc>.
    Found 1-bit 4-to-1 multiplexer for signal <tx_uc1>.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <router> synthesized.


Synthesizing Unit <clk_mul>.
    Related source file is clk_mul.vf.
Unit <clk_mul> synthesized.


Synthesizing Unit <chrono48_start>.
    Related source file is Chrono48_start.vf.
WARNING:Xst:653 - Signal <XLXN_154> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <testing> is assigned but never used.
WARNING:Xst:646 - Signal <uart_rdy> is assigned but never used.
Unit <chrono48_start> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# ROMs                             : 2
  16x8-bit ROM                     : 1
  32x32-bit ROM                    : 1
# Registers                        : 29
  1-bit register                   : 22
  5-bit register                   : 1
  8-bit register                   : 4
  9-bit register                   : 1
  4-bit register                   : 1
# Counters                         : 7
  4-bit up counter                 : 5
  8-bit up counter                 : 1
  20-bit up counter                : 1
# Multiplexers                     : 2
  2-to-1 multiplexer               : 1
  1-bit 4-to-1 multiplexer         : 1
# Tristates                        : 3
  1-bit tristate buffer            : 1
  8-bit tristate buffer            : 2
# Adders/Subtractors               : 1
  8-bit adder carry out            : 1
# Comparators                      : 1
  4-bit comparator equal           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Selecting encoding for FSM_2 ...
Optimizing FSM <FSM_2> on signal <cstate> with one-hot encoding.
Selecting encoding for FSM_1 ...
Optimizing FSM <FSM_1> on signal <state> with one-hot encoding.
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <data_reg_5> is unconnected in block <inst_decoder>.
WARNING:Xst:1291 - FF/Latch <testing> is unconnected in block <XLXI_85>.
WARNING:Xst:1291 - FF/Latch <dout_byte_5> is unconnected in block <XLXI_108>.

Optimizing unit <chrono48_start> ...

Optimizing unit <DAC> ...

Optimizing unit <inst_decoder> ...

Optimizing unit <uart_baud> ...

Optimizing unit <uart_rx> ...

Optimizing unit <synclogic> ...

Optimizing unit <cc8ce1> ...

Optimizing unit <testcounter> ...

Optimizing unit <cc24ce> ...

Optimizing unit <uart_tx> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
INFO:Xst:1730 - Xst has found some RLOC properties in element XLXI_122 which is instantiated several times. To handle this constraint Xst will add the property "hu_set XLXI_122" on each element with RLOC.
WARNING:Xst:1291 - FF/Latch <XLXI_108_dout_byte_5> is unconnected in block <chrono48_start>.
WARNING:Xst:1291 - FF/Latch <XLXI_85_testing> is unconnected in block <chrono48_start>.
Building and optimizing final netlist ...
WARNING:Xst:1291 - FF/Latch <XLXI_100_Accum_0> is unconnected in block <chrono48_start>.
Found area constraint ratio of 100 (+ 5) on block chrono48_start, actual ratio is 5.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                     126  out of   2352     5%  
 Number of Slice Flip Flops:           171  out of   4704     3%  
 Number of 4 input LUTs:               180  out of   4704     3%  
 Number of bonded IOBs:                 23  out of    144    15%  
 Number of TBUFs:                       16  out of   2352     0%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | Clock_Mul_XLXI_1:CLK2X+Clock_Mul_XLXI_2:CLK2X| 36    |
clk                                | IBUFG                  | 127   |
out_pulse(XLXI_120/XLXI_5:O)       | NONE(*)(XLXI_120/XLXI_4)| 1     |
XLXI_106_cstate_FFd3:Q             | NONE                   | 4     |
XLXI_108_startbitsync(XLXI_108__n00091:O)| NONE(*)(XLXI_108_start)| 1     |
XLXI_122_out_pulse(XLXI_122_XLXI_5:O)| NONE(*)(XLXI_122_XLXI_4)| 1     |
XLXI_106_cstate_FFd6:Q             | NONE                   | 1     |
-----------------------------------+------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 28.584ns (Maximum Frequency: 34.985MHz)
   Minimum input arrival time before clock: 3.699ns
   Maximum output required time after clock: 13.676ns
   Maximum combinational path delay: 13.473ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd d:\tdc48start_20140624/_ngo -uc
chrono48_start.ucf -p xc2s200-pq208-6 chrono48_start.ngc chrono48_start.ngd 

Reading NGO file "D:/TDC48Start_20140624/chrono48_start.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "chrono48_start.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive 'XLXI_122_ff_clksyn' has unconnected output
   pin
WARNING:NgdBuild:454 - logical net 'XLXI_102_XLXI_1/CO' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   2

Total memory usage is 38988 kilobytes

Writing NGD file "chrono48_start.ngd" ...

Writing NGDBUILD log file "chrono48_start.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   11
Logic Utilization:
  Number of Slice Flip Flops:       162 out of  4,704    3%
  Number of 4 input LUTs:           133 out of  4,704    2%
Logic Distribution:
    Number of occupied Slices:                         129 out of  2,352    5%
    Number of Slices containing only related logic:    129 out of    129  100%
    Number of Slices containing unrelated logic:         0 out of    129    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          189 out of  4,704    4%
      Number used as logic:                       133
      Number used as a route-thru:                 56
   Number of bonded IOBs:            22 out of    140   15%
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                1 out of      4   25%
   Number of DLLs:                    2 out of      4   50%

   Number of RPM macros:            2
Total equivalent gate count for design:  16,559
Additional JTAG gate count for IOBs:  1,104
Peak Memory Usage:  66 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "chrono48_start_map.mrp" for details.
Completed process "Map".

Mapping Module chrono48_start . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx on -o chrono48_start_map.ncd chrono48_start.ngd chrono48_start.pcf
Mapping Module chrono48_start: DONE



Started process "Place & Route".





Constraints file: chrono48_start.pcf

Loading device database for application Par from file "chrono48_start_map.ncd".
   "chrono48_start" is an NCD, version 2.38, device xc2s200, package pq208,
speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            22 out of 140    15%
      Number of LOCed External IOBs   21 out of 22     95%

   Number of SLICEs                  129 out of 2352    5%

   Number of DLLs                      2 out of 4      50%
   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989c13) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
....
Phase 5.8 (Checksum:a0fe28) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file chrono48_start.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 783 unrouted;       REAL time: 0 secs 

Phase 2: 672 unrouted;       REAL time: 9 secs 

Phase 3: 157 unrouted;       REAL time: 9 secs 

Phase 4: 0 unrouted;       REAL time: 9 secs 

Total REAL time to Router completion: 9 secs 
Total CPU time to Router completion: 9 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|         clk100mhz          |  Global  |   16   |  0.077     |  0.541      |
+----------------------------+----------+--------+------------+-------------+
|          clk25mhz          |Low-Skew  |   79   |  0.796     |  4.532      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_106_cstate_FFd3    |Low-Skew  |    4   |  0.053     |  4.626      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_120/out_pulse          |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_106_cstate_FFd6    |   Local  |    2   |  0.000     |  0.728      |
+----------------------------+----------+--------+------------+-------------+
|   XLXI_108_startbitsync    |   Local  |    1   |  0.000     |  0.709      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_122_out_pulse          |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 10 secs 
Total CPU time to PAR completion: 9 secs 

Peak Memory Usage:  63 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file chrono48_start.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Jul 15 09:22:04 2014
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module chrono48_start . . .
PAR command line: par -w -intstyle ise -ol std -t 1 chrono48_start_map.ncd chrono48_start.ncd chrono48_start.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "router.v"
Module <router> compiled
No errors in compilation
Analysis of file <router.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <router>.
Module <router> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <router>.
    Related source file is router.v.
    Found 1-bit tristate buffer for signal <tx_uc>.
    Found 1-bit 4-to-1 multiplexer for signal <tx_uc1>.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <router> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multiplexers                     : 1
  1-bit 4-to-1 multiplexer         : 1
# Tristates                        : 1
  1-bit tristate buffer            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <router> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block router, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       4  out of   2352     0%  
 Number of 4 input LUTs:                 7  out of   4704     0%  
 Number of bonded IOBs:                 13  out of    144     9%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 9.008ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

Release 6.1i - spl2sym G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:15 - Bus "dout(7:0)" is connected to too many source pins
   and/or IO Ports. A Wired Or connection will be used
WARNING:DesignEntry:13 - Net "uart_rdy" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:11 - Net "XLXN_154" is connected to load pins and/or IO
   Port, but there is no source pin or IO Port connected to it
WARNING:DesignEntry:13 - Net "testing" is connected to source pins and/or IO
   ports while there is no load pin connected to it
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "clk_mul.vf"
Module <clk_mul> compiled
Compiling source file "testcounter.v"
Module <testcounter> compiled
Compiling source file "router.v"
Module <router> compiled
Compiling source file "gen_sel_signals.v"
Module <gen_sel_signals> compiled
Compiling source file "fpga_addr_out.v"
Module <fpga_addr_out> compiled
Compiling source file "DAC.v"
Module <DAC> compiled
Compiling source file "cc8ce1.vf"
Module <cc8ce1> compiled
Compiling source file "cc24ce.vf"
Module <cc24ce> compiled
Compiling source file "counter32bit.vf"
Module <counter32bit> compiled
Compiling source file "inst_decoder.v"
Compiling source file "uart_baud.v"
Module <inst_decoder> compiled
Module <uart_baud> compiled
Compiling source file "uart_rx.v"
Module <uart_rx> compiled
Compiling source file "uart_tx.v"
Module <uart_tx> compiled
Compiling source file "synclogic.vf"
Module <synclogic> compiled
Compiling source file "Chrono48_start.vf"
Module <chrono48_start> compiled
No errors in compilation
Analysis of file <chrono48_start.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <chrono48_start>.
WARNING:Xst:852 - Chrono48_start.vf line 102: Unconnected input port 'test_pulse' of instance 'XLXI_122' is tied to GND.
Module <chrono48_start> is correct for synthesis.
 
    Set user-defined property "RLOC_ORIGIN =  R27C7" for instance <XLXI_120> in unit <chrono48_start>.
Analyzing module <clk_mul>.
Module <clk_mul> is correct for synthesis.
 
    Set user-defined property "LOC =  dll0" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "LOC =  dll1" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf0" for instance <XLXI_4> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf1" for instance <XLXI_5> in unit <clk_mul>.
Analyzing module <CLKDLL>.
Analyzing module <IBUFG>.
Analyzing module <BUFG>.
Analyzing module <INV>.
Analyzing module <IBUF>.
Analyzing module <OBUF_F_24>.
Analyzing module <router>.
Module <router> is correct for synthesis.
 
Analyzing module <OBUF>.
Analyzing module <testcounter>.
Module <testcounter> is correct for synthesis.
 
Analyzing module <OR2>.
Analyzing module <gen_sel_signals>.
Module <gen_sel_signals> is correct for synthesis.
 
Analyzing module <fpga_addr_out>.
Module <fpga_addr_out> is correct for synthesis.
 
Analyzing module <DAC>.
Module <DAC> is correct for synthesis.
 
Analyzing module <counter32bit>.
Module <counter32bit> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_1> in unit <counter32bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_5> in unit <counter32bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_9> in unit <counter32bit>.
Analyzing module <cc24ce>.
Module <cc24ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_2> in unit <cc24ce>.
    Set user-defined property "RLOC =  R4C0" for instance <XLXI_3> in unit <cc24ce>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_4> in unit <cc24ce>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_7> in unit <cc24ce>.
Analyzing module <cc8ce1>.
Module <cc8ce1> is correct for synthesis.
 
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_4> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_26> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_233> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_246> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_259> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_272> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_285> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_298> in unit <cc8ce1>.
Analyzing module <MUXCY_L>.
Analyzing module <XORCY>.
Analyzing module <MUXCY>.
Analyzing module <AND2B1>.
Analyzing module <FDCE>.
Analyzing module <VCC>.
Analyzing module <inst_decoder>.
Module <inst_decoder> is correct for synthesis.
 
Analyzing module <uart_baud>.
Module <uart_baud> is correct for synthesis.
 
Analyzing module <uart_rx>.
Module <uart_rx> is correct for synthesis.
 
Analyzing module <uart_tx>.
Module <uart_tx> is correct for synthesis.
 
Analyzing module <GND>.
Analyzing module <synclogic>.
Module <synclogic> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S0" for instance <ff_clksyn> in unit <synclogic>.
    Set user-defined property "INIT =  0" for instance <ff_clksyn> in unit <synclogic>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_4> in unit <synclogic>.
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <synclogic>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_6> in unit <synclogic>.
Analyzing module <FDC>.
Analyzing module <FMAP>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cc8ce1>.
    Related source file is cc8ce1.vf.
Unit <cc8ce1> synthesized.


Synthesizing Unit <cc24ce>.
    Related source file is cc24ce.vf.
WARNING:Xst:646 - Signal <ovf26> is assigned but never used.
Unit <cc24ce> synthesized.


Synthesizing Unit <synclogic>.
    Related source file is synclogic.vf.
Unit <synclogic> synthesized.


Synthesizing Unit <uart_tx>.
    Related source file is uart_tx.v.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit register for signal <data_buf>.
    Found 8-bit register for signal <datareg>.
    Found 1-bit register for signal <din_rdyreg>.
    Found 4-bit up counter for signal <sample_count>.
    Found 4-bit up counter for signal <shift_count>.
    Found 9 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  18 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <uart_tx> synthesized.


Synthesizing Unit <uart_rx>.
    Related source file is uart_rx.v.
WARNING:Xst:646 - Signal <dout_byte_temp<0>> is assigned but never used.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | enable (positive)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <dout_byte>.
    Found 4-bit up counter for signal <bit_count>.
    Found 10-bit register for signal <dout_byte_temp>.
    Found 4-bit up counter for signal <sample_count>.
    Found 3-bit register for signal <ser_in_reg>.
    Found 1-bit register for signal <start>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  22 D-type flip-flop(s).
Unit <uart_rx> synthesized.


Synthesizing Unit <uart_baud>.
    Related source file is uart_baud.v.
    Found 8-bit up counter for signal <cnt1>.
    Summary:
	inferred   1 Counter(s).
Unit <uart_baud> synthesized.


Synthesizing Unit <inst_decoder>.
    Related source file is inst_decoder.v.
WARNING:Xst:646 - Signal <data_reg<5>> is assigned but never used.
WARNING:Xst:646 - Signal <shift<5>> is assigned but never used.
    Found finite state machine <FSM_2> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 20                                             |
    | Inputs             | 9                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | res (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000000001                                    |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit register for signal <pkt_addr>.
    Found 4-bit comparator equal for signal <$n0025> created at line 209.
    Found 8-bit register for signal <data_reg>.
    Found 4-bit register for signal <dev_addr_reg>.
    Found 6-bit register for signal <shift>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <inst_decoder> synthesized.


Synthesizing Unit <counter32bit>.
    Related source file is counter32bit.vf.
Unit <counter32bit> synthesized.


Synthesizing Unit <DAC>.
    Related source file is DAC.v.
    Found 16x8-bit ROM for signal <dacinreg>.
    Found 8-bit tristate buffer for signal <dac_val>.
    Found 8-bit adder carry out for signal <$n0002>.
    Found 8-bit register for signal <Accum>.
    Found 4-bit up counter for signal <DACaddr>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   8 Tristate(s).
Unit <DAC> synthesized.


Synthesizing Unit <fpga_addr_out>.
    Related source file is fpga_addr_out.v.
    Found 8-bit tristate buffer for signal <dout>.
    Summary:
	inferred   8 Tristate(s).
Unit <fpga_addr_out> synthesized.


Synthesizing Unit <gen_sel_signals>.
    Related source file is gen_sel_signals.v.
WARNING:Xst:646 - Signal <sel_out<31:24>> is assigned but never used.
    Found 32x32-bit ROM for signal <sel_out>.
    Summary:
	inferred   1 ROM(s).
Unit <gen_sel_signals> synthesized.


Synthesizing Unit <testcounter>.
    Related source file is testcounter.v.
    Found 1-bit register for signal <testing>.
    Found 20-bit up counter for signal <test_cntr>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <testcounter> synthesized.


Synthesizing Unit <router>.
    Related source file is router.v.
    Found 1-bit tristate buffer for signal <tx_uc>.
    Found 1-bit 4-to-1 multiplexer for signal <tx_uc1>.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <router> synthesized.


Synthesizing Unit <clk_mul>.
    Related source file is clk_mul.vf.
Unit <clk_mul> synthesized.


Synthesizing Unit <chrono48_start>.
    Related source file is Chrono48_start.vf.
WARNING:Xst:653 - Signal <XLXN_154> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <testing> is assigned but never used.
WARNING:Xst:646 - Signal <uart_rdy> is assigned but never used.
Unit <chrono48_start> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# ROMs                             : 2
  16x8-bit ROM                     : 1
  32x32-bit ROM                    : 1
# Registers                        : 29
  1-bit register                   : 22
  5-bit register                   : 1
  8-bit register                   : 4
  9-bit register                   : 1
  4-bit register                   : 1
# Counters                         : 7
  4-bit up counter                 : 5
  8-bit up counter                 : 1
  20-bit up counter                : 1
# Multiplexers                     : 2
  2-to-1 multiplexer               : 1
  1-bit 4-to-1 multiplexer         : 1
# Tristates                        : 3
  1-bit tristate buffer            : 1
  8-bit tristate buffer            : 2
# Adders/Subtractors               : 1
  8-bit adder carry out            : 1
# Comparators                      : 1
  4-bit comparator equal           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Selecting encoding for FSM_2 ...
Optimizing FSM <FSM_2> on signal <cstate> with one-hot encoding.
Selecting encoding for FSM_1 ...
Optimizing FSM <FSM_1> on signal <state> with one-hot encoding.
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <data_reg_5> is unconnected in block <inst_decoder>.
WARNING:Xst:1291 - FF/Latch <testing> is unconnected in block <XLXI_85>.
WARNING:Xst:1291 - FF/Latch <dout_byte_5> is unconnected in block <XLXI_108>.

Optimizing unit <chrono48_start> ...

Optimizing unit <DAC> ...

Optimizing unit <inst_decoder> ...

Optimizing unit <uart_baud> ...

Optimizing unit <uart_rx> ...

Optimizing unit <synclogic> ...

Optimizing unit <cc8ce1> ...

Optimizing unit <testcounter> ...

Optimizing unit <cc24ce> ...

Optimizing unit <uart_tx> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
INFO:Xst:1730 - Xst has found some RLOC properties in element XLXI_122 which is instantiated several times. To handle this constraint Xst will add the property "hu_set XLXI_122" on each element with RLOC.
WARNING:Xst:1291 - FF/Latch <XLXI_108_dout_byte_5> is unconnected in block <chrono48_start>.
WARNING:Xst:1291 - FF/Latch <XLXI_85_testing> is unconnected in block <chrono48_start>.
Building and optimizing final netlist ...
WARNING:Xst:1291 - FF/Latch <XLXI_100_Accum_0> is unconnected in block <chrono48_start>.
Found area constraint ratio of 100 (+ 5) on block chrono48_start, actual ratio is 5.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                     126  out of   2352     5%  
 Number of Slice Flip Flops:           171  out of   4704     3%  
 Number of 4 input LUTs:               180  out of   4704     3%  
 Number of bonded IOBs:                 23  out of    144    15%  
 Number of TBUFs:                       16  out of   2352     0%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | Clock_Mul_XLXI_1:CLK2X+Clock_Mul_XLXI_2:CLK2X| 36    |
clk                                | IBUFG                  | 127   |
out_pulse(XLXI_120/XLXI_5:O)       | NONE(*)(XLXI_120/XLXI_4)| 1     |
XLXI_106_cstate_FFd3:Q             | NONE                   | 4     |
XLXI_108_startbitsync(XLXI_108__n00091:O)| NONE(*)(XLXI_108_start)| 1     |
XLXI_122_out_pulse(XLXI_122_XLXI_5:O)| NONE(*)(XLXI_122_XLXI_4)| 1     |
XLXI_106_cstate_FFd6:Q             | NONE                   | 1     |
-----------------------------------+------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 28.584ns (Maximum Frequency: 34.985MHz)
   Minimum input arrival time before clock: 3.699ns
   Maximum output required time after clock: 13.676ns
   Maximum combinational path delay: 13.473ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd d:\tdc48start_20140624/_ngo -uc
chrono48_start.ucf -p xc2s200-pq208-6 chrono48_start.ngc chrono48_start.ngd 

Reading NGO file "D:/TDC48Start_20140624/chrono48_start.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "chrono48_start.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive 'XLXI_122_ff_clksyn' has unconnected output
   pin
WARNING:NgdBuild:454 - logical net 'XLXI_102_XLXI_1/CO' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   2

Total memory usage is 38988 kilobytes

Writing NGD file "chrono48_start.ngd" ...

Writing NGDBUILD log file "chrono48_start.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   11
Logic Utilization:
  Number of Slice Flip Flops:       162 out of  4,704    3%
  Number of 4 input LUTs:           133 out of  4,704    2%
Logic Distribution:
    Number of occupied Slices:                         129 out of  2,352    5%
    Number of Slices containing only related logic:    129 out of    129  100%
    Number of Slices containing unrelated logic:         0 out of    129    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          189 out of  4,704    4%
      Number used as logic:                       133
      Number used as a route-thru:                 56
   Number of bonded IOBs:            22 out of    140   15%
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                1 out of      4   25%
   Number of DLLs:                    2 out of      4   50%

   Number of RPM macros:            2
Total equivalent gate count for design:  16,559
Additional JTAG gate count for IOBs:  1,104
Peak Memory Usage:  66 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "chrono48_start_map.mrp" for details.
Completed process "Map".

Mapping Module chrono48_start . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx on -o chrono48_start_map.ncd chrono48_start.ngd chrono48_start.pcf
Mapping Module chrono48_start: DONE



Started process "Place & Route".





Constraints file: chrono48_start.pcf

Loading device database for application Par from file "chrono48_start_map.ncd".
   "chrono48_start" is an NCD, version 2.38, device xc2s200, package pq208,
speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            22 out of 140    15%
      Number of LOCed External IOBs   21 out of 22     95%

   Number of SLICEs                  129 out of 2352    5%

   Number of DLLs                      2 out of 4      50%
   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989c13) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
....
Phase 5.8 (Checksum:a0fe28) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file chrono48_start.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 783 unrouted;       REAL time: 0 secs 

Phase 2: 672 unrouted;       REAL time: 9 secs 

Phase 3: 157 unrouted;       REAL time: 9 secs 

Phase 4: 0 unrouted;       REAL time: 9 secs 

Total REAL time to Router completion: 9 secs 
Total CPU time to Router completion: 9 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|         clk100mhz          |  Global  |   16   |  0.077     |  0.541      |
+----------------------------+----------+--------+------------+-------------+
|          clk25mhz          |Low-Skew  |   79   |  0.796     |  4.532      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_106_cstate_FFd3    |Low-Skew  |    4   |  0.053     |  4.626      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_120/out_pulse          |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_106_cstate_FFd6    |   Local  |    2   |  0.000     |  0.728      |
+----------------------------+----------+--------+------------+-------------+
|   XLXI_108_startbitsync    |   Local  |    1   |  0.000     |  0.709      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_122_out_pulse          |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 9 secs 
Total CPU time to PAR completion: 9 secs 

Peak Memory Usage:  63 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file chrono48_start.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Jul 15 10:36:09 2014
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module chrono48_start . . .
PAR command line: par -w -intstyle ise -ol std -t 1 chrono48_start_map.ncd chrono48_start.ncd chrono48_start.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd d:\tdc48start_20140624/_ngo -uc
chrono48_start.ucf -p xc2s200-pq208-6 chrono48_start.ngc chrono48_start.ngd 

Reading NGO file "D:/TDC48Start_20140624/chrono48_start.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "chrono48_start.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive 'XLXI_122_ff_clksyn' has unconnected output
   pin
WARNING:NgdBuild:454 - logical net 'XLXI_102_XLXI_1/CO' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   2

Total memory usage is 38988 kilobytes

Writing NGD file "chrono48_start.ngd" ...

Writing NGDBUILD log file "chrono48_start.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   11
Logic Utilization:
  Number of Slice Flip Flops:       162 out of  4,704    3%
  Number of 4 input LUTs:           133 out of  4,704    2%
Logic Distribution:
    Number of occupied Slices:                         129 out of  2,352    5%
    Number of Slices containing only related logic:    129 out of    129  100%
    Number of Slices containing unrelated logic:         0 out of    129    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          189 out of  4,704    4%
      Number used as logic:                       133
      Number used as a route-thru:                 56
   Number of bonded IOBs:            22 out of    140   15%
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                1 out of      4   25%
   Number of DLLs:                    2 out of      4   50%

   Number of RPM macros:            2
Total equivalent gate count for design:  16,559
Additional JTAG gate count for IOBs:  1,104
Peak Memory Usage:  66 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "chrono48_start_map.mrp" for details.
Completed process "Map".

Mapping Module chrono48_start . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx on -o chrono48_start_map.ncd chrono48_start.ngd chrono48_start.pcf
Mapping Module chrono48_start: DONE



Started process "Place & Route".





Constraints file: chrono48_start.pcf

Loading device database for application Par from file "chrono48_start_map.ncd".
   "chrono48_start" is an NCD, version 2.38, device xc2s200, package pq208,
speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            22 out of 140    15%
      Number of LOCed External IOBs   21 out of 22     95%

   Number of SLICEs                  129 out of 2352    5%

   Number of DLLs                      2 out of 4      50%
   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989c13) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
....
Phase 5.8 (Checksum:a1178c) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file chrono48_start.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 783 unrouted;       REAL time: 0 secs 

Phase 2: 672 unrouted;       REAL time: 9 secs 

Phase 3: 140 unrouted;       REAL time: 9 secs 

Phase 4: 0 unrouted;       REAL time: 9 secs 

Total REAL time to Router completion: 9 secs 
Total CPU time to Router completion: 9 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|         clk100mhz          |  Global  |   16   |  0.074     |  0.541      |
+----------------------------+----------+--------+------------+-------------+
|          clk25mhz          |Low-Skew  |   79   |  0.683     |  4.446      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_106_cstate_FFd3    |Low-Skew  |    4   |  0.053     |  4.625      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_120/out_pulse          |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_106_cstate_FFd6    |   Local  |    2   |  0.000     |  0.880      |
+----------------------------+----------+--------+------------+-------------+
|   XLXI_108_startbitsync    |   Local  |    1   |  0.000     |  0.720      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_122_out_pulse          |   Local  |    1   |  0.000     |  0.560      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 10 secs 
Total CPU time to PAR completion: 9 secs 

Peak Memory Usage:  63 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file chrono48_start.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Jul 15 10:48:01 2014
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module chrono48_start . . .
PAR command line: par -w -intstyle ise -ol std -t 1 chrono48_start_map.ncd chrono48_start.ncd chrono48_start.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:15 - Bus "dout(7:0)" is connected to too many source pins
   and/or IO Ports. A Wired Or connection will be used
WARNING:DesignEntry:13 - Net "uart_rdy" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:11 - Net "XLXN_154" is connected to load pins and/or IO
   Port, but there is no source pin or IO Port connected to it
WARNING:DesignEntry:13 - Net "testing" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "tst_stop_pulse" is connected to source pins and/or
   IO ports while there is no load pin connected to it
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "clk_mul.vf"
Module <clk_mul> compiled
Compiling source file "testcounter.v"
Module <testcounter> compiled
Compiling source file "router.v"
Module <router> compiled
Compiling source file "gen_sel_signals.v"
Module <gen_sel_signals> compiled
Compiling source file "fpga_addr_out.v"
Module <fpga_addr_out> compiled
Compiling source file "DAC.v"
Module <DAC> compiled
Compiling source file "cc8ce1.vf"
Module <cc8ce1> compiled
Compiling source file "cc24ce.vf"
Module <cc24ce> compiled
Compiling source file "counter32bit.vf"
Module <counter32bit> compiled
Compiling source file "inst_decoder.v"
Compiling source file "uart_baud.v"
Module <inst_decoder> compiled
Module <uart_baud> compiled
Compiling source file "uart_rx.v"
Module <uart_rx> compiled
Compiling source file "uart_tx.v"
Module <uart_tx> compiled
Compiling source file "synclogic.vf"
Module <synclogic> compiled
Compiling source file "Chrono48_start.vf"
Module <chrono48_start> compiled
No errors in compilation
Analysis of file <chrono48_start.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <chrono48_start>.
WARNING:Xst:852 - Chrono48_start.vf line 102: Unconnected input port 'test_pulse' of instance 'XLXI_122' is tied to GND.
Module <chrono48_start> is correct for synthesis.
 
    Set user-defined property "RLOC_ORIGIN =  R27C7" for instance <XLXI_120> in unit <chrono48_start>.
Analyzing module <clk_mul>.
Module <clk_mul> is correct for synthesis.
 
    Set user-defined property "LOC =  dll0" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "LOC =  dll1" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf0" for instance <XLXI_4> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf1" for instance <XLXI_5> in unit <clk_mul>.
Analyzing module <CLKDLL>.
Analyzing module <IBUFG>.
Analyzing module <BUFG>.
Analyzing module <INV>.
Analyzing module <IBUF>.
Analyzing module <OBUF_F_24>.
Analyzing module <router>.
Module <router> is correct for synthesis.
 
Analyzing module <OBUF>.
Analyzing module <testcounter>.
Module <testcounter> is correct for synthesis.
 
Analyzing module <OR2>.
Analyzing module <gen_sel_signals>.
Module <gen_sel_signals> is correct for synthesis.
 
Analyzing module <fpga_addr_out>.
Module <fpga_addr_out> is correct for synthesis.
 
Analyzing module <DAC>.
Module <DAC> is correct for synthesis.
 
Analyzing module <counter32bit>.
Module <counter32bit> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_1> in unit <counter32bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_5> in unit <counter32bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_9> in unit <counter32bit>.
Analyzing module <cc24ce>.
Module <cc24ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_2> in unit <cc24ce>.
    Set user-defined property "RLOC =  R4C0" for instance <XLXI_3> in unit <cc24ce>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_4> in unit <cc24ce>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_7> in unit <cc24ce>.
Analyzing module <cc8ce1>.
Module <cc8ce1> is correct for synthesis.
 
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_4> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_26> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_233> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_246> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_259> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_272> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_285> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_298> in unit <cc8ce1>.
Analyzing module <MUXCY_L>.
Analyzing module <XORCY>.
Analyzing module <MUXCY>.
Analyzing module <AND2B1>.
Analyzing module <FDCE>.
Analyzing module <VCC>.
Analyzing module <inst_decoder>.
Module <inst_decoder> is correct for synthesis.
 
Analyzing module <uart_baud>.
Module <uart_baud> is correct for synthesis.
 
Analyzing module <uart_rx>.
Module <uart_rx> is correct for synthesis.
 
Analyzing module <uart_tx>.
Module <uart_tx> is correct for synthesis.
 
Analyzing module <GND>.
Analyzing module <synclogic>.
Module <synclogic> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S0" for instance <ff_clksyn> in unit <synclogic>.
    Set user-defined property "INIT =  0" for instance <ff_clksyn> in unit <synclogic>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_4> in unit <synclogic>.
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <synclogic>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_6> in unit <synclogic>.
Analyzing module <FDC>.
Analyzing module <FMAP>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cc8ce1>.
    Related source file is cc8ce1.vf.
Unit <cc8ce1> synthesized.


Synthesizing Unit <cc24ce>.
    Related source file is cc24ce.vf.
WARNING:Xst:646 - Signal <ovf26> is assigned but never used.
Unit <cc24ce> synthesized.


Synthesizing Unit <synclogic>.
    Related source file is synclogic.vf.
Unit <synclogic> synthesized.


Synthesizing Unit <uart_tx>.
    Related source file is uart_tx.v.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit register for signal <data_buf>.
    Found 8-bit register for signal <datareg>.
    Found 1-bit register for signal <din_rdyreg>.
    Found 4-bit up counter for signal <sample_count>.
    Found 4-bit up counter for signal <shift_count>.
    Found 9 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  18 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <uart_tx> synthesized.


Synthesizing Unit <uart_rx>.
    Related source file is uart_rx.v.
WARNING:Xst:646 - Signal <dout_byte_temp<0>> is assigned but never used.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | enable (positive)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <dout_byte>.
    Found 4-bit up counter for signal <bit_count>.
    Found 10-bit register for signal <dout_byte_temp>.
    Found 4-bit up counter for signal <sample_count>.
    Found 3-bit register for signal <ser_in_reg>.
    Found 1-bit register for signal <start>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  22 D-type flip-flop(s).
Unit <uart_rx> synthesized.


Synthesizing Unit <uart_baud>.
    Related source file is uart_baud.v.
    Found 8-bit up counter for signal <cnt1>.
    Summary:
	inferred   1 Counter(s).
Unit <uart_baud> synthesized.


Synthesizing Unit <inst_decoder>.
    Related source file is inst_decoder.v.
WARNING:Xst:646 - Signal <data_reg<5>> is assigned but never used.
WARNING:Xst:646 - Signal <shift<5>> is assigned but never used.
    Found finite state machine <FSM_2> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 20                                             |
    | Inputs             | 9                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | res (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000000001                                    |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit register for signal <pkt_addr>.
    Found 4-bit comparator equal for signal <$n0025> created at line 209.
    Found 8-bit register for signal <data_reg>.
    Found 4-bit register for signal <dev_addr_reg>.
    Found 6-bit register for signal <shift>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <inst_decoder> synthesized.


Synthesizing Unit <counter32bit>.
    Related source file is counter32bit.vf.
Unit <counter32bit> synthesized.


Synthesizing Unit <DAC>.
    Related source file is DAC.v.
    Found 16x8-bit ROM for signal <dacinreg>.
    Found 8-bit tristate buffer for signal <dac_val>.
    Found 8-bit adder carry out for signal <$n0002>.
    Found 8-bit register for signal <Accum>.
    Found 4-bit up counter for signal <DACaddr>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   8 Tristate(s).
Unit <DAC> synthesized.


Synthesizing Unit <fpga_addr_out>.
    Related source file is fpga_addr_out.v.
    Found 8-bit tristate buffer for signal <dout>.
    Summary:
	inferred   8 Tristate(s).
Unit <fpga_addr_out> synthesized.


Synthesizing Unit <gen_sel_signals>.
    Related source file is gen_sel_signals.v.
WARNING:Xst:646 - Signal <sel_out<31:24>> is assigned but never used.
    Found 32x32-bit ROM for signal <sel_out>.
    Summary:
	inferred   1 ROM(s).
Unit <gen_sel_signals> synthesized.


Synthesizing Unit <testcounter>.
    Related source file is testcounter.v.
    Found 1-bit register for signal <testing>.
    Found 20-bit up counter for signal <test_cntr>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <testcounter> synthesized.


Synthesizing Unit <router>.
    Related source file is router.v.
    Found 1-bit tristate buffer for signal <tx_uc>.
    Found 1-bit 4-to-1 multiplexer for signal <tx_uc1>.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <router> synthesized.


Synthesizing Unit <clk_mul>.
    Related source file is clk_mul.vf.
Unit <clk_mul> synthesized.


Synthesizing Unit <chrono48_start>.
    Related source file is Chrono48_start.vf.
WARNING:Xst:646 - Signal <tst_stop_pulse> is assigned but never used.
WARNING:Xst:653 - Signal <XLXN_154> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <testing> is assigned but never used.
WARNING:Xst:646 - Signal <uart_rdy> is assigned but never used.
Unit <chrono48_start> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# ROMs                             : 2
  16x8-bit ROM                     : 1
  32x32-bit ROM                    : 1
# Registers                        : 29
  1-bit register                   : 22
  5-bit register                   : 1
  8-bit register                   : 4
  9-bit register                   : 1
  4-bit register                   : 1
# Counters                         : 7
  4-bit up counter                 : 5
  8-bit up counter                 : 1
  20-bit up counter                : 1
# Multiplexers                     : 2
  2-to-1 multiplexer               : 1
  1-bit 4-to-1 multiplexer         : 1
# Tristates                        : 3
  1-bit tristate buffer            : 1
  8-bit tristate buffer            : 2
# Adders/Subtractors               : 1
  8-bit adder carry out            : 1
# Comparators                      : 1
  4-bit comparator equal           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Selecting encoding for FSM_2 ...
Optimizing FSM <FSM_2> on signal <cstate> with one-hot encoding.
Selecting encoding for FSM_1 ...
Optimizing FSM <FSM_1> on signal <state> with one-hot encoding.
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <data_reg_5> is unconnected in block <inst_decoder>.
WARNING:Xst:1291 - FF/Latch <testing> is unconnected in block <XLXI_85>.
WARNING:Xst:1291 - FF/Latch <dout_byte_5> is unconnected in block <XLXI_108>.

Optimizing unit <chrono48_start> ...

Optimizing unit <DAC> ...

Optimizing unit <inst_decoder> ...

Optimizing unit <uart_baud> ...

Optimizing unit <uart_rx> ...

Optimizing unit <synclogic> ...

Optimizing unit <cc8ce1> ...

Optimizing unit <testcounter> ...

Optimizing unit <cc24ce> ...

Optimizing unit <uart_tx> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
INFO:Xst:1730 - Xst has found some RLOC properties in element XLXI_122 which is instantiated several times. To handle this constraint Xst will add the property "hu_set XLXI_122" on each element with RLOC.
WARNING:Xst:1291 - FF/Latch <XLXI_108_dout_byte_5> is unconnected in block <chrono48_start>.
WARNING:Xst:1291 - FF/Latch <XLXI_85_testing> is unconnected in block <chrono48_start>.
Building and optimizing final netlist ...
WARNING:Xst:1291 - FF/Latch <XLXI_100_Accum_0> is unconnected in block <chrono48_start>.
Found area constraint ratio of 100 (+ 5) on block chrono48_start, actual ratio is 5.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                     126  out of   2352     5%  
 Number of Slice Flip Flops:           171  out of   4704     3%  
 Number of 4 input LUTs:               181  out of   4704     3%  
 Number of bonded IOBs:                 24  out of    144    16%  
 Number of TBUFs:                       16  out of   2352     0%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | Clock_Mul_XLXI_1:CLK2X+Clock_Mul_XLXI_2:CLK2X| 36    |
clk                                | IBUFG                  | 127   |
out_pulse(XLXI_120/XLXI_5:O)       | NONE(*)(XLXI_120/XLXI_4)| 1     |
XLXI_106_cstate_FFd3:Q             | NONE                   | 4     |
XLXI_108_startbitsync(XLXI_108__n00091:O)| NONE(*)(XLXI_108_start)| 1     |
XLXI_122_out_pulse(XLXI_122_XLXI_5:O)| NONE(*)(XLXI_122_XLXI_4)| 1     |
XLXI_106_cstate_FFd6:Q             | NONE                   | 1     |
-----------------------------------+------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 28.584ns (Maximum Frequency: 34.985MHz)
   Minimum input arrival time before clock: 3.699ns
   Maximum output required time after clock: 13.676ns
   Maximum combinational path delay: 13.473ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd d:\tdc48start_20140624/_ngo -uc
chrono48_start.ucf -p xc2s200-pq208-6 chrono48_start.ngc chrono48_start.ngd 

Reading NGO file "D:/TDC48Start_20140624/chrono48_start.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "chrono48_start.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive 'XLXI_122_ff_clksyn' has unconnected output
   pin
WARNING:NgdBuild:454 - logical net 'XLXI_102_XLXI_1/CO' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   2

Total memory usage is 38988 kilobytes

Writing NGD file "chrono48_start.ngd" ...

Writing NGDBUILD log file "chrono48_start.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   10
Logic Utilization:
  Number of Slice Flip Flops:       161 out of  4,704    3%
  Number of 4 input LUTs:           132 out of  4,704    2%
Logic Distribution:
    Number of occupied Slices:                         128 out of  2,352    5%
    Number of Slices containing only related logic:    128 out of    128  100%
    Number of Slices containing unrelated logic:         0 out of    128    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          188 out of  4,704    3%
      Number used as logic:                       132
      Number used as a route-thru:                 56
   Number of bonded IOBs:            22 out of    140   15%
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                1 out of      4   25%
   Number of DLLs:                    2 out of      4   50%

   Number of RPM macros:            2
Total equivalent gate count for design:  16,545
Additional JTAG gate count for IOBs:  1,104
Peak Memory Usage:  66 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "chrono48_start_map.mrp" for details.
Completed process "Map".

Mapping Module chrono48_start . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx on -o chrono48_start_map.ncd chrono48_start.ngd chrono48_start.pcf
Mapping Module chrono48_start: DONE



Started process "Place & Route".





Constraints file: chrono48_start.pcf

Loading device database for application Par from file "chrono48_start_map.ncd".
   "chrono48_start" is an NCD, version 2.38, device xc2s200, package pq208,
speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            22 out of 140    15%
      Number of LOCed External IOBs   21 out of 22     95%

   Number of SLICEs                  128 out of 2352    5%

   Number of DLLs                      2 out of 4      50%
   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989c07) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
...
Phase 5.8 (Checksum:a10274) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file chrono48_start.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 777 unrouted;       REAL time: 0 secs 

Phase 2: 666 unrouted;       REAL time: 9 secs 

Phase 3: 158 unrouted;       REAL time: 9 secs 

Phase 4: 0 unrouted;       REAL time: 9 secs 

Total REAL time to Router completion: 10 secs 
Total CPU time to Router completion: 9 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|         clk100mhz          |  Global  |   16   |  0.080     |  0.539      |
+----------------------------+----------+--------+------------+-------------+
|          clk25mhz          |Low-Skew  |   79   |  0.602     |  4.728      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_120/out_pulse          |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_106_cstate_FFd3    |   Local  |    4   |  0.063     |  3.159      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_106_cstate_FFd6    |   Local  |    2   |  0.000     |  0.738      |
+----------------------------+----------+--------+------------+-------------+
|   XLXI_108_startbitsync    |   Local  |    1   |  0.000     |  0.724      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 10 secs 
Total CPU time to PAR completion: 9 secs 

Peak Memory Usage:  63 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file chrono48_start.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Jul 15 11:05:58 2014
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module chrono48_start . . .
PAR command line: par -w -intstyle ise -ol std -t 1 chrono48_start_map.ncd chrono48_start.ncd chrono48_start.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:15 - Bus "dout(7:0)" is connected to too many source pins
   and/or IO Ports. A Wired Or connection will be used
WARNING:DesignEntry:13 - Net "uart_rdy" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:11 - Net "XLXN_154" is connected to load pins and/or IO
   Port, but there is no source pin or IO Port connected to it
WARNING:DesignEntry:13 - Net "testing" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "tst_stop_pulse" is connected to source pins and/or
   IO ports while there is no load pin connected to it
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "clk_mul.vf"
Module <clk_mul> compiled
Compiling source file "testcounter.v"
Module <testcounter> compiled
Compiling source file "router.v"
Module <router> compiled
Compiling source file "gen_sel_signals.v"
Module <gen_sel_signals> compiled
Compiling source file "fpga_addr_out.v"
Module <fpga_addr_out> compiled
Compiling source file "DAC.v"
Module <DAC> compiled
Compiling source file "cc8ce1.vf"
Module <cc8ce1> compiled
Compiling source file "cc24ce.vf"
Module <cc24ce> compiled
Compiling source file "counter32bit.vf"
Module <counter32bit> compiled
Compiling source file "inst_decoder.v"
Compiling source file "uart_baud.v"
Module <inst_decoder> compiled
Module <uart_baud> compiled
Compiling source file "uart_rx.v"
Module <uart_rx> compiled
Compiling source file "uart_tx.v"
Module <uart_tx> compiled
Compiling source file "synclogic.vf"
Module <synclogic> compiled
Compiling source file "Chrono48_start.vf"
Module <chrono48_start> compiled
No errors in compilation
Analysis of file <chrono48_start.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <chrono48_start>.
WARNING:Xst:852 - Chrono48_start.vf line 109: Unconnected input port 'test_pulse' of instance 'XLXI_122' is tied to GND.
Module <chrono48_start> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <chrono48_start>.
    Set user-defined property "RLOC_ORIGIN =  R27C7" for instance <XLXI_120> in unit <chrono48_start>.
Analyzing module <clk_mul>.
Module <clk_mul> is correct for synthesis.
 
    Set user-defined property "LOC =  dll0" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "LOC =  dll1" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf0" for instance <XLXI_4> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf1" for instance <XLXI_5> in unit <clk_mul>.
Analyzing module <CLKDLL>.
Analyzing module <IBUFG>.
Analyzing module <BUFG>.
Analyzing module <INV>.
Analyzing module <FDC>.
Analyzing module <IBUF>.
Analyzing module <OBUF_F_24>.
Analyzing module <router>.
Module <router> is correct for synthesis.
 
Analyzing module <OBUF>.
Analyzing module <testcounter>.
Module <testcounter> is correct for synthesis.
 
Analyzing module <OR2>.
Analyzing module <gen_sel_signals>.
Module <gen_sel_signals> is correct for synthesis.
 
Analyzing module <fpga_addr_out>.
Module <fpga_addr_out> is correct for synthesis.
 
Analyzing module <DAC>.
Module <DAC> is correct for synthesis.
 
Analyzing module <counter32bit>.
Module <counter32bit> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_1> in unit <counter32bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_5> in unit <counter32bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_9> in unit <counter32bit>.
Analyzing module <cc24ce>.
Module <cc24ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_2> in unit <cc24ce>.
    Set user-defined property "RLOC =  R4C0" for instance <XLXI_3> in unit <cc24ce>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_4> in unit <cc24ce>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_7> in unit <cc24ce>.
Analyzing module <cc8ce1>.
Module <cc8ce1> is correct for synthesis.
 
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_4> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_26> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_233> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_246> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_259> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_272> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_285> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_298> in unit <cc8ce1>.
Analyzing module <MUXCY_L>.
Analyzing module <XORCY>.
Analyzing module <MUXCY>.
Analyzing module <AND2B1>.
Analyzing module <FDCE>.
Analyzing module <inst_decoder>.
Module <inst_decoder> is correct for synthesis.
 
Analyzing module <uart_baud>.
Module <uart_baud> is correct for synthesis.
 
Analyzing module <uart_rx>.
Module <uart_rx> is correct for synthesis.
 
Analyzing module <uart_tx>.
Module <uart_tx> is correct for synthesis.
 
Analyzing module <GND>.
Analyzing module <synclogic>.
Module <synclogic> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S0" for instance <ff_clksyn> in unit <synclogic>.
    Set user-defined property "INIT =  0" for instance <ff_clksyn> in unit <synclogic>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_4> in unit <synclogic>.
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <synclogic>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_6> in unit <synclogic>.
Analyzing module <FMAP>.
Analyzing module <VCC>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cc8ce1>.
    Related source file is cc8ce1.vf.
Unit <cc8ce1> synthesized.


Synthesizing Unit <cc24ce>.
    Related source file is cc24ce.vf.
WARNING:Xst:646 - Signal <ovf26> is assigned but never used.
Unit <cc24ce> synthesized.


Synthesizing Unit <synclogic>.
    Related source file is synclogic.vf.
Unit <synclogic> synthesized.


Synthesizing Unit <uart_tx>.
    Related source file is uart_tx.v.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit register for signal <data_buf>.
    Found 8-bit register for signal <datareg>.
    Found 1-bit register for signal <din_rdyreg>.
    Found 4-bit up counter for signal <sample_count>.
    Found 4-bit up counter for signal <shift_count>.
    Found 9 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  18 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <uart_tx> synthesized.


Synthesizing Unit <uart_rx>.
    Related source file is uart_rx.v.
WARNING:Xst:646 - Signal <dout_byte_temp<0>> is assigned but never used.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | enable (positive)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <dout_byte>.
    Found 4-bit up counter for signal <bit_count>.
    Found 10-bit register for signal <dout_byte_temp>.
    Found 4-bit up counter for signal <sample_count>.
    Found 3-bit register for signal <ser_in_reg>.
    Found 1-bit register for signal <start>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  22 D-type flip-flop(s).
Unit <uart_rx> synthesized.


Synthesizing Unit <uart_baud>.
    Related source file is uart_baud.v.
    Found 8-bit up counter for signal <cnt1>.
    Summary:
	inferred   1 Counter(s).
Unit <uart_baud> synthesized.


Synthesizing Unit <inst_decoder>.
    Related source file is inst_decoder.v.
WARNING:Xst:646 - Signal <data_reg<5>> is assigned but never used.
WARNING:Xst:646 - Signal <shift<5>> is assigned but never used.
    Found finite state machine <FSM_2> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 20                                             |
    | Inputs             | 9                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | res (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000000001                                    |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit register for signal <pkt_addr>.
    Found 4-bit comparator equal for signal <$n0025> created at line 209.
    Found 8-bit register for signal <data_reg>.
    Found 4-bit register for signal <dev_addr_reg>.
    Found 6-bit register for signal <shift>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <inst_decoder> synthesized.


Synthesizing Unit <counter32bit>.
    Related source file is counter32bit.vf.
Unit <counter32bit> synthesized.


Synthesizing Unit <DAC>.
    Related source file is DAC.v.
    Found 16x8-bit ROM for signal <dacinreg>.
    Found 8-bit tristate buffer for signal <dac_val>.
    Found 8-bit adder carry out for signal <$n0002>.
    Found 8-bit register for signal <Accum>.
    Found 4-bit up counter for signal <DACaddr>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   8 Tristate(s).
Unit <DAC> synthesized.


Synthesizing Unit <fpga_addr_out>.
    Related source file is fpga_addr_out.v.
    Found 8-bit tristate buffer for signal <dout>.
    Summary:
	inferred   8 Tristate(s).
Unit <fpga_addr_out> synthesized.


Synthesizing Unit <gen_sel_signals>.
    Related source file is gen_sel_signals.v.
WARNING:Xst:646 - Signal <sel_out<31:24>> is assigned but never used.
    Found 32x32-bit ROM for signal <sel_out>.
    Summary:
	inferred   1 ROM(s).
Unit <gen_sel_signals> synthesized.


Synthesizing Unit <testcounter>.
    Related source file is testcounter.v.
    Found 1-bit register for signal <testing>.
    Found 20-bit up counter for signal <test_cntr>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <testcounter> synthesized.


Synthesizing Unit <router>.
    Related source file is router.v.
    Found 1-bit tristate buffer for signal <tx_uc>.
    Found 1-bit 4-to-1 multiplexer for signal <tx_uc1>.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <router> synthesized.


Synthesizing Unit <clk_mul>.
    Related source file is clk_mul.vf.
Unit <clk_mul> synthesized.


Synthesizing Unit <chrono48_start>.
    Related source file is Chrono48_start.vf.
WARNING:Xst:646 - Signal <tst_stop_pulse> is assigned but never used.
WARNING:Xst:653 - Signal <XLXN_154> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <testing> is assigned but never used.
WARNING:Xst:646 - Signal <uart_rdy> is assigned but never used.
Unit <chrono48_start> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# ROMs                             : 2
  16x8-bit ROM                     : 1
  32x32-bit ROM                    : 1
# Registers                        : 29
  1-bit register                   : 22
  5-bit register                   : 1
  8-bit register                   : 4
  9-bit register                   : 1
  4-bit register                   : 1
# Counters                         : 7
  4-bit up counter                 : 5
  8-bit up counter                 : 1
  20-bit up counter                : 1
# Multiplexers                     : 2
  2-to-1 multiplexer               : 1
  1-bit 4-to-1 multiplexer         : 1
# Tristates                        : 3
  1-bit tristate buffer            : 1
  8-bit tristate buffer            : 2
# Adders/Subtractors               : 1
  8-bit adder carry out            : 1
# Comparators                      : 1
  4-bit comparator equal           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Selecting encoding for FSM_2 ...
Optimizing FSM <FSM_2> on signal <cstate> with one-hot encoding.
Selecting encoding for FSM_1 ...
Optimizing FSM <FSM_1> on signal <state> with one-hot encoding.
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <data_reg_5> is unconnected in block <inst_decoder>.
WARNING:Xst:1291 - FF/Latch <testing> is unconnected in block <XLXI_85>.
WARNING:Xst:1291 - FF/Latch <dout_byte_5> is unconnected in block <XLXI_108>.

Optimizing unit <chrono48_start> ...

Optimizing unit <DAC> ...

Optimizing unit <inst_decoder> ...

Optimizing unit <uart_baud> ...

Optimizing unit <uart_rx> ...

Optimizing unit <synclogic> ...

Optimizing unit <cc8ce1> ...

Optimizing unit <testcounter> ...

Optimizing unit <cc24ce> ...

Optimizing unit <uart_tx> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
INFO:Xst:1730 - Xst has found some RLOC properties in element XLXI_122 which is instantiated several times. To handle this constraint Xst will add the property "hu_set XLXI_122" on each element with RLOC.
WARNING:Xst:1291 - FF/Latch <XLXI_108_dout_byte_5> is unconnected in block <chrono48_start>.
WARNING:Xst:1291 - FF/Latch <XLXI_85_testing> is unconnected in block <chrono48_start>.
Building and optimizing final netlist ...
WARNING:Xst:1291 - FF/Latch <XLXI_100_Accum_0> is unconnected in block <chrono48_start>.
Found area constraint ratio of 100 (+ 5) on block chrono48_start, actual ratio is 5.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                     127  out of   2352     5%  
 Number of Slice Flip Flops:           172  out of   4704     3%  
 Number of 4 input LUTs:               181  out of   4704     3%  
 Number of bonded IOBs:                 24  out of    144    16%  
 Number of TBUFs:                       16  out of   2352     0%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
cmd_dev_sel(XLXI_106_Mcompar__n0025_AEB54:O)| NONE(*)(XLXI_4)        | 1     |
clk                                | Clock_Mul_XLXI_1:CLK2X+Clock_Mul_XLXI_2:CLK2X| 36    |
clk                                | IBUFG                  | 127   |
out_pulse(XLXI_120/XLXI_5:O)       | NONE(*)(XLXI_120/XLXI_4)| 1     |
XLXI_106_cstate_FFd3:Q             | NONE                   | 4     |
XLXI_108_startbitsync(XLXI_108__n00091:O)| NONE(*)(XLXI_108_start)| 1     |
XLXI_122_out_pulse(XLXI_122_XLXI_5:O)| NONE(*)(XLXI_122_XLXI_4)| 1     |
XLXI_106_cstate_FFd6:Q             | NONE                   | 1     |
-----------------------------------+------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 28.584ns (Maximum Frequency: 34.985MHz)
   Minimum input arrival time before clock: 3.699ns
   Maximum output required time after clock: 13.676ns
   Maximum combinational path delay: 13.473ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd d:\tdc48start_20140624/_ngo -uc
chrono48_start.ucf -p xc2s200-pq208-6 chrono48_start.ngc chrono48_start.ngd 

Reading NGO file "D:/TDC48Start_20140624/chrono48_start.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "chrono48_start.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive 'XLXI_122_ff_clksyn' has unconnected output
   pin
WARNING:NgdBuild:454 - logical net 'XLXI_102_XLXI_1/CO' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   2

Total memory usage is 38988 kilobytes

Writing NGD file "chrono48_start.ngd" ...

Writing NGDBUILD log file "chrono48_start.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   11
Logic Utilization:
  Number of Slice Flip Flops:       161 out of  4,704    3%
  Number of 4 input LUTs:           132 out of  4,704    2%
Logic Distribution:
    Number of occupied Slices:                         129 out of  2,352    5%
    Number of Slices containing only related logic:    129 out of    129  100%
    Number of Slices containing unrelated logic:         0 out of    129    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          188 out of  4,704    3%
      Number used as logic:                       132
      Number used as a route-thru:                 56
   Number of bonded IOBs:            22 out of    140   15%
      IOB Flip Flops:                               1
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                1 out of      4   25%
   Number of DLLs:                    2 out of      4   50%

   Number of RPM macros:            2
Total equivalent gate count for design:  16,553
Additional JTAG gate count for IOBs:  1,104
Peak Memory Usage:  66 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "chrono48_start_map.mrp" for details.
Completed process "Map".

Mapping Module chrono48_start . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx on -o chrono48_start_map.ncd chrono48_start.ngd chrono48_start.pcf
Mapping Module chrono48_start: DONE



Started process "Place & Route".





Constraints file: chrono48_start.pcf

Loading device database for application Par from file "chrono48_start_map.ncd".
   "chrono48_start" is an NCD, version 2.38, device xc2s200, package pq208,
speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            22 out of 140    15%
      Number of LOCed External IOBs   21 out of 22     95%

   Number of SLICEs                  129 out of 2352    5%

   Number of DLLs                      2 out of 4      50%
   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989c13) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
....
Phase 5.8 (Checksum:a12425) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file chrono48_start.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 777 unrouted;       REAL time: 0 secs 

Phase 2: 666 unrouted;       REAL time: 9 secs 

Phase 3: 130 unrouted;       REAL time: 10 secs 

Phase 4: 0 unrouted;       REAL time: 10 secs 

Total REAL time to Router completion: 10 secs 
Total CPU time to Router completion: 9 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|         clk100mhz          |  Global  |   16   |  0.075     |  0.539      |
+----------------------------+----------+--------+------------+-------------+
|          clk25mhz          |Low-Skew  |   79   |  1.095     |  4.988      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_120/out_pulse          |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_106_cstate_FFd3    |   Local  |    4   |  0.062     |  3.152      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_106_cstate_FFd6    |   Local  |    2   |  0.000     |  0.898      |
+----------------------------+----------+--------+------------+-------------+
|   XLXI_108_startbitsync    |   Local  |    1   |  0.000     |  0.560      |
+----------------------------+----------+--------+------------+-------------+
|       cmd_dev_sel          |   Local  |    1   |  0.000     |  0.566      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 10 secs 
Total CPU time to PAR completion: 9 secs 

Peak Memory Usage:  63 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file chrono48_start.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Jul 15 11:19:07 2014
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module chrono48_start . . .
PAR command line: par -w -intstyle ise -ol std -t 1 chrono48_start_map.ncd chrono48_start.ncd chrono48_start.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd d:\tdc48start_20140624/_ngo -uc
chrono48_start.ucf -p xc2s200-pq208-6 chrono48_start.ngc chrono48_start.ngd 

Reading NGO file "D:/TDC48Start_20140624/chrono48_start.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "chrono48_start.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive 'XLXI_122_ff_clksyn' has unconnected output
   pin
WARNING:NgdBuild:454 - logical net 'XLXI_102_XLXI_1/CO' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   2

Total memory usage is 38988 kilobytes

Writing NGD file "chrono48_start.ngd" ...

Writing NGDBUILD log file "chrono48_start.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   11
Logic Utilization:
  Number of Slice Flip Flops:       161 out of  4,704    3%
  Number of 4 input LUTs:           132 out of  4,704    2%
Logic Distribution:
    Number of occupied Slices:                         129 out of  2,352    5%
    Number of Slices containing only related logic:    129 out of    129  100%
    Number of Slices containing unrelated logic:         0 out of    129    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          188 out of  4,704    3%
      Number used as logic:                       132
      Number used as a route-thru:                 56
   Number of bonded IOBs:            22 out of    140   15%
      IOB Flip Flops:                               1
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                1 out of      4   25%
   Number of DLLs:                    2 out of      4   50%

   Number of RPM macros:            2
Total equivalent gate count for design:  16,553
Additional JTAG gate count for IOBs:  1,104
Peak Memory Usage:  66 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "chrono48_start_map.mrp" for details.
Completed process "Map".

Mapping Module chrono48_start . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx on -o chrono48_start_map.ncd chrono48_start.ngd chrono48_start.pcf
Mapping Module chrono48_start: DONE



Started process "Place & Route".





Constraints file: chrono48_start.pcf

Loading device database for application Par from file "chrono48_start_map.ncd".
   "chrono48_start" is an NCD, version 2.38, device xc2s200, package pq208,
speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            22 out of 140    15%
      Number of LOCed External IOBs   21 out of 22     95%

   Number of SLICEs                  129 out of 2352    5%

   Number of DLLs                      2 out of 4      50%
   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989c13) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
....
Phase 5.8 (Checksum:a10b70) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file chrono48_start.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 777 unrouted;       REAL time: 0 secs 

Phase 2: 666 unrouted;       REAL time: 9 secs 

Phase 3: 134 unrouted;       REAL time: 9 secs 

Phase 4: 0 unrouted;       REAL time: 10 secs 

Total REAL time to Router completion: 10 secs 
Total CPU time to Router completion: 9 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|         clk100mhz          |  Global  |   16   |  0.075     |  0.539      |
+----------------------------+----------+--------+------------+-------------+
|          clk25mhz          |Low-Skew  |   79   |  0.627     |  4.352      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_120/out_pulse          |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_106_cstate_FFd3    |   Local  |    4   |  0.090     |  3.182      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_106_cstate_FFd6    |   Local  |    2   |  0.000     |  0.856      |
+----------------------------+----------+--------+------------+-------------+
|   XLXI_108_startbitsync    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|       cmd_dev_sel          |   Local  |    1   |  0.000     |  1.168      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 10 secs 
Total CPU time to PAR completion: 9 secs 

Peak Memory Usage:  63 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file chrono48_start.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Jul 15 11:21:17 2014
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module chrono48_start . . .
PAR command line: par -w -intstyle ise -ol std -t 1 chrono48_start_map.ncd chrono48_start.ncd chrono48_start.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd d:\tdc48start_20140624/_ngo -uc
chrono48_start.ucf -p xc2s200-pq208-6 chrono48_start.ngc chrono48_start.ngd 

Reading NGO file "D:/TDC48Start_20140624/chrono48_start.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "chrono48_start.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive 'XLXI_122_ff_clksyn' has unconnected output
   pin
WARNING:NgdBuild:454 - logical net 'XLXI_102_XLXI_1/CO' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   2

Total memory usage is 38988 kilobytes

Writing NGD file "chrono48_start.ngd" ...

Writing NGDBUILD log file "chrono48_start.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   11
Logic Utilization:
  Number of Slice Flip Flops:       161 out of  4,704    3%
  Number of 4 input LUTs:           132 out of  4,704    2%
Logic Distribution:
    Number of occupied Slices:                         129 out of  2,352    5%
    Number of Slices containing only related logic:    129 out of    129  100%
    Number of Slices containing unrelated logic:         0 out of    129    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          188 out of  4,704    3%
      Number used as logic:                       132
      Number used as a route-thru:                 56
   Number of bonded IOBs:            22 out of    140   15%
      IOB Flip Flops:                               1
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                1 out of      4   25%
   Number of DLLs:                    2 out of      4   50%

   Number of RPM macros:            2
Total equivalent gate count for design:  16,553
Additional JTAG gate count for IOBs:  1,104
Peak Memory Usage:  66 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "chrono48_start_map.mrp" for details.
Completed process "Map".

Mapping Module chrono48_start . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx on -o chrono48_start_map.ncd chrono48_start.ngd chrono48_start.pcf
Mapping Module chrono48_start: DONE



Started process "Place & Route".





Constraints file: chrono48_start.pcf

Loading device database for application Par from file "chrono48_start_map.ncd".
   "chrono48_start" is an NCD, version 2.38, device xc2s200, package pq208,
speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            22 out of 140    15%
      Number of LOCed External IOBs   21 out of 22     95%

   Number of SLICEs                  129 out of 2352    5%

   Number of DLLs                      2 out of 4      50%
   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989c13) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
....
Phase 5.8 (Checksum:a10b70) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file chrono48_start.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 777 unrouted;       REAL time: 0 secs 

Phase 2: 666 unrouted;       REAL time: 9 secs 

Phase 3: 134 unrouted;       REAL time: 9 secs 

Phase 4: 0 unrouted;       REAL time: 9 secs 

Total REAL time to Router completion: 10 secs 
Total CPU time to Router completion: 9 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|         clk100mhz          |  Global  |   16   |  0.075     |  0.539      |
+----------------------------+----------+--------+------------+-------------+
|          clk25mhz          |Low-Skew  |   79   |  0.627     |  4.352      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_120/out_pulse          |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_106_cstate_FFd3    |   Local  |    4   |  0.090     |  3.182      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_106_cstate_FFd6    |   Local  |    2   |  0.000     |  0.856      |
+----------------------------+----------+--------+------------+-------------+
|   XLXI_108_startbitsync    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|       cmd_dev_sel          |   Local  |    1   |  0.000     |  1.168      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 10 secs 
Total CPU time to PAR completion: 9 secs 

Peak Memory Usage:  63 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file chrono48_start.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Jul 15 13:16:25 2014
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module chrono48_start . . .
PAR command line: par -w -intstyle ise -ol std -t 1 chrono48_start_map.ncd chrono48_start.ncd chrono48_start.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "router.v"
Module <router> compiled
No errors in compilation
Analysis of file <router.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
ERROR:HDLCompilers:247 - router.v line 71 Reference to scalar wire 'tx_uc' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - router.v line 71 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - router.v line 75 Reference to scalar wire 'tx_uc' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - router.v line 75 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - router.v line 79 Reference to scalar wire 'tx_uc' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - router.v line 79 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - router.v line 83 Reference to scalar wire 'tx_uc' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - router.v line 83 Illegal left hand side of blocking assignment
--> 

Total memory usage is 46964 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "router.v"
Module <router> compiled
No errors in compilation
Analysis of file <router.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <router>.
Module <router> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <router>.
    Related source file is router.v.
WARNING:Xst:647 - Input <dev_sel> is never used.
    Found 1-bit 4-to-1 multiplexer for signal <tx_uc>.
    Summary:
	inferred   1 Multiplexer(s).
Unit <router> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multiplexers                     : 1
  1-bit 4-to-1 multiplexer         : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <router> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block router, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       3  out of   2352     0%  
 Number of 4 input LUTs:                 6  out of   4704     0%  
 Number of bonded IOBs:                 12  out of    144     8%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 9.008ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling source file "router.v"
tdtfi(verilog) completed successfully.


Release 6.1i - spl2sym G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:15 - Bus "dout(7:0)" is connected to too many source pins
   and/or IO Ports. A Wired Or connection will be used
WARNING:DesignEntry:13 - Net "uart_rdy" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:11 - Net "XLXN_154" is connected to load pins and/or IO
   Port, but there is no source pin or IO Port connected to it
WARNING:DesignEntry:13 - Net "testing" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "tst_stop_pulse" is connected to source pins and/or
   IO ports while there is no load pin connected to it
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "clk_mul.vf"
Module <clk_mul> compiled
Compiling source file "testcounter.v"
Module <testcounter> compiled
Compiling source file "router.v"
Module <router> compiled
Compiling source file "gen_sel_signals.v"
Module <gen_sel_signals> compiled
Compiling source file "fpga_addr_out.v"
Module <fpga_addr_out> compiled
Compiling source file "DAC.v"
Module <DAC> compiled
Compiling source file "cc8ce1.vf"
Module <cc8ce1> compiled
Compiling source file "cc24ce.vf"
Module <cc24ce> compiled
Compiling source file "counter32bit.vf"
Module <counter32bit> compiled
Compiling source file "inst_decoder.v"
Compiling source file "uart_baud.v"
Module <inst_decoder> compiled
Module <uart_baud> compiled
Compiling source file "uart_rx.v"
Module <uart_rx> compiled
Compiling source file "uart_tx.v"
Module <uart_tx> compiled
Compiling source file "synclogic.vf"
Module <synclogic> compiled
Compiling source file "Chrono48_start.vf"
Module <chrono48_start> compiled
No errors in compilation
Analysis of file <chrono48_start.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <chrono48_start>.
WARNING:Xst:852 - Chrono48_start.vf line 109: Unconnected input port 'test_pulse' of instance 'XLXI_122' is tied to GND.
Module <chrono48_start> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <chrono48_start>.
    Set user-defined property "RLOC_ORIGIN =  R27C7" for instance <XLXI_120> in unit <chrono48_start>.
Analyzing module <clk_mul>.
Module <clk_mul> is correct for synthesis.
 
    Set user-defined property "LOC =  dll0" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "LOC =  dll1" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf0" for instance <XLXI_4> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf1" for instance <XLXI_5> in unit <clk_mul>.
Analyzing module <CLKDLL>.
Analyzing module <IBUFG>.
Analyzing module <BUFG>.
Analyzing module <INV>.
Analyzing module <FDC>.
Analyzing module <IBUF>.
Analyzing module <OBUF_F_24>.
Analyzing module <router>.
Module <router> is correct for synthesis.
 
Analyzing module <OBUF>.
Analyzing module <testcounter>.
Module <testcounter> is correct for synthesis.
 
Analyzing module <OR2>.
Analyzing module <gen_sel_signals>.
Module <gen_sel_signals> is correct for synthesis.
 
Analyzing module <fpga_addr_out>.
Module <fpga_addr_out> is correct for synthesis.
 
Analyzing module <DAC>.
Module <DAC> is correct for synthesis.
 
Analyzing module <counter32bit>.
Module <counter32bit> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_1> in unit <counter32bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_5> in unit <counter32bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_9> in unit <counter32bit>.
Analyzing module <cc24ce>.
Module <cc24ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_2> in unit <cc24ce>.
    Set user-defined property "RLOC =  R4C0" for instance <XLXI_3> in unit <cc24ce>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_4> in unit <cc24ce>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_7> in unit <cc24ce>.
Analyzing module <cc8ce1>.
Module <cc8ce1> is correct for synthesis.
 
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_4> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_26> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_233> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_246> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_259> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_272> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_285> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_298> in unit <cc8ce1>.
Analyzing module <MUXCY_L>.
Analyzing module <XORCY>.
Analyzing module <MUXCY>.
Analyzing module <AND2B1>.
Analyzing module <FDCE>.
Analyzing module <inst_decoder>.
Module <inst_decoder> is correct for synthesis.
 
Analyzing module <uart_baud>.
Module <uart_baud> is correct for synthesis.
 
Analyzing module <uart_rx>.
Module <uart_rx> is correct for synthesis.
 
Analyzing module <uart_tx>.
Module <uart_tx> is correct for synthesis.
 
Analyzing module <GND>.
Analyzing module <synclogic>.
Module <synclogic> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S0" for instance <ff_clksyn> in unit <synclogic>.
    Set user-defined property "INIT =  0" for instance <ff_clksyn> in unit <synclogic>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_4> in unit <synclogic>.
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <synclogic>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_6> in unit <synclogic>.
Analyzing module <FMAP>.
Analyzing module <VCC>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cc8ce1>.
    Related source file is cc8ce1.vf.
Unit <cc8ce1> synthesized.


Synthesizing Unit <cc24ce>.
    Related source file is cc24ce.vf.
WARNING:Xst:646 - Signal <ovf26> is assigned but never used.
Unit <cc24ce> synthesized.


Synthesizing Unit <synclogic>.
    Related source file is synclogic.vf.
Unit <synclogic> synthesized.


Synthesizing Unit <uart_tx>.
    Related source file is uart_tx.v.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit register for signal <data_buf>.
    Found 8-bit register for signal <datareg>.
    Found 1-bit register for signal <din_rdyreg>.
    Found 4-bit up counter for signal <sample_count>.
    Found 4-bit up counter for signal <shift_count>.
    Found 9 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  18 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <uart_tx> synthesized.


Synthesizing Unit <uart_rx>.
    Related source file is uart_rx.v.
WARNING:Xst:646 - Signal <dout_byte_temp<0>> is assigned but never used.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | enable (positive)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <dout_byte>.
    Found 4-bit up counter for signal <bit_count>.
    Found 10-bit register for signal <dout_byte_temp>.
    Found 4-bit up counter for signal <sample_count>.
    Found 3-bit register for signal <ser_in_reg>.
    Found 1-bit register for signal <start>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  22 D-type flip-flop(s).
Unit <uart_rx> synthesized.


Synthesizing Unit <uart_baud>.
    Related source file is uart_baud.v.
    Found 8-bit up counter for signal <cnt1>.
    Summary:
	inferred   1 Counter(s).
Unit <uart_baud> synthesized.


Synthesizing Unit <inst_decoder>.
    Related source file is inst_decoder.v.
WARNING:Xst:646 - Signal <data_reg<5>> is assigned but never used.
WARNING:Xst:646 - Signal <shift<5>> is assigned but never used.
    Found finite state machine <FSM_2> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 20                                             |
    | Inputs             | 9                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | res (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000000001                                    |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit register for signal <pkt_addr>.
    Found 4-bit comparator equal for signal <$n0025> created at line 209.
    Found 8-bit register for signal <data_reg>.
    Found 4-bit register for signal <dev_addr_reg>.
    Found 6-bit register for signal <shift>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <inst_decoder> synthesized.


Synthesizing Unit <counter32bit>.
    Related source file is counter32bit.vf.
Unit <counter32bit> synthesized.


Synthesizing Unit <DAC>.
    Related source file is DAC.v.
    Found 16x8-bit ROM for signal <dacinreg>.
    Found 8-bit tristate buffer for signal <dac_val>.
    Found 8-bit adder carry out for signal <$n0002>.
    Found 8-bit register for signal <Accum>.
    Found 4-bit up counter for signal <DACaddr>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   8 Tristate(s).
Unit <DAC> synthesized.


Synthesizing Unit <fpga_addr_out>.
    Related source file is fpga_addr_out.v.
    Found 8-bit tristate buffer for signal <dout>.
    Summary:
	inferred   8 Tristate(s).
Unit <fpga_addr_out> synthesized.


Synthesizing Unit <gen_sel_signals>.
    Related source file is gen_sel_signals.v.
WARNING:Xst:646 - Signal <sel_out<31:24>> is assigned but never used.
    Found 32x32-bit ROM for signal <sel_out>.
    Summary:
	inferred   1 ROM(s).
Unit <gen_sel_signals> synthesized.


Synthesizing Unit <testcounter>.
    Related source file is testcounter.v.
    Found 1-bit register for signal <testing>.
    Found 20-bit up counter for signal <test_cntr>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <testcounter> synthesized.


Synthesizing Unit <router>.
    Related source file is router.v.
WARNING:Xst:647 - Input <dev_sel> is never used.
    Found 1-bit 4-to-1 multiplexer for signal <tx_uc>.
    Summary:
	inferred   1 Multiplexer(s).
Unit <router> synthesized.


Synthesizing Unit <clk_mul>.
    Related source file is clk_mul.vf.
Unit <clk_mul> synthesized.


Synthesizing Unit <chrono48_start>.
    Related source file is Chrono48_start.vf.
WARNING:Xst:646 - Signal <tst_stop_pulse> is assigned but never used.
WARNING:Xst:653 - Signal <XLXN_154> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <testing> is assigned but never used.
WARNING:Xst:646 - Signal <uart_rdy> is assigned but never used.
Unit <chrono48_start> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# ROMs                             : 2
  16x8-bit ROM                     : 1
  32x32-bit ROM                    : 1
# Registers                        : 29
  1-bit register                   : 22
  5-bit register                   : 1
  8-bit register                   : 4
  9-bit register                   : 1
  4-bit register                   : 1
# Counters                         : 7
  4-bit up counter                 : 5
  8-bit up counter                 : 1
  20-bit up counter                : 1
# Multiplexers                     : 2
  2-to-1 multiplexer               : 1
  1-bit 4-to-1 multiplexer         : 1
# Tristates                        : 2
  8-bit tristate buffer            : 2
# Adders/Subtractors               : 1
  8-bit adder carry out            : 1
# Comparators                      : 1
  4-bit comparator equal           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Selecting encoding for FSM_2 ...
Optimizing FSM <FSM_2> on signal <cstate> with one-hot encoding.
Selecting encoding for FSM_1 ...
Optimizing FSM <FSM_1> on signal <state> with one-hot encoding.
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <data_reg_5> is unconnected in block <inst_decoder>.
WARNING:Xst:1291 - FF/Latch <testing> is unconnected in block <XLXI_85>.
WARNING:Xst:1291 - FF/Latch <dout_byte_5> is unconnected in block <XLXI_108>.

Optimizing unit <chrono48_start> ...

Optimizing unit <router> ...

Optimizing unit <DAC> ...

Optimizing unit <inst_decoder> ...

Optimizing unit <uart_baud> ...

Optimizing unit <uart_rx> ...

Optimizing unit <synclogic> ...

Optimizing unit <cc8ce1> ...

Optimizing unit <testcounter> ...

Optimizing unit <cc24ce> ...

Optimizing unit <uart_tx> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
INFO:Xst:1730 - Xst has found some RLOC properties in element XLXI_122 which is instantiated several times. To handle this constraint Xst will add the property "hu_set XLXI_122" on each element with RLOC.
WARNING:Xst:1291 - FF/Latch <XLXI_108_dout_byte_5> is unconnected in block <chrono48_start>.
WARNING:Xst:1291 - FF/Latch <XLXI_85_testing> is unconnected in block <chrono48_start>.
Building and optimizing final netlist ...
WARNING:Xst:1291 - FF/Latch <XLXI_100_Accum_0> is unconnected in block <chrono48_start>.
Found area constraint ratio of 100 (+ 5) on block chrono48_start, actual ratio is 5.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                     127  out of   2352     5%  
 Number of Slice Flip Flops:           172  out of   4704     3%  
 Number of 4 input LUTs:               180  out of   4704     3%  
 Number of bonded IOBs:                 24  out of    144    16%  
 Number of TBUFs:                       16  out of   2352     0%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
cmd_dev_sel(XLXI_106_Mcompar__n0025_AEB54:O)| NONE(*)(XLXI_4)        | 1     |
clk                                | Clock_Mul_XLXI_1:CLK2X+Clock_Mul_XLXI_2:CLK2X| 36    |
clk                                | IBUFG                  | 127   |
out_pulse(XLXI_120/XLXI_5:O)       | NONE(*)(XLXI_120/XLXI_4)| 1     |
XLXI_106_cstate_FFd3:Q             | NONE                   | 4     |
XLXI_108_startbitsync(XLXI_108__n00091:O)| NONE(*)(XLXI_108_start)| 1     |
XLXI_122_out_pulse(XLXI_122_XLXI_5:O)| NONE(*)(XLXI_122_XLXI_4)| 1     |
XLXI_106_cstate_FFd6:Q             | NONE                   | 1     |
-----------------------------------+------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 28.584ns (Maximum Frequency: 34.985MHz)
   Minimum input arrival time before clock: 3.699ns
   Maximum output required time after clock: 13.676ns
   Maximum combinational path delay: 13.473ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd d:\tdc48start_20140624/_ngo -uc
chrono48_start.ucf -p xc2s200-pq208-6 chrono48_start.ngc chrono48_start.ngd 

Reading NGO file "D:/TDC48Start_20140624/chrono48_start.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "chrono48_start.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive 'XLXI_122_ff_clksyn' has unconnected output
   pin
WARNING:NgdBuild:454 - logical net 'XLXI_102_XLXI_1/CO' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   2

Total memory usage is 38988 kilobytes

Writing NGD file "chrono48_start.ngd" ...

Writing NGDBUILD log file "chrono48_start.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   11
Logic Utilization:
  Number of Slice Flip Flops:       161 out of  4,704    3%
  Number of 4 input LUTs:           131 out of  4,704    2%
Logic Distribution:
    Number of occupied Slices:                         127 out of  2,352    5%
    Number of Slices containing only related logic:    127 out of    127  100%
    Number of Slices containing unrelated logic:         0 out of    127    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          187 out of  4,704    3%
      Number used as logic:                       131
      Number used as a route-thru:                 56
   Number of bonded IOBs:            22 out of    140   15%
      IOB Flip Flops:                               1
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                1 out of      4   25%
   Number of DLLs:                    2 out of      4   50%

   Number of RPM macros:            2
Total equivalent gate count for design:  16,544
Additional JTAG gate count for IOBs:  1,104
Peak Memory Usage:  66 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "chrono48_start_map.mrp" for details.
Completed process "Map".

Mapping Module chrono48_start . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx on -o chrono48_start_map.ncd chrono48_start.ngd chrono48_start.pcf
Mapping Module chrono48_start: DONE



Started process "Place & Route".





Constraints file: chrono48_start.pcf

Loading device database for application Par from file "chrono48_start_map.ncd".
   "chrono48_start" is an NCD, version 2.38, device xc2s200, package pq208,
speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            22 out of 140    15%
      Number of LOCed External IOBs   21 out of 22     95%

   Number of SLICEs                  127 out of 2352    5%

   Number of DLLs                      2 out of 4      50%
   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989bfb) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
...
Phase 5.8 (Checksum:a1f0d5) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file chrono48_start.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 774 unrouted;       REAL time: 0 secs 

Phase 2: 663 unrouted;       REAL time: 9 secs 

Phase 3: 140 unrouted;       REAL time: 10 secs 

Phase 4: 0 unrouted;       REAL time: 10 secs 

Total REAL time to Router completion: 10 secs 
Total CPU time to Router completion: 9 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|         clk100mhz          |  Global  |   16   |  0.080     |  0.539      |
+----------------------------+----------+--------+------------+-------------+
|          clk25mhz          |Low-Skew  |   79   |  0.834     |  4.913      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_120/out_pulse          |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_106_cstate_FFd3    |   Local  |    4   |  0.036     |  3.057      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_106_cstate_FFd6    |   Local  |    2   |  0.000     |  0.856      |
+----------------------------+----------+--------+------------+-------------+
|   XLXI_108_startbitsync    |   Local  |    1   |  0.000     |  0.560      |
+----------------------------+----------+--------+------------+-------------+
|       cmd_dev_sel          |   Local  |    1   |  0.000     |  1.505      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 11 secs 
Total CPU time to PAR completion: 10 secs 

Peak Memory Usage:  63 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file chrono48_start.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Jul 15 13:30:40 2014
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module chrono48_start . . .
PAR command line: par -w -intstyle ise -ol std -t 1 chrono48_start_map.ncd chrono48_start.ncd chrono48_start.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "router.v"
Module <router> compiled
No errors in compilation
Analysis of file <router.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
ERROR:HDLCompilers:246 - router.v line 89 Reference to scalar reg 'tx_uc' is not a legal net lvalue
ERROR:HDLCompilers:53 - router.v line 89 Illegal left hand side of continuous assign
--> 

Total memory usage is 46964 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "router.v"
Module <router> compiled
No errors in compilation
Analysis of file <router.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
ERROR:HDLCompilers:246 - router.v line 89 Reference to scalar reg 'tx_uc' is not a legal net lvalue
ERROR:HDLCompilers:53 - router.v line 89 Illegal left hand side of continuous assign
--> 

Total memory usage is 46964 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "router.v"
Module <router> compiled
No errors in compilation
Analysis of file <router.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <router>.
Module <router> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <router>.
    Related source file is router.v.
    Found 1-bit tristate buffer for signal <tx_uc>.
    Found 1-bit 4-to-1 multiplexer for signal <tx_uc1>.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <router> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multiplexers                     : 1
  1-bit 4-to-1 multiplexer         : 1
# Tristates                        : 1
  1-bit tristate buffer            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <router> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block router, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       4  out of   2352     0%  
 Number of 4 input LUTs:                 7  out of   4704     0%  
 Number of bonded IOBs:                 13  out of    144     9%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 9.008ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "router.v"
ERROR:HDLCompilers:26 - router.v line 91 unexpected token: '('
ERROR:HDLCompilers:26 - router.v line 91 unexpected token: 'or'
ERROR:HDLCompilers:26 - router.v line 91 unexpected token: 'or'
ERROR:HDLCompilers:26 - router.v line 91 unexpected token: 'or'
ERROR:HDLCompilers:26 - router.v line 91 unexpected token: ')'
Module <router> compiled
ERROR:HDLCompilers:26 - router.v line 92 expecting 'endmodule', found 'if'
Analysis of file <router.prj> failed.
--> 

Total memory usage is 46964 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "router.v"
Module <router> compiled
No errors in compilation
Analysis of file <router.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
ERROR:HDLCompilers:247 - router.v line 95 Reference to scalar wire 'tx_uc' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - router.v line 95 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - router.v line 97 Reference to scalar wire 'tx_uc' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - router.v line 97 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - router.v line 100 Reference to scalar wire 'tx_uc' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - router.v line 100 Illegal left hand side of blocking assignment
--> 

Total memory usage is 46964 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "router.v"
Module <router> compiled
No errors in compilation
Analysis of file <router.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <router>.
Module <router> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <router>.
    Related source file is router.v.
WARNING:Xst:737 - Found 1-bit latch for signal <Mtridata_tx_uc>.
WARNING:Xst:737 - Found 1-bit latch for signal <Mtrien_tx_uc>.
    Found 1-bit tristate buffer for signal <tx_uc>.
    Found 1-bit 4-to-1 multiplexer for signal <tx_uc1>.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <router> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Latches                          : 2
  1-bit latch                      : 2
# Multiplexers                     : 1
  1-bit 4-to-1 multiplexer         : 1
# Tristates                        : 1
  1-bit tristate buffer            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <router> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block router, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       5  out of   2352     0%  
 Number of Slice Flip Flops:             2  out of   4704     0%  
 Number of 4 input LUTs:                 9  out of   4704     0%  
 Number of bonded IOBs:                 13  out of    144     9%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
_n0008(_n00081:O)                  | NONE(*)(Mtrien_tx_uc)  | 1     |
_n0007(_n00071:O)                  | NONE(*)(Mtridata_tx_uc)| 1     |
-----------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: 4.194ns
   Maximum output required time after clock: 7.036ns
   Maximum combinational path delay: 8.873ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling source file "router.v"
tdtfi(verilog) completed successfully.


Release 6.1i - spl2sym G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:15 - Bus "dout(7:0)" is connected to too many source pins
   and/or IO Ports. A Wired Or connection will be used
WARNING:DesignEntry:13 - Net "uart_rdy" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:11 - Net "XLXN_154" is connected to load pins and/or IO
   Port, but there is no source pin or IO Port connected to it
WARNING:DesignEntry:13 - Net "testing" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "tst_stop_pulse" is connected to source pins and/or
   IO ports while there is no load pin connected to it
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "clk_mul.vf"
Module <clk_mul> compiled
Compiling source file "testcounter.v"
Module <testcounter> compiled
Compiling source file "router.v"
Module <router> compiled
Compiling source file "gen_sel_signals.v"
Module <gen_sel_signals> compiled
Compiling source file "fpga_addr_out.v"
Module <fpga_addr_out> compiled
Compiling source file "DAC.v"
Module <DAC> compiled
Compiling source file "cc8ce1.vf"
Module <cc8ce1> compiled
Compiling source file "cc24ce.vf"
Module <cc24ce> compiled
Compiling source file "counter32bit.vf"
Module <counter32bit> compiled
Compiling source file "inst_decoder.v"
Compiling source file "uart_baud.v"
Module <inst_decoder> compiled
Module <uart_baud> compiled
Compiling source file "uart_rx.v"
Module <uart_rx> compiled
Compiling source file "uart_tx.v"
Module <uart_tx> compiled
Compiling source file "synclogic.vf"
Module <synclogic> compiled
Compiling source file "Chrono48_start.vf"
Module <chrono48_start> compiled
No errors in compilation
Analysis of file <chrono48_start.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <chrono48_start>.
WARNING:Xst:852 - Chrono48_start.vf line 109: Unconnected input port 'test_pulse' of instance 'XLXI_122' is tied to GND.
Module <chrono48_start> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <chrono48_start>.
    Set user-defined property "RLOC_ORIGIN =  R27C7" for instance <XLXI_120> in unit <chrono48_start>.
Analyzing module <clk_mul>.
Module <clk_mul> is correct for synthesis.
 
    Set user-defined property "LOC =  dll0" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "LOC =  dll1" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf0" for instance <XLXI_4> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf1" for instance <XLXI_5> in unit <clk_mul>.
Analyzing module <CLKDLL>.
Analyzing module <IBUFG>.
Analyzing module <BUFG>.
Analyzing module <INV>.
Analyzing module <FDC>.
Analyzing module <IBUF>.
Analyzing module <OBUF_F_24>.
Analyzing module <router>.
Module <router> is correct for synthesis.
 
Analyzing module <OBUF>.
Analyzing module <testcounter>.
Module <testcounter> is correct for synthesis.
 
Analyzing module <OR2>.
Analyzing module <gen_sel_signals>.
Module <gen_sel_signals> is correct for synthesis.
 
Analyzing module <fpga_addr_out>.
Module <fpga_addr_out> is correct for synthesis.
 
Analyzing module <DAC>.
Module <DAC> is correct for synthesis.
 
Analyzing module <counter32bit>.
Module <counter32bit> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_1> in unit <counter32bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_5> in unit <counter32bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_9> in unit <counter32bit>.
Analyzing module <cc24ce>.
Module <cc24ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_2> in unit <cc24ce>.
    Set user-defined property "RLOC =  R4C0" for instance <XLXI_3> in unit <cc24ce>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_4> in unit <cc24ce>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_7> in unit <cc24ce>.
Analyzing module <cc8ce1>.
Module <cc8ce1> is correct for synthesis.
 
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_4> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_26> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_233> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_246> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_259> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_272> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_285> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_298> in unit <cc8ce1>.
Analyzing module <MUXCY_L>.
Analyzing module <XORCY>.
Analyzing module <MUXCY>.
Analyzing module <AND2B1>.
Analyzing module <FDCE>.
Analyzing module <inst_decoder>.
Module <inst_decoder> is correct for synthesis.
 
Analyzing module <uart_baud>.
Module <uart_baud> is correct for synthesis.
 
Analyzing module <uart_rx>.
Module <uart_rx> is correct for synthesis.
 
Analyzing module <uart_tx>.
Module <uart_tx> is correct for synthesis.
 
Analyzing module <GND>.
Analyzing module <synclogic>.
Module <synclogic> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S0" for instance <ff_clksyn> in unit <synclogic>.
    Set user-defined property "INIT =  0" for instance <ff_clksyn> in unit <synclogic>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_4> in unit <synclogic>.
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <synclogic>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_6> in unit <synclogic>.
Analyzing module <FMAP>.
Analyzing module <VCC>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cc8ce1>.
    Related source file is cc8ce1.vf.
Unit <cc8ce1> synthesized.


Synthesizing Unit <cc24ce>.
    Related source file is cc24ce.vf.
WARNING:Xst:646 - Signal <ovf26> is assigned but never used.
Unit <cc24ce> synthesized.


Synthesizing Unit <synclogic>.
    Related source file is synclogic.vf.
Unit <synclogic> synthesized.


Synthesizing Unit <uart_tx>.
    Related source file is uart_tx.v.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit register for signal <data_buf>.
    Found 8-bit register for signal <datareg>.
    Found 1-bit register for signal <din_rdyreg>.
    Found 4-bit up counter for signal <sample_count>.
    Found 4-bit up counter for signal <shift_count>.
    Found 9 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  18 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <uart_tx> synthesized.


Synthesizing Unit <uart_rx>.
    Related source file is uart_rx.v.
WARNING:Xst:646 - Signal <dout_byte_temp<0>> is assigned but never used.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | enable (positive)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <dout_byte>.
    Found 4-bit up counter for signal <bit_count>.
    Found 10-bit register for signal <dout_byte_temp>.
    Found 4-bit up counter for signal <sample_count>.
    Found 3-bit register for signal <ser_in_reg>.
    Found 1-bit register for signal <start>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  22 D-type flip-flop(s).
Unit <uart_rx> synthesized.


Synthesizing Unit <uart_baud>.
    Related source file is uart_baud.v.
    Found 8-bit up counter for signal <cnt1>.
    Summary:
	inferred   1 Counter(s).
Unit <uart_baud> synthesized.


Synthesizing Unit <inst_decoder>.
    Related source file is inst_decoder.v.
WARNING:Xst:646 - Signal <data_reg<5>> is assigned but never used.
WARNING:Xst:646 - Signal <shift<5>> is assigned but never used.
    Found finite state machine <FSM_2> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 20                                             |
    | Inputs             | 9                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | res (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000000001                                    |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit register for signal <pkt_addr>.
    Found 4-bit comparator equal for signal <$n0025> created at line 209.
    Found 8-bit register for signal <data_reg>.
    Found 4-bit register for signal <dev_addr_reg>.
    Found 6-bit register for signal <shift>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <inst_decoder> synthesized.


Synthesizing Unit <counter32bit>.
    Related source file is counter32bit.vf.
Unit <counter32bit> synthesized.


Synthesizing Unit <DAC>.
    Related source file is DAC.v.
    Found 16x8-bit ROM for signal <dacinreg>.
    Found 8-bit tristate buffer for signal <dac_val>.
    Found 8-bit adder carry out for signal <$n0002>.
    Found 8-bit register for signal <Accum>.
    Found 4-bit up counter for signal <DACaddr>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   8 Tristate(s).
Unit <DAC> synthesized.


Synthesizing Unit <fpga_addr_out>.
    Related source file is fpga_addr_out.v.
    Found 8-bit tristate buffer for signal <dout>.
    Summary:
	inferred   8 Tristate(s).
Unit <fpga_addr_out> synthesized.


Synthesizing Unit <gen_sel_signals>.
    Related source file is gen_sel_signals.v.
WARNING:Xst:646 - Signal <sel_out<31:24>> is assigned but never used.
    Found 32x32-bit ROM for signal <sel_out>.
    Summary:
	inferred   1 ROM(s).
Unit <gen_sel_signals> synthesized.


Synthesizing Unit <testcounter>.
    Related source file is testcounter.v.
    Found 1-bit register for signal <testing>.
    Found 20-bit up counter for signal <test_cntr>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <testcounter> synthesized.


Synthesizing Unit <router>.
    Related source file is router.v.
WARNING:Xst:737 - Found 1-bit latch for signal <Mtridata_tx_uc>.
WARNING:Xst:737 - Found 1-bit latch for signal <Mtrien_tx_uc>.
    Found 1-bit tristate buffer for signal <tx_uc>.
    Found 1-bit 4-to-1 multiplexer for signal <tx_uc1>.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <router> synthesized.


Synthesizing Unit <clk_mul>.
    Related source file is clk_mul.vf.
Unit <clk_mul> synthesized.


Synthesizing Unit <chrono48_start>.
    Related source file is Chrono48_start.vf.
WARNING:Xst:646 - Signal <tst_stop_pulse> is assigned but never used.
WARNING:Xst:653 - Signal <XLXN_154> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <testing> is assigned but never used.
WARNING:Xst:646 - Signal <uart_rdy> is assigned but never used.
Unit <chrono48_start> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# ROMs                             : 2
  16x8-bit ROM                     : 1
  32x32-bit ROM                    : 1
# Registers                        : 29
  1-bit register                   : 22
  5-bit register                   : 1
  8-bit register                   : 4
  9-bit register                   : 1
  4-bit register                   : 1
# Latches                          : 2
  1-bit latch                      : 2
# Counters                         : 7
  4-bit up counter                 : 5
  8-bit up counter                 : 1
  20-bit up counter                : 1
# Multiplexers                     : 2
  2-to-1 multiplexer               : 1
  1-bit 4-to-1 multiplexer         : 1
# Tristates                        : 3
  1-bit tristate buffer            : 1
  8-bit tristate buffer            : 2
# Adders/Subtractors               : 1
  8-bit adder carry out            : 1
# Comparators                      : 1
  4-bit comparator equal           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Selecting encoding for FSM_2 ...
Optimizing FSM <FSM_2> on signal <cstate> with one-hot encoding.
Selecting encoding for FSM_1 ...
Optimizing FSM <FSM_1> on signal <state> with one-hot encoding.
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <data_reg_5> is unconnected in block <inst_decoder>.
WARNING:Xst:1291 - FF/Latch <testing> is unconnected in block <XLXI_85>.
WARNING:Xst:1291 - FF/Latch <dout_byte_5> is unconnected in block <XLXI_108>.

Optimizing unit <chrono48_start> ...

Optimizing unit <DAC> ...

Optimizing unit <inst_decoder> ...

Optimizing unit <uart_baud> ...

Optimizing unit <uart_rx> ...

Optimizing unit <synclogic> ...

Optimizing unit <cc8ce1> ...

Optimizing unit <testcounter> ...

Optimizing unit <cc24ce> ...

Optimizing unit <uart_tx> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
INFO:Xst:1730 - Xst has found some RLOC properties in element XLXI_122 which is instantiated several times. To handle this constraint Xst will add the property "hu_set XLXI_122" on each element with RLOC.
WARNING:Xst:1291 - FF/Latch <XLXI_108_dout_byte_5> is unconnected in block <chrono48_start>.
WARNING:Xst:1291 - FF/Latch <XLXI_85_testing> is unconnected in block <chrono48_start>.
Building and optimizing final netlist ...
WARNING:Xst:1291 - FF/Latch <XLXI_100_Accum_0> is unconnected in block <chrono48_start>.
Found area constraint ratio of 100 (+ 5) on block chrono48_start, actual ratio is 5.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                     127  out of   2352     5%  
 Number of Slice Flip Flops:           174  out of   4704     3%  
 Number of 4 input LUTs:               183  out of   4704     3%  
 Number of bonded IOBs:                 24  out of    144    16%  
 Number of TBUFs:                       16  out of   2352     0%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
cmd_dev_sel(XLXI_106_Mcompar__n0025_AEB54:O)| NONE(*)(XLXI_4)        | 1     |
clk                                | Clock_Mul_XLXI_1:CLK2X+Clock_Mul_XLXI_2:CLK2X| 36    |
clk                                | IBUFG                  | 127   |
out_pulse(XLXI_120/XLXI_5:O)       | NONE(*)(XLXI_120/XLXI_4)| 1     |
XLXI_50__n0008(XLXI_50__n00081:O)  | NONE(*)(XLXI_50_Mtrien_tx_uc)| 1     |
XLXI_50__n0007(XLXI_50__n00071:O)  | NONE(*)(XLXI_50_Mtridata_tx_uc)| 1     |
XLXI_106_cstate_FFd3:Q             | NONE                   | 4     |
XLXI_108_startbitsync(XLXI_108__n00091:O)| NONE(*)(XLXI_108_start)| 1     |
XLXI_122_out_pulse(XLXI_122_XLXI_5:O)| NONE(*)(XLXI_122_XLXI_4)| 1     |
XLXI_106_cstate_FFd6:Q             | NONE                   | 1     |
-----------------------------------+------------------------+-------+
(*) These 6 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 28.584ns (Maximum Frequency: 34.985MHz)
   Minimum input arrival time before clock: 4.950ns
   Maximum output required time after clock: 13.676ns
   Maximum combinational path delay: 13.473ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd d:\tdc48start_20140624/_ngo -uc
chrono48_start.ucf -p xc2s200-pq208-6 chrono48_start.ngc chrono48_start.ngd 

Reading NGO file "D:/TDC48Start_20140624/chrono48_start.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "chrono48_start.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive 'XLXI_122_ff_clksyn' has unconnected output
   pin
WARNING:NgdBuild:454 - logical net 'XLXI_102_XLXI_1/CO' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   2

Total memory usage is 38988 kilobytes

Writing NGD file "chrono48_start.ngd" ...

Writing NGDBUILD log file "chrono48_start.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   14
Logic Utilization:
  Total Number Slice Registers:     162 out of  4,704    3%
    Number used as Flip Flops:                    161
    Number used as Latches:                         1
  Number of 4 input LUTs:           134 out of  4,704    2%
Logic Distribution:
    Number of occupied Slices:                         129 out of  2,352    5%
    Number of Slices containing only related logic:    129 out of    129  100%
    Number of Slices containing unrelated logic:         0 out of    129    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          190 out of  4,704    4%
      Number used as logic:                       134
      Number used as a route-thru:                 56
   Number of bonded IOBs:            22 out of    140   15%
      IOB Flip Flops:                               1
      IOB Latches:                                  1
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                1 out of      4   25%
   Number of DLLs:                    2 out of      4   50%

   Number of RPM macros:            2
Total equivalent gate count for design:  16,575
Additional JTAG gate count for IOBs:  1,104
Peak Memory Usage:  66 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "chrono48_start_map.mrp" for details.
Completed process "Map".

Mapping Module chrono48_start . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx on -o chrono48_start_map.ncd chrono48_start.ngd chrono48_start.pcf
Mapping Module chrono48_start: DONE



Started process "Place & Route".





Constraints file: chrono48_start.pcf

Loading device database for application Par from file "chrono48_start_map.ncd".
   "chrono48_start" is an NCD, version 2.38, device xc2s200, package pq208,
speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            22 out of 140    15%
      Number of LOCed External IOBs   21 out of 22     95%

   Number of SLICEs                  129 out of 2352    5%

   Number of DLLs                      2 out of 4      50%
   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989c13) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
...
Phase 5.8 (Checksum:a120d3) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file chrono48_start.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 785 unrouted;       REAL time: 0 secs 

Phase 2: 674 unrouted;       REAL time: 9 secs 

Phase 3: 136 unrouted;       REAL time: 9 secs 

Phase 4: 0 unrouted;       REAL time: 9 secs 

Total REAL time to Router completion: 9 secs 
Total CPU time to Router completion: 9 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|         clk100mhz          |  Global  |   16   |  0.076     |  0.540      |
+----------------------------+----------+--------+------------+-------------+
|          clk25mhz          |Low-Skew  |   79   |  0.961     |  4.875      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_120/out_pulse          |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_106_cstate_FFd3    |   Local  |    4   |  0.036     |  3.148      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_106_cstate_FFd6    |   Local  |    2   |  0.000     |  0.874      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_50__n0008          |   Local  |    1   |  0.000     |  0.678      |
+----------------------------+----------+--------+------------+-------------+
|       cmd_dev_sel          |   Local  |    1   |  0.000     |  1.235      |
+----------------------------+----------+--------+------------+-------------+
|   XLXI_108_startbitsync    |   Local  |    1   |  0.000     |  0.560      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_50__n0007          |   Local  |    1   |  0.000     |  0.566      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 10 secs 
Total CPU time to PAR completion: 9 secs 

Peak Memory Usage:  63 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file chrono48_start.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Jul 15 14:19:23 2014
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module chrono48_start . . .
PAR command line: par -w -intstyle ise -ol std -t 1 chrono48_start_map.ncd chrono48_start.ncd chrono48_start.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "clk_mul.vf"
Module <clk_mul> compiled
Compiling source file "testcounter.v"
Module <testcounter> compiled
Compiling source file "router.v"
Module <router> compiled
Compiling source file "gen_sel_signals.v"
Module <gen_sel_signals> compiled
Compiling source file "fpga_addr_out.v"
Module <fpga_addr_out> compiled
Compiling source file "DAC.v"
Module <DAC> compiled
Compiling source file "cc8ce1.vf"
Module <cc8ce1> compiled
Compiling source file "cc24ce.vf"
Module <cc24ce> compiled
Compiling source file "counter32bit.vf"
Module <counter32bit> compiled
Compiling source file "inst_decoder.v"
Compiling source file "uart_baud.v"
Module <inst_decoder> compiled
Module <uart_baud> compiled
Compiling source file "uart_rx.v"
Module <uart_rx> compiled
Compiling source file "uart_tx.v"
Module <uart_tx> compiled
Compiling source file "synclogic.vf"
Module <synclogic> compiled
Compiling source file "Chrono48_start.vf"
Module <chrono48_start> compiled
No errors in compilation
Analysis of file <chrono48_start.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
ERROR:HDLCompilers:246 - router.v line 89 Reference to scalar reg 'tx_uc' is not a legal net lvalue
ERROR:HDLCompilers:53 - router.v line 89 Illegal left hand side of continuous assign
--> 

Total memory usage is 47988 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "clk_mul.vf"
Module <clk_mul> compiled
Compiling source file "testcounter.v"
Module <testcounter> compiled
Compiling source file "router.v"
Module <router> compiled
Compiling source file "gen_sel_signals.v"
Module <gen_sel_signals> compiled
Compiling source file "fpga_addr_out.v"
Module <fpga_addr_out> compiled
Compiling source file "DAC.v"
Module <DAC> compiled
Compiling source file "cc8ce1.vf"
Module <cc8ce1> compiled
Compiling source file "cc24ce.vf"
Module <cc24ce> compiled
Compiling source file "counter32bit.vf"
Module <counter32bit> compiled
Compiling source file "inst_decoder.v"
Compiling source file "uart_baud.v"
Module <inst_decoder> compiled
Module <uart_baud> compiled
Compiling source file "uart_rx.v"
Module <uart_rx> compiled
Compiling source file "uart_tx.v"
Module <uart_tx> compiled
Compiling source file "synclogic.vf"
Module <synclogic> compiled
Compiling source file "Chrono48_start.vf"
Module <chrono48_start> compiled
No errors in compilation
Analysis of file <chrono48_start.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <chrono48_start>.
WARNING:Xst:852 - Chrono48_start.vf line 109: Unconnected input port 'test_pulse' of instance 'XLXI_122' is tied to GND.
Module <chrono48_start> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <chrono48_start>.
    Set user-defined property "RLOC_ORIGIN =  R27C7" for instance <XLXI_120> in unit <chrono48_start>.
Analyzing module <clk_mul>.
Module <clk_mul> is correct for synthesis.
 
    Set user-defined property "LOC =  dll0" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "LOC =  dll1" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf0" for instance <XLXI_4> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf1" for instance <XLXI_5> in unit <clk_mul>.
Analyzing module <CLKDLL>.
Analyzing module <IBUFG>.
Analyzing module <BUFG>.
Analyzing module <INV>.
Analyzing module <FDC>.
Analyzing module <IBUF>.
Analyzing module <OBUF_F_24>.
Analyzing module <router>.
Module <router> is correct for synthesis.
 
Analyzing module <OBUF>.
Analyzing module <testcounter>.
Module <testcounter> is correct for synthesis.
 
Analyzing module <OR2>.
Analyzing module <gen_sel_signals>.
Module <gen_sel_signals> is correct for synthesis.
 
Analyzing module <fpga_addr_out>.
Module <fpga_addr_out> is correct for synthesis.
 
Analyzing module <DAC>.
Module <DAC> is correct for synthesis.
 
Analyzing module <counter32bit>.
Module <counter32bit> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_1> in unit <counter32bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_5> in unit <counter32bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_9> in unit <counter32bit>.
Analyzing module <cc24ce>.
Module <cc24ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_2> in unit <cc24ce>.
    Set user-defined property "RLOC =  R4C0" for instance <XLXI_3> in unit <cc24ce>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_4> in unit <cc24ce>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_7> in unit <cc24ce>.
Analyzing module <cc8ce1>.
Module <cc8ce1> is correct for synthesis.
 
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_4> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_26> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_233> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_246> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_259> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_272> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_285> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_298> in unit <cc8ce1>.
Analyzing module <MUXCY_L>.
Analyzing module <XORCY>.
Analyzing module <MUXCY>.
Analyzing module <AND2B1>.
Analyzing module <FDCE>.
Analyzing module <inst_decoder>.
Module <inst_decoder> is correct for synthesis.
 
Analyzing module <uart_baud>.
Module <uart_baud> is correct for synthesis.
 
Analyzing module <uart_rx>.
Module <uart_rx> is correct for synthesis.
 
Analyzing module <uart_tx>.
Module <uart_tx> is correct for synthesis.
 
Analyzing module <GND>.
Analyzing module <synclogic>.
Module <synclogic> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S0" for instance <ff_clksyn> in unit <synclogic>.
    Set user-defined property "INIT =  0" for instance <ff_clksyn> in unit <synclogic>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_4> in unit <synclogic>.
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <synclogic>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_6> in unit <synclogic>.
Analyzing module <FMAP>.
Analyzing module <VCC>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cc8ce1>.
    Related source file is cc8ce1.vf.
Unit <cc8ce1> synthesized.


Synthesizing Unit <cc24ce>.
    Related source file is cc24ce.vf.
WARNING:Xst:646 - Signal <ovf26> is assigned but never used.
Unit <cc24ce> synthesized.


Synthesizing Unit <synclogic>.
    Related source file is synclogic.vf.
Unit <synclogic> synthesized.


Synthesizing Unit <uart_tx>.
    Related source file is uart_tx.v.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit register for signal <data_buf>.
    Found 8-bit register for signal <datareg>.
    Found 1-bit register for signal <din_rdyreg>.
    Found 4-bit up counter for signal <sample_count>.
    Found 4-bit up counter for signal <shift_count>.
    Found 9 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  18 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <uart_tx> synthesized.


Synthesizing Unit <uart_rx>.
    Related source file is uart_rx.v.
WARNING:Xst:646 - Signal <dout_byte_temp<0>> is assigned but never used.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | enable (positive)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <dout_byte>.
    Found 4-bit up counter for signal <bit_count>.
    Found 10-bit register for signal <dout_byte_temp>.
    Found 4-bit up counter for signal <sample_count>.
    Found 3-bit register for signal <ser_in_reg>.
    Found 1-bit register for signal <start>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  22 D-type flip-flop(s).
Unit <uart_rx> synthesized.


Synthesizing Unit <uart_baud>.
    Related source file is uart_baud.v.
    Found 8-bit up counter for signal <cnt1>.
    Summary:
	inferred   1 Counter(s).
Unit <uart_baud> synthesized.


Synthesizing Unit <inst_decoder>.
    Related source file is inst_decoder.v.
WARNING:Xst:646 - Signal <data_reg<5>> is assigned but never used.
WARNING:Xst:646 - Signal <shift<5>> is assigned but never used.
    Found finite state machine <FSM_2> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 20                                             |
    | Inputs             | 9                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | res (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000000001                                    |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit register for signal <pkt_addr>.
    Found 4-bit comparator equal for signal <$n0025> created at line 209.
    Found 8-bit register for signal <data_reg>.
    Found 4-bit register for signal <dev_addr_reg>.
    Found 6-bit register for signal <shift>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <inst_decoder> synthesized.


Synthesizing Unit <counter32bit>.
    Related source file is counter32bit.vf.
Unit <counter32bit> synthesized.


Synthesizing Unit <DAC>.
    Related source file is DAC.v.
    Found 16x8-bit ROM for signal <dacinreg>.
    Found 8-bit tristate buffer for signal <dac_val>.
    Found 8-bit adder carry out for signal <$n0002>.
    Found 8-bit register for signal <Accum>.
    Found 4-bit up counter for signal <DACaddr>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   8 Tristate(s).
Unit <DAC> synthesized.


Synthesizing Unit <fpga_addr_out>.
    Related source file is fpga_addr_out.v.
    Found 8-bit tristate buffer for signal <dout>.
    Summary:
	inferred   8 Tristate(s).
Unit <fpga_addr_out> synthesized.


Synthesizing Unit <gen_sel_signals>.
    Related source file is gen_sel_signals.v.
WARNING:Xst:646 - Signal <sel_out<31:24>> is assigned but never used.
    Found 32x32-bit ROM for signal <sel_out>.
    Summary:
	inferred   1 ROM(s).
Unit <gen_sel_signals> synthesized.


Synthesizing Unit <testcounter>.
    Related source file is testcounter.v.
    Found 1-bit register for signal <testing>.
    Found 20-bit up counter for signal <test_cntr>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <testcounter> synthesized.


Synthesizing Unit <router>.
    Related source file is router.v.
    Found 1-bit tristate buffer for signal <tx_uc>.
    Found 1-bit 4-to-1 multiplexer for signal <tx_uc1>.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <router> synthesized.


Synthesizing Unit <clk_mul>.
    Related source file is clk_mul.vf.
Unit <clk_mul> synthesized.


Synthesizing Unit <chrono48_start>.
    Related source file is Chrono48_start.vf.
WARNING:Xst:646 - Signal <tst_stop_pulse> is assigned but never used.
WARNING:Xst:653 - Signal <XLXN_154> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <testing> is assigned but never used.
WARNING:Xst:646 - Signal <uart_rdy> is assigned but never used.
Unit <chrono48_start> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# ROMs                             : 2
  16x8-bit ROM                     : 1
  32x32-bit ROM                    : 1
# Registers                        : 29
  1-bit register                   : 22
  5-bit register                   : 1
  8-bit register                   : 4
  9-bit register                   : 1
  4-bit register                   : 1
# Counters                         : 7
  4-bit up counter                 : 5
  8-bit up counter                 : 1
  20-bit up counter                : 1
# Multiplexers                     : 2
  2-to-1 multiplexer               : 1
  1-bit 4-to-1 multiplexer         : 1
# Tristates                        : 3
  1-bit tristate buffer            : 1
  8-bit tristate buffer            : 2
# Adders/Subtractors               : 1
  8-bit adder carry out            : 1
# Comparators                      : 1
  4-bit comparator equal           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Selecting encoding for FSM_2 ...
Optimizing FSM <FSM_2> on signal <cstate> with one-hot encoding.
Selecting encoding for FSM_1 ...
Optimizing FSM <FSM_1> on signal <state> with one-hot encoding.
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <data_reg_5> is unconnected in block <inst_decoder>.
WARNING:Xst:1291 - FF/Latch <testing> is unconnected in block <XLXI_85>.
WARNING:Xst:1291 - FF/Latch <dout_byte_5> is unconnected in block <XLXI_108>.

Optimizing unit <chrono48_start> ...

Optimizing unit <DAC> ...

Optimizing unit <inst_decoder> ...

Optimizing unit <uart_baud> ...

Optimizing unit <uart_rx> ...

Optimizing unit <synclogic> ...

Optimizing unit <cc8ce1> ...

Optimizing unit <testcounter> ...

Optimizing unit <cc24ce> ...

Optimizing unit <uart_tx> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
INFO:Xst:1730 - Xst has found some RLOC properties in element XLXI_122 which is instantiated several times. To handle this constraint Xst will add the property "hu_set XLXI_122" on each element with RLOC.
WARNING:Xst:1291 - FF/Latch <XLXI_108_dout_byte_5> is unconnected in block <chrono48_start>.
WARNING:Xst:1291 - FF/Latch <XLXI_85_testing> is unconnected in block <chrono48_start>.
Building and optimizing final netlist ...
WARNING:Xst:1291 - FF/Latch <XLXI_100_Accum_0> is unconnected in block <chrono48_start>.
Found area constraint ratio of 100 (+ 5) on block chrono48_start, actual ratio is 5.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                     127  out of   2352     5%  
 Number of Slice Flip Flops:           172  out of   4704     3%  
 Number of 4 input LUTs:               181  out of   4704     3%  
 Number of bonded IOBs:                 24  out of    144    16%  
 Number of TBUFs:                       16  out of   2352     0%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
cmd_dev_sel(XLXI_106_Mcompar__n0025_AEB54:O)| NONE(*)(XLXI_4)        | 1     |
clk                                | Clock_Mul_XLXI_1:CLK2X+Clock_Mul_XLXI_2:CLK2X| 36    |
clk                                | IBUFG                  | 127   |
out_pulse(XLXI_120/XLXI_5:O)       | NONE(*)(XLXI_120/XLXI_4)| 1     |
XLXI_106_cstate_FFd3:Q             | NONE                   | 4     |
XLXI_108_startbitsync(XLXI_108__n00091:O)| NONE(*)(XLXI_108_start)| 1     |
XLXI_122_out_pulse(XLXI_122_XLXI_5:O)| NONE(*)(XLXI_122_XLXI_4)| 1     |
XLXI_106_cstate_FFd6:Q             | NONE                   | 1     |
-----------------------------------+------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 28.584ns (Maximum Frequency: 34.985MHz)
   Minimum input arrival time before clock: 3.699ns
   Maximum output required time after clock: 13.676ns
   Maximum combinational path delay: 13.473ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd d:\tdc48start_20140624/_ngo -uc
chrono48_start.ucf -p xc2s200-pq208-6 chrono48_start.ngc chrono48_start.ngd 

Reading NGO file "D:/TDC48Start_20140624/chrono48_start.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "chrono48_start.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive 'XLXI_122_ff_clksyn' has unconnected output
   pin
WARNING:NgdBuild:454 - logical net 'XLXI_102_XLXI_1/CO' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   2

Total memory usage is 38988 kilobytes

Writing NGD file "chrono48_start.ngd" ...

Writing NGDBUILD log file "chrono48_start.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   11
Logic Utilization:
  Number of Slice Flip Flops:       161 out of  4,704    3%
  Number of 4 input LUTs:           132 out of  4,704    2%
Logic Distribution:
    Number of occupied Slices:                         129 out of  2,352    5%
    Number of Slices containing only related logic:    129 out of    129  100%
    Number of Slices containing unrelated logic:         0 out of    129    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          188 out of  4,704    3%
      Number used as logic:                       132
      Number used as a route-thru:                 56
   Number of bonded IOBs:            22 out of    140   15%
      IOB Flip Flops:                               1
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                1 out of      4   25%
   Number of DLLs:                    2 out of      4   50%

   Number of RPM macros:            2
Total equivalent gate count for design:  16,553
Additional JTAG gate count for IOBs:  1,104
Peak Memory Usage:  66 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "chrono48_start_map.mrp" for details.
Completed process "Map".

Mapping Module chrono48_start . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx on -o chrono48_start_map.ncd chrono48_start.ngd chrono48_start.pcf
Mapping Module chrono48_start: DONE



Started process "Place & Route".





Constraints file: chrono48_start.pcf

Loading device database for application Par from file "chrono48_start_map.ncd".
   "chrono48_start" is an NCD, version 2.38, device xc2s200, package pq208,
speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            22 out of 140    15%
      Number of LOCed External IOBs   21 out of 22     95%

   Number of SLICEs                  129 out of 2352    5%

   Number of DLLs                      2 out of 4      50%
   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989c13) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
....
Phase 5.8 (Checksum:a10b70) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file chrono48_start.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 777 unrouted;       REAL time: 0 secs 

Phase 2: 666 unrouted;       REAL time: 8 secs 

Phase 3: 134 unrouted;       REAL time: 9 secs 

Phase 4: 0 unrouted;       REAL time: 9 secs 

Total REAL time to Router completion: 9 secs 
Total CPU time to Router completion: 9 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|         clk100mhz          |  Global  |   16   |  0.075     |  0.539      |
+----------------------------+----------+--------+------------+-------------+
|          clk25mhz          |Low-Skew  |   79   |  0.627     |  4.352      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_120/out_pulse          |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_106_cstate_FFd3    |   Local  |    4   |  0.090     |  3.182      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_106_cstate_FFd6    |   Local  |    2   |  0.000     |  0.856      |
+----------------------------+----------+--------+------------+-------------+
|   XLXI_108_startbitsync    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|       cmd_dev_sel          |   Local  |    1   |  0.000     |  1.168      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 9 secs 
Total CPU time to PAR completion: 9 secs 

Peak Memory Usage:  63 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file chrono48_start.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Jul 15 14:24:24 2014
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module chrono48_start . . .
PAR command line: par -w -intstyle ise -ol std -t 1 chrono48_start_map.ncd chrono48_start.ncd chrono48_start.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "clk_mul.vf"
Module <clk_mul> compiled
Compiling source file "testcounter.v"
Module <testcounter> compiled
Compiling source file "router.v"
Module <router> compiled
Compiling source file "gen_sel_signals.v"
Module <gen_sel_signals> compiled
Compiling source file "fpga_addr_out.v"
Module <fpga_addr_out> compiled
Compiling source file "DAC.v"
Module <DAC> compiled
Compiling source file "cc8ce1.vf"
Module <cc8ce1> compiled
Compiling source file "cc24ce.vf"
Module <cc24ce> compiled
Compiling source file "counter32bit.vf"
Module <counter32bit> compiled
Compiling source file "inst_decoder.v"
Compiling source file "uart_baud.v"
Module <inst_decoder> compiled
Module <uart_baud> compiled
Compiling source file "uart_rx.v"
Module <uart_rx> compiled
Compiling source file "uart_tx.v"
Module <uart_tx> compiled
Compiling source file "synclogic.vf"
Module <synclogic> compiled
Compiling source file "Chrono48_start.vf"
Module <chrono48_start> compiled
No errors in compilation
Analysis of file <chrono48_start.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <chrono48_start>.
WARNING:Xst:852 - Chrono48_start.vf line 109: Unconnected input port 'test_pulse' of instance 'XLXI_122' is tied to GND.
Module <chrono48_start> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <chrono48_start>.
    Set user-defined property "RLOC_ORIGIN =  R27C7" for instance <XLXI_120> in unit <chrono48_start>.
Analyzing module <clk_mul>.
Module <clk_mul> is correct for synthesis.
 
    Set user-defined property "LOC =  dll0" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "LOC =  dll1" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf0" for instance <XLXI_4> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf1" for instance <XLXI_5> in unit <clk_mul>.
Analyzing module <CLKDLL>.
Analyzing module <IBUFG>.
Analyzing module <BUFG>.
Analyzing module <INV>.
Analyzing module <FDC>.
Analyzing module <IBUF>.
Analyzing module <OBUF_F_24>.
Analyzing module <router>.
Module <router> is correct for synthesis.
 
Analyzing module <OBUF>.
Analyzing module <testcounter>.
Module <testcounter> is correct for synthesis.
 
Analyzing module <OR2>.
Analyzing module <gen_sel_signals>.
Module <gen_sel_signals> is correct for synthesis.
 
Analyzing module <fpga_addr_out>.
Module <fpga_addr_out> is correct for synthesis.
 
Analyzing module <DAC>.
Module <DAC> is correct for synthesis.
 
Analyzing module <counter32bit>.
Module <counter32bit> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_1> in unit <counter32bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_5> in unit <counter32bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_9> in unit <counter32bit>.
Analyzing module <cc24ce>.
Module <cc24ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_2> in unit <cc24ce>.
    Set user-defined property "RLOC =  R4C0" for instance <XLXI_3> in unit <cc24ce>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_4> in unit <cc24ce>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_7> in unit <cc24ce>.
Analyzing module <cc8ce1>.
Module <cc8ce1> is correct for synthesis.
 
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_4> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_26> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_233> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_246> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_259> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_272> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_285> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_298> in unit <cc8ce1>.
Analyzing module <MUXCY_L>.
Analyzing module <XORCY>.
Analyzing module <MUXCY>.
Analyzing module <AND2B1>.
Analyzing module <FDCE>.
Analyzing module <inst_decoder>.
Module <inst_decoder> is correct for synthesis.
 
Analyzing module <uart_baud>.
Module <uart_baud> is correct for synthesis.
 
Analyzing module <uart_rx>.
Module <uart_rx> is correct for synthesis.
 
Analyzing module <uart_tx>.
Module <uart_tx> is correct for synthesis.
 
Analyzing module <GND>.
Analyzing module <synclogic>.
Module <synclogic> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S0" for instance <ff_clksyn> in unit <synclogic>.
    Set user-defined property "INIT =  0" for instance <ff_clksyn> in unit <synclogic>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_4> in unit <synclogic>.
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <synclogic>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_6> in unit <synclogic>.
Analyzing module <FMAP>.
Analyzing module <VCC>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cc8ce1>.
    Related source file is cc8ce1.vf.
Unit <cc8ce1> synthesized.


Synthesizing Unit <cc24ce>.
    Related source file is cc24ce.vf.
WARNING:Xst:646 - Signal <ovf26> is assigned but never used.
Unit <cc24ce> synthesized.


Synthesizing Unit <synclogic>.
    Related source file is synclogic.vf.
Unit <synclogic> synthesized.


Synthesizing Unit <uart_tx>.
    Related source file is uart_tx.v.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit register for signal <data_buf>.
    Found 8-bit register for signal <datareg>.
    Found 1-bit register for signal <din_rdyreg>.
    Found 4-bit up counter for signal <sample_count>.
    Found 4-bit up counter for signal <shift_count>.
    Found 9 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  18 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <uart_tx> synthesized.


Synthesizing Unit <uart_rx>.
    Related source file is uart_rx.v.
WARNING:Xst:646 - Signal <dout_byte_temp<0>> is assigned but never used.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | enable (positive)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <dout_byte>.
    Found 4-bit up counter for signal <bit_count>.
    Found 10-bit register for signal <dout_byte_temp>.
    Found 4-bit up counter for signal <sample_count>.
    Found 3-bit register for signal <ser_in_reg>.
    Found 1-bit register for signal <start>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  22 D-type flip-flop(s).
Unit <uart_rx> synthesized.


Synthesizing Unit <uart_baud>.
    Related source file is uart_baud.v.
    Found 8-bit up counter for signal <cnt1>.
    Summary:
	inferred   1 Counter(s).
Unit <uart_baud> synthesized.


Synthesizing Unit <inst_decoder>.
    Related source file is inst_decoder.v.
WARNING:Xst:646 - Signal <data_reg<5>> is assigned but never used.
WARNING:Xst:646 - Signal <shift<5>> is assigned but never used.
    Found finite state machine <FSM_2> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 20                                             |
    | Inputs             | 9                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | res (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000000001                                    |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit register for signal <pkt_addr>.
    Found 4-bit comparator equal for signal <$n0025> created at line 210.
    Found 8-bit register for signal <data_reg>.
    Found 4-bit register for signal <dev_addr_reg>.
    Found 6-bit register for signal <shift>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <inst_decoder> synthesized.


Synthesizing Unit <counter32bit>.
    Related source file is counter32bit.vf.
Unit <counter32bit> synthesized.


Synthesizing Unit <DAC>.
    Related source file is DAC.v.
    Found 16x8-bit ROM for signal <dacinreg>.
    Found 8-bit tristate buffer for signal <dac_val>.
    Found 8-bit adder carry out for signal <$n0002>.
    Found 8-bit register for signal <Accum>.
    Found 4-bit up counter for signal <DACaddr>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   8 Tristate(s).
Unit <DAC> synthesized.


Synthesizing Unit <fpga_addr_out>.
    Related source file is fpga_addr_out.v.
    Found 8-bit tristate buffer for signal <dout>.
    Summary:
	inferred   8 Tristate(s).
Unit <fpga_addr_out> synthesized.


Synthesizing Unit <gen_sel_signals>.
    Related source file is gen_sel_signals.v.
WARNING:Xst:646 - Signal <sel_out<31:24>> is assigned but never used.
    Found 32x32-bit ROM for signal <sel_out>.
    Summary:
	inferred   1 ROM(s).
Unit <gen_sel_signals> synthesized.


Synthesizing Unit <testcounter>.
    Related source file is testcounter.v.
    Found 1-bit register for signal <testing>.
    Found 20-bit up counter for signal <test_cntr>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <testcounter> synthesized.


Synthesizing Unit <router>.
    Related source file is router.v.
    Found 1-bit tristate buffer for signal <tx_uc>.
    Found 1-bit 4-to-1 multiplexer for signal <tx_uc1>.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <router> synthesized.


Synthesizing Unit <clk_mul>.
    Related source file is clk_mul.vf.
Unit <clk_mul> synthesized.


Synthesizing Unit <chrono48_start>.
    Related source file is Chrono48_start.vf.
WARNING:Xst:646 - Signal <tst_stop_pulse> is assigned but never used.
WARNING:Xst:653 - Signal <XLXN_154> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <testing> is assigned but never used.
WARNING:Xst:646 - Signal <uart_rdy> is assigned but never used.
Unit <chrono48_start> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# ROMs                             : 2
  16x8-bit ROM                     : 1
  32x32-bit ROM                    : 1
# Registers                        : 29
  1-bit register                   : 22
  5-bit register                   : 1
  8-bit register                   : 4
  9-bit register                   : 1
  4-bit register                   : 1
# Counters                         : 7
  4-bit up counter                 : 5
  8-bit up counter                 : 1
  20-bit up counter                : 1
# Multiplexers                     : 2
  2-to-1 multiplexer               : 1
  1-bit 4-to-1 multiplexer         : 1
# Tristates                        : 3
  1-bit tristate buffer            : 1
  8-bit tristate buffer            : 2
# Adders/Subtractors               : 1
  8-bit adder carry out            : 1
# Comparators                      : 1
  4-bit comparator equal           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Selecting encoding for FSM_2 ...
Optimizing FSM <FSM_2> on signal <cstate> with one-hot encoding.
Selecting encoding for FSM_1 ...
Optimizing FSM <FSM_1> on signal <state> with one-hot encoding.
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <data_reg_5> is unconnected in block <inst_decoder>.
WARNING:Xst:1291 - FF/Latch <testing> is unconnected in block <XLXI_85>.
WARNING:Xst:1291 - FF/Latch <dout_byte_5> is unconnected in block <XLXI_108>.

Optimizing unit <chrono48_start> ...

Optimizing unit <DAC> ...

Optimizing unit <inst_decoder> ...

Optimizing unit <uart_baud> ...

Optimizing unit <uart_rx> ...

Optimizing unit <synclogic> ...

Optimizing unit <cc8ce1> ...

Optimizing unit <testcounter> ...

Optimizing unit <cc24ce> ...

Optimizing unit <uart_tx> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
INFO:Xst:1730 - Xst has found some RLOC properties in element XLXI_122 which is instantiated several times. To handle this constraint Xst will add the property "hu_set XLXI_122" on each element with RLOC.
WARNING:Xst:1291 - FF/Latch <XLXI_108_dout_byte_5> is unconnected in block <chrono48_start>.
WARNING:Xst:1291 - FF/Latch <XLXI_85_testing> is unconnected in block <chrono48_start>.
Building and optimizing final netlist ...
WARNING:Xst:1291 - FF/Latch <XLXI_100_Accum_0> is unconnected in block <chrono48_start>.
Found area constraint ratio of 100 (+ 5) on block chrono48_start, actual ratio is 5.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                     127  out of   2352     5%  
 Number of Slice Flip Flops:           172  out of   4704     3%  
 Number of 4 input LUTs:               181  out of   4704     3%  
 Number of bonded IOBs:                 24  out of    144    16%  
 Number of TBUFs:                       16  out of   2352     0%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
cmd_dev_sel(XLXI_106_Mcompar__n0025_AEB54:O)| NONE(*)(XLXI_4)        | 1     |
clk                                | Clock_Mul_XLXI_1:CLK2X+Clock_Mul_XLXI_2:CLK2X| 36    |
clk                                | IBUFG                  | 127   |
out_pulse(XLXI_120/XLXI_5:O)       | NONE(*)(XLXI_120/XLXI_4)| 1     |
XLXI_106_cstate_FFd3:Q             | NONE                   | 4     |
XLXI_108_startbitsync(XLXI_108__n00091:O)| NONE(*)(XLXI_108_start)| 1     |
XLXI_122_out_pulse(XLXI_122_XLXI_5:O)| NONE(*)(XLXI_122_XLXI_4)| 1     |
XLXI_106_cstate_FFd6:Q             | NONE                   | 1     |
-----------------------------------+------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 28.584ns (Maximum Frequency: 34.985MHz)
   Minimum input arrival time before clock: 3.699ns
   Maximum output required time after clock: 13.676ns
   Maximum combinational path delay: 13.473ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd d:\tdc48start_20140624/_ngo -uc
chrono48_start.ucf -p xc2s200-pq208-6 chrono48_start.ngc chrono48_start.ngd 

Reading NGO file "D:/TDC48Start_20140624/chrono48_start.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "chrono48_start.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive 'XLXI_122_ff_clksyn' has unconnected output
   pin
WARNING:NgdBuild:454 - logical net 'XLXI_102_XLXI_1/CO' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   2

Total memory usage is 38988 kilobytes

Writing NGD file "chrono48_start.ngd" ...

Writing NGDBUILD log file "chrono48_start.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   11
Logic Utilization:
  Number of Slice Flip Flops:       161 out of  4,704    3%
  Number of 4 input LUTs:           132 out of  4,704    2%
Logic Distribution:
    Number of occupied Slices:                         129 out of  2,352    5%
    Number of Slices containing only related logic:    129 out of    129  100%
    Number of Slices containing unrelated logic:         0 out of    129    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          188 out of  4,704    3%
      Number used as logic:                       132
      Number used as a route-thru:                 56
   Number of bonded IOBs:            22 out of    140   15%
      IOB Flip Flops:                               1
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                1 out of      4   25%
   Number of DLLs:                    2 out of      4   50%

   Number of RPM macros:            2
Total equivalent gate count for design:  16,553
Additional JTAG gate count for IOBs:  1,104
Peak Memory Usage:  66 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "chrono48_start_map.mrp" for details.
Completed process "Map".

Mapping Module chrono48_start . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx on -o chrono48_start_map.ncd chrono48_start.ngd chrono48_start.pcf
Mapping Module chrono48_start: DONE



Started process "Place & Route".





Constraints file: chrono48_start.pcf

Loading device database for application Par from file "chrono48_start_map.ncd".
   "chrono48_start" is an NCD, version 2.38, device xc2s200, package pq208,
speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            22 out of 140    15%
      Number of LOCed External IOBs   21 out of 22     95%

   Number of SLICEs                  129 out of 2352    5%

   Number of DLLs                      2 out of 4      50%
   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989c13) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
....
Phase 5.8 (Checksum:a10b70) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file chrono48_start.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 777 unrouted;       REAL time: 0 secs 

Phase 2: 666 unrouted;       REAL time: 9 secs 

Phase 3: 134 unrouted;       REAL time: 9 secs 

Phase 4: 0 unrouted;       REAL time: 10 secs 

Total REAL time to Router completion: 10 secs 
Total CPU time to Router completion: 9 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|         clk100mhz          |  Global  |   16   |  0.075     |  0.539      |
+----------------------------+----------+--------+------------+-------------+
|          clk25mhz          |Low-Skew  |   79   |  0.627     |  4.352      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_120/out_pulse          |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_106_cstate_FFd3    |   Local  |    4   |  0.090     |  3.182      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_106_cstate_FFd6    |   Local  |    2   |  0.000     |  0.856      |
+----------------------------+----------+--------+------------+-------------+
|   XLXI_108_startbitsync    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|       cmd_dev_sel          |   Local  |    1   |  0.000     |  1.168      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 10 secs 
Total CPU time to PAR completion: 9 secs 

Peak Memory Usage:  63 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file chrono48_start.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Jul 15 14:27:35 2014
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module chrono48_start . . .
PAR command line: par -w -intstyle ise -ol std -t 1 chrono48_start_map.ncd chrono48_start.ncd chrono48_start.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "inst_decoder.v"
Module <inst_decoder> compiled
No errors in compilation
Analysis of file <inst_decoder.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <inst_decoder>.
Module <inst_decoder> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <inst_decoder>.
    Related source file is inst_decoder.v.
WARNING:Xst:646 - Signal <data_reg<5>> is assigned but never used.
WARNING:Xst:646 - Signal <shift<5>> is assigned but never used.
    Found finite state machine <FSM_0> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 20                                             |
    | Inputs             | 9                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | res (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000000001                                    |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit register for signal <pkt_addr>.
    Found 4-bit comparator equal for signal <$n0025> created at line 210.
    Found 8-bit register for signal <data_reg>.
    Found 4-bit register for signal <dev_addr_reg>.
    Found 6-bit register for signal <shift>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <inst_decoder> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Registers                        : 9
  1-bit register                   : 6
  8-bit register                   : 1
  4-bit register                   : 1
  5-bit register                   : 1
# Comparators                      : 1
  4-bit comparator equal           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <cstate> with one-hot encoding.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <data_reg_5> is unconnected in block <inst_decoder>.

Optimizing unit <inst_decoder> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block inst_decoder, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                      20  out of   2352     0%  
 Number of Slice Flip Flops:            31  out of   4704     0%  
 Number of 4 input LUTs:                19  out of   4704     0%  
 Number of bonded IOBs:                 33  out of    144    22%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 31    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 6.142ns (Maximum Frequency: 162.813MHz)
   Minimum input arrival time before clock: 2.520ns
   Maximum output required time after clock: 10.127ns
   Maximum combinational path delay: 9.647ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling source file "inst_decoder.v"
tdtfi(verilog) completed successfully.


Release 6.1i - spl2sym G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:15 - Bus "dout(7:0)" is connected to too many source pins
   and/or IO Ports. A Wired Or connection will be used
WARNING:DesignEntry:13 - Net "uart_rdy" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:11 - Net "XLXN_154" is connected to load pins and/or IO
   Port, but there is no source pin or IO Port connected to it
WARNING:DesignEntry:13 - Net "testing" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "tst_stop_pulse" is connected to source pins and/or
   IO ports while there is no load pin connected to it
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "clk_mul.vf"
Module <clk_mul> compiled
Compiling source file "testcounter.v"
Module <testcounter> compiled
Compiling source file "router.v"
Module <router> compiled
Compiling source file "gen_sel_signals.v"
Module <gen_sel_signals> compiled
Compiling source file "fpga_addr_out.v"
Module <fpga_addr_out> compiled
Compiling source file "DAC.v"
Module <DAC> compiled
Compiling source file "cc8ce1.vf"
Module <cc8ce1> compiled
Compiling source file "cc24ce.vf"
Module <cc24ce> compiled
Compiling source file "counter32bit.vf"
Module <counter32bit> compiled
Compiling source file "inst_decoder.v"
Compiling source file "uart_baud.v"
Module <inst_decoder> compiled
Module <uart_baud> compiled
Compiling source file "uart_rx.v"
Module <uart_rx> compiled
Compiling source file "uart_tx.v"
Module <uart_tx> compiled
Compiling source file "synclogic.vf"
Module <synclogic> compiled
Compiling source file "Chrono48_start.vf"
Module <chrono48_start> compiled
No errors in compilation
Analysis of file <chrono48_start.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <chrono48_start>.
WARNING:Xst:852 - Chrono48_start.vf line 109: Unconnected input port 'test_pulse' of instance 'XLXI_122' is tied to GND.
Module <chrono48_start> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <chrono48_start>.
    Set user-defined property "RLOC_ORIGIN =  R27C7" for instance <XLXI_120> in unit <chrono48_start>.
Analyzing module <clk_mul>.
Module <clk_mul> is correct for synthesis.
 
    Set user-defined property "LOC =  dll0" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "LOC =  dll1" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf0" for instance <XLXI_4> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf1" for instance <XLXI_5> in unit <clk_mul>.
Analyzing module <CLKDLL>.
Analyzing module <IBUFG>.
Analyzing module <BUFG>.
Analyzing module <INV>.
Analyzing module <FDC>.
Analyzing module <IBUF>.
Analyzing module <OBUF_F_24>.
Analyzing module <router>.
Module <router> is correct for synthesis.
 
Analyzing module <OBUF>.
Analyzing module <testcounter>.
Module <testcounter> is correct for synthesis.
 
Analyzing module <OR2>.
Analyzing module <gen_sel_signals>.
Module <gen_sel_signals> is correct for synthesis.
 
Analyzing module <fpga_addr_out>.
Module <fpga_addr_out> is correct for synthesis.
 
Analyzing module <DAC>.
Module <DAC> is correct for synthesis.
 
Analyzing module <counter32bit>.
Module <counter32bit> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_1> in unit <counter32bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_5> in unit <counter32bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_9> in unit <counter32bit>.
Analyzing module <cc24ce>.
Module <cc24ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_2> in unit <cc24ce>.
    Set user-defined property "RLOC =  R4C0" for instance <XLXI_3> in unit <cc24ce>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_4> in unit <cc24ce>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_7> in unit <cc24ce>.
Analyzing module <cc8ce1>.
Module <cc8ce1> is correct for synthesis.
 
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_4> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_26> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_233> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_246> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_259> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_272> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_285> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_298> in unit <cc8ce1>.
Analyzing module <MUXCY_L>.
Analyzing module <XORCY>.
Analyzing module <MUXCY>.
Analyzing module <AND2B1>.
Analyzing module <FDCE>.
Analyzing module <inst_decoder>.
Module <inst_decoder> is correct for synthesis.
 
Analyzing module <uart_baud>.
Module <uart_baud> is correct for synthesis.
 
Analyzing module <uart_rx>.
Module <uart_rx> is correct for synthesis.
 
Analyzing module <uart_tx>.
Module <uart_tx> is correct for synthesis.
 
Analyzing module <GND>.
Analyzing module <synclogic>.
Module <synclogic> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S0" for instance <ff_clksyn> in unit <synclogic>.
    Set user-defined property "INIT =  0" for instance <ff_clksyn> in unit <synclogic>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_4> in unit <synclogic>.
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <synclogic>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_6> in unit <synclogic>.
Analyzing module <FMAP>.
Analyzing module <VCC>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cc8ce1>.
    Related source file is cc8ce1.vf.
Unit <cc8ce1> synthesized.


Synthesizing Unit <cc24ce>.
    Related source file is cc24ce.vf.
WARNING:Xst:646 - Signal <ovf26> is assigned but never used.
Unit <cc24ce> synthesized.


Synthesizing Unit <synclogic>.
    Related source file is synclogic.vf.
Unit <synclogic> synthesized.


Synthesizing Unit <uart_tx>.
    Related source file is uart_tx.v.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit register for signal <data_buf>.
    Found 8-bit register for signal <datareg>.
    Found 1-bit register for signal <din_rdyreg>.
    Found 4-bit up counter for signal <sample_count>.
    Found 4-bit up counter for signal <shift_count>.
    Found 9 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  18 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <uart_tx> synthesized.


Synthesizing Unit <uart_rx>.
    Related source file is uart_rx.v.
WARNING:Xst:646 - Signal <dout_byte_temp<0>> is assigned but never used.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | enable (positive)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <dout_byte>.
    Found 4-bit up counter for signal <bit_count>.
    Found 10-bit register for signal <dout_byte_temp>.
    Found 4-bit up counter for signal <sample_count>.
    Found 3-bit register for signal <ser_in_reg>.
    Found 1-bit register for signal <start>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  22 D-type flip-flop(s).
Unit <uart_rx> synthesized.


Synthesizing Unit <uart_baud>.
    Related source file is uart_baud.v.
    Found 8-bit up counter for signal <cnt1>.
    Summary:
	inferred   1 Counter(s).
Unit <uart_baud> synthesized.


Synthesizing Unit <inst_decoder>.
    Related source file is inst_decoder.v.
WARNING:Xst:646 - Signal <data_reg<5>> is assigned but never used.
WARNING:Xst:646 - Signal <shift<5>> is assigned but never used.
    Found finite state machine <FSM_2> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 20                                             |
    | Inputs             | 9                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | res (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000000001                                    |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit register for signal <pkt_addr>.
    Found 4-bit comparator equal for signal <$n0025> created at line 210.
    Found 8-bit register for signal <data_reg>.
    Found 4-bit register for signal <dev_addr_reg>.
    Found 6-bit register for signal <shift>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <inst_decoder> synthesized.


Synthesizing Unit <counter32bit>.
    Related source file is counter32bit.vf.
Unit <counter32bit> synthesized.


Synthesizing Unit <DAC>.
    Related source file is DAC.v.
    Found 16x8-bit ROM for signal <dacinreg>.
    Found 8-bit tristate buffer for signal <dac_val>.
    Found 8-bit adder carry out for signal <$n0002>.
    Found 8-bit register for signal <Accum>.
    Found 4-bit up counter for signal <DACaddr>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   8 Tristate(s).
Unit <DAC> synthesized.


Synthesizing Unit <fpga_addr_out>.
    Related source file is fpga_addr_out.v.
    Found 8-bit tristate buffer for signal <dout>.
    Summary:
	inferred   8 Tristate(s).
Unit <fpga_addr_out> synthesized.


Synthesizing Unit <gen_sel_signals>.
    Related source file is gen_sel_signals.v.
WARNING:Xst:646 - Signal <sel_out<31:24>> is assigned but never used.
    Found 32x32-bit ROM for signal <sel_out>.
    Summary:
	inferred   1 ROM(s).
Unit <gen_sel_signals> synthesized.


Synthesizing Unit <testcounter>.
    Related source file is testcounter.v.
    Found 1-bit register for signal <testing>.
    Found 20-bit up counter for signal <test_cntr>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <testcounter> synthesized.


Synthesizing Unit <router>.
    Related source file is router.v.
    Found 1-bit tristate buffer for signal <tx_uc>.
    Found 1-bit 4-to-1 multiplexer for signal <tx_uc1>.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <router> synthesized.


Synthesizing Unit <clk_mul>.
    Related source file is clk_mul.vf.
Unit <clk_mul> synthesized.


Synthesizing Unit <chrono48_start>.
    Related source file is Chrono48_start.vf.
WARNING:Xst:646 - Signal <tst_stop_pulse> is assigned but never used.
WARNING:Xst:653 - Signal <XLXN_154> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <testing> is assigned but never used.
WARNING:Xst:646 - Signal <uart_rdy> is assigned but never used.
Unit <chrono48_start> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# ROMs                             : 2
  16x8-bit ROM                     : 1
  32x32-bit ROM                    : 1
# Registers                        : 29
  1-bit register                   : 22
  5-bit register                   : 1
  8-bit register                   : 4
  9-bit register                   : 1
  4-bit register                   : 1
# Counters                         : 7
  4-bit up counter                 : 5
  8-bit up counter                 : 1
  20-bit up counter                : 1
# Multiplexers                     : 2
  2-to-1 multiplexer               : 1
  1-bit 4-to-1 multiplexer         : 1
# Tristates                        : 3
  1-bit tristate buffer            : 1
  8-bit tristate buffer            : 2
# Adders/Subtractors               : 1
  8-bit adder carry out            : 1
# Comparators                      : 1
  4-bit comparator equal           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Selecting encoding for FSM_2 ...
Optimizing FSM <FSM_2> on signal <cstate> with one-hot encoding.
Selecting encoding for FSM_1 ...
Optimizing FSM <FSM_1> on signal <state> with one-hot encoding.
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <data_reg_5> is unconnected in block <inst_decoder>.
WARNING:Xst:1291 - FF/Latch <testing> is unconnected in block <XLXI_85>.
WARNING:Xst:1291 - FF/Latch <dout_byte_5> is unconnected in block <XLXI_108>.

Optimizing unit <chrono48_start> ...

Optimizing unit <DAC> ...

Optimizing unit <inst_decoder> ...

Optimizing unit <uart_baud> ...

Optimizing unit <uart_rx> ...

Optimizing unit <synclogic> ...

Optimizing unit <cc8ce1> ...

Optimizing unit <testcounter> ...

Optimizing unit <cc24ce> ...

Optimizing unit <uart_tx> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
INFO:Xst:1730 - Xst has found some RLOC properties in element XLXI_122 which is instantiated several times. To handle this constraint Xst will add the property "hu_set XLXI_122" on each element with RLOC.
WARNING:Xst:1291 - FF/Latch <XLXI_108_dout_byte_5> is unconnected in block <chrono48_start>.
WARNING:Xst:1291 - FF/Latch <XLXI_85_testing> is unconnected in block <chrono48_start>.
Building and optimizing final netlist ...
WARNING:Xst:1291 - FF/Latch <XLXI_100_Accum_0> is unconnected in block <chrono48_start>.
Found area constraint ratio of 100 (+ 5) on block chrono48_start, actual ratio is 5.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                     127  out of   2352     5%  
 Number of Slice Flip Flops:           172  out of   4704     3%  
 Number of 4 input LUTs:               181  out of   4704     3%  
 Number of bonded IOBs:                 24  out of    144    16%  
 Number of TBUFs:                       16  out of   2352     0%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
cmd_dev_sel(XLXI_106_Mcompar__n0025_AEB54:O)| NONE(*)(XLXI_4)        | 1     |
clk                                | Clock_Mul_XLXI_1:CLK2X+Clock_Mul_XLXI_2:CLK2X| 36    |
clk                                | IBUFG                  | 127   |
out_pulse(XLXI_120/XLXI_5:O)       | NONE(*)(XLXI_120/XLXI_4)| 1     |
XLXI_106_cstate_FFd3:Q             | NONE                   | 4     |
XLXI_108_startbitsync(XLXI_108__n00091:O)| NONE(*)(XLXI_108_start)| 1     |
XLXI_122_out_pulse(XLXI_122_XLXI_5:O)| NONE(*)(XLXI_122_XLXI_4)| 1     |
XLXI_106_cstate_FFd6:Q             | NONE                   | 1     |
-----------------------------------+------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 28.584ns (Maximum Frequency: 34.985MHz)
   Minimum input arrival time before clock: 3.699ns
   Maximum output required time after clock: 13.676ns
   Maximum combinational path delay: 13.473ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd d:\tdc48start_20140624/_ngo -uc
chrono48_start.ucf -p xc2s200-pq208-6 chrono48_start.ngc chrono48_start.ngd 

Reading NGO file "D:/TDC48Start_20140624/chrono48_start.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "chrono48_start.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive 'XLXI_122_ff_clksyn' has unconnected output
   pin
WARNING:NgdBuild:454 - logical net 'XLXI_102_XLXI_1/CO' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   2

Total memory usage is 38988 kilobytes

Writing NGD file "chrono48_start.ngd" ...

Writing NGDBUILD log file "chrono48_start.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   11
Logic Utilization:
  Number of Slice Flip Flops:       161 out of  4,704    3%
  Number of 4 input LUTs:           132 out of  4,704    2%
Logic Distribution:
    Number of occupied Slices:                         129 out of  2,352    5%
    Number of Slices containing only related logic:    129 out of    129  100%
    Number of Slices containing unrelated logic:         0 out of    129    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          188 out of  4,704    3%
      Number used as logic:                       132
      Number used as a route-thru:                 56
   Number of bonded IOBs:            22 out of    140   15%
      IOB Flip Flops:                               1
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                1 out of      4   25%
   Number of DLLs:                    2 out of      4   50%

   Number of RPM macros:            2
Total equivalent gate count for design:  16,553
Additional JTAG gate count for IOBs:  1,104
Peak Memory Usage:  66 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "chrono48_start_map.mrp" for details.
Completed process "Map".

Mapping Module chrono48_start . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx on -o chrono48_start_map.ncd chrono48_start.ngd chrono48_start.pcf
Mapping Module chrono48_start: DONE



Started process "Place & Route".





Constraints file: chrono48_start.pcf

Loading device database for application Par from file "chrono48_start_map.ncd".
   "chrono48_start" is an NCD, version 2.38, device xc2s200, package pq208,
speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            22 out of 140    15%
      Number of LOCed External IOBs   21 out of 22     95%

   Number of SLICEs                  129 out of 2352    5%

   Number of DLLs                      2 out of 4      50%
   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989c13) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
....
Phase 5.8 (Checksum:a10b70) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file chrono48_start.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 777 unrouted;       REAL time: 0 secs 

Phase 2: 666 unrouted;       REAL time: 8 secs 

Phase 3: 134 unrouted;       REAL time: 9 secs 

Phase 4: 0 unrouted;       REAL time: 9 secs 

Total REAL time to Router completion: 9 secs 
Total CPU time to Router completion: 9 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|         clk100mhz          |  Global  |   16   |  0.075     |  0.539      |
+----------------------------+----------+--------+------------+-------------+
|          clk25mhz          |Low-Skew  |   79   |  0.627     |  4.352      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_120/out_pulse          |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_106_cstate_FFd3    |   Local  |    4   |  0.090     |  3.182      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_106_cstate_FFd6    |   Local  |    2   |  0.000     |  0.856      |
+----------------------------+----------+--------+------------+-------------+
|   XLXI_108_startbitsync    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|       cmd_dev_sel          |   Local  |    1   |  0.000     |  1.168      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 9 secs 
Total CPU time to PAR completion: 9 secs 

Peak Memory Usage:  63 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file chrono48_start.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Jul 15 14:28:33 2014
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module chrono48_start . . .
PAR command line: par -w -intstyle ise -ol std -t 1 chrono48_start_map.ncd chrono48_start.ncd chrono48_start.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "inst_decoder.v"
Module <inst_decoder> compiled
No errors in compilation
Analysis of file <inst_decoder.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <inst_decoder>.
Module <inst_decoder> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <inst_decoder>.
    Related source file is inst_decoder.v.
WARNING:Xst:646 - Signal <data_reg<5>> is assigned but never used.
WARNING:Xst:646 - Signal <shift<5>> is assigned but never used.
    Found finite state machine <FSM_0> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 20                                             |
    | Inputs             | 9                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | res (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000000001                                    |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit register for signal <pkt_addr>.
    Found 4-bit comparator equal for signal <$n0025> created at line 209.
    Found 8-bit register for signal <data_reg>.
    Found 4-bit register for signal <dev_addr_reg>.
    Found 6-bit register for signal <shift>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <inst_decoder> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Registers                        : 9
  1-bit register                   : 6
  8-bit register                   : 1
  4-bit register                   : 1
  5-bit register                   : 1
# Comparators                      : 1
  4-bit comparator equal           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <cstate> with one-hot encoding.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <data_reg_5> is unconnected in block <inst_decoder>.

Optimizing unit <inst_decoder> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block inst_decoder, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                      20  out of   2352     0%  
 Number of Slice Flip Flops:            31  out of   4704     0%  
 Number of 4 input LUTs:                19  out of   4704     0%  
 Number of bonded IOBs:                 33  out of    144    22%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 31    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 6.142ns (Maximum Frequency: 162.813MHz)
   Minimum input arrival time before clock: 2.520ns
   Maximum output required time after clock: 10.127ns
   Maximum combinational path delay: 9.647ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling source file "inst_decoder.v"
tdtfi(verilog) completed successfully.


Release 6.1i - spl2sym G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:15 - Bus "dout(7:0)" is connected to too many source pins
   and/or IO Ports. A Wired Or connection will be used
WARNING:DesignEntry:13 - Net "uart_rdy" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:11 - Net "XLXN_154" is connected to load pins and/or IO
   Port, but there is no source pin or IO Port connected to it
WARNING:DesignEntry:13 - Net "testing" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "tst_stop_pulse" is connected to source pins and/or
   IO ports while there is no load pin connected to it
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "clk_mul.vf"
Module <clk_mul> compiled
Compiling source file "testcounter.v"
Module <testcounter> compiled
Compiling source file "router.v"
Module <router> compiled
Compiling source file "gen_sel_signals.v"
Module <gen_sel_signals> compiled
Compiling source file "fpga_addr_out.v"
Module <fpga_addr_out> compiled
Compiling source file "DAC.v"
Module <DAC> compiled
Compiling source file "cc8ce1.vf"
Module <cc8ce1> compiled
Compiling source file "cc24ce.vf"
Module <cc24ce> compiled
Compiling source file "counter32bit.vf"
Module <counter32bit> compiled
Compiling source file "inst_decoder.v"
Compiling source file "uart_baud.v"
Module <inst_decoder> compiled
Module <uart_baud> compiled
Compiling source file "uart_rx.v"
Module <uart_rx> compiled
Compiling source file "uart_tx.v"
Module <uart_tx> compiled
Compiling source file "synclogic.vf"
Module <synclogic> compiled
Compiling source file "Chrono48_start.vf"
Module <chrono48_start> compiled
No errors in compilation
Analysis of file <chrono48_start.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <chrono48_start>.
WARNING:Xst:852 - Chrono48_start.vf line 109: Unconnected input port 'test_pulse' of instance 'XLXI_122' is tied to GND.
Module <chrono48_start> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <chrono48_start>.
    Set user-defined property "RLOC_ORIGIN =  R27C7" for instance <XLXI_120> in unit <chrono48_start>.
Analyzing module <clk_mul>.
Module <clk_mul> is correct for synthesis.
 
    Set user-defined property "LOC =  dll0" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "LOC =  dll1" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf0" for instance <XLXI_4> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf1" for instance <XLXI_5> in unit <clk_mul>.
Analyzing module <CLKDLL>.
Analyzing module <IBUFG>.
Analyzing module <BUFG>.
Analyzing module <INV>.
Analyzing module <FDC>.
Analyzing module <IBUF>.
Analyzing module <OBUF_F_24>.
Analyzing module <router>.
Module <router> is correct for synthesis.
 
Analyzing module <OBUF>.
Analyzing module <testcounter>.
Module <testcounter> is correct for synthesis.
 
Analyzing module <OR2>.
Analyzing module <gen_sel_signals>.
Module <gen_sel_signals> is correct for synthesis.
 
Analyzing module <fpga_addr_out>.
Module <fpga_addr_out> is correct for synthesis.
 
Analyzing module <DAC>.
Module <DAC> is correct for synthesis.
 
Analyzing module <counter32bit>.
Module <counter32bit> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_1> in unit <counter32bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_5> in unit <counter32bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_9> in unit <counter32bit>.
Analyzing module <cc24ce>.
Module <cc24ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_2> in unit <cc24ce>.
    Set user-defined property "RLOC =  R4C0" for instance <XLXI_3> in unit <cc24ce>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_4> in unit <cc24ce>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_7> in unit <cc24ce>.
Analyzing module <cc8ce1>.
Module <cc8ce1> is correct for synthesis.
 
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_4> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_26> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_233> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_246> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_259> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_272> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_285> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_298> in unit <cc8ce1>.
Analyzing module <MUXCY_L>.
Analyzing module <XORCY>.
Analyzing module <MUXCY>.
Analyzing module <AND2B1>.
Analyzing module <FDCE>.
Analyzing module <inst_decoder>.
Module <inst_decoder> is correct for synthesis.
 
Analyzing module <uart_baud>.
Module <uart_baud> is correct for synthesis.
 
Analyzing module <uart_rx>.
Module <uart_rx> is correct for synthesis.
 
Analyzing module <uart_tx>.
Module <uart_tx> is correct for synthesis.
 
Analyzing module <GND>.
Analyzing module <synclogic>.
Module <synclogic> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S0" for instance <ff_clksyn> in unit <synclogic>.
    Set user-defined property "INIT =  0" for instance <ff_clksyn> in unit <synclogic>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_4> in unit <synclogic>.
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <synclogic>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_6> in unit <synclogic>.
Analyzing module <FMAP>.
Analyzing module <VCC>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cc8ce1>.
    Related source file is cc8ce1.vf.
Unit <cc8ce1> synthesized.


Synthesizing Unit <cc24ce>.
    Related source file is cc24ce.vf.
WARNING:Xst:646 - Signal <ovf26> is assigned but never used.
Unit <cc24ce> synthesized.


Synthesizing Unit <synclogic>.
    Related source file is synclogic.vf.
Unit <synclogic> synthesized.


Synthesizing Unit <uart_tx>.
    Related source file is uart_tx.v.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit register for signal <data_buf>.
    Found 8-bit register for signal <datareg>.
    Found 1-bit register for signal <din_rdyreg>.
    Found 4-bit up counter for signal <sample_count>.
    Found 4-bit up counter for signal <shift_count>.
    Found 9 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  18 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <uart_tx> synthesized.


Synthesizing Unit <uart_rx>.
    Related source file is uart_rx.v.
WARNING:Xst:646 - Signal <dout_byte_temp<0>> is assigned but never used.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | enable (positive)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <dout_byte>.
    Found 4-bit up counter for signal <bit_count>.
    Found 10-bit register for signal <dout_byte_temp>.
    Found 4-bit up counter for signal <sample_count>.
    Found 3-bit register for signal <ser_in_reg>.
    Found 1-bit register for signal <start>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  22 D-type flip-flop(s).
Unit <uart_rx> synthesized.


Synthesizing Unit <uart_baud>.
    Related source file is uart_baud.v.
    Found 8-bit up counter for signal <cnt1>.
    Summary:
	inferred   1 Counter(s).
Unit <uart_baud> synthesized.


Synthesizing Unit <inst_decoder>.
    Related source file is inst_decoder.v.
WARNING:Xst:646 - Signal <data_reg<5>> is assigned but never used.
WARNING:Xst:646 - Signal <shift<5>> is assigned but never used.
    Found finite state machine <FSM_2> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 20                                             |
    | Inputs             | 9                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | res (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000000001                                    |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit register for signal <pkt_addr>.
    Found 4-bit comparator equal for signal <$n0025> created at line 209.
    Found 8-bit register for signal <data_reg>.
    Found 4-bit register for signal <dev_addr_reg>.
    Found 6-bit register for signal <shift>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <inst_decoder> synthesized.


Synthesizing Unit <counter32bit>.
    Related source file is counter32bit.vf.
Unit <counter32bit> synthesized.


Synthesizing Unit <DAC>.
    Related source file is DAC.v.
    Found 16x8-bit ROM for signal <dacinreg>.
    Found 8-bit tristate buffer for signal <dac_val>.
    Found 8-bit adder carry out for signal <$n0002>.
    Found 8-bit register for signal <Accum>.
    Found 4-bit up counter for signal <DACaddr>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   8 Tristate(s).
Unit <DAC> synthesized.


Synthesizing Unit <fpga_addr_out>.
    Related source file is fpga_addr_out.v.
    Found 8-bit tristate buffer for signal <dout>.
    Summary:
	inferred   8 Tristate(s).
Unit <fpga_addr_out> synthesized.


Synthesizing Unit <gen_sel_signals>.
    Related source file is gen_sel_signals.v.
WARNING:Xst:646 - Signal <sel_out<31:24>> is assigned but never used.
    Found 32x32-bit ROM for signal <sel_out>.
    Summary:
	inferred   1 ROM(s).
Unit <gen_sel_signals> synthesized.


Synthesizing Unit <testcounter>.
    Related source file is testcounter.v.
    Found 1-bit register for signal <testing>.
    Found 20-bit up counter for signal <test_cntr>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <testcounter> synthesized.


Synthesizing Unit <router>.
    Related source file is router.v.
    Found 1-bit tristate buffer for signal <tx_uc>.
    Found 1-bit 4-to-1 multiplexer for signal <tx_uc1>.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <router> synthesized.


Synthesizing Unit <clk_mul>.
    Related source file is clk_mul.vf.
Unit <clk_mul> synthesized.


Synthesizing Unit <chrono48_start>.
    Related source file is Chrono48_start.vf.
WARNING:Xst:646 - Signal <tst_stop_pulse> is assigned but never used.
WARNING:Xst:653 - Signal <XLXN_154> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <testing> is assigned but never used.
WARNING:Xst:646 - Signal <uart_rdy> is assigned but never used.
Unit <chrono48_start> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# ROMs                             : 2
  16x8-bit ROM                     : 1
  32x32-bit ROM                    : 1
# Registers                        : 29
  1-bit register                   : 22
  5-bit register                   : 1
  8-bit register                   : 4
  9-bit register                   : 1
  4-bit register                   : 1
# Counters                         : 7
  4-bit up counter                 : 5
  8-bit up counter                 : 1
  20-bit up counter                : 1
# Multiplexers                     : 2
  2-to-1 multiplexer               : 1
  1-bit 4-to-1 multiplexer         : 1
# Tristates                        : 3
  1-bit tristate buffer            : 1
  8-bit tristate buffer            : 2
# Adders/Subtractors               : 1
  8-bit adder carry out            : 1
# Comparators                      : 1
  4-bit comparator equal           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Selecting encoding for FSM_2 ...
Optimizing FSM <FSM_2> on signal <cstate> with one-hot encoding.
Selecting encoding for FSM_1 ...
Optimizing FSM <FSM_1> on signal <state> with one-hot encoding.
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <data_reg_5> is unconnected in block <inst_decoder>.
WARNING:Xst:1291 - FF/Latch <testing> is unconnected in block <XLXI_85>.
WARNING:Xst:1291 - FF/Latch <dout_byte_5> is unconnected in block <XLXI_108>.

Optimizing unit <chrono48_start> ...

Optimizing unit <DAC> ...

Optimizing unit <inst_decoder> ...

Optimizing unit <uart_baud> ...

Optimizing unit <uart_rx> ...

Optimizing unit <synclogic> ...

Optimizing unit <cc8ce1> ...

Optimizing unit <testcounter> ...

Optimizing unit <cc24ce> ...

Optimizing unit <uart_tx> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
INFO:Xst:1730 - Xst has found some RLOC properties in element XLXI_122 which is instantiated several times. To handle this constraint Xst will add the property "hu_set XLXI_122" on each element with RLOC.
WARNING:Xst:1291 - FF/Latch <XLXI_108_dout_byte_5> is unconnected in block <chrono48_start>.
WARNING:Xst:1291 - FF/Latch <XLXI_85_testing> is unconnected in block <chrono48_start>.
Building and optimizing final netlist ...
WARNING:Xst:1291 - FF/Latch <XLXI_100_Accum_0> is unconnected in block <chrono48_start>.
Found area constraint ratio of 100 (+ 5) on block chrono48_start, actual ratio is 5.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                     127  out of   2352     5%  
 Number of Slice Flip Flops:           172  out of   4704     3%  
 Number of 4 input LUTs:               181  out of   4704     3%  
 Number of bonded IOBs:                 24  out of    144    16%  
 Number of TBUFs:                       16  out of   2352     0%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
cmd_dev_sel(XLXI_106_Mcompar__n0025_AEB54:O)| NONE(*)(XLXI_4)        | 1     |
clk                                | Clock_Mul_XLXI_1:CLK2X+Clock_Mul_XLXI_2:CLK2X| 36    |
clk                                | IBUFG                  | 127   |
out_pulse(XLXI_120/XLXI_5:O)       | NONE(*)(XLXI_120/XLXI_4)| 1     |
XLXI_106_cstate_FFd3:Q             | NONE                   | 4     |
XLXI_108_startbitsync(XLXI_108__n00091:O)| NONE(*)(XLXI_108_start)| 1     |
XLXI_122_out_pulse(XLXI_122_XLXI_5:O)| NONE(*)(XLXI_122_XLXI_4)| 1     |
XLXI_106_cstate_FFd6:Q             | NONE                   | 1     |
-----------------------------------+------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 28.584ns (Maximum Frequency: 34.985MHz)
   Minimum input arrival time before clock: 3.699ns
   Maximum output required time after clock: 13.676ns
   Maximum combinational path delay: 13.473ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd d:\tdc48start_20140624/_ngo -uc
chrono48_start.ucf -p xc2s200-pq208-6 chrono48_start.ngc chrono48_start.ngd 

Reading NGO file "D:/TDC48Start_20140624/chrono48_start.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "chrono48_start.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive 'XLXI_122_ff_clksyn' has unconnected output
   pin
WARNING:NgdBuild:454 - logical net 'XLXI_102_XLXI_1/CO' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   2

Total memory usage is 38988 kilobytes

Writing NGD file "chrono48_start.ngd" ...

Writing NGDBUILD log file "chrono48_start.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   11
Logic Utilization:
  Number of Slice Flip Flops:       161 out of  4,704    3%
  Number of 4 input LUTs:           132 out of  4,704    2%
Logic Distribution:
    Number of occupied Slices:                         129 out of  2,352    5%
    Number of Slices containing only related logic:    129 out of    129  100%
    Number of Slices containing unrelated logic:         0 out of    129    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          188 out of  4,704    3%
      Number used as logic:                       132
      Number used as a route-thru:                 56
   Number of bonded IOBs:            22 out of    140   15%
      IOB Flip Flops:                               1
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                1 out of      4   25%
   Number of DLLs:                    2 out of      4   50%

   Number of RPM macros:            2
Total equivalent gate count for design:  16,553
Additional JTAG gate count for IOBs:  1,104
Peak Memory Usage:  66 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "chrono48_start_map.mrp" for details.
Completed process "Map".

Mapping Module chrono48_start . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx on -o chrono48_start_map.ncd chrono48_start.ngd chrono48_start.pcf
Mapping Module chrono48_start: DONE



Started process "Place & Route".





Constraints file: chrono48_start.pcf

Loading device database for application Par from file "chrono48_start_map.ncd".
   "chrono48_start" is an NCD, version 2.38, device xc2s200, package pq208,
speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            22 out of 140    15%
      Number of LOCed External IOBs   21 out of 22     95%

   Number of SLICEs                  129 out of 2352    5%

   Number of DLLs                      2 out of 4      50%
   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989c13) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
....
Phase 5.8 (Checksum:a10b70) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file chrono48_start.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 777 unrouted;       REAL time: 0 secs 

Phase 2: 666 unrouted;       REAL time: 9 secs 

Phase 3: 134 unrouted;       REAL time: 9 secs 

Phase 4: 0 unrouted;       REAL time: 9 secs 

Total REAL time to Router completion: 9 secs 
Total CPU time to Router completion: 9 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|         clk100mhz          |  Global  |   16   |  0.075     |  0.539      |
+----------------------------+----------+--------+------------+-------------+
|          clk25mhz          |Low-Skew  |   79   |  0.627     |  4.352      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_120/out_pulse          |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_106_cstate_FFd3    |   Local  |    4   |  0.090     |  3.182      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_106_cstate_FFd6    |   Local  |    2   |  0.000     |  0.856      |
+----------------------------+----------+--------+------------+-------------+
|   XLXI_108_startbitsync    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|       cmd_dev_sel          |   Local  |    1   |  0.000     |  1.168      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 9 secs 
Total CPU time to PAR completion: 9 secs 

Peak Memory Usage:  63 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file chrono48_start.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Jul 15 14:32:36 2014
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module chrono48_start . . .
PAR command line: par -w -intstyle ise -ol std -t 1 chrono48_start_map.ncd chrono48_start.ncd chrono48_start.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "router.v"
Module <router> compiled
No errors in compilation
Analysis of file <router.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
ERROR:HDLCompilers:246 - router.v line 89 Reference to scalar reg 'tx_uc3' is not a legal net lvalue
ERROR:HDLCompilers:53 - router.v line 89 Illegal left hand side of continuous assign
--> 

Total memory usage is 46964 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "router.v"
Module <router> compiled
No errors in compilation
Analysis of file <router.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <router>.
Module <router> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <router>.
    Related source file is router.v.
WARNING:Xst:737 - Found 1-bit latch for signal <tx_uc2>.
WARNING:Xst:737 - Found 1-bit latch for signal <tx_uc1>.
    Found 1-bit 3-to-1 multiplexer for signal <$n0001>.
    Found 1-bit tristate buffer for signal <tx_uc3>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   2 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <router> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Latches                          : 2
  1-bit latch                      : 2
# Multiplexers                     : 2
  2-to-1 multiplexer               : 1
  1-bit 3-to-1 multiplexer         : 1
# Tristates                        : 1
  1-bit tristate buffer            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <router> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block router, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       5  out of   2352     0%  
 Number of Slice Flip Flops:             2  out of   4704     0%  
 Number of 4 input LUTs:                 9  out of   4704     0%  
 Number of bonded IOBs:                 13  out of    144     9%  
 Number of TBUFs:                        1  out of   2352     0%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
_n0000(_n00001:O)                  | NONE(*)(tx_uc2)        | 2     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: 5.463ns
   Maximum output required time after clock: 9.516ns
   Maximum combinational path delay: 10.780ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling source file "router.v"
tdtfi(verilog) completed successfully.


Release 6.1i - spl2sym G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:15 - Bus "dout(7:0)" is connected to too many source pins
   and/or IO Ports. A Wired Or connection will be used
WARNING:DesignEntry:13 - Net "uart_rdy" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:11 - Net "XLXN_154" is connected to load pins and/or IO
   Port, but there is no source pin or IO Port connected to it
WARNING:DesignEntry:13 - Net "testing" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "tst_stop_pulse" is connected to source pins and/or
   IO ports while there is no load pin connected to it
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "clk_mul.vf"
Module <clk_mul> compiled
Compiling source file "testcounter.v"
Module <testcounter> compiled
Compiling source file "router.v"
Module <router> compiled
Compiling source file "gen_sel_signals.v"
Module <gen_sel_signals> compiled
Compiling source file "fpga_addr_out.v"
Module <fpga_addr_out> compiled
Compiling source file "DAC.v"
Module <DAC> compiled
Compiling source file "cc8ce1.vf"
Module <cc8ce1> compiled
Compiling source file "cc24ce.vf"
Module <cc24ce> compiled
Compiling source file "counter32bit.vf"
Module <counter32bit> compiled
Compiling source file "inst_decoder.v"
Compiling source file "uart_baud.v"
Module <inst_decoder> compiled
Module <uart_baud> compiled
Compiling source file "uart_rx.v"
Module <uart_rx> compiled
Compiling source file "uart_tx.v"
Module <uart_tx> compiled
Compiling source file "synclogic.vf"
Module <synclogic> compiled
Compiling source file "Chrono48_start.vf"
Module <chrono48_start> compiled
No errors in compilation
Analysis of file <chrono48_start.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <chrono48_start>.
WARNING:Xst:852 - Chrono48_start.vf line 109: Unconnected input port 'test_pulse' of instance 'XLXI_122' is tied to GND.
Module <chrono48_start> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <chrono48_start>.
    Set user-defined property "RLOC_ORIGIN =  R27C7" for instance <XLXI_120> in unit <chrono48_start>.
Analyzing module <clk_mul>.
Module <clk_mul> is correct for synthesis.
 
    Set user-defined property "LOC =  dll0" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "LOC =  dll1" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf0" for instance <XLXI_4> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf1" for instance <XLXI_5> in unit <clk_mul>.
Analyzing module <CLKDLL>.
Analyzing module <IBUFG>.
Analyzing module <BUFG>.
Analyzing module <INV>.
Analyzing module <FDC>.
Analyzing module <IBUF>.
Analyzing module <OBUF_F_24>.
Analyzing module <router>.
Module <router> is correct for synthesis.
 
Analyzing module <OBUF>.
Analyzing module <testcounter>.
Module <testcounter> is correct for synthesis.
 
Analyzing module <OR2>.
Analyzing module <gen_sel_signals>.
Module <gen_sel_signals> is correct for synthesis.
 
Analyzing module <fpga_addr_out>.
Module <fpga_addr_out> is correct for synthesis.
 
Analyzing module <DAC>.
Module <DAC> is correct for synthesis.
 
Analyzing module <counter32bit>.
Module <counter32bit> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_1> in unit <counter32bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_5> in unit <counter32bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_9> in unit <counter32bit>.
Analyzing module <cc24ce>.
Module <cc24ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_2> in unit <cc24ce>.
    Set user-defined property "RLOC =  R4C0" for instance <XLXI_3> in unit <cc24ce>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_4> in unit <cc24ce>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_7> in unit <cc24ce>.
Analyzing module <cc8ce1>.
Module <cc8ce1> is correct for synthesis.
 
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_4> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_26> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_233> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_246> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_259> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_272> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_285> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_298> in unit <cc8ce1>.
Analyzing module <MUXCY_L>.
Analyzing module <XORCY>.
Analyzing module <MUXCY>.
Analyzing module <AND2B1>.
Analyzing module <FDCE>.
Analyzing module <inst_decoder>.
Module <inst_decoder> is correct for synthesis.
 
Analyzing module <uart_baud>.
Module <uart_baud> is correct for synthesis.
 
Analyzing module <uart_rx>.
Module <uart_rx> is correct for synthesis.
 
Analyzing module <uart_tx>.
Module <uart_tx> is correct for synthesis.
 
Analyzing module <GND>.
Analyzing module <synclogic>.
Module <synclogic> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S0" for instance <ff_clksyn> in unit <synclogic>.
    Set user-defined property "INIT =  0" for instance <ff_clksyn> in unit <synclogic>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_4> in unit <synclogic>.
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <synclogic>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_6> in unit <synclogic>.
Analyzing module <FMAP>.
Analyzing module <VCC>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cc8ce1>.
    Related source file is cc8ce1.vf.
Unit <cc8ce1> synthesized.


Synthesizing Unit <cc24ce>.
    Related source file is cc24ce.vf.
WARNING:Xst:646 - Signal <ovf26> is assigned but never used.
Unit <cc24ce> synthesized.


Synthesizing Unit <synclogic>.
    Related source file is synclogic.vf.
Unit <synclogic> synthesized.


Synthesizing Unit <uart_tx>.
    Related source file is uart_tx.v.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit register for signal <data_buf>.
    Found 8-bit register for signal <datareg>.
    Found 1-bit register for signal <din_rdyreg>.
    Found 4-bit up counter for signal <sample_count>.
    Found 4-bit up counter for signal <shift_count>.
    Found 9 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  18 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <uart_tx> synthesized.


Synthesizing Unit <uart_rx>.
    Related source file is uart_rx.v.
WARNING:Xst:646 - Signal <dout_byte_temp<0>> is assigned but never used.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | enable (positive)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <dout_byte>.
    Found 4-bit up counter for signal <bit_count>.
    Found 10-bit register for signal <dout_byte_temp>.
    Found 4-bit up counter for signal <sample_count>.
    Found 3-bit register for signal <ser_in_reg>.
    Found 1-bit register for signal <start>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  22 D-type flip-flop(s).
Unit <uart_rx> synthesized.


Synthesizing Unit <uart_baud>.
    Related source file is uart_baud.v.
    Found 8-bit up counter for signal <cnt1>.
    Summary:
	inferred   1 Counter(s).
Unit <uart_baud> synthesized.


Synthesizing Unit <inst_decoder>.
    Related source file is inst_decoder.v.
WARNING:Xst:646 - Signal <data_reg<5>> is assigned but never used.
WARNING:Xst:646 - Signal <shift<5>> is assigned but never used.
    Found finite state machine <FSM_2> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 20                                             |
    | Inputs             | 9                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | res (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000000001                                    |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit register for signal <pkt_addr>.
    Found 4-bit comparator equal for signal <$n0025> created at line 209.
    Found 8-bit register for signal <data_reg>.
    Found 4-bit register for signal <dev_addr_reg>.
    Found 6-bit register for signal <shift>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <inst_decoder> synthesized.


Synthesizing Unit <counter32bit>.
    Related source file is counter32bit.vf.
Unit <counter32bit> synthesized.


Synthesizing Unit <DAC>.
    Related source file is DAC.v.
    Found 16x8-bit ROM for signal <dacinreg>.
    Found 8-bit tristate buffer for signal <dac_val>.
    Found 8-bit adder carry out for signal <$n0002>.
    Found 8-bit register for signal <Accum>.
    Found 4-bit up counter for signal <DACaddr>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   8 Tristate(s).
Unit <DAC> synthesized.


Synthesizing Unit <fpga_addr_out>.
    Related source file is fpga_addr_out.v.
    Found 8-bit tristate buffer for signal <dout>.
    Summary:
	inferred   8 Tristate(s).
Unit <fpga_addr_out> synthesized.


Synthesizing Unit <gen_sel_signals>.
    Related source file is gen_sel_signals.v.
WARNING:Xst:646 - Signal <sel_out<31:24>> is assigned but never used.
    Found 32x32-bit ROM for signal <sel_out>.
    Summary:
	inferred   1 ROM(s).
Unit <gen_sel_signals> synthesized.


Synthesizing Unit <testcounter>.
    Related source file is testcounter.v.
    Found 1-bit register for signal <testing>.
    Found 20-bit up counter for signal <test_cntr>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <testcounter> synthesized.


Synthesizing Unit <router>.
    Related source file is router.v.
WARNING:Xst:737 - Found 1-bit latch for signal <tx_uc2>.
WARNING:Xst:737 - Found 1-bit latch for signal <tx_uc1>.
    Found 1-bit 3-to-1 multiplexer for signal <$n0001>.
    Found 1-bit tristate buffer for signal <tx_uc3>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   2 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <router> synthesized.


Synthesizing Unit <clk_mul>.
    Related source file is clk_mul.vf.
Unit <clk_mul> synthesized.


Synthesizing Unit <chrono48_start>.
    Related source file is Chrono48_start.vf.
WARNING:Xst:646 - Signal <tst_stop_pulse> is assigned but never used.
WARNING:Xst:653 - Signal <XLXN_154> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <testing> is assigned but never used.
WARNING:Xst:646 - Signal <uart_rdy> is assigned but never used.
Unit <chrono48_start> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# ROMs                             : 2
  16x8-bit ROM                     : 1
  32x32-bit ROM                    : 1
# Registers                        : 29
  1-bit register                   : 22
  5-bit register                   : 1
  8-bit register                   : 4
  9-bit register                   : 1
  4-bit register                   : 1
# Latches                          : 2
  1-bit latch                      : 2
# Counters                         : 7
  4-bit up counter                 : 5
  8-bit up counter                 : 1
  20-bit up counter                : 1
# Multiplexers                     : 3
  2-to-1 multiplexer               : 2
  1-bit 3-to-1 multiplexer         : 1
# Tristates                        : 3
  1-bit tristate buffer            : 1
  8-bit tristate buffer            : 2
# Adders/Subtractors               : 1
  8-bit adder carry out            : 1
# Comparators                      : 1
  4-bit comparator equal           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Selecting encoding for FSM_2 ...
Optimizing FSM <FSM_2> on signal <cstate> with one-hot encoding.
Selecting encoding for FSM_1 ...
Optimizing FSM <FSM_1> on signal <state> with one-hot encoding.
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <data_reg_5> is unconnected in block <inst_decoder>.
WARNING:Xst:1291 - FF/Latch <testing> is unconnected in block <XLXI_85>.
WARNING:Xst:1291 - FF/Latch <dout_byte_5> is unconnected in block <XLXI_108>.

Optimizing unit <chrono48_start> ...

Optimizing unit <router> ...

Optimizing unit <DAC> ...

Optimizing unit <inst_decoder> ...

Optimizing unit <uart_baud> ...

Optimizing unit <uart_rx> ...

Optimizing unit <synclogic> ...

Optimizing unit <cc8ce1> ...

Optimizing unit <testcounter> ...

Optimizing unit <cc24ce> ...

Optimizing unit <uart_tx> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
INFO:Xst:1730 - Xst has found some RLOC properties in element XLXI_122 which is instantiated several times. To handle this constraint Xst will add the property "hu_set XLXI_122" on each element with RLOC.
WARNING:Xst:1291 - FF/Latch <XLXI_108_dout_byte_5> is unconnected in block <chrono48_start>.
WARNING:Xst:1291 - FF/Latch <XLXI_85_testing> is unconnected in block <chrono48_start>.
Building and optimizing final netlist ...
WARNING:Xst:1291 - FF/Latch <XLXI_100_Accum_0> is unconnected in block <chrono48_start>.
Found area constraint ratio of 100 (+ 5) on block chrono48_start, actual ratio is 5.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                     127  out of   2352     5%  
 Number of Slice Flip Flops:           174  out of   4704     3%  
 Number of 4 input LUTs:               183  out of   4704     3%  
 Number of bonded IOBs:                 24  out of    144    16%  
 Number of TBUFs:                       17  out of   2352     0%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
cmd_dev_sel(XLXI_106_Mcompar__n0025_AEB54:O)| NONE(*)(XLXI_4)        | 1     |
clk                                | Clock_Mul_XLXI_1:CLK2X+Clock_Mul_XLXI_2:CLK2X| 36    |
clk                                | IBUFG                  | 127   |
out_pulse(XLXI_120/XLXI_5:O)       | NONE(*)(XLXI_120/XLXI_4)| 1     |
XLXI_50__n0000(XLXI_50__n00001:O)  | NONE(*)(XLXI_50_tx_uc2)| 2     |
XLXI_106_cstate_FFd3:Q             | NONE                   | 4     |
XLXI_108_startbitsync(XLXI_108__n00091:O)| NONE(*)(XLXI_108_start)| 1     |
XLXI_122_out_pulse(XLXI_122_XLXI_5:O)| NONE(*)(XLXI_122_XLXI_4)| 1     |
XLXI_106_cstate_FFd6:Q             | NONE                   | 1     |
-----------------------------------+------------------------+-------+
(*) These 5 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 28.584ns (Maximum Frequency: 34.985MHz)
   Minimum input arrival time before clock: 5.463ns
   Maximum output required time after clock: 13.676ns
   Maximum combinational path delay: 13.473ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd d:\tdc48start_20140624/_ngo -uc
chrono48_start.ucf -p xc2s200-pq208-6 chrono48_start.ngc chrono48_start.ngd 

Reading NGO file "D:/TDC48Start_20140624/chrono48_start.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "chrono48_start.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive 'XLXI_122_ff_clksyn' has unconnected output
   pin
WARNING:NgdBuild:454 - logical net 'XLXI_102_XLXI_1/CO' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   2

Total memory usage is 38988 kilobytes

Writing NGD file "chrono48_start.ngd" ...

Writing NGDBUILD log file "chrono48_start.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   12
Logic Utilization:
  Total Number Slice Registers:     162 out of  4,704    3%
    Number used as Flip Flops:                    161
    Number used as Latches:                         1
  Number of 4 input LUTs:           134 out of  4,704    2%
Logic Distribution:
    Number of occupied Slices:                         129 out of  2,352    5%
    Number of Slices containing only related logic:    129 out of    129  100%
    Number of Slices containing unrelated logic:         0 out of    129    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          190 out of  4,704    4%
      Number used as logic:                       134
      Number used as a route-thru:                 56
   Number of bonded IOBs:            22 out of    140   15%
      IOB Flip Flops:                               1
      IOB Latches:                                  1
   Number of Tbufs:                   1 out of  2,464    1%
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                1 out of      4   25%
   Number of DLLs:                    2 out of      4   50%

   Number of RPM macros:            2
Total equivalent gate count for design:  16,572
Additional JTAG gate count for IOBs:  1,104
Peak Memory Usage:  66 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "chrono48_start_map.mrp" for details.
Completed process "Map".

Mapping Module chrono48_start . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx on -o chrono48_start_map.ncd chrono48_start.ngd chrono48_start.pcf
Mapping Module chrono48_start: DONE



Started process "Place & Route".





Constraints file: chrono48_start.pcf

Loading device database for application Par from file "chrono48_start_map.ncd".
   "chrono48_start" is an NCD, version 2.38, device xc2s200, package pq208,
speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            22 out of 140    15%
      Number of LOCed External IOBs   21 out of 22     95%

   Number of SLICEs                  129 out of 2352    5%

   Number of DLLs                      2 out of 4      50%
   Number of GCLKs                     2 out of 4      50%
   Number of TBUFs                     1 out of 2464    1%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989d1d) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
......
Phase 5.8 (Checksum:a12b91) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file chrono48_start.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 786 unrouted;       REAL time: 0 secs 

Phase 2: 674 unrouted;       REAL time: 9 secs 

Phase 3: 148 unrouted;       REAL time: 10 secs 

Phase 4: 0 unrouted;       REAL time: 10 secs 

Total REAL time to Router completion: 10 secs 
Total CPU time to Router completion: 9 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|         clk100mhz          |  Global  |   16   |  0.075     |  0.539      |
+----------------------------+----------+--------+------------+-------------+
|          clk25mhz          |Low-Skew  |   79   |  1.027     |  4.941      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_120/out_pulse          |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_106_cstate_FFd3    |   Local  |    4   |  0.011     |  3.195      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_106_cstate_FFd6    |   Local  |    2   |  0.000     |  0.845      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_50__n0000          |   Local  |    2   |  0.153     |  2.813      |
+----------------------------+----------+--------+------------+-------------+
|       cmd_dev_sel          |   Local  |    1   |  0.000     |  1.168      |
+----------------------------+----------+--------+------------+-------------+
|   XLXI_108_startbitsync    |   Local  |    1   |  0.000     |  0.720      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 10 secs 
Total CPU time to PAR completion: 9 secs 

Peak Memory Usage:  63 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file chrono48_start.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Jul 15 14:45:38 2014
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module chrono48_start . . .
PAR command line: par -w -intstyle ise -ol std -t 1 chrono48_start_map.ncd chrono48_start.ncd chrono48_start.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "inst_decoder.v"
Module <inst_decoder> compiled
No errors in compilation
Analysis of file <inst_decoder.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <inst_decoder>.
Module <inst_decoder> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <inst_decoder>.
    Related source file is inst_decoder.v.
WARNING:Xst:646 - Signal <data_reg<5>> is assigned but never used.
WARNING:Xst:646 - Signal <shift<5>> is assigned but never used.
    Found finite state machine <FSM_0> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 20                                             |
    | Inputs             | 9                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | res (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000000001                                    |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit register for signal <pkt_addr>.
    Found 4-bit comparator equal for signal <$n0025> created at line 210.
    Found 8-bit register for signal <data_reg>.
    Found 4-bit register for signal <dev_addr_reg>.
    Found 6-bit register for signal <shift>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <inst_decoder> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Registers                        : 9
  1-bit register                   : 6
  8-bit register                   : 1
  4-bit register                   : 1
  5-bit register                   : 1
# Comparators                      : 1
  4-bit comparator equal           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <cstate> with one-hot encoding.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <data_reg_5> is unconnected in block <inst_decoder>.

Optimizing unit <inst_decoder> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block inst_decoder, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                      20  out of   2352     0%  
 Number of Slice Flip Flops:            31  out of   4704     0%  
 Number of 4 input LUTs:                19  out of   4704     0%  
 Number of bonded IOBs:                 33  out of    144    22%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 31    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 6.142ns (Maximum Frequency: 162.813MHz)
   Minimum input arrival time before clock: 2.520ns
   Maximum output required time after clock: 10.127ns
   Maximum combinational path delay: 9.647ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd d:\tdc48start_20140624/_ngo -i -p
xc2s200-pq208-6 inst_decoder.ngc inst_decoder.ngd 

Reading NGO file "D:/TDC48Start_20140624/inst_decoder.ngc" ...
Reading component libraries for design expansion...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 36940 kilobytes

Writing NGD file "inst_decoder.ngd" ...

Writing NGDBUILD log file "inst_decoder.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:        18 out of  4,704    1%
  Number of 4 input LUTs:            19 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          16 out of  2,352    1%
    Number of Slices containing only related logic:     16 out of     16  100%
    Number of Slices containing unrelated logic:         0 out of     16    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:        19 out of  4,704    1%
   Number of bonded IOBs:            33 out of    140   23%
      IOB Flip Flops:                              13
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  362
Additional JTAG gate count for IOBs:  1,632
Peak Memory Usage:  61 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "inst_decoder_map.mrp" for details.
Completed process "Map".

Mapping Module inst_decoder . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx on -o inst_decoder_map.ncd inst_decoder.ngd inst_decoder.pcf
Mapping Module inst_decoder: DONE



Started process "Place & Route".





Constraints file: inst_decoder.pcf

Loading device database for application Par from file "inst_decoder_map.ncd".
   "inst_decoder" is an NCD, version 2.38, device xc2s200, package pq208, speed
-6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            33 out of 140    23%
      Number of LOCed External IOBs    0 out of 33      0%

   Number of SLICEs                   16 out of 2352    1%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:98974b) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.
Phase 5.8 (Checksum:9971a3) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file inst_decoder.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 151 unrouted;       REAL time: 0 secs 

Phase 2: 128 unrouted;       REAL time: 0 secs 

Phase 3: 29 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|         clk_BUFGP          |  Global  |   23   |  0.082     |  0.535      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 0 secs 
Total CPU time to PAR completion: 0 secs 

Peak Memory Usage:  51 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file inst_decoder.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Jul 15 14:49:16 2014
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module inst_decoder . . .
PAR command line: par -w -intstyle ise -ol std -t 1 inst_decoder_map.ncd inst_decoder.ncd inst_decoder.pcf
PAR completed successfully




Started process "Programming File Generation Report".

Completed process "Programming File Generation Report".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling source file "inst_decoder.v"
tdtfi(verilog) completed successfully.


Release 6.1i - spl2sym G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:15 - Bus "dout(7:0)" is connected to too many source pins
   and/or IO Ports. A Wired Or connection will be used
WARNING:DesignEntry:13 - Net "uart_rdy" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:11 - Net "XLXN_154" is connected to load pins and/or IO
   Port, but there is no source pin or IO Port connected to it
WARNING:DesignEntry:13 - Net "testing" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "tst_stop_pulse" is connected to source pins and/or
   IO ports while there is no load pin connected to it
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "clk_mul.vf"
Module <clk_mul> compiled
Compiling source file "testcounter.v"
Module <testcounter> compiled
Compiling source file "router.v"
Module <router> compiled
Compiling source file "gen_sel_signals.v"
Module <gen_sel_signals> compiled
Compiling source file "fpga_addr_out.v"
Module <fpga_addr_out> compiled
Compiling source file "DAC.v"
Module <DAC> compiled
Compiling source file "cc8ce1.vf"
Module <cc8ce1> compiled
Compiling source file "cc24ce.vf"
Module <cc24ce> compiled
Compiling source file "counter32bit.vf"
Module <counter32bit> compiled
Compiling source file "inst_decoder.v"
Compiling source file "uart_baud.v"
Module <inst_decoder> compiled
Module <uart_baud> compiled
Compiling source file "uart_rx.v"
Module <uart_rx> compiled
Compiling source file "uart_tx.v"
Module <uart_tx> compiled
Compiling source file "synclogic.vf"
Module <synclogic> compiled
Compiling source file "Chrono48_start.vf"
Module <chrono48_start> compiled
No errors in compilation
Analysis of file <chrono48_start.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <chrono48_start>.
WARNING:Xst:852 - Chrono48_start.vf line 109: Unconnected input port 'test_pulse' of instance 'XLXI_122' is tied to GND.
Module <chrono48_start> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <chrono48_start>.
    Set user-defined property "RLOC_ORIGIN =  R27C7" for instance <XLXI_120> in unit <chrono48_start>.
Analyzing module <clk_mul>.
Module <clk_mul> is correct for synthesis.
 
    Set user-defined property "LOC =  dll0" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "LOC =  dll1" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf0" for instance <XLXI_4> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf1" for instance <XLXI_5> in unit <clk_mul>.
Analyzing module <CLKDLL>.
Analyzing module <IBUFG>.
Analyzing module <BUFG>.
Analyzing module <INV>.
Analyzing module <FDC>.
Analyzing module <IBUF>.
Analyzing module <OBUF_F_24>.
Analyzing module <router>.
Module <router> is correct for synthesis.
 
Analyzing module <OBUF>.
Analyzing module <testcounter>.
Module <testcounter> is correct for synthesis.
 
Analyzing module <OR2>.
Analyzing module <gen_sel_signals>.
Module <gen_sel_signals> is correct for synthesis.
 
Analyzing module <fpga_addr_out>.
Module <fpga_addr_out> is correct for synthesis.
 
Analyzing module <DAC>.
Module <DAC> is correct for synthesis.
 
Analyzing module <counter32bit>.
Module <counter32bit> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_1> in unit <counter32bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_5> in unit <counter32bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_9> in unit <counter32bit>.
Analyzing module <cc24ce>.
Module <cc24ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_2> in unit <cc24ce>.
    Set user-defined property "RLOC =  R4C0" for instance <XLXI_3> in unit <cc24ce>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_4> in unit <cc24ce>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_7> in unit <cc24ce>.
Analyzing module <cc8ce1>.
Module <cc8ce1> is correct for synthesis.
 
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_4> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_26> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_233> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_246> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_259> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_272> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_285> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_298> in unit <cc8ce1>.
Analyzing module <MUXCY_L>.
Analyzing module <XORCY>.
Analyzing module <MUXCY>.
Analyzing module <AND2B1>.
Analyzing module <FDCE>.
Analyzing module <inst_decoder>.
Module <inst_decoder> is correct for synthesis.
 
Analyzing module <uart_baud>.
Module <uart_baud> is correct for synthesis.
 
Analyzing module <uart_rx>.
Module <uart_rx> is correct for synthesis.
 
Analyzing module <uart_tx>.
Module <uart_tx> is correct for synthesis.
 
Analyzing module <GND>.
Analyzing module <synclogic>.
Module <synclogic> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S0" for instance <ff_clksyn> in unit <synclogic>.
    Set user-defined property "INIT =  0" for instance <ff_clksyn> in unit <synclogic>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_4> in unit <synclogic>.
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <synclogic>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_6> in unit <synclogic>.
Analyzing module <FMAP>.
Analyzing module <VCC>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cc8ce1>.
    Related source file is cc8ce1.vf.
Unit <cc8ce1> synthesized.


Synthesizing Unit <cc24ce>.
    Related source file is cc24ce.vf.
WARNING:Xst:646 - Signal <ovf26> is assigned but never used.
Unit <cc24ce> synthesized.


Synthesizing Unit <synclogic>.
    Related source file is synclogic.vf.
Unit <synclogic> synthesized.


Synthesizing Unit <uart_tx>.
    Related source file is uart_tx.v.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit register for signal <data_buf>.
    Found 8-bit register for signal <datareg>.
    Found 1-bit register for signal <din_rdyreg>.
    Found 4-bit up counter for signal <sample_count>.
    Found 4-bit up counter for signal <shift_count>.
    Found 9 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  18 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <uart_tx> synthesized.


Synthesizing Unit <uart_rx>.
    Related source file is uart_rx.v.
WARNING:Xst:646 - Signal <dout_byte_temp<0>> is assigned but never used.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | enable (positive)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <dout_byte>.
    Found 4-bit up counter for signal <bit_count>.
    Found 10-bit register for signal <dout_byte_temp>.
    Found 4-bit up counter for signal <sample_count>.
    Found 3-bit register for signal <ser_in_reg>.
    Found 1-bit register for signal <start>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  22 D-type flip-flop(s).
Unit <uart_rx> synthesized.


Synthesizing Unit <uart_baud>.
    Related source file is uart_baud.v.
    Found 8-bit up counter for signal <cnt1>.
    Summary:
	inferred   1 Counter(s).
Unit <uart_baud> synthesized.


Synthesizing Unit <inst_decoder>.
    Related source file is inst_decoder.v.
WARNING:Xst:646 - Signal <data_reg<5>> is assigned but never used.
WARNING:Xst:646 - Signal <shift<5>> is assigned but never used.
    Found finite state machine <FSM_2> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 20                                             |
    | Inputs             | 9                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | res (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000000001                                    |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit register for signal <pkt_addr>.
    Found 4-bit comparator equal for signal <$n0025> created at line 210.
    Found 8-bit register for signal <data_reg>.
    Found 4-bit register for signal <dev_addr_reg>.
    Found 6-bit register for signal <shift>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <inst_decoder> synthesized.


Synthesizing Unit <counter32bit>.
    Related source file is counter32bit.vf.
Unit <counter32bit> synthesized.


Synthesizing Unit <DAC>.
    Related source file is DAC.v.
    Found 16x8-bit ROM for signal <dacinreg>.
    Found 8-bit tristate buffer for signal <dac_val>.
    Found 8-bit adder carry out for signal <$n0002>.
    Found 8-bit register for signal <Accum>.
    Found 4-bit up counter for signal <DACaddr>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   8 Tristate(s).
Unit <DAC> synthesized.


Synthesizing Unit <fpga_addr_out>.
    Related source file is fpga_addr_out.v.
    Found 8-bit tristate buffer for signal <dout>.
    Summary:
	inferred   8 Tristate(s).
Unit <fpga_addr_out> synthesized.


Synthesizing Unit <gen_sel_signals>.
    Related source file is gen_sel_signals.v.
WARNING:Xst:646 - Signal <sel_out<31:24>> is assigned but never used.
    Found 32x32-bit ROM for signal <sel_out>.
    Summary:
	inferred   1 ROM(s).
Unit <gen_sel_signals> synthesized.


Synthesizing Unit <testcounter>.
    Related source file is testcounter.v.
    Found 1-bit register for signal <testing>.
    Found 20-bit up counter for signal <test_cntr>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <testcounter> synthesized.


Synthesizing Unit <router>.
    Related source file is router.v.
WARNING:Xst:737 - Found 1-bit latch for signal <tx_uc2>.
WARNING:Xst:737 - Found 1-bit latch for signal <tx_uc1>.
    Found 1-bit 3-to-1 multiplexer for signal <$n0001>.
    Found 1-bit tristate buffer for signal <tx_uc3>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   2 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <router> synthesized.


Synthesizing Unit <clk_mul>.
    Related source file is clk_mul.vf.
Unit <clk_mul> synthesized.


Synthesizing Unit <chrono48_start>.
    Related source file is Chrono48_start.vf.
WARNING:Xst:646 - Signal <tst_stop_pulse> is assigned but never used.
WARNING:Xst:653 - Signal <XLXN_154> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <testing> is assigned but never used.
WARNING:Xst:646 - Signal <uart_rdy> is assigned but never used.
Unit <chrono48_start> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# ROMs                             : 2
  16x8-bit ROM                     : 1
  32x32-bit ROM                    : 1
# Registers                        : 29
  1-bit register                   : 22
  5-bit register                   : 1
  8-bit register                   : 4
  9-bit register                   : 1
  4-bit register                   : 1
# Latches                          : 2
  1-bit latch                      : 2
# Counters                         : 7
  4-bit up counter                 : 5
  8-bit up counter                 : 1
  20-bit up counter                : 1
# Multiplexers                     : 3
  2-to-1 multiplexer               : 2
  1-bit 3-to-1 multiplexer         : 1
# Tristates                        : 3
  1-bit tristate buffer            : 1
  8-bit tristate buffer            : 2
# Adders/Subtractors               : 1
  8-bit adder carry out            : 1
# Comparators                      : 1
  4-bit comparator equal           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Selecting encoding for FSM_2 ...
Optimizing FSM <FSM_2> on signal <cstate> with one-hot encoding.
Selecting encoding for FSM_1 ...
Optimizing FSM <FSM_1> on signal <state> with one-hot encoding.
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <data_reg_5> is unconnected in block <inst_decoder>.
WARNING:Xst:1291 - FF/Latch <testing> is unconnected in block <XLXI_85>.
WARNING:Xst:1291 - FF/Latch <dout_byte_5> is unconnected in block <XLXI_108>.

Optimizing unit <chrono48_start> ...

Optimizing unit <router> ...

Optimizing unit <DAC> ...

Optimizing unit <inst_decoder> ...

Optimizing unit <uart_baud> ...

Optimizing unit <uart_rx> ...

Optimizing unit <synclogic> ...

Optimizing unit <cc8ce1> ...

Optimizing unit <testcounter> ...

Optimizing unit <cc24ce> ...

Optimizing unit <uart_tx> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
INFO:Xst:1730 - Xst has found some RLOC properties in element XLXI_122 which is instantiated several times. To handle this constraint Xst will add the property "hu_set XLXI_122" on each element with RLOC.
WARNING:Xst:1291 - FF/Latch <XLXI_108_dout_byte_5> is unconnected in block <chrono48_start>.
WARNING:Xst:1291 - FF/Latch <XLXI_85_testing> is unconnected in block <chrono48_start>.
Building and optimizing final netlist ...
WARNING:Xst:1291 - FF/Latch <XLXI_100_Accum_0> is unconnected in block <chrono48_start>.
Found area constraint ratio of 100 (+ 5) on block chrono48_start, actual ratio is 5.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                     127  out of   2352     5%  
 Number of Slice Flip Flops:           174  out of   4704     3%  
 Number of 4 input LUTs:               183  out of   4704     3%  
 Number of bonded IOBs:                 24  out of    144    16%  
 Number of TBUFs:                       17  out of   2352     0%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
cmd_dev_sel(XLXI_106_Mcompar__n0025_AEB54:O)| NONE(*)(XLXI_4)        | 1     |
clk                                | Clock_Mul_XLXI_1:CLK2X+Clock_Mul_XLXI_2:CLK2X| 36    |
clk                                | IBUFG                  | 127   |
out_pulse(XLXI_120/XLXI_5:O)       | NONE(*)(XLXI_120/XLXI_4)| 1     |
XLXI_50__n0000(XLXI_50__n00001:O)  | NONE(*)(XLXI_50_tx_uc2)| 2     |
XLXI_106_cstate_FFd3:Q             | NONE                   | 4     |
XLXI_108_startbitsync(XLXI_108__n00091:O)| NONE(*)(XLXI_108_start)| 1     |
XLXI_122_out_pulse(XLXI_122_XLXI_5:O)| NONE(*)(XLXI_122_XLXI_4)| 1     |
XLXI_106_cstate_FFd6:Q             | NONE                   | 1     |
-----------------------------------+------------------------+-------+
(*) These 5 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 28.584ns (Maximum Frequency: 34.985MHz)
   Minimum input arrival time before clock: 5.463ns
   Maximum output required time after clock: 13.676ns
   Maximum combinational path delay: 13.473ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd d:\tdc48start_20140624/_ngo -uc
chrono48_start.ucf -p xc2s200-pq208-6 chrono48_start.ngc chrono48_start.ngd 

Reading NGO file "D:/TDC48Start_20140624/chrono48_start.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "chrono48_start.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive 'XLXI_122_ff_clksyn' has unconnected output
   pin
WARNING:NgdBuild:454 - logical net 'XLXI_102_XLXI_1/CO' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   2

Total memory usage is 38988 kilobytes

Writing NGD file "chrono48_start.ngd" ...

Writing NGDBUILD log file "chrono48_start.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   12
Logic Utilization:
  Total Number Slice Registers:     162 out of  4,704    3%
    Number used as Flip Flops:                    161
    Number used as Latches:                         1
  Number of 4 input LUTs:           134 out of  4,704    2%
Logic Distribution:
    Number of occupied Slices:                         129 out of  2,352    5%
    Number of Slices containing only related logic:    129 out of    129  100%
    Number of Slices containing unrelated logic:         0 out of    129    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          190 out of  4,704    4%
      Number used as logic:                       134
      Number used as a route-thru:                 56
   Number of bonded IOBs:            22 out of    140   15%
      IOB Flip Flops:                               1
      IOB Latches:                                  1
   Number of Tbufs:                   1 out of  2,464    1%
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                1 out of      4   25%
   Number of DLLs:                    2 out of      4   50%

   Number of RPM macros:            2
Total equivalent gate count for design:  16,572
Additional JTAG gate count for IOBs:  1,104
Peak Memory Usage:  66 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "chrono48_start_map.mrp" for details.
Completed process "Map".

Mapping Module chrono48_start . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx on -o chrono48_start_map.ncd chrono48_start.ngd chrono48_start.pcf
Mapping Module chrono48_start: DONE



Started process "Place & Route".





Constraints file: chrono48_start.pcf

Loading device database for application Par from file "chrono48_start_map.ncd".
   "chrono48_start" is an NCD, version 2.38, device xc2s200, package pq208,
speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            22 out of 140    15%
      Number of LOCed External IOBs   21 out of 22     95%

   Number of SLICEs                  129 out of 2352    5%

   Number of DLLs                      2 out of 4      50%
   Number of GCLKs                     2 out of 4      50%
   Number of TBUFs                     1 out of 2464    1%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989d1d) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
......
Phase 5.8 (Checksum:a12b91) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file chrono48_start.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 786 unrouted;       REAL time: 0 secs 

Phase 2: 674 unrouted;       REAL time: 9 secs 

Phase 3: 148 unrouted;       REAL time: 9 secs 

Phase 4: 0 unrouted;       REAL time: 9 secs 

Total REAL time to Router completion: 9 secs 
Total CPU time to Router completion: 9 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|         clk100mhz          |  Global  |   16   |  0.075     |  0.539      |
+----------------------------+----------+--------+------------+-------------+
|          clk25mhz          |Low-Skew  |   79   |  1.027     |  4.941      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_120/out_pulse          |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_106_cstate_FFd3    |   Local  |    4   |  0.011     |  3.195      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_106_cstate_FFd6    |   Local  |    2   |  0.000     |  0.845      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_50__n0000          |   Local  |    2   |  0.153     |  2.813      |
+----------------------------+----------+--------+------------+-------------+
|       cmd_dev_sel          |   Local  |    1   |  0.000     |  1.168      |
+----------------------------+----------+--------+------------+-------------+
|   XLXI_108_startbitsync    |   Local  |    1   |  0.000     |  0.720      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 9 secs 
Total CPU time to PAR completion: 9 secs 

Peak Memory Usage:  63 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file chrono48_start.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Jul 15 14:50:00 2014
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module chrono48_start . . .
PAR command line: par -w -intstyle ise -ol std -t 1 chrono48_start_map.ncd chrono48_start.ncd chrono48_start.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "router.v"
Module <router> compiled
No errors in compilation
Analysis of file <router.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <router>.
Module <router> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <router>.
    Related source file is router.v.
    Found 1-bit tristate buffer for signal <tx_uc>.
    Found 1-bit 4-to-1 multiplexer for signal <tx_uc1>.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <router> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multiplexers                     : 1
  1-bit 4-to-1 multiplexer         : 1
# Tristates                        : 1
  1-bit tristate buffer            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <router> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block router, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       4  out of   2352     0%  
 Number of 4 input LUTs:                 7  out of   4704     0%  
 Number of bonded IOBs:                 13  out of    144     9%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 9.008ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "router.v"
Module <router> compiled
No errors in compilation
Analysis of file <router.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <router>.
Module <router> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <router>.
    Related source file is router.v.
    Found 1-bit tristate buffer for signal <tx_uc>.
    Found 1-bit 4-to-1 multiplexer for signal <tx_uc1>.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <router> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multiplexers                     : 1
  1-bit 4-to-1 multiplexer         : 1
# Tristates                        : 1
  1-bit tristate buffer            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <router> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block router, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       4  out of   2352     0%  
 Number of 4 input LUTs:                 7  out of   4704     0%  
 Number of bonded IOBs:                 13  out of    144     9%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 9.008ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling source file "router.v"
tdtfi(verilog) completed successfully.


Release 6.1i - spl2sym G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "router.v"
Module <router> compiled
No errors in compilation
Analysis of file <router.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <router>.
Module <router> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <router>.
    Related source file is router.v.
    Found 1-bit tristate buffer for signal <tx_uc>.
    Found 1-bit 4-to-1 multiplexer for signal <tx_uc1>.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <router> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multiplexers                     : 1
  1-bit 4-to-1 multiplexer         : 1
# Tristates                        : 1
  1-bit tristate buffer            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <router> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block router, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       4  out of   2352     0%  
 Number of 4 input LUTs:                 7  out of   4704     0%  
 Number of bonded IOBs:                 13  out of    144     9%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 9.008ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling source file "router.v"
tdtfi(verilog) completed successfully.


Release 6.1i - spl2sym G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "router.v"
Module <router> compiled
No errors in compilation
Analysis of file <router.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <router>.
Module <router> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <router>.
    Related source file is router.v.
    Found 1-bit tristate buffer for signal <tx_uc>.
    Found 1-bit 4-to-1 multiplexer for signal <tx_uc1>.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <router> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multiplexers                     : 1
  1-bit 4-to-1 multiplexer         : 1
# Tristates                        : 1
  1-bit tristate buffer            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <router> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block router, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       4  out of   2352     0%  
 Number of 4 input LUTs:                 7  out of   4704     0%  
 Number of bonded IOBs:                 13  out of    144     9%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 9.008ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling source file "router.v"
tdtfi(verilog) completed successfully.


Release 6.1i - spl2sym G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------

Release 6.1i - spl2sym G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "router.v"
Module <router> compiled
No errors in compilation
Analysis of file <router.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <router>.
Module <router> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <router>.
    Related source file is router.v.
    Found 1-bit tristate buffer for signal <tx_uc>.
    Found 1-bit 4-to-1 multiplexer for signal <tx_uc1>.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <router> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multiplexers                     : 1
  1-bit 4-to-1 multiplexer         : 1
# Tristates                        : 1
  1-bit tristate buffer            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <router> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block router, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       4  out of   2352     0%  
 Number of 4 input LUTs:                 7  out of   4704     0%  
 Number of bonded IOBs:                 13  out of    144     9%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 9.008ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling source file "router.v"
tdtfi(verilog) completed successfully.


Release 6.1i - spl2sym G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "router.v"
Module <router> compiled
No errors in compilation
Analysis of file <router.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <router>.
Module <router> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <router>.
    Related source file is router.v.
    Found 1-bit tristate buffer for signal <tx_uc>.
    Found 1-bit 4-to-1 multiplexer for signal <tx_uc1>.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <router> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multiplexers                     : 1
  1-bit 4-to-1 multiplexer         : 1
# Tristates                        : 1
  1-bit tristate buffer            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <router> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block router, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                       4  out of   2352     0%  
 Number of 4 input LUTs:                 7  out of   4704     0%  
 Number of bonded IOBs:                 13  out of    144     9%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 9.008ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling source file "router.v"
tdtfi(verilog) completed successfully.


Release 6.1i - spl2sym G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:15 - Bus "dout(7:0)" is connected to too many source pins
   and/or IO Ports. A Wired Or connection will be used
WARNING:DesignEntry:13 - Net "uart_rdy" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:11 - Net "XLXN_154" is connected to load pins and/or IO
   Port, but there is no source pin or IO Port connected to it
WARNING:DesignEntry:13 - Net "testing" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "tst_stop_pulse" is connected to source pins and/or
   IO ports while there is no load pin connected to it
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "clk_mul.vf"
Module <clk_mul> compiled
Compiling source file "testcounter.v"
Module <testcounter> compiled
Compiling source file "router.v"
Module <router> compiled
Compiling source file "gen_sel_signals.v"
Module <gen_sel_signals> compiled
Compiling source file "fpga_addr_out.v"
Module <fpga_addr_out> compiled
Compiling source file "DAC.v"
Module <DAC> compiled
Compiling source file "cc8ce1.vf"
Module <cc8ce1> compiled
Compiling source file "cc24ce.vf"
Module <cc24ce> compiled
Compiling source file "counter32bit.vf"
Module <counter32bit> compiled
Compiling source file "inst_decoder.v"
Compiling source file "uart_baud.v"
Module <inst_decoder> compiled
Module <uart_baud> compiled
Compiling source file "uart_rx.v"
Module <uart_rx> compiled
Compiling source file "uart_tx.v"
Module <uart_tx> compiled
Compiling source file "synclogic.vf"
Module <synclogic> compiled
Compiling source file "Chrono48_start.vf"
Module <chrono48_start> compiled
No errors in compilation
Analysis of file <chrono48_start.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <chrono48_start>.
WARNING:Xst:852 - Chrono48_start.vf line 109: Unconnected input port 'test_pulse' of instance 'XLXI_122' is tied to GND.
Module <chrono48_start> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <chrono48_start>.
    Set user-defined property "RLOC_ORIGIN =  R27C7" for instance <XLXI_120> in unit <chrono48_start>.
Analyzing module <clk_mul>.
Module <clk_mul> is correct for synthesis.
 
    Set user-defined property "LOC =  dll0" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "LOC =  dll1" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf0" for instance <XLXI_4> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf1" for instance <XLXI_5> in unit <clk_mul>.
Analyzing module <CLKDLL>.
Analyzing module <IBUFG>.
Analyzing module <BUFG>.
Analyzing module <INV>.
Analyzing module <FDC>.
Analyzing module <IBUF>.
Analyzing module <OBUF_F_24>.
Analyzing module <router>.
Module <router> is correct for synthesis.
 
Analyzing module <OBUF>.
Analyzing module <testcounter>.
Module <testcounter> is correct for synthesis.
 
Analyzing module <OR2>.
Analyzing module <gen_sel_signals>.
Module <gen_sel_signals> is correct for synthesis.
 
Analyzing module <fpga_addr_out>.
Module <fpga_addr_out> is correct for synthesis.
 
Analyzing module <DAC>.
Module <DAC> is correct for synthesis.
 
Analyzing module <counter32bit>.
Module <counter32bit> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_1> in unit <counter32bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_5> in unit <counter32bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_9> in unit <counter32bit>.
Analyzing module <cc24ce>.
Module <cc24ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_2> in unit <cc24ce>.
    Set user-defined property "RLOC =  R4C0" for instance <XLXI_3> in unit <cc24ce>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_4> in unit <cc24ce>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_7> in unit <cc24ce>.
Analyzing module <cc8ce1>.
Module <cc8ce1> is correct for synthesis.
 
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_4> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_26> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_233> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_246> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_259> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_272> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_285> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_298> in unit <cc8ce1>.
Analyzing module <MUXCY_L>.
Analyzing module <XORCY>.
Analyzing module <MUXCY>.
Analyzing module <AND2B1>.
Analyzing module <FDCE>.
Analyzing module <inst_decoder>.
Module <inst_decoder> is correct for synthesis.
 
Analyzing module <uart_baud>.
Module <uart_baud> is correct for synthesis.
 
Analyzing module <uart_rx>.
Module <uart_rx> is correct for synthesis.
 
Analyzing module <uart_tx>.
Module <uart_tx> is correct for synthesis.
 
Analyzing module <GND>.
Analyzing module <synclogic>.
Module <synclogic> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S0" for instance <ff_clksyn> in unit <synclogic>.
    Set user-defined property "INIT =  0" for instance <ff_clksyn> in unit <synclogic>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_4> in unit <synclogic>.
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <synclogic>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_6> in unit <synclogic>.
Analyzing module <FMAP>.
Analyzing module <VCC>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cc8ce1>.
    Related source file is cc8ce1.vf.
Unit <cc8ce1> synthesized.


Synthesizing Unit <cc24ce>.
    Related source file is cc24ce.vf.
WARNING:Xst:646 - Signal <ovf26> is assigned but never used.
Unit <cc24ce> synthesized.


Synthesizing Unit <synclogic>.
    Related source file is synclogic.vf.
Unit <synclogic> synthesized.


Synthesizing Unit <uart_tx>.
    Related source file is uart_tx.v.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit register for signal <data_buf>.
    Found 8-bit register for signal <datareg>.
    Found 1-bit register for signal <din_rdyreg>.
    Found 4-bit up counter for signal <sample_count>.
    Found 4-bit up counter for signal <shift_count>.
    Found 9 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  18 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <uart_tx> synthesized.


Synthesizing Unit <uart_rx>.
    Related source file is uart_rx.v.
WARNING:Xst:646 - Signal <dout_byte_temp<0>> is assigned but never used.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | enable (positive)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <dout_byte>.
    Found 4-bit up counter for signal <bit_count>.
    Found 10-bit register for signal <dout_byte_temp>.
    Found 4-bit up counter for signal <sample_count>.
    Found 3-bit register for signal <ser_in_reg>.
    Found 1-bit register for signal <start>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  22 D-type flip-flop(s).
Unit <uart_rx> synthesized.


Synthesizing Unit <uart_baud>.
    Related source file is uart_baud.v.
    Found 8-bit up counter for signal <cnt1>.
    Summary:
	inferred   1 Counter(s).
Unit <uart_baud> synthesized.


Synthesizing Unit <inst_decoder>.
    Related source file is inst_decoder.v.
WARNING:Xst:646 - Signal <data_reg<5>> is assigned but never used.
WARNING:Xst:646 - Signal <shift<5>> is assigned but never used.
    Found finite state machine <FSM_2> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 20                                             |
    | Inputs             | 9                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | res (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000000001                                    |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit register for signal <pkt_addr>.
    Found 4-bit comparator equal for signal <$n0025> created at line 210.
    Found 8-bit register for signal <data_reg>.
    Found 4-bit register for signal <dev_addr_reg>.
    Found 6-bit register for signal <shift>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <inst_decoder> synthesized.


Synthesizing Unit <counter32bit>.
    Related source file is counter32bit.vf.
Unit <counter32bit> synthesized.


Synthesizing Unit <DAC>.
    Related source file is DAC.v.
    Found 16x8-bit ROM for signal <dacinreg>.
    Found 8-bit tristate buffer for signal <dac_val>.
    Found 8-bit adder carry out for signal <$n0002>.
    Found 8-bit register for signal <Accum>.
    Found 4-bit up counter for signal <DACaddr>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   8 Tristate(s).
Unit <DAC> synthesized.


Synthesizing Unit <fpga_addr_out>.
    Related source file is fpga_addr_out.v.
    Found 8-bit tristate buffer for signal <dout>.
    Summary:
	inferred   8 Tristate(s).
Unit <fpga_addr_out> synthesized.


Synthesizing Unit <gen_sel_signals>.
    Related source file is gen_sel_signals.v.
WARNING:Xst:646 - Signal <sel_out<31:24>> is assigned but never used.
    Found 32x32-bit ROM for signal <sel_out>.
    Summary:
	inferred   1 ROM(s).
Unit <gen_sel_signals> synthesized.


Synthesizing Unit <testcounter>.
    Related source file is testcounter.v.
    Found 1-bit register for signal <testing>.
    Found 20-bit up counter for signal <test_cntr>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <testcounter> synthesized.


Synthesizing Unit <router>.
    Related source file is router.v.
    Found 1-bit tristate buffer for signal <tx_uc>.
    Found 1-bit 4-to-1 multiplexer for signal <tx_uc1>.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <router> synthesized.


Synthesizing Unit <clk_mul>.
    Related source file is clk_mul.vf.
Unit <clk_mul> synthesized.


Synthesizing Unit <chrono48_start>.
    Related source file is Chrono48_start.vf.
WARNING:Xst:646 - Signal <tst_stop_pulse> is assigned but never used.
WARNING:Xst:653 - Signal <XLXN_154> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <testing> is assigned but never used.
WARNING:Xst:646 - Signal <uart_rdy> is assigned but never used.
Unit <chrono48_start> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# ROMs                             : 2
  16x8-bit ROM                     : 1
  32x32-bit ROM                    : 1
# Registers                        : 29
  1-bit register                   : 22
  5-bit register                   : 1
  8-bit register                   : 4
  9-bit register                   : 1
  4-bit register                   : 1
# Counters                         : 7
  4-bit up counter                 : 5
  8-bit up counter                 : 1
  20-bit up counter                : 1
# Multiplexers                     : 2
  2-to-1 multiplexer               : 1
  1-bit 4-to-1 multiplexer         : 1
# Tristates                        : 3
  1-bit tristate buffer            : 1
  8-bit tristate buffer            : 2
# Adders/Subtractors               : 1
  8-bit adder carry out            : 1
# Comparators                      : 1
  4-bit comparator equal           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Selecting encoding for FSM_2 ...
Optimizing FSM <FSM_2> on signal <cstate> with one-hot encoding.
Selecting encoding for FSM_1 ...
Optimizing FSM <FSM_1> on signal <state> with one-hot encoding.
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <data_reg_5> is unconnected in block <inst_decoder>.
WARNING:Xst:1291 - FF/Latch <testing> is unconnected in block <XLXI_85>.
WARNING:Xst:1291 - FF/Latch <dout_byte_5> is unconnected in block <XLXI_108>.

Optimizing unit <chrono48_start> ...

Optimizing unit <DAC> ...

Optimizing unit <inst_decoder> ...

Optimizing unit <uart_baud> ...

Optimizing unit <uart_rx> ...

Optimizing unit <synclogic> ...

Optimizing unit <cc8ce1> ...

Optimizing unit <testcounter> ...

Optimizing unit <cc24ce> ...

Optimizing unit <uart_tx> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
INFO:Xst:1730 - Xst has found some RLOC properties in element XLXI_122 which is instantiated several times. To handle this constraint Xst will add the property "hu_set XLXI_122" on each element with RLOC.
WARNING:Xst:1291 - FF/Latch <XLXI_108_dout_byte_5> is unconnected in block <chrono48_start>.
WARNING:Xst:1291 - FF/Latch <XLXI_85_testing> is unconnected in block <chrono48_start>.
Building and optimizing final netlist ...
WARNING:Xst:1291 - FF/Latch <XLXI_100_Accum_0> is unconnected in block <chrono48_start>.
Found area constraint ratio of 100 (+ 5) on block chrono48_start, actual ratio is 5.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                     127  out of   2352     5%  
 Number of Slice Flip Flops:           172  out of   4704     3%  
 Number of 4 input LUTs:               181  out of   4704     3%  
 Number of bonded IOBs:                 24  out of    144    16%  
 Number of TBUFs:                       16  out of   2352     0%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
cmd_dev_sel(XLXI_106_Mcompar__n0025_AEB54:O)| NONE(*)(XLXI_4)        | 1     |
clk                                | Clock_Mul_XLXI_1:CLK2X+Clock_Mul_XLXI_2:CLK2X| 36    |
clk                                | IBUFG                  | 127   |
out_pulse(XLXI_120/XLXI_5:O)       | NONE(*)(XLXI_120/XLXI_4)| 1     |
XLXI_106_cstate_FFd3:Q             | NONE                   | 4     |
XLXI_108_startbitsync(XLXI_108__n00091:O)| NONE(*)(XLXI_108_start)| 1     |
XLXI_122_out_pulse(XLXI_122_XLXI_5:O)| NONE(*)(XLXI_122_XLXI_4)| 1     |
XLXI_106_cstate_FFd6:Q             | NONE                   | 1     |
-----------------------------------+------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 28.584ns (Maximum Frequency: 34.985MHz)
   Minimum input arrival time before clock: 3.699ns
   Maximum output required time after clock: 13.676ns
   Maximum combinational path delay: 13.473ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd d:\tdc48start_20140624/_ngo -uc
chrono48_start.ucf -p xc2s200-pq208-6 chrono48_start.ngc chrono48_start.ngd 

Reading NGO file "D:/TDC48Start_20140624/chrono48_start.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "chrono48_start.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive 'XLXI_122_ff_clksyn' has unconnected output
   pin
WARNING:NgdBuild:454 - logical net 'XLXI_102_XLXI_1/CO' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   2

Total memory usage is 38988 kilobytes

Writing NGD file "chrono48_start.ngd" ...

Writing NGDBUILD log file "chrono48_start.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   11
Logic Utilization:
  Number of Slice Flip Flops:       161 out of  4,704    3%
  Number of 4 input LUTs:           132 out of  4,704    2%
Logic Distribution:
    Number of occupied Slices:                         129 out of  2,352    5%
    Number of Slices containing only related logic:    129 out of    129  100%
    Number of Slices containing unrelated logic:         0 out of    129    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          188 out of  4,704    3%
      Number used as logic:                       132
      Number used as a route-thru:                 56
   Number of bonded IOBs:            22 out of    140   15%
      IOB Flip Flops:                               1
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                1 out of      4   25%
   Number of DLLs:                    2 out of      4   50%

   Number of RPM macros:            2
Total equivalent gate count for design:  16,553
Additional JTAG gate count for IOBs:  1,104
Peak Memory Usage:  66 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "chrono48_start_map.mrp" for details.
Completed process "Map".

Mapping Module chrono48_start . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx on -o chrono48_start_map.ncd chrono48_start.ngd chrono48_start.pcf
Mapping Module chrono48_start: DONE



Started process "Place & Route".





Constraints file: chrono48_start.pcf

Loading device database for application Par from file "chrono48_start_map.ncd".
   "chrono48_start" is an NCD, version 2.38, device xc2s200, package pq208,
speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            22 out of 140    15%
      Number of LOCed External IOBs   21 out of 22     95%

   Number of SLICEs                  129 out of 2352    5%

   Number of DLLs                      2 out of 4      50%
   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989c13) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
....
Phase 5.8 (Checksum:a10b70) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file chrono48_start.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 777 unrouted;       REAL time: 0 secs 

Phase 2: 666 unrouted;       REAL time: 9 secs 

Phase 3: 134 unrouted;       REAL time: 9 secs 

Phase 4: 0 unrouted;       REAL time: 9 secs 

Total REAL time to Router completion: 9 secs 
Total CPU time to Router completion: 9 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|         clk100mhz          |  Global  |   16   |  0.075     |  0.539      |
+----------------------------+----------+--------+------------+-------------+
|          clk25mhz          |Low-Skew  |   79   |  0.627     |  4.352      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_120/out_pulse          |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_106_cstate_FFd3    |   Local  |    4   |  0.090     |  3.182      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_106_cstate_FFd6    |   Local  |    2   |  0.000     |  0.856      |
+----------------------------+----------+--------+------------+-------------+
|   XLXI_108_startbitsync    |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|       cmd_dev_sel          |   Local  |    1   |  0.000     |  1.168      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 9 secs 
Total CPU time to PAR completion: 9 secs 

Peak Memory Usage:  63 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file chrono48_start.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Wed Jul 16 08:58:03 2014
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module chrono48_start . . .
PAR command line: par -w -intstyle ise -ol std -t 1 chrono48_start_map.ncd chrono48_start.ncd chrono48_start.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "clk_mul.vf"
Module <clk_mul> compiled
Compiling source file "testcounter.v"
Module <testcounter> compiled
Compiling source file "router.v"
Module <router> compiled
Compiling source file "gen_sel_signals.v"
Module <gen_sel_signals> compiled
Compiling source file "fpga_addr_out.v"
Module <fpga_addr_out> compiled
Compiling source file "DAC.v"
Module <DAC> compiled
Compiling source file "cc8ce1.vf"
Module <cc8ce1> compiled
Compiling source file "cc24ce.vf"
Module <cc24ce> compiled
Compiling source file "counter32bit.vf"
Module <counter32bit> compiled
Compiling source file "inst_decoder.v"
Compiling source file "uart_baud.v"
Module <inst_decoder> compiled
Module <uart_baud> compiled
Compiling source file "uart_rx.v"
Module <uart_rx> compiled
Compiling source file "uart_tx.v"
Module <uart_tx> compiled
Compiling source file "synclogic.vf"
Module <synclogic> compiled
Compiling source file "Chrono48_start.vf"
Module <chrono48_start> compiled
No errors in compilation
Analysis of file <chrono48_start.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <chrono48_start>.
WARNING:Xst:852 - Chrono48_start.vf line 109: Unconnected input port 'test_pulse' of instance 'XLXI_122' is tied to GND.
Module <chrono48_start> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <chrono48_start>.
    Set user-defined property "RLOC_ORIGIN =  R27C7" for instance <XLXI_120> in unit <chrono48_start>.
Analyzing module <clk_mul>.
Module <clk_mul> is correct for synthesis.
 
    Set user-defined property "LOC =  dll0" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "LOC =  dll1" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf0" for instance <XLXI_4> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf1" for instance <XLXI_5> in unit <clk_mul>.
Analyzing module <CLKDLL>.
Analyzing module <IBUFG>.
Analyzing module <BUFG>.
Analyzing module <INV>.
Analyzing module <FDC>.
Analyzing module <IBUF>.
Analyzing module <OBUF_F_24>.
Analyzing module <router>.
Module <router> is correct for synthesis.
 
Analyzing module <OBUF>.
Analyzing module <testcounter>.
Module <testcounter> is correct for synthesis.
 
Analyzing module <OR2>.
Analyzing module <gen_sel_signals>.
Module <gen_sel_signals> is correct for synthesis.
 
Analyzing module <fpga_addr_out>.
Module <fpga_addr_out> is correct for synthesis.
 
Analyzing module <DAC>.
Module <DAC> is correct for synthesis.
 
Analyzing module <counter32bit>.
Module <counter32bit> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_1> in unit <counter32bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_5> in unit <counter32bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_9> in unit <counter32bit>.
Analyzing module <cc24ce>.
Module <cc24ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_2> in unit <cc24ce>.
    Set user-defined property "RLOC =  R4C0" for instance <XLXI_3> in unit <cc24ce>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_4> in unit <cc24ce>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_7> in unit <cc24ce>.
Analyzing module <cc8ce1>.
Module <cc8ce1> is correct for synthesis.
 
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_4> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_26> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_233> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_246> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_259> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_272> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_285> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_298> in unit <cc8ce1>.
Analyzing module <MUXCY_L>.
Analyzing module <XORCY>.
Analyzing module <MUXCY>.
Analyzing module <AND2B1>.
Analyzing module <FDCE>.
Analyzing module <inst_decoder>.
Module <inst_decoder> is correct for synthesis.
 
Analyzing module <uart_baud>.
Module <uart_baud> is correct for synthesis.
 
Analyzing module <uart_rx>.
Module <uart_rx> is correct for synthesis.
 
Analyzing module <uart_tx>.
Module <uart_tx> is correct for synthesis.
 
Analyzing module <GND>.
Analyzing module <synclogic>.
Module <synclogic> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S0" for instance <ff_clksyn> in unit <synclogic>.
    Set user-defined property "INIT =  0" for instance <ff_clksyn> in unit <synclogic>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_4> in unit <synclogic>.
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <synclogic>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_6> in unit <synclogic>.
Analyzing module <FMAP>.
Analyzing module <VCC>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cc8ce1>.
    Related source file is cc8ce1.vf.
Unit <cc8ce1> synthesized.


Synthesizing Unit <cc24ce>.
    Related source file is cc24ce.vf.
WARNING:Xst:646 - Signal <ovf26> is assigned but never used.
Unit <cc24ce> synthesized.


Synthesizing Unit <synclogic>.
    Related source file is synclogic.vf.
Unit <synclogic> synthesized.


Synthesizing Unit <uart_tx>.
    Related source file is uart_tx.v.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit register for signal <data_buf>.
    Found 8-bit register for signal <datareg>.
    Found 1-bit register for signal <din_rdyreg>.
    Found 4-bit up counter for signal <sample_count>.
    Found 4-bit up counter for signal <shift_count>.
    Found 9 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  18 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <uart_tx> synthesized.


Synthesizing Unit <uart_rx>.
    Related source file is uart_rx.v.
WARNING:Xst:646 - Signal <dout_byte_temp<0>> is assigned but never used.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | enable (positive)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <dout_byte>.
    Found 4-bit up counter for signal <bit_count>.
    Found 10-bit register for signal <dout_byte_temp>.
    Found 4-bit up counter for signal <sample_count>.
    Found 3-bit register for signal <ser_in_reg>.
    Found 1-bit register for signal <start>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  22 D-type flip-flop(s).
Unit <uart_rx> synthesized.


Synthesizing Unit <uart_baud>.
    Related source file is uart_baud.v.
    Found 8-bit up counter for signal <cnt1>.
    Summary:
	inferred   1 Counter(s).
Unit <uart_baud> synthesized.


Synthesizing Unit <inst_decoder>.
    Related source file is inst_decoder.v.
WARNING:Xst:646 - Signal <data_reg<5>> is assigned but never used.
WARNING:Xst:646 - Signal <shift<5>> is assigned but never used.
    Found finite state machine <FSM_2> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 20                                             |
    | Inputs             | 9                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | res (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000000001                                    |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit register for signal <pkt_addr>.
    Found 4-bit comparator equal for signal <$n0025> created at line 210.
    Found 8-bit register for signal <data_reg>.
    Found 4-bit register for signal <dev_addr_reg>.
    Found 6-bit register for signal <shift>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <inst_decoder> synthesized.


Synthesizing Unit <counter32bit>.
    Related source file is counter32bit.vf.
Unit <counter32bit> synthesized.


Synthesizing Unit <DAC>.
    Related source file is DAC.v.
    Found 16x8-bit ROM for signal <dacinreg>.
    Found 8-bit tristate buffer for signal <dac_val>.
    Found 8-bit adder carry out for signal <$n0002>.
    Found 8-bit register for signal <Accum>.
    Found 4-bit up counter for signal <DACaddr>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   8 Tristate(s).
Unit <DAC> synthesized.


Synthesizing Unit <fpga_addr_out>.
    Related source file is fpga_addr_out.v.
    Found 8-bit tristate buffer for signal <dout>.
    Summary:
	inferred   8 Tristate(s).
Unit <fpga_addr_out> synthesized.


Synthesizing Unit <gen_sel_signals>.
    Related source file is gen_sel_signals.v.
WARNING:Xst:646 - Signal <sel_out<31:24>> is assigned but never used.
    Found 32x32-bit ROM for signal <sel_out>.
    Summary:
	inferred   1 ROM(s).
Unit <gen_sel_signals> synthesized.


Synthesizing Unit <testcounter>.
    Related source file is testcounter.v.
    Found 1-bit register for signal <testing>.
    Found 20-bit up counter for signal <test_cntr>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <testcounter> synthesized.


Synthesizing Unit <router>.
    Related source file is router.v.
    Found 1-bit tristate buffer for signal <tx_uc>.
    Found 1-bit 4-to-1 multiplexer for signal <tx_uc1>.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <router> synthesized.


Synthesizing Unit <clk_mul>.
    Related source file is clk_mul.vf.
Unit <clk_mul> synthesized.


Synthesizing Unit <chrono48_start>.
    Related source file is Chrono48_start.vf.
WARNING:Xst:646 - Signal <tst_stop_pulse> is assigned but never used.
WARNING:Xst:653 - Signal <XLXN_154> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <testing> is assigned but never used.
WARNING:Xst:646 - Signal <uart_rdy> is assigned but never used.
Unit <chrono48_start> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# ROMs                             : 2
  16x8-bit ROM                     : 1
  32x32-bit ROM                    : 1
# Registers                        : 29
  1-bit register                   : 22
  5-bit register                   : 1
  8-bit register                   : 4
  9-bit register                   : 1
  4-bit register                   : 1
# Counters                         : 7
  4-bit up counter                 : 5
  8-bit up counter                 : 1
  20-bit up counter                : 1
# Multiplexers                     : 2
  2-to-1 multiplexer               : 1
  1-bit 4-to-1 multiplexer         : 1
# Tristates                        : 3
  1-bit tristate buffer            : 1
  8-bit tristate buffer            : 2
# Adders/Subtractors               : 1
  8-bit adder carry out            : 1
# Comparators                      : 1
  4-bit comparator equal           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Selecting encoding for FSM_2 ...
Optimizing FSM <FSM_2> on signal <cstate> with one-hot encoding.
Selecting encoding for FSM_1 ...
Optimizing FSM <FSM_1> on signal <state> with one-hot encoding.
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <data_reg_5> is unconnected in block <inst_decoder>.
WARNING:Xst:1291 - FF/Latch <testing> is unconnected in block <XLXI_85>.
WARNING:Xst:1291 - FF/Latch <dout_byte_5> is unconnected in block <XLXI_108>.

Optimizing unit <chrono48_start> ...

Optimizing unit <DAC> ...

Optimizing unit <inst_decoder> ...

Optimizing unit <uart_baud> ...

Optimizing unit <uart_rx> ...

Optimizing unit <synclogic> ...

Optimizing unit <cc8ce1> ...

Optimizing unit <testcounter> ...

Optimizing unit <cc24ce> ...

Optimizing unit <uart_tx> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
INFO:Xst:1730 - Xst has found some RLOC properties in element XLXI_122 which is instantiated several times. To handle this constraint Xst will add the property "hu_set XLXI_122" on each element with RLOC.
WARNING:Xst:1291 - FF/Latch <XLXI_108_dout_byte_5> is unconnected in block <chrono48_start>.
WARNING:Xst:1291 - FF/Latch <XLXI_85_testing> is unconnected in block <chrono48_start>.
Building and optimizing final netlist ...
WARNING:Xst:1291 - FF/Latch <XLXI_100_Accum_0> is unconnected in block <chrono48_start>.
Found area constraint ratio of 100 (+ 5) on block chrono48_start, actual ratio is 5.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                     127  out of   2352     5%  
 Number of Slice Flip Flops:           172  out of   4704     3%  
 Number of 4 input LUTs:               181  out of   4704     3%  
 Number of bonded IOBs:                 24  out of    144    16%  
 Number of TBUFs:                       16  out of   2352     0%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
cmd_dev_sel(XLXI_106_Mcompar__n0025_AEB54:O)| NONE(*)(XLXI_4)        | 1     |
clk                                | Clock_Mul_XLXI_1:CLK2X+Clock_Mul_XLXI_2:CLK2X| 36    |
clk                                | IBUFG                  | 127   |
out_pulse(XLXI_120/XLXI_5:O)       | NONE(*)(XLXI_120/XLXI_4)| 1     |
XLXI_106_cstate_FFd3:Q             | NONE                   | 4     |
XLXI_108_startbitsync(XLXI_108__n00091:O)| NONE(*)(XLXI_108_start)| 1     |
XLXI_122_out_pulse(XLXI_122_XLXI_5:O)| NONE(*)(XLXI_122_XLXI_4)| 1     |
XLXI_106_cstate_FFd6:Q             | NONE                   | 1     |
-----------------------------------+------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 28.584ns (Maximum Frequency: 34.985MHz)
   Minimum input arrival time before clock: 3.699ns
   Maximum output required time after clock: 13.676ns
   Maximum combinational path delay: 13.473ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd d:\tdc48start_20140624n/_ngo -uc
chrono48_start.ucf -p xc2s200-pq208-6 chrono48_start.ngc chrono48_start.ngd 

Reading NGO file "D:/TDC48Start_20140624N/chrono48_start.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "chrono48_start.ucf" ...
ERROR:NgdBuild:755 - Line 41 in 'chrono48_start.ucf': Could not find net(s)
   'tst_stop_pulse' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Ignore I\O constraints on Invalid
   Object Names' property can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file
   "chrono48_start.ucf".

Writing NGDBUILD log file "chrono48_start.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View Verilog Functional Model".

Release 6.1i - sch2verilog G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:15 - Bus "dout(7:0)" is connected to too many source pins
   and/or IO Ports. A Wired Or connection will be used
WARNING:DesignEntry:13 - Net "uart_rdy" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:11 - Net "XLXN_154" is connected to load pins and/or IO
   Port, but there is no source pin or IO Port connected to it
WARNING:DesignEntry:13 - Net "testing" is connected to source pins and/or IO
   ports while there is no load pin connected to it
DRC Check completed: No Error found.
Verilog netlist file generated.
Completed process "View Verilog Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "clk_mul.vf"
Module <clk_mul> compiled
Compiling source file "testcounter.v"
Module <testcounter> compiled
Compiling source file "router.v"
Module <router> compiled
Compiling source file "gen_sel_signals.v"
Module <gen_sel_signals> compiled
Compiling source file "fpga_addr_out.v"
Module <fpga_addr_out> compiled
Compiling source file "DAC.v"
Module <DAC> compiled
Compiling source file "cc8ce1.vf"
Module <cc8ce1> compiled
Compiling source file "cc24ce.vf"
Module <cc24ce> compiled
Compiling source file "counter32bit.vf"
Module <counter32bit> compiled
Compiling source file "inst_decoder.v"
Compiling source file "uart_baud.v"
Module <inst_decoder> compiled
Module <uart_baud> compiled
Compiling source file "uart_rx.v"
Module <uart_rx> compiled
Compiling source file "uart_tx.v"
Module <uart_tx> compiled
Compiling source file "synclogic.vf"
Module <synclogic> compiled
Compiling source file "Chrono48_start.vf"
Module <chrono48_start> compiled
No errors in compilation
Analysis of file <chrono48_start.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <chrono48_start>.
WARNING:Xst:852 - Chrono48_start.vf line 109: Unconnected input port 'test_pulse' of instance 'XLXI_122' is tied to GND.
Module <chrono48_start> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <chrono48_start>.
    Set user-defined property "RLOC_ORIGIN =  R27C7" for instance <XLXI_120> in unit <chrono48_start>.
Analyzing module <clk_mul>.
Module <clk_mul> is correct for synthesis.
 
    Set user-defined property "LOC =  dll0" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_1> in unit <clk_mul>.
    Set user-defined property "LOC =  dll1" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "CLKDV_DIVIDE =  16.000000" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  true" for instance <XLXI_2> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf0" for instance <XLXI_4> in unit <clk_mul>.
    Set user-defined property "LOC =  gclkbuf1" for instance <XLXI_5> in unit <clk_mul>.
Analyzing module <CLKDLL>.
Analyzing module <IBUFG>.
Analyzing module <BUFG>.
Analyzing module <INV>.
Analyzing module <FDC>.
Analyzing module <IBUF>.
Analyzing module <OBUF_F_24>.
Analyzing module <router>.
Module <router> is correct for synthesis.
 
Analyzing module <OBUF>.
Analyzing module <testcounter>.
Module <testcounter> is correct for synthesis.
 
Analyzing module <OR2>.
Analyzing module <gen_sel_signals>.
Module <gen_sel_signals> is correct for synthesis.
 
Analyzing module <fpga_addr_out>.
Module <fpga_addr_out> is correct for synthesis.
 
Analyzing module <DAC>.
Module <DAC> is correct for synthesis.
 
Analyzing module <counter32bit>.
Module <counter32bit> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_1> in unit <counter32bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_5> in unit <counter32bit>.
    Set user-defined property "INIT =  0" for instance <XLXI_9> in unit <counter32bit>.
Analyzing module <cc24ce>.
Module <cc24ce> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0" for instance <XLXI_2> in unit <cc24ce>.
    Set user-defined property "RLOC =  R4C0" for instance <XLXI_3> in unit <cc24ce>.
    Set user-defined property "RLOC =  R8C0" for instance <XLXI_4> in unit <cc24ce>.
    Set user-defined property "RLOC =  R12C0" for instance <XLXI_7> in unit <cc24ce>.
Analyzing module <cc8ce1>.
Module <cc8ce1> is correct for synthesis.
 
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_4> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_26> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R3C0.S0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_36> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_224> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_233> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_237> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R2C0.S0" for instance <I_36_246> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_250> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_259> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_263> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R1C0.S0" for instance <I_36_272> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_276> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_285> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "INIT =  0" for instance <I_36_289> in unit <cc8ce1>.
    Set user-defined property "RLOC =  R0C0.S0" for instance <I_36_298> in unit <cc8ce1>.
Analyzing module <MUXCY_L>.
Analyzing module <XORCY>.
Analyzing module <MUXCY>.
Analyzing module <AND2B1>.
Analyzing module <FDCE>.
Analyzing module <inst_decoder>.
Module <inst_decoder> is correct for synthesis.
 
Analyzing module <uart_baud>.
Module <uart_baud> is correct for synthesis.
 
Analyzing module <uart_rx>.
Module <uart_rx> is correct for synthesis.
 
Analyzing module <uart_tx>.
Module <uart_tx> is correct for synthesis.
 
Analyzing module <GND>.
Analyzing module <synclogic>.
Module <synclogic> is correct for synthesis.
 
    Set user-defined property "RLOC =  R0C0.S0" for instance <ff_clksyn> in unit <synclogic>.
    Set user-defined property "INIT =  0" for instance <ff_clksyn> in unit <synclogic>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_4> in unit <synclogic>.
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <synclogic>.
    Set user-defined property "RLOC =  R0C0.S1" for instance <XLXI_6> in unit <synclogic>.
Analyzing module <FMAP>.
Analyzing module <VCC>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cc8ce1>.
    Related source file is cc8ce1.vf.
Unit <cc8ce1> synthesized.


Synthesizing Unit <cc24ce>.
    Related source file is cc24ce.vf.
WARNING:Xst:646 - Signal <ovf26> is assigned but never used.
Unit <cc24ce> synthesized.


Synthesizing Unit <synclogic>.
    Related source file is synclogic.vf.
Unit <synclogic> synthesized.


Synthesizing Unit <uart_tx>.
    Related source file is uart_tx.v.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit register for signal <data_buf>.
    Found 8-bit register for signal <datareg>.
    Found 1-bit register for signal <din_rdyreg>.
    Found 4-bit up counter for signal <sample_count>.
    Found 4-bit up counter for signal <shift_count>.
    Found 9 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  18 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <uart_tx> synthesized.


Synthesizing Unit <uart_rx>.
    Related source file is uart_rx.v.
WARNING:Xst:646 - Signal <dout_byte_temp<0>> is assigned but never used.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | enable (positive)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <dout_byte>.
    Found 4-bit up counter for signal <bit_count>.
    Found 10-bit register for signal <dout_byte_temp>.
    Found 4-bit up counter for signal <sample_count>.
    Found 3-bit register for signal <ser_in_reg>.
    Found 1-bit register for signal <start>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  22 D-type flip-flop(s).
Unit <uart_rx> synthesized.


Synthesizing Unit <uart_baud>.
    Related source file is uart_baud.v.
    Found 8-bit up counter for signal <cnt1>.
    Summary:
	inferred   1 Counter(s).
Unit <uart_baud> synthesized.


Synthesizing Unit <inst_decoder>.
    Related source file is inst_decoder.v.
WARNING:Xst:646 - Signal <data_reg<5>> is assigned but never used.
WARNING:Xst:646 - Signal <shift<5>> is assigned but never used.
    Found finite state machine <FSM_2> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 20                                             |
    | Inputs             | 9                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | res (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000000001                                    |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit register for signal <pkt_addr>.
    Found 4-bit comparator equal for signal <$n0025> created at line 210.
    Found 8-bit register for signal <data_reg>.
    Found 4-bit register for signal <dev_addr_reg>.
    Found 6-bit register for signal <shift>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <inst_decoder> synthesized.


Synthesizing Unit <counter32bit>.
    Related source file is counter32bit.vf.
Unit <counter32bit> synthesized.


Synthesizing Unit <DAC>.
    Related source file is DAC.v.
    Found 16x8-bit ROM for signal <dacinreg>.
    Found 8-bit tristate buffer for signal <dac_val>.
    Found 8-bit adder carry out for signal <$n0002>.
    Found 8-bit register for signal <Accum>.
    Found 4-bit up counter for signal <DACaddr>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   8 Tristate(s).
Unit <DAC> synthesized.


Synthesizing Unit <fpga_addr_out>.
    Related source file is fpga_addr_out.v.
    Found 8-bit tristate buffer for signal <dout>.
    Summary:
	inferred   8 Tristate(s).
Unit <fpga_addr_out> synthesized.


Synthesizing Unit <gen_sel_signals>.
    Related source file is gen_sel_signals.v.
WARNING:Xst:646 - Signal <sel_out<31:24>> is assigned but never used.
    Found 32x32-bit ROM for signal <sel_out>.
    Summary:
	inferred   1 ROM(s).
Unit <gen_sel_signals> synthesized.


Synthesizing Unit <testcounter>.
    Related source file is testcounter.v.
    Found 1-bit register for signal <testing>.
    Found 20-bit up counter for signal <test_cntr>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <testcounter> synthesized.


Synthesizing Unit <router>.
    Related source file is router.v.
    Found 1-bit tristate buffer for signal <tx_uc>.
    Found 1-bit 4-to-1 multiplexer for signal <tx_uc1>.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <router> synthesized.


Synthesizing Unit <clk_mul>.
    Related source file is clk_mul.vf.
Unit <clk_mul> synthesized.


Synthesizing Unit <chrono48_start>.
    Related source file is Chrono48_start.vf.
WARNING:Xst:653 - Signal <XLXN_154> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <testing> is assigned but never used.
WARNING:Xst:646 - Signal <uart_rdy> is assigned but never used.
Unit <chrono48_start> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# ROMs                             : 2
  16x8-bit ROM                     : 1
  32x32-bit ROM                    : 1
# Registers                        : 29
  1-bit register                   : 22
  5-bit register                   : 1
  8-bit register                   : 4
  9-bit register                   : 1
  4-bit register                   : 1
# Counters                         : 7
  4-bit up counter                 : 5
  8-bit up counter                 : 1
  20-bit up counter                : 1
# Multiplexers                     : 2
  2-to-1 multiplexer               : 1
  1-bit 4-to-1 multiplexer         : 1
# Tristates                        : 3
  1-bit tristate buffer            : 1
  8-bit tristate buffer            : 2
# Adders/Subtractors               : 1
  8-bit adder carry out            : 1
# Comparators                      : 1
  4-bit comparator equal           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Selecting encoding for FSM_2 ...
Optimizing FSM <FSM_2> on signal <cstate> with one-hot encoding.
Selecting encoding for FSM_1 ...
Optimizing FSM <FSM_1> on signal <state> with one-hot encoding.
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <data_reg_5> is unconnected in block <inst_decoder>.
WARNING:Xst:1291 - FF/Latch <testing> is unconnected in block <XLXI_85>.
WARNING:Xst:1291 - FF/Latch <dout_byte_5> is unconnected in block <XLXI_108>.

Optimizing unit <chrono48_start> ...

Optimizing unit <DAC> ...

Optimizing unit <inst_decoder> ...

Optimizing unit <uart_baud> ...

Optimizing unit <uart_rx> ...

Optimizing unit <synclogic> ...

Optimizing unit <cc8ce1> ...

Optimizing unit <testcounter> ...

Optimizing unit <cc24ce> ...

Optimizing unit <uart_tx> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
INFO:Xst:1730 - Xst has found some RLOC properties in element XLXI_122 which is instantiated several times. To handle this constraint Xst will add the property "hu_set XLXI_122" on each element with RLOC.
WARNING:Xst:1291 - FF/Latch <XLXI_108_dout_byte_5> is unconnected in block <chrono48_start>.
WARNING:Xst:1291 - FF/Latch <XLXI_85_testing> is unconnected in block <chrono48_start>.
Building and optimizing final netlist ...
WARNING:Xst:1291 - FF/Latch <XLXI_100_Accum_0> is unconnected in block <chrono48_start>.
Found area constraint ratio of 100 (+ 5) on block chrono48_start, actual ratio is 5.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                     127  out of   2352     5%  
 Number of Slice Flip Flops:           172  out of   4704     3%  
 Number of 4 input LUTs:               181  out of   4704     3%  
 Number of bonded IOBs:                 24  out of    144    16%  
 Number of TBUFs:                       16  out of   2352     0%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
cmd_dev_sel(XLXI_106_Mcompar__n0025_AEB54:O)| NONE(*)(XLXI_4)        | 1     |
clk                                | Clock_Mul_XLXI_1:CLK2X+Clock_Mul_XLXI_2:CLK2X| 36    |
clk                                | IBUFG                  | 127   |
out_pulse(XLXI_120/XLXI_5:O)       | NONE(*)(XLXI_120/XLXI_4)| 1     |
XLXI_106_cstate_FFd3:Q             | NONE                   | 4     |
XLXI_108_startbitsync(XLXI_108__n00091:O)| NONE(*)(XLXI_108_start)| 1     |
XLXI_122_out_pulse(XLXI_122_XLXI_5:O)| NONE(*)(XLXI_122_XLXI_4)| 1     |
XLXI_106_cstate_FFd6:Q             | NONE                   | 1     |
-----------------------------------+------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 28.584ns (Maximum Frequency: 34.985MHz)
   Minimum input arrival time before clock: 3.699ns
   Maximum output required time after clock: 13.676ns
   Maximum combinational path delay: 13.473ns

=========================================================================
Completed process "Synthesize".




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd d:\tdc48start_20140624n/_ngo -uc
chrono48_start.ucf -p xc2s200-pq208-6 chrono48_start.ngc chrono48_start.ngd 

Reading NGO file "D:/TDC48Start_20140624N/chrono48_start.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "chrono48_start.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive 'XLXI_122_ff_clksyn' has unconnected output
   pin
WARNING:NgdBuild:454 - logical net 'XLXI_102_XLXI_1/CO' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   2

Total memory usage is 38988 kilobytes

Writing NGD file "chrono48_start.ngd" ...

Writing NGDBUILD log file "chrono48_start.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:   12
Logic Utilization:
  Number of Slice Flip Flops:       162 out of  4,704    3%
  Number of 4 input LUTs:           134 out of  4,704    2%
Logic Distribution:
    Number of occupied Slices:                         130 out of  2,352    5%
    Number of Slices containing only related logic:    130 out of    130  100%
    Number of Slices containing unrelated logic:         0 out of    130    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          190 out of  4,704    4%
      Number used as logic:                       134
      Number used as a route-thru:                 56
   Number of bonded IOBs:            23 out of    140   16%
      IOB Flip Flops:                               1
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                1 out of      4   25%
   Number of DLLs:                    2 out of      4   50%

   Number of RPM macros:            2
Total equivalent gate count for design:  16,573
Additional JTAG gate count for IOBs:  1,152
Peak Memory Usage:  66 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "chrono48_start_map.mrp" for details.
Completed process "Map".

Mapping Module chrono48_start . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-6 -cm area -pr b -k 4 -c 100 -tx on -o chrono48_start_map.ncd chrono48_start.ngd chrono48_start.pcf
Mapping Module chrono48_start: DONE



Started process "Place & Route".





Constraints file: chrono48_start.pcf

Loading device database for application Par from file "chrono48_start_map.ncd".
   "chrono48_start" is an NCD, version 2.38, device xc2s200, package pq208,
speed -6
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs            23 out of 140    16%
      Number of LOCed External IOBs   22 out of 23     95%

   Number of SLICEs                  130 out of 2352    5%

   Number of DLLs                      2 out of 4      50%
   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989c2b) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
...
Phase 5.8 (Checksum:a1f1cf) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file chrono48_start.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 786 unrouted;       REAL time: 0 secs 

Phase 2: 675 unrouted;       REAL time: 9 secs 

Phase 3: 143 unrouted;       REAL time: 9 secs 

Phase 4: 0 unrouted;       REAL time: 9 secs 

Total REAL time to Router completion: 9 secs 
Total CPU time to Router completion: 9 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|         clk100mhz          |  Global  |   16   |  0.082     |  0.541      |
+----------------------------+----------+--------+------------+-------------+
|          clk25mhz          |Low-Skew  |   79   |  0.773     |  4.435      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_120/out_pulse          |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_106_cstate_FFd3    |   Local  |    4   |  0.058     |  3.202      |
+----------------------------+----------+--------+------------+-------------+
|    XLXI_106_cstate_FFd6    |   Local  |    2   |  0.000     |  0.729      |
+----------------------------+----------+--------+------------+-------------+
|       cmd_dev_sel          |   Local  |    1   |  0.000     |  0.566      |
+----------------------------+----------+--------+------------+-------------+
|   XLXI_108_startbitsync    |   Local  |    1   |  0.000     |  0.587      |
+----------------------------+----------+--------+------------+-------------+
|XLXI_122_out_pulse          |   Local  |    1   |  0.000     |  0.573      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 10 secs 
Total CPU time to PAR completion: 9 secs 

Peak Memory Usage:  63 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file chrono48_start.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Fri Jul 18 11:48:53 2014
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module chrono48_start . . .
PAR command line: par -w -intstyle ise -ol std -t 1 chrono48_start_map.ncd chrono48_start.ncd chrono48_start.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".


