Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Jun 22 10:44:24 2023
| Host         : Tutu running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file principal_timing_summary_routed.rpt -pb principal_timing_summary_routed.pb -rpx principal_timing_summary_routed.rpx -warn_on_violation
| Design       : principal
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (15)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (15)
5. checking no_input_delay (0)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (15)
-------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: clock_05hz/newClock_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clock_200hz/newClock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (15)
-------------------------------------------------
 There are 15 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.629        0.000                      0                   90        0.265        0.000                      0                   90        4.500        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.629        0.000                      0                   90        0.265        0.000                      0                   90        4.500        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.629ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.629ns  (required time - arrival time)
  Source:                 clock_05hz/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_05hz/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.788ns  (logic 0.766ns (20.223%)  route 3.022ns (79.777%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.620     5.141    clock_05hz/CLK
    SLICE_X64Y26         FDRE                                         r  clock_05hz/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  clock_05hz/counter_reg[24]/Q
                         net (fo=2, routed)           1.138     6.797    clock_05hz/counter[24]
    SLICE_X65Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.921 r  clock_05hz/counter[26]_i_6/O
                         net (fo=2, routed)           1.059     7.980    clock_05hz/counter[26]_i_6_n_0
    SLICE_X63Y21         LUT5 (Prop_lut5_I4_O)        0.124     8.104 r  clock_05hz/counter[26]_i_1/O
                         net (fo=27, routed)          0.825     8.929    clock_05hz/newClock
    SLICE_X64Y25         FDRE                                         r  clock_05hz/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.502    14.843    clock_05hz/CLK
    SLICE_X64Y25         FDRE                                         r  clock_05hz/counter_reg[17]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y25         FDRE (Setup_fdre_C_R)       -0.524    14.558    clock_05hz/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                          -8.929    
  -------------------------------------------------------------------
                         slack                                  5.629    

Slack (MET) :             5.629ns  (required time - arrival time)
  Source:                 clock_05hz/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_05hz/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.788ns  (logic 0.766ns (20.223%)  route 3.022ns (79.777%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.620     5.141    clock_05hz/CLK
    SLICE_X64Y26         FDRE                                         r  clock_05hz/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  clock_05hz/counter_reg[24]/Q
                         net (fo=2, routed)           1.138     6.797    clock_05hz/counter[24]
    SLICE_X65Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.921 r  clock_05hz/counter[26]_i_6/O
                         net (fo=2, routed)           1.059     7.980    clock_05hz/counter[26]_i_6_n_0
    SLICE_X63Y21         LUT5 (Prop_lut5_I4_O)        0.124     8.104 r  clock_05hz/counter[26]_i_1/O
                         net (fo=27, routed)          0.825     8.929    clock_05hz/newClock
    SLICE_X64Y25         FDRE                                         r  clock_05hz/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.502    14.843    clock_05hz/CLK
    SLICE_X64Y25         FDRE                                         r  clock_05hz/counter_reg[18]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y25         FDRE (Setup_fdre_C_R)       -0.524    14.558    clock_05hz/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                          -8.929    
  -------------------------------------------------------------------
                         slack                                  5.629    

Slack (MET) :             5.629ns  (required time - arrival time)
  Source:                 clock_05hz/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_05hz/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.788ns  (logic 0.766ns (20.223%)  route 3.022ns (79.777%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.620     5.141    clock_05hz/CLK
    SLICE_X64Y26         FDRE                                         r  clock_05hz/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  clock_05hz/counter_reg[24]/Q
                         net (fo=2, routed)           1.138     6.797    clock_05hz/counter[24]
    SLICE_X65Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.921 r  clock_05hz/counter[26]_i_6/O
                         net (fo=2, routed)           1.059     7.980    clock_05hz/counter[26]_i_6_n_0
    SLICE_X63Y21         LUT5 (Prop_lut5_I4_O)        0.124     8.104 r  clock_05hz/counter[26]_i_1/O
                         net (fo=27, routed)          0.825     8.929    clock_05hz/newClock
    SLICE_X64Y25         FDRE                                         r  clock_05hz/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.502    14.843    clock_05hz/CLK
    SLICE_X64Y25         FDRE                                         r  clock_05hz/counter_reg[19]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y25         FDRE (Setup_fdre_C_R)       -0.524    14.558    clock_05hz/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                          -8.929    
  -------------------------------------------------------------------
                         slack                                  5.629    

Slack (MET) :             5.629ns  (required time - arrival time)
  Source:                 clock_05hz/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_05hz/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.788ns  (logic 0.766ns (20.223%)  route 3.022ns (79.777%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.620     5.141    clock_05hz/CLK
    SLICE_X64Y26         FDRE                                         r  clock_05hz/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  clock_05hz/counter_reg[24]/Q
                         net (fo=2, routed)           1.138     6.797    clock_05hz/counter[24]
    SLICE_X65Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.921 r  clock_05hz/counter[26]_i_6/O
                         net (fo=2, routed)           1.059     7.980    clock_05hz/counter[26]_i_6_n_0
    SLICE_X63Y21         LUT5 (Prop_lut5_I4_O)        0.124     8.104 r  clock_05hz/counter[26]_i_1/O
                         net (fo=27, routed)          0.825     8.929    clock_05hz/newClock
    SLICE_X64Y25         FDRE                                         r  clock_05hz/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.502    14.843    clock_05hz/CLK
    SLICE_X64Y25         FDRE                                         r  clock_05hz/counter_reg[20]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y25         FDRE (Setup_fdre_C_R)       -0.524    14.558    clock_05hz/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                          -8.929    
  -------------------------------------------------------------------
                         slack                                  5.629    

Slack (MET) :             5.707ns  (required time - arrival time)
  Source:                 clock_05hz/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_05hz/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.713ns  (logic 0.766ns (20.632%)  route 2.947ns (79.368%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.620     5.141    clock_05hz/CLK
    SLICE_X64Y26         FDRE                                         r  clock_05hz/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  clock_05hz/counter_reg[24]/Q
                         net (fo=2, routed)           1.138     6.797    clock_05hz/counter[24]
    SLICE_X65Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.921 r  clock_05hz/counter[26]_i_6/O
                         net (fo=2, routed)           1.059     7.980    clock_05hz/counter[26]_i_6_n_0
    SLICE_X63Y21         LUT5 (Prop_lut5_I4_O)        0.124     8.104 r  clock_05hz/counter[26]_i_1/O
                         net (fo=27, routed)          0.750     8.854    clock_05hz/newClock
    SLICE_X64Y27         FDRE                                         r  clock_05hz/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.505    14.846    clock_05hz/CLK
    SLICE_X64Y27         FDRE                                         r  clock_05hz/counter_reg[25]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y27         FDRE (Setup_fdre_C_R)       -0.524    14.561    clock_05hz/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -8.854    
  -------------------------------------------------------------------
                         slack                                  5.707    

Slack (MET) :             5.707ns  (required time - arrival time)
  Source:                 clock_05hz/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_05hz/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.713ns  (logic 0.766ns (20.632%)  route 2.947ns (79.368%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.620     5.141    clock_05hz/CLK
    SLICE_X64Y26         FDRE                                         r  clock_05hz/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  clock_05hz/counter_reg[24]/Q
                         net (fo=2, routed)           1.138     6.797    clock_05hz/counter[24]
    SLICE_X65Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.921 r  clock_05hz/counter[26]_i_6/O
                         net (fo=2, routed)           1.059     7.980    clock_05hz/counter[26]_i_6_n_0
    SLICE_X63Y21         LUT5 (Prop_lut5_I4_O)        0.124     8.104 r  clock_05hz/counter[26]_i_1/O
                         net (fo=27, routed)          0.750     8.854    clock_05hz/newClock
    SLICE_X64Y27         FDRE                                         r  clock_05hz/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.505    14.846    clock_05hz/CLK
    SLICE_X64Y27         FDRE                                         r  clock_05hz/counter_reg[26]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y27         FDRE (Setup_fdre_C_R)       -0.524    14.561    clock_05hz/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -8.854    
  -------------------------------------------------------------------
                         slack                                  5.707    

Slack (MET) :             5.775ns  (required time - arrival time)
  Source:                 clock_05hz/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_05hz/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 0.766ns (21.099%)  route 2.865ns (78.901%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.620     5.141    clock_05hz/CLK
    SLICE_X64Y26         FDRE                                         r  clock_05hz/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  clock_05hz/counter_reg[24]/Q
                         net (fo=2, routed)           1.138     6.797    clock_05hz/counter[24]
    SLICE_X65Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.921 r  clock_05hz/counter[26]_i_6/O
                         net (fo=2, routed)           1.059     7.980    clock_05hz/counter[26]_i_6_n_0
    SLICE_X63Y21         LUT5 (Prop_lut5_I4_O)        0.124     8.104 r  clock_05hz/counter[26]_i_1/O
                         net (fo=27, routed)          0.668     8.772    clock_05hz/newClock
    SLICE_X64Y22         FDRE                                         r  clock_05hz/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.505    14.846    clock_05hz/CLK
    SLICE_X64Y22         FDRE                                         r  clock_05hz/counter_reg[5]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X64Y22         FDRE (Setup_fdre_C_R)       -0.524    14.547    clock_05hz/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.547    
                         arrival time                          -8.772    
  -------------------------------------------------------------------
                         slack                                  5.775    

Slack (MET) :             5.775ns  (required time - arrival time)
  Source:                 clock_05hz/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_05hz/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 0.766ns (21.099%)  route 2.865ns (78.901%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.620     5.141    clock_05hz/CLK
    SLICE_X64Y26         FDRE                                         r  clock_05hz/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  clock_05hz/counter_reg[24]/Q
                         net (fo=2, routed)           1.138     6.797    clock_05hz/counter[24]
    SLICE_X65Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.921 r  clock_05hz/counter[26]_i_6/O
                         net (fo=2, routed)           1.059     7.980    clock_05hz/counter[26]_i_6_n_0
    SLICE_X63Y21         LUT5 (Prop_lut5_I4_O)        0.124     8.104 r  clock_05hz/counter[26]_i_1/O
                         net (fo=27, routed)          0.668     8.772    clock_05hz/newClock
    SLICE_X64Y22         FDRE                                         r  clock_05hz/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.505    14.846    clock_05hz/CLK
    SLICE_X64Y22         FDRE                                         r  clock_05hz/counter_reg[6]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X64Y22         FDRE (Setup_fdre_C_R)       -0.524    14.547    clock_05hz/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.547    
                         arrival time                          -8.772    
  -------------------------------------------------------------------
                         slack                                  5.775    

Slack (MET) :             5.775ns  (required time - arrival time)
  Source:                 clock_05hz/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_05hz/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 0.766ns (21.099%)  route 2.865ns (78.901%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.620     5.141    clock_05hz/CLK
    SLICE_X64Y26         FDRE                                         r  clock_05hz/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  clock_05hz/counter_reg[24]/Q
                         net (fo=2, routed)           1.138     6.797    clock_05hz/counter[24]
    SLICE_X65Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.921 r  clock_05hz/counter[26]_i_6/O
                         net (fo=2, routed)           1.059     7.980    clock_05hz/counter[26]_i_6_n_0
    SLICE_X63Y21         LUT5 (Prop_lut5_I4_O)        0.124     8.104 r  clock_05hz/counter[26]_i_1/O
                         net (fo=27, routed)          0.668     8.772    clock_05hz/newClock
    SLICE_X64Y22         FDRE                                         r  clock_05hz/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.505    14.846    clock_05hz/CLK
    SLICE_X64Y22         FDRE                                         r  clock_05hz/counter_reg[7]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X64Y22         FDRE (Setup_fdre_C_R)       -0.524    14.547    clock_05hz/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.547    
                         arrival time                          -8.772    
  -------------------------------------------------------------------
                         slack                                  5.775    

Slack (MET) :             5.775ns  (required time - arrival time)
  Source:                 clock_05hz/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_05hz/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 0.766ns (21.099%)  route 2.865ns (78.901%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.620     5.141    clock_05hz/CLK
    SLICE_X64Y26         FDRE                                         r  clock_05hz/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  clock_05hz/counter_reg[24]/Q
                         net (fo=2, routed)           1.138     6.797    clock_05hz/counter[24]
    SLICE_X65Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.921 r  clock_05hz/counter[26]_i_6/O
                         net (fo=2, routed)           1.059     7.980    clock_05hz/counter[26]_i_6_n_0
    SLICE_X63Y21         LUT5 (Prop_lut5_I4_O)        0.124     8.104 r  clock_05hz/counter[26]_i_1/O
                         net (fo=27, routed)          0.668     8.772    clock_05hz/newClock
    SLICE_X64Y22         FDRE                                         r  clock_05hz/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.505    14.846    clock_05hz/CLK
    SLICE_X64Y22         FDRE                                         r  clock_05hz/counter_reg[8]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X64Y22         FDRE (Setup_fdre_C_R)       -0.524    14.547    clock_05hz/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.547    
                         arrival time                          -8.772    
  -------------------------------------------------------------------
                         slack                                  5.775    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clock_200hz/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_200hz/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.581     1.464    clock_200hz/newClock_reg_0
    SLICE_X60Y24         FDRE                                         r  clock_200hz/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  clock_200hz/counter_reg[11]/Q
                         net (fo=2, routed)           0.125     1.754    clock_200hz/counter_reg_n_0_[11]
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.864 r  clock_200hz/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.864    clock_200hz/counter0_carry__1_n_5
    SLICE_X60Y24         FDRE                                         r  clock_200hz/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.848     1.975    clock_200hz/newClock_reg_0
    SLICE_X60Y24         FDRE                                         r  clock_200hz/counter_reg[11]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X60Y24         FDRE (Hold_fdre_C_D)         0.134     1.598    clock_200hz/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clock_05hz/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_05hz/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.583     1.466    clock_05hz/CLK
    SLICE_X64Y23         FDRE                                         r  clock_05hz/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  clock_05hz/counter_reg[11]/Q
                         net (fo=2, routed)           0.125     1.756    clock_05hz/counter[11]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.866 r  clock_05hz/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.866    clock_05hz/p_1_in[11]
    SLICE_X64Y23         FDRE                                         r  clock_05hz/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.851     1.978    clock_05hz/CLK
    SLICE_X64Y23         FDRE                                         r  clock_05hz/counter_reg[11]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.134     1.600    clock_05hz/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clock_05hz/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_05hz/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.583     1.466    clock_05hz/CLK
    SLICE_X64Y26         FDRE                                         r  clock_05hz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  clock_05hz/counter_reg[23]/Q
                         net (fo=2, routed)           0.125     1.756    clock_05hz/counter[23]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.866 r  clock_05hz/counter0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.866    clock_05hz/p_1_in[23]
    SLICE_X64Y26         FDRE                                         r  clock_05hz/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.851     1.978    clock_05hz/CLK
    SLICE_X64Y26         FDRE                                         r  clock_05hz/counter_reg[23]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.134     1.600    clock_05hz/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clock_05hz/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_05hz/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.585     1.468    clock_05hz/CLK
    SLICE_X64Y22         FDRE                                         r  clock_05hz/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  clock_05hz/counter_reg[7]/Q
                         net (fo=2, routed)           0.125     1.758    clock_05hz/counter[7]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.868 r  clock_05hz/counter0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.868    clock_05hz/p_1_in[7]
    SLICE_X64Y22         FDRE                                         r  clock_05hz/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.853     1.980    clock_05hz/CLK
    SLICE_X64Y22         FDRE                                         r  clock_05hz/counter_reg[7]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.134     1.602    clock_05hz/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clock_05hz/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_05hz/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.582     1.465    clock_05hz/CLK
    SLICE_X64Y25         FDRE                                         r  clock_05hz/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  clock_05hz/counter_reg[19]/Q
                         net (fo=2, routed)           0.126     1.755    clock_05hz/counter[19]
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.865 r  clock_05hz/counter0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.865    clock_05hz/p_1_in[19]
    SLICE_X64Y25         FDRE                                         r  clock_05hz/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.850     1.977    clock_05hz/CLK
    SLICE_X64Y25         FDRE                                         r  clock_05hz/counter_reg[19]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y25         FDRE (Hold_fdre_C_D)         0.134     1.599    clock_05hz/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clock_05hz/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_05hz/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.582     1.465    clock_05hz/CLK
    SLICE_X64Y24         FDRE                                         r  clock_05hz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  clock_05hz/counter_reg[15]/Q
                         net (fo=2, routed)           0.127     1.756    clock_05hz/counter[15]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.866 r  clock_05hz/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.866    clock_05hz/p_1_in[15]
    SLICE_X64Y24         FDRE                                         r  clock_05hz/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.850     1.977    clock_05hz/CLK
    SLICE_X64Y24         FDRE                                         r  clock_05hz/counter_reg[15]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y24         FDRE (Hold_fdre_C_D)         0.134     1.599    clock_05hz/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clock_05hz/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_05hz/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.585     1.468    clock_05hz/CLK
    SLICE_X64Y21         FDRE                                         r  clock_05hz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  clock_05hz/counter_reg[3]/Q
                         net (fo=2, routed)           0.127     1.759    clock_05hz/counter[3]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.869 r  clock_05hz/counter0_carry/O[2]
                         net (fo=1, routed)           0.000     1.869    clock_05hz/p_1_in[3]
    SLICE_X64Y21         FDRE                                         r  clock_05hz/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.854     1.981    clock_05hz/CLK
    SLICE_X64Y21         FDRE                                         r  clock_05hz/counter_reg[3]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.134     1.602    clock_05hz/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clock_200hz/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_200hz/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.581     1.464    clock_200hz/newClock_reg_0
    SLICE_X60Y25         FDRE                                         r  clock_200hz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  clock_200hz/counter_reg[15]/Q
                         net (fo=2, routed)           0.127     1.755    clock_200hz/counter_reg_n_0_[15]
    SLICE_X60Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.865 r  clock_200hz/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.865    clock_200hz/counter0_carry__2_n_5
    SLICE_X60Y25         FDRE                                         r  clock_200hz/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.848     1.975    clock_200hz/newClock_reg_0
    SLICE_X60Y25         FDRE                                         r  clock_200hz/counter_reg[15]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X60Y25         FDRE (Hold_fdre_C_D)         0.134     1.598    clock_200hz/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clock_200hz/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_200hz/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.582     1.465    clock_200hz/newClock_reg_0
    SLICE_X60Y23         FDRE                                         r  clock_200hz/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  clock_200hz/counter_reg[7]/Q
                         net (fo=2, routed)           0.127     1.756    clock_200hz/counter_reg_n_0_[7]
    SLICE_X60Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.866 r  clock_200hz/counter0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.866    clock_200hz/counter0_carry__0_n_5
    SLICE_X60Y23         FDRE                                         r  clock_200hz/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.849     1.976    clock_200hz/newClock_reg_0
    SLICE_X60Y23         FDRE                                         r  clock_200hz/counter_reg[7]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X60Y23         FDRE (Hold_fdre_C_D)         0.134     1.599    clock_200hz/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 clock_200hz/counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_200hz/counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.581     1.464    clock_200hz/newClock_reg_0
    SLICE_X61Y24         FDSE                                         r  clock_200hz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDSE (Prop_fdse_C_Q)         0.141     1.605 f  clock_200hz/counter_reg[0]/Q
                         net (fo=3, routed)           0.179     1.785    clock_200hz/counter_reg_n_0_[0]
    SLICE_X61Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.830 r  clock_200hz/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.830    clock_200hz/counter[0]_i_1__0_n_0
    SLICE_X61Y24         FDSE                                         r  clock_200hz/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.848     1.975    clock_200hz/newClock_reg_0
    SLICE_X61Y24         FDSE                                         r  clock_200hz/counter_reg[0]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X61Y24         FDSE (Hold_fdse_C_D)         0.091     1.555    clock_200hz/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X65Y21   clock_05hz/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y23   clock_05hz/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y23   clock_05hz/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y23   clock_05hz/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y24   clock_05hz/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y24   clock_05hz/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y24   clock_05hz/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y24   clock_05hz/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y25   clock_05hz/counter_reg[17]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y21   clock_05hz/counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y21   clock_05hz/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   clock_05hz/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   clock_05hz/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   clock_05hz/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   clock_05hz/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   clock_05hz/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   clock_05hz/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   clock_05hz/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   clock_05hz/counter_reg[13]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y21   clock_05hz/counter_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y21   clock_05hz/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   clock_05hz/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   clock_05hz/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   clock_05hz/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   clock_05hz/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   clock_05hz/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   clock_05hz/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   clock_05hz/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   clock_05hz/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display1/i_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.487ns  (logic 4.479ns (59.826%)  route 3.008ns (40.174%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE                         0.000     0.000 r  display1/i_reg[1]/C
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  display1/i_reg[1]/Q
                         net (fo=6, routed)           0.943     1.362    display1/decode/Q[0]
    SLICE_X65Y21         LUT3 (Prop_lut3_I2_O)        0.326     1.688 r  display1/decode/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.065     3.753    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.734     7.487 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.487    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display1/i_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.364ns  (logic 4.471ns (60.709%)  route 2.894ns (39.291%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE                         0.000     0.000 r  display1/i_reg[1]/C
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  display1/i_reg[1]/Q
                         net (fo=6, routed)           0.986     1.405    display1/decode/Q[0]
    SLICE_X65Y21         LUT3 (Prop_lut3_I1_O)        0.324     1.729 r  display1/decode/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.908     3.637    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.728     7.364 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.364    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display1/i_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.260ns  (logic 4.472ns (61.601%)  route 2.788ns (38.399%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE                         0.000     0.000 r  display1/i_reg[1]/C
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  display1/i_reg[1]/Q
                         net (fo=6, routed)           0.981     1.400    display1/decode/Q[0]
    SLICE_X65Y21         LUT3 (Prop_lut3_I2_O)        0.322     1.722 r  display1/decode/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.807     3.529    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.731     7.260 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.260    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display1/i_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.034ns  (logic 4.226ns (60.078%)  route 2.808ns (39.922%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE                         0.000     0.000 r  display1/i_reg[1]/C
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  display1/i_reg[1]/Q
                         net (fo=6, routed)           0.986     1.405    display1/decode/Q[0]
    SLICE_X65Y21         LUT3 (Prop_lut3_I2_O)        0.296     1.701 r  display1/decode/seg_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.822     3.523    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     7.034 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.034    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display1/i_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.903ns  (logic 4.250ns (61.570%)  route 2.653ns (38.430%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE                         0.000     0.000 r  display1/i_reg[1]/C
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  display1/i_reg[1]/Q
                         net (fo=6, routed)           0.981     1.400    display1/decode/Q[0]
    SLICE_X65Y21         LUT3 (Prop_lut3_I1_O)        0.296     1.696 r  display1/decode/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.672     3.368    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     6.903 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.903    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display1/i_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.876ns  (logic 4.219ns (61.360%)  route 2.657ns (38.640%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE                         0.000     0.000 r  display1/i_reg[1]/C
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  display1/i_reg[1]/Q
                         net (fo=6, routed)           0.943     1.362    display1/decode/Q[0]
    SLICE_X65Y21         LUT3 (Prop_lut3_I2_O)        0.296     1.658 r  display1/decode/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.714     3.372    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     6.876 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.876    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display1/i_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.775ns  (logic 4.251ns (62.735%)  route 2.525ns (37.265%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE                         0.000     0.000 r  display1/i_reg[1]/C
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  display1/i_reg[1]/Q
                         net (fo=6, routed)           0.986     1.405    display1/decode/Q[0]
    SLICE_X65Y21         LUT3 (Prop_lut3_I2_O)        0.296     1.701 r  display1/decode/seg_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.539     3.240    seg_OBUF[0]
    V8                   OBUF (Prop_obuf_I_O)         3.536     6.775 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.775    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display1/an_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.056ns  (logic 3.959ns (65.367%)  route 2.098ns (34.633%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE                         0.000     0.000 r  display1/an_reg[0]/C
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display1/an_reg[0]/Q
                         net (fo=1, routed)           2.098     2.554    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503     6.056 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.056    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display1/an_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.975ns  (logic 4.104ns (68.696%)  route 1.870ns (31.304%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE                         0.000     0.000 r  display1/an_reg[3]/C
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  display1/an_reg[3]/Q
                         net (fo=1, routed)           1.870     2.289    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.685     5.975 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.975    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display1/an_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.874ns  (logic 3.979ns (67.737%)  route 1.895ns (32.263%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE                         0.000     0.000 r  display1/an_reg[2]/C
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display1/an_reg[2]/Q
                         net (fo=1, routed)           1.895     2.351    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     5.874 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.874    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 info1/A_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display1/i_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.190ns (63.569%)  route 0.109ns (36.431%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE                         0.000     0.000 r  info1/A_reg[3]/C
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  info1/A_reg[3]/Q
                         net (fo=3, routed)           0.109     0.250    display1/A[0]
    SLICE_X63Y22         LUT5 (Prop_lut5_I4_O)        0.049     0.299 r  display1/i[1]_i_1/O
                         net (fo=1, routed)           0.000     0.299    display1/i_0[1]
    SLICE_X63Y22         FDRE                                         r  display1/i_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 info1/C_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display1/i_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.186ns (55.348%)  route 0.150ns (44.652%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE                         0.000     0.000 r  info1/C_reg[3]/C
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  info1/C_reg[3]/Q
                         net (fo=2, routed)           0.150     0.291    display1/C[1]
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.045     0.336 r  display1/i[3]_i_1/O
                         net (fo=1, routed)           0.000     0.336    display1/i_0[3]
    SLICE_X63Y22         FDRE                                         r  display1/i_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 info1/C_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display1/i_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.186ns (55.183%)  route 0.151ns (44.817%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE                         0.000     0.000 r  info1/C_reg[3]/C
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  info1/C_reg[3]/Q
                         net (fo=2, routed)           0.151     0.292    display1/C[1]
    SLICE_X63Y22         LUT6 (Prop_lut6_I1_O)        0.045     0.337 r  display1/i[2]_i_1/O
                         net (fo=1, routed)           0.000     0.337    display1/i_0[2]
    SLICE_X63Y22         FDRE                                         r  display1/i_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 info1/FSM_sequential_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            info1/B_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.226ns (63.594%)  route 0.129ns (36.406%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE                         0.000     0.000 r  info1/FSM_sequential_counter_reg[1]/C
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  info1/FSM_sequential_counter_reg[1]/Q
                         net (fo=5, routed)           0.129     0.257    info1/counter[1]
    SLICE_X62Y22         LUT2 (Prop_lut2_I1_O)        0.098     0.355 r  info1/B[2]_i_1/O
                         net (fo=1, routed)           0.000     0.355    info1/B[2]_i_1_n_0
    SLICE_X62Y22         FDRE                                         r  info1/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 info1/FSM_sequential_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            info1/FSM_sequential_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.229ns (64.078%)  route 0.128ns (35.922%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE                         0.000     0.000 r  info1/FSM_sequential_counter_reg[1]/C
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  info1/FSM_sequential_counter_reg[1]/Q
                         net (fo=5, routed)           0.128     0.256    info1/counter[1]
    SLICE_X62Y22         LUT2 (Prop_lut2_I1_O)        0.101     0.357 r  info1/FSM_sequential_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.357    info1/counter__0[0]
    SLICE_X62Y22         FDRE                                         r  info1/FSM_sequential_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 info1/FSM_sequential_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            info1/C_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.230ns (63.999%)  route 0.129ns (36.001%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE                         0.000     0.000 r  info1/FSM_sequential_counter_reg[1]/C
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  info1/FSM_sequential_counter_reg[1]/Q
                         net (fo=5, routed)           0.129     0.257    info1/counter[1]
    SLICE_X62Y22         LUT2 (Prop_lut2_I1_O)        0.102     0.359 r  info1/C[2]_i_1/O
                         net (fo=1, routed)           0.000     0.359    info1/C[2]_i_1_n_0
    SLICE_X62Y22         FDRE                                         r  info1/C_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display1/FSM_sequential_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display1/an_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.882%)  route 0.180ns (49.118%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE                         0.000     0.000 r  display1/FSM_sequential_counter_reg[0]/C
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display1/FSM_sequential_counter_reg[0]/Q
                         net (fo=9, routed)           0.180     0.321    display1/counter[0]
    SLICE_X63Y22         LUT2 (Prop_lut2_I0_O)        0.045     0.366 r  display1/an[2]_i_1/O
                         net (fo=1, routed)           0.000     0.366    display1/an[2]_i_1_n_0
    SLICE_X63Y22         FDRE                                         r  display1/an_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display1/FSM_sequential_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display1/FSM_sequential_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.183ns (48.868%)  route 0.191ns (51.132%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE                         0.000     0.000 r  display1/FSM_sequential_counter_reg[0]/C
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display1/FSM_sequential_counter_reg[0]/Q
                         net (fo=9, routed)           0.191     0.332    display1/counter[0]
    SLICE_X63Y22         LUT2 (Prop_lut2_I0_O)        0.042     0.374 r  display1/FSM_sequential_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.374    display1/counter__0[1]
    SLICE_X63Y22         FDRE                                         r  display1/FSM_sequential_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display1/FSM_sequential_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display1/FSM_sequential_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.186ns (49.274%)  route 0.191ns (50.726%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE                         0.000     0.000 r  display1/FSM_sequential_counter_reg[0]/C
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  display1/FSM_sequential_counter_reg[0]/Q
                         net (fo=9, routed)           0.191     0.332    display1/counter[0]
    SLICE_X63Y22         LUT1 (Prop_lut1_I0_O)        0.045     0.377 r  display1/FSM_sequential_counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.377    display1/counter__0[0]
    SLICE_X63Y22         FDRE                                         r  display1/FSM_sequential_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display1/FSM_sequential_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display1/an_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.186ns (49.015%)  route 0.193ns (50.985%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE                         0.000     0.000 r  display1/FSM_sequential_counter_reg[0]/C
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  display1/FSM_sequential_counter_reg[0]/Q
                         net (fo=9, routed)           0.193     0.334    display1/counter[0]
    SLICE_X63Y22         LUT2 (Prop_lut2_I1_O)        0.045     0.379 r  display1/an[1]_i_1/O
                         net (fo=1, routed)           0.000     0.379    display1/an[1]_i_1_n_0
    SLICE_X63Y22         FDRE                                         r  display1/an_reg[1]/D
  -------------------------------------------------------------------    -------------------





