#ifndef __CMT2300A_PARAMS_H
#define __CMT2300A_PARAMS_H

//=========================================================

code unsigned char CMT2300A_ConfigData[]={
/*=========================================================
;  CMT2300A Configuration File
;  Generated by CMOSTEK RFPDK 1.46
;  2019.06.19 11:31
;---------------------------------------
; Mode                      = Advanced
; Part Number               = CMT2300A
; Frequency                 = 433.970 MHz
; Xtal Frequency            = 26.0000 MHz
; Demodulation              = GFSK
; AGC                       = On
; Data Rate                 = 10.0 kbps
; Deviation                 = 11.1 kHz
; Tx Xtal Tol.              = 20 ppm
; Rx Xtal Tol.              = 20 ppm
; TRx Matching Network Type = 20 dBm
; Tx Power                  = +20 dBm
; Gaussian BT               = 0.5
; Bandwidth                 = Auto-Select kHz
; CDR Type                  = Tracing
; CDR DR Range              = +/-12.5%
; AFC                       = On
; AFC Method                = Auto-Select
; Data Representation       = 0:F-low 1:F-high
; Rx Duty-Cycle             = Off
; Tx Duty-Cycle             = Off
; Sleep Timer               = Off
; Sleep Time                = NA
; Rx Timer                  = Off
; Rx Time T1                = NA
; Rx Time T2                = NA
; Rx Exit State             = STBY
; Tx Exit State             = STBY
; SLP Mode                  = Disable
; RSSI Valid Source         = PJD
; PJD Window                = 8 Jumps
; LFOSC Calibration         = On
; Xtal Stable Time          = 155 us
; RSSI Compare TH           = NA
; Data Mode                 = Packet
; Whitening                 = Disable
; Whiten Type               = NA
; Whiten Seed Type          = NA
; Whiten Seed               = NA
; Manchester                = Disable
; Manchester Type           = NA
; FEC                       = Disable
; FEC Type                  = NA
; Tx Prefix Type            = 0
; Tx Packet Number          = 10
; Tx Packet Gap             = 30
; Packet Type               = Variable Length
; Node-Length Position      = First Length, then Node
; Payload Bit Order         = Start from msb
; Preamble Rx Size          = 2
; Preamble Tx Size          = 6
; Preamble Value            = 170
; Preamble Unit             = 8-bit
; Sync Size                 = 4-byte
; Sync Value                = 2117893692
; Sync Tolerance            = 2 Errors
; Sync Manchester           = Disable
; Node ID Size              = NA
; Node ID Value             = NA
; Node ID Mode              = None
; Node ID Err Mask          = Disable
; Node ID Free              = Disable
; Payload Length            = 32
; CRC Options               = IBM-16
; CRC Seed                  = 65535 crc_seed
; CRC Range                 = Entire Payload
; CRC Swap                  = Start from MSB
; CRC Bit Invert            = Normal
; CRC Bit Order             = Start from bit 15
; Dout Mute                 = Off
; Dout Adjust Mode          = Disable
; Dout Adjust Percentage    = NA
; Collision Detect          = Off
; Collision Detect Offset   = NA
; RSSI Detect Mode          = Always
; RSSI Filter Setting       = No Filtering
; RF Performance            = High
; LBD Threshold             = 2.0 V
; RSSI Offset               = 26
; RSSI Offset Sign          = 1

//==========================================
//  The following are the Register contents
*******************************************/

//[CMT Bank]
//Addr  Value
0x00 , 0x00,
0x01 , 0x66,
0x02 , 0xEC,
0x03 , 0x1D,
0x04 , 0xF0,
0x05 , 0x80,
0x06 , 0x14,
0x07 , 0x08,
0x08 , 0x91,
0x09 , 0x02,
0x0A , 0x02,
0x0B , 0xD0,

//[System Bank]
//Addr  Value
0x0C , 0xAE,	// rx current regulation
0x0D , 0xE0,	// Duty-Cycle Control Register
0x0E , 0x35,	// Duty-Cycle Control Register
0x0F , 0x00,	// Timer
0x10 , 0x00,	// Timer
0x11 , 0xF4,	//RX Sleep T1 Timer
0x12 , 0x10,	//RX Sleep T1 Timer
0x13 , 0xE2,	//RX Sleep T2 Timer
0x14 , 0x42,	//RX Sleep T2 Timer
0x15 , 0x20,	//SLP Register
0x16 , 0x00,	// PJD Register
0x17 , 0x81,	// PJD Register

//[Frequency Bank]
//Addr  Value
0x18 , 0x42,
0x19 , 0xF3,
0x1A , 0xED,
0x1B , 0x1C,
0x1C , 0x42,
0x1D , 0xDD,
0x1E , 0x3B,
0x1F , 0x1C,

//[Data Rate Bank]
//Addr  Value
0x20 , 0xD3,
0x21 , 0x64,
0x22 , 0x10,
0x23 , 0x33,
0x24 , 0xD1,
0x25 , 0x35,
0x26 , 0x0D,
0x27 , 0x0A,
0x28 , 0x9F,
0x29 , 0x4B,
0x2A , 0x29,
0x2B , 0x28,	//CDR Control Register
0x2C , 0xC0,	//CDR Control Register
0x2D , 0x28,	//CDR Control Register
0x2E , 0x0A,	//CDR Control Register
0x2F , 0x53,
0x30 , 0x08,
0x31 , 0x00,
0x32 , 0xB4,
0x33 , 0x00,
0x34 , 0x00,
0x35 , 0x01,
0x36 , 0x00,
0x37 , 0x00,

//[Baseband Bank]
//Addr  Value
0x38 , 0x12,	//Data_mode Register
0x39 , 0x06,	//TX_preamble_size Rigister
0x3A , 0x00,	//TX_preamble_size Rigister
0x3B , 0xAA,	//TX_preamble_value Rigister (0xAA)
0x3C , 0x26,	//Sysc_Word_Configuration Register
0x3D , 0x00,	//Sysc_Word_Value 
0x3E , 0x00,	//Sysc_Word_Value 
0x3F , 0x00,	//Sysc_Word_Value 
0x40 , 0x00,	//Sysc_Word_Value 
0x41 , 0x3C,	//Sysc_Word_Value 
0x42 , 0x7E,	//Sysc_Word_Value 
0x43 , 0x3C,	//Sysc_Word_Value 
0x44 , 0x7E,	//Sysc_Word_Value 
0x45 , 0x05,	//Payload_Configuration
0x46 , 0x1F,	//Payload_length -控制数据长度
0x47 , 0x00,	//de_ID_Configuration
0x48 , 0x00,	//de_ID_Value 
0x49 , 0x00,	//de_ID_Value 
0x4A , 0x00,	//de_ID_Value 
0x4B , 0x00,	//de_ID_Value 
0x4C , 0x03,	//FEC_Configuration & CRC_Configuration
0x4D , 0xFF,	//CRC_Seed
0x4E , 0xFF,	//CRC_Seed
0x4F , 0x60,	//CRC_Bit_Order
0x50 , 0xFF,	//Whiten_seed
0x51 , 0x00,	//Tx_Prefix_type value
0x52 , 0x09,	//Tx_packet_number register
0x53 , 0x1D,	//Tx_packet_gap register
0x54 , 0x90,

//[TX Bank]
//Addr  Value
0x55 , 0x70,
0x56 , 0xFE,
0x57 , 0x06,
0x58 , 0x00,
0x59 , 0x0F,
0x5A , 0x70,
0x5B , 0x00,
0x5C , 0x8A,
0x5D , 0x18,
0x5E , 0x3F,
0x5F , 0x6A,

};

#endif

