git clone --depth 1 --no-tags https://github.com/ppy2/FPGA_PCM2DSD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687915447
git clone --depth 1 --no-tags https://github.com/TooyamaYuuouji/dsp_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689322546
git clone --depth 1 --no-tags https://github.com/Shahriar-0/Computer-Aided-Design-Course-Projects-F2024.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686643533
git clone --depth 1 --no-tags https://github.com/Howie354/4_channel_DMA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690089569
git clone --depth 1 --no-tags https://github.com/MengYueqi/HIT_CPU_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685832658
git clone --depth 1 --no-tags https://github.com/amnqryz/fixed-and-float.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689176842
git clone --depth 1 --no-tags https://github.com/EngAhmed21/MIPS-Singe-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685524951
git clone --depth 1 --no-tags https://github.com/czz-zzc/cordic-fft.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686500130
git clone --depth 1 --no-tags https://github.com/LiuZhetan/dlco_solutions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692098632
git clone --depth 1 --no-tags https://github.com/karthikkbs05/AMBA-Protocols.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685657401
git clone --depth 1 --no-tags https://github.com/rejunity/tt05-rule110.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689596867
git clone --depth 1 --no-tags https://github.com/vackyzhao/PE_module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689572099
git clone --depth 1 --no-tags https://github.com/karthikkbs05/AXI-to-APB-bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686236038
git clone --depth 1 --no-tags https://github.com/Vikkdsun/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690096413
git clone --depth 1 --no-tags https://github.com/RavinderReddy741/100DaysofRTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686754461
git clone --depth 1 --no-tags https://github.com/Negin-Safari/MatrixMultiplication-Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691755705
git clone --depth 1 --no-tags https://github.com/SherifMohamed2602/SPI_Interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691618066
git clone --depth 1 --no-tags https://github.com/maha123m/ENCS4370-Computer-Architecture-Project-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692085257
git clone --depth 1 --no-tags https://github.com/yaseensalah/32-bit-Single-Cycle-RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689821477
git clone --depth 1 --no-tags https://github.com/MohammedS2lah/Verilog_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685277560
git clone --depth 1 --no-tags https://github.com/skudlur/pes_sysarray.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685891857
git clone --depth 1 --no-tags https://github.com/pohan0430/DIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690688212
git clone --depth 1 --no-tags https://github.com/robertbnolting/riscv-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690481147
git clone --depth 1 --no-tags https://github.com/nicball/riscfw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686832155
git clone --depth 1 --no-tags https://github.com/BruceKevinLee/low-latency-ethernet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687003332
git clone --depth 1 --no-tags https://github.com/HassanKhaled11/Low_Power_Multi-Clock_Configurable_Processing-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691396337
git clone --depth 1 --no-tags https://github.com/RishanRasdeen/EE406_Fault_Track.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690908728
git clone --depth 1 --no-tags https://github.com/Howie354/Flash_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690565977
git clone --depth 1 --no-tags https://github.com/sure-trust/G9_VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685589092
git clone --depth 1 --no-tags https://github.com/gubanovpm/verilog_labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691284713
git clone --depth 1 --no-tags https://github.com/Vikkdsun/SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690626527
git clone --depth 1 --no-tags https://github.com/liyuxuan3003/Egretta.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686602838
git clone --depth 1 --no-tags https://github.com/donctchen/ov7670_vga_display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/684962770
git clone --depth 1 --no-tags https://github.com/AlvxScoFT1/FPGAFastdivision.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686322559
git clone --depth 1 --no-tags https://github.com/OmarMongy/VGA_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690306997
git clone --depth 1 --no-tags https://github.com/relic2077/piplinecpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691878555
git clone --depth 1 --no-tags https://github.com/salar96/verilog_traffic_light.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689847888
git clone --depth 1 --no-tags https://github.com/AmirKhsrv/Computer-Architecture-Lab-ARM-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689427438
git clone --depth 1 --no-tags https://github.com/LogicComputing/TinyDDS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691238244
git clone --depth 1 --no-tags https://github.com/SahanNimantha99/single-cycle-processor-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686358407
git clone --depth 1 --no-tags https://github.com/rajitha0119/100-DAYS-OF-RTL--DAY-38.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687115079
git clone --depth 1 --no-tags https://github.com/WanderInTheRain/mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688812308
git clone --depth 1 --no-tags https://github.com/zsxpdsyz/Sylvia_old.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687910061
git clone --depth 1 --no-tags https://github.com/HeitorCAndrade/TG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686798714
git clone --depth 1 --no-tags https://github.com/samson-ashna/temperature-display-system-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686508394
git clone --depth 1 --no-tags https://github.com/czz-zzc/Reconfigurable-Fir.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686346647
git clone --depth 1 --no-tags https://github.com/RohithNagesh/pes_brg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685900205
git clone --depth 1 --no-tags https://github.com/flyinto/thinpad-top.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691882190
git clone --depth 1 --no-tags https://github.com/rvkansara/CMPEN331.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686783879
git clone --depth 1 --no-tags https://github.com/a7996337/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689820079
git clone --depth 1 --no-tags https://github.com/SherifMohamed2602/Spartan6-DSP48A1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691624390
git clone --depth 1 --no-tags https://github.com/Sabitabrata2014/Binary-Loadable-Up-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692316968
git clone --depth 1 --no-tags https://github.com/Anirudh-Ravi123/pes_pd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689410424
git clone --depth 1 --no-tags https://github.com/htfab/rotfpga2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685547450
git clone --depth 1 --no-tags https://github.com/tuzzo18/AES-128-encryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691208569
git clone --depth 1 --no-tags https://github.com/Adib-Rezaei/Multi-Layer-Perceptron-Neural-Network-Hardware-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689429670
git clone --depth 1 --no-tags https://github.com/AmirKhsrv/Multi-Layer-Perceptron-Neural-Network-Hardware-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692551017
git clone --depth 1 --no-tags https://github.com/onkarchoudhari/verilog_practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690838816
git clone --depth 1 --no-tags https://github.com/juserrrrr/DigitalSensorQuery.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688541745
git clone --depth 1 --no-tags https://github.com/AllyHastie/EmbeddedStudioA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688877118
git clone --depth 1 --no-tags https://github.com/MYNAMEHOLO/CVSD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688014063
git clone --depth 1 --no-tags https://github.com/yepyeniprojeler/SpeedTangPrimer20K.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691101922
git clone --depth 1 --no-tags https://github.com/nurirfansyah/Simple_digital_SNN_with_LLM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688264929
git clone --depth 1 --no-tags https://github.com/czz-zzc/cordic-dds.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686496410
git clone --depth 1 --no-tags https://github.com/ChairImpSec/RAMBAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689259795
git clone --depth 1 --no-tags https://github.com/Kareem-Yahia/Mips_single_cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690756702
git clone --depth 1 --no-tags https://github.com/hkmatsumoto/riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692481998
git clone --depth 1 --no-tags https://github.com/mohamedelsayed14/Single-Cycle-RISC_V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688364582
git clone --depth 1 --no-tags https://github.com/chetter14/becd_labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691698487
git clone --depth 1 --no-tags https://github.com/pavithra7369/pes_linearfsr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685910622
git clone --depth 1 --no-tags https://github.com/AlSaqr-platform/sdio_vip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691125386
git clone --depth 1 --no-tags https://github.com/m7md5303/SPI_slave-with-a-single-port-RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688707162
git clone --depth 1 --no-tags https://github.com/Biabia-o/IRIG_B.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687769545
git clone --depth 1 --no-tags https://github.com/AniruddhaN2203/pes_pd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689705762
git clone --depth 1 --no-tags https://github.com/Lion815/PipeLineCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689669257
git clone --depth 1 --no-tags https://github.com/DishanChulawnasa/VerilogToText.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691159075
git clone --depth 1 --no-tags https://github.com/Tiago-o-Oliveira/PWM-Modulation-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685499787
git clone --depth 1 --no-tags https://github.com/Chonghao0109/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685114883
git clone --depth 1 --no-tags https://github.com/ymingX/audio_AGC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686335754
git clone --depth 1 --no-tags https://github.com/JoyBed/fpga-miner.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686148320
git clone --depth 1 --no-tags https://github.com/nqdtan/spades.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686875512
git clone --depth 1 --no-tags https://github.com/generobruno/Ejercicios_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688641197
git clone --depth 1 --no-tags https://github.com/selimsandal/OneShotNPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689872669
git clone --depth 1 --no-tags https://github.com/italown/IF675-Microondas.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691702915
git clone --depth 1 --no-tags https://github.com/shinrabansyo/cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685500067
git clone --depth 1 --no-tags https://github.com/Nukaambika/Traffic-Light-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685518799
git clone --depth 1 --no-tags https://github.com/htrinath/ee599-hw1-group3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687252518
git clone --depth 1 --no-tags https://github.com/brenoamin/plataforma-jogos-laboratorio-iv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691285806
git clone --depth 1 --no-tags https://github.com/Akankshg-ByteWizard/UB-CSE-590-Design-of-an-8-bit-Processor-non-pipelined.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686835483
git clone --depth 1 --no-tags https://github.com/NouraMedhat28/Cache-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685423877
git clone --depth 1 --no-tags https://github.com/Yusie0722/solitude.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687996779
git clone --depth 1 --no-tags https://github.com/pietrea2/Digital-Systems-Verilog-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691812582
git clone --depth 1 --no-tags https://github.com/S221071341-Vansh/Quantum-Byte-Brawlers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686958574
git clone --depth 1 --no-tags https://github.com/jonghee-son/4-bit_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685472711
git clone --depth 1 --no-tags https://github.com/Hema-m-01/verilog_assignments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685486126
git clone --depth 1 --no-tags https://github.com/Buck008/ARMv3-ISA-based-pipelined-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688595013
