## NOTE:  Do not edit this file.
## Autogenerated by ProjNav (creatfdo.tcl) on Wed Nov 26 11:30:53 PM EST 2014
##
vlib work
vlog +acc  "../labkit_beta2demo/shift_right.v"
vlog +acc  "../labkit_beta2demo/font.v"
vlog +acc  "../labkit_beta2demo/decode.v"
vlog +acc  "../labkit_beta2demo/cmem.v"
vlog +acc  "../labkit_beta2demo/vga.v"
vlog +acc  "../labkit_beta2demo/ps2.v"
vlog +acc  "../labkit_beta2demo/lab9.v"
vlog +acc  "../labkit_beta2demo/display_16hex.v"
vlog +acc  "../labkit_beta2demo/debounce.v"
vlog +acc  "../labkit_beta2demo/beta2.v"
vlog +acc  "labkit_beta2demo.v"
vlog +acc  "simulate.v"
vlog +acc  "/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/verilog/src/glbl.v"
vsim -t 1ps   -L xilinxcorelib_ver -L unisims_ver -L unimacro_ver -lib work simulate glbl
do {simulate_wave.fdo}
view wave
view structure
view signals
run 1000ns
do {simulate.udo}
