
*** Running vivado
    with args -log design_2_Arty_RGB_AXI_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2_Arty_RGB_AXI_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_2_Arty_RGB_AXI_0_0.tcl -notrace
Command: synth_design -top design_2_Arty_RGB_AXI_0_0 -part xc7s50csga324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18884 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 358.496 ; gain = 103.336
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_2_Arty_RGB_AXI_0_0' [c:/Projects/2017/S7_system/S7_system.srcs/sources_1/bd/design_2/ip/design_2_Arty_RGB_AXI_0_0/synth/design_2_Arty_RGB_AXI_0_0.vhd:88]
	Parameter Note bound to: CLK_freq>=PWM_freq*LED_reso - type: string 
	Parameter clk_freq_MHz bound to: 100 - type: integer 
	Parameter pwm_freq_hz bound to: 1000 - type: integer 
	Parameter led_bit_reso bound to: 8 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'Arty_RGB_AXI_v1_0' declared at 'c:/Projects/2017/S7_system/S7_system.srcs/sources_1/bd/design_2/ipshared/e3d7/hdl/Arty_RGB_AXI_v1_0.vhd:10' bound to instance 'U0' of component 'Arty_RGB_AXI_v1_0' [c:/Projects/2017/S7_system/S7_system.srcs/sources_1/bd/design_2/ip/design_2_Arty_RGB_AXI_0_0/synth/design_2_Arty_RGB_AXI_0_0.vhd:161]
INFO: [Synth 8-638] synthesizing module 'Arty_RGB_AXI_v1_0' [c:/Projects/2017/S7_system/S7_system.srcs/sources_1/bd/design_2/ipshared/e3d7/hdl/Arty_RGB_AXI_v1_0.vhd:62]
	Parameter Note bound to: CLK_freq>=PWM_freq*LED_reso - type: string 
	Parameter clk_freq_MHz bound to: 100 - type: integer 
	Parameter pwm_freq_hz bound to: 1000 - type: integer 
	Parameter led_bit_reso bound to: 8 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter led_bit_reso bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'Arty_RGB_AXI_v1_0_S00_AXI' declared at 'c:/Projects/2017/S7_system/S7_system.srcs/sources_1/bd/design_2/ipshared/e3d7/hdl/Arty_RGB_AXI_v1_0_S00_AXI.vhd:5' bound to instance 'Arty_RGB_AXI_v1_0_S00_AXI_inst' of component 'Arty_RGB_AXI_v1_0_S00_AXI' [c:/Projects/2017/S7_system/S7_system.srcs/sources_1/bd/design_2/ipshared/e3d7/hdl/Arty_RGB_AXI_v1_0.vhd:139]
INFO: [Synth 8-638] synthesizing module 'Arty_RGB_AXI_v1_0_S00_AXI' [c:/Projects/2017/S7_system/S7_system.srcs/sources_1/bd/design_2/ipshared/e3d7/hdl/Arty_RGB_AXI_v1_0_S00_AXI.vhd:91]
	Parameter led_bit_reso bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Projects/2017/S7_system/S7_system.srcs/sources_1/bd/design_2/ipshared/e3d7/hdl/Arty_RGB_AXI_v1_0_S00_AXI.vhd:230]
WARNING: [Synth 8-6014] Unused sequential element axi_araddr_reg was removed.  [c:/Projects/2017/S7_system/S7_system.srcs/sources_1/bd/design_2/ipshared/e3d7/hdl/Arty_RGB_AXI_v1_0_S00_AXI.vhd:329]
WARNING: [Synth 8-3848] Net reg_data_out in module/entity Arty_RGB_AXI_v1_0_S00_AXI does not have driver. [c:/Projects/2017/S7_system/S7_system.srcs/sources_1/bd/design_2/ipshared/e3d7/hdl/Arty_RGB_AXI_v1_0_S00_AXI.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'Arty_RGB_AXI_v1_0_S00_AXI' (1#1) [c:/Projects/2017/S7_system/S7_system.srcs/sources_1/bd/design_2/ipshared/e3d7/hdl/Arty_RGB_AXI_v1_0_S00_AXI.vhd:91]
	Parameter Note bound to: CLK_freq>=PWM_freq*LED_reso - type: string 
	Parameter clk_freq_MHz bound to: 100 - type: integer 
	Parameter pwm_freq_hz bound to: 1000 - type: integer 
	Parameter led_bit_reso bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'RGB_controller' declared at 'c:/Projects/2017/S7_system/S7_system.srcs/sources_1/bd/design_2/ipshared/e3d7/src/RGB_controller.vhd:26' bound to instance 'RGB_controller_inst' of component 'RGB_controller' [c:/Projects/2017/S7_system/S7_system.srcs/sources_1/bd/design_2/ipshared/e3d7/hdl/Arty_RGB_AXI_v1_0.vhd:176]
INFO: [Synth 8-638] synthesizing module 'RGB_controller' [c:/Projects/2017/S7_system/S7_system.srcs/sources_1/bd/design_2/ipshared/e3d7/src/RGB_controller.vhd:51]
	Parameter Note bound to: CLK_freq>=PWM_freq*LED_reso - type: string 
	Parameter clk_freq_MHz bound to: 100 - type: integer 
	Parameter pwm_freq_hz bound to: 1000 - type: integer 
	Parameter led_bit_reso bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RGB_controller' (2#1) [c:/Projects/2017/S7_system/S7_system.srcs/sources_1/bd/design_2/ipshared/e3d7/src/RGB_controller.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'Arty_RGB_AXI_v1_0' (3#1) [c:/Projects/2017/S7_system/S7_system.srcs/sources_1/bd/design_2/ipshared/e3d7/hdl/Arty_RGB_AXI_v1_0.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'design_2_Arty_RGB_AXI_0_0' (4#1) [c:/Projects/2017/S7_system/S7_system.srcs/sources_1/bd/design_2/ip/design_2_Arty_RGB_AXI_0_0/synth/design_2_Arty_RGB_AXI_0_0.vhd:88]
WARNING: [Synth 8-3331] design Arty_RGB_AXI_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design Arty_RGB_AXI_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design Arty_RGB_AXI_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design Arty_RGB_AXI_v1_0_S00_AXI has unconnected port S_AXI_ARADDR[4]
WARNING: [Synth 8-3331] design Arty_RGB_AXI_v1_0_S00_AXI has unconnected port S_AXI_ARADDR[3]
WARNING: [Synth 8-3331] design Arty_RGB_AXI_v1_0_S00_AXI has unconnected port S_AXI_ARADDR[2]
WARNING: [Synth 8-3331] design Arty_RGB_AXI_v1_0_S00_AXI has unconnected port S_AXI_ARADDR[1]
WARNING: [Synth 8-3331] design Arty_RGB_AXI_v1_0_S00_AXI has unconnected port S_AXI_ARADDR[0]
WARNING: [Synth 8-3331] design Arty_RGB_AXI_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design Arty_RGB_AXI_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design Arty_RGB_AXI_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 410.719 ; gain = 155.559
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 410.719 ; gain = 155.559
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 719.922 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 719.922 ; gain = 464.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 719.922 ; gain = 464.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 719.922 ; gain = 464.762
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "freq_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pwm_counter" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element freq_counter_reg was removed.  [c:/Projects/2017/S7_system/S7_system.srcs/sources_1/bd/design_2/ipshared/e3d7/src/RGB_controller.vhd:80]
WARNING: [Synth 8-6014] Unused sequential element pwm_counter_reg was removed.  [c:/Projects/2017/S7_system/S7_system.srcs/sources_1/bd/design_2/ipshared/e3d7/src/RGB_controller.vhd:81]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 719.922 ; gain = 464.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   7 Input     32 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Arty_RGB_AXI_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 7     
	                8 Bit    Registers := 6     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   7 Input     32 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 5     
Module RGB_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "U0/RGB_controller_inst/pwm_counter" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element U0/RGB_controller_inst/freq_counter_reg was removed.  [c:/Projects/2017/S7_system/S7_system.srcs/sources_1/bd/design_2/ipshared/e3d7/src/RGB_controller.vhd:80]
WARNING: [Synth 8-6014] Unused sequential element U0/RGB_controller_inst/pwm_counter_reg was removed.  [c:/Projects/2017/S7_system/S7_system.srcs/sources_1/bd/design_2/ipshared/e3d7/src/RGB_controller.vhd:81]
WARNING: [Synth 8-3331] design design_2_Arty_RGB_AXI_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_2_Arty_RGB_AXI_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_2_Arty_RGB_AXI_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_2_Arty_RGB_AXI_0_0 has unconnected port s00_axi_araddr[4]
WARNING: [Synth 8-3331] design design_2_Arty_RGB_AXI_0_0 has unconnected port s00_axi_araddr[3]
WARNING: [Synth 8-3331] design design_2_Arty_RGB_AXI_0_0 has unconnected port s00_axi_araddr[2]
WARNING: [Synth 8-3331] design design_2_Arty_RGB_AXI_0_0 has unconnected port s00_axi_araddr[1]
WARNING: [Synth 8-3331] design design_2_Arty_RGB_AXI_0_0 has unconnected port s00_axi_araddr[0]
WARNING: [Synth 8-3331] design design_2_Arty_RGB_AXI_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_2_Arty_RGB_AXI_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_2_Arty_RGB_AXI_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/aw_en_reg) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg0_reg[31]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg0_reg[30]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg0_reg[29]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg0_reg[28]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg0_reg[27]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg0_reg[26]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg0_reg[25]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg0_reg[24]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg0_reg[23]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg0_reg[22]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg0_reg[21]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg0_reg[20]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg0_reg[19]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg0_reg[18]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg0_reg[17]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg0_reg[16]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg0_reg[15]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg0_reg[14]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg0_reg[13]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg0_reg[12]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg0_reg[11]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg0_reg[10]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg0_reg[9]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg0_reg[8]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg1_reg[31]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg1_reg[30]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg1_reg[29]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg1_reg[28]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg1_reg[27]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg1_reg[26]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg1_reg[25]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg1_reg[24]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg1_reg[23]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg1_reg[22]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg1_reg[21]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg1_reg[20]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg1_reg[19]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg1_reg[18]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg1_reg[17]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg1_reg[16]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg1_reg[15]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg1_reg[14]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg1_reg[13]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg1_reg[12]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg1_reg[11]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg1_reg[10]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg1_reg[9]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg1_reg[8]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg2_reg[31]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg2_reg[30]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg2_reg[29]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg2_reg[28]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg2_reg[27]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg2_reg[26]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg2_reg[25]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg2_reg[24]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg2_reg[23]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg2_reg[22]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg2_reg[21]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg2_reg[20]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg2_reg[19]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg2_reg[18]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg2_reg[17]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg2_reg[16]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg2_reg[15]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg2_reg[14]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg2_reg[13]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg2_reg[12]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg2_reg[11]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg2_reg[10]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg2_reg[9]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg2_reg[8]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg3_reg[31]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg3_reg[30]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg3_reg[29]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg3_reg[28]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg3_reg[27]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg3_reg[26]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg3_reg[25]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg3_reg[24]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg3_reg[23]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg3_reg[22]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg3_reg[21]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg3_reg[20]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg3_reg[19]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg3_reg[18]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg3_reg[17]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg3_reg[16]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg3_reg[15]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg3_reg[14]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg3_reg[13]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg3_reg[12]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg3_reg[11]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg3_reg[10]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg3_reg[9]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg3_reg[8]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg4_reg[31]) is unused and will be removed from module design_2_Arty_RGB_AXI_0_0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 719.922 ; gain = 464.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 721.969 ; gain = 466.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 722.117 ; gain = 466.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 744.055 ; gain = 488.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 744.055 ; gain = 488.895
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 744.055 ; gain = 488.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 744.055 ; gain = 488.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 744.055 ; gain = 488.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 744.055 ; gain = 488.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 744.055 ; gain = 488.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     6|
|2     |LUT1   |     4|
|3     |LUT2   |    23|
|4     |LUT3   |     4|
|5     |LUT4   |    54|
|6     |LUT5   |    13|
|7     |LUT6   |    19|
|8     |FDRE   |   128|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------------+--------------------------+------+
|      |Instance                           |Module                    |Cells |
+------+-----------------------------------+--------------------------+------+
|1     |top                                |                          |   251|
|2     |  U0                               |Arty_RGB_AXI_v1_0         |   251|
|3     |    Arty_RGB_AXI_v1_0_S00_AXI_inst |Arty_RGB_AXI_v1_0_S00_AXI |   168|
|4     |    RGB_controller_inst            |RGB_controller            |    83|
+------+-----------------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 744.055 ; gain = 488.895
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 744.055 ; gain = 179.691
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 744.055 ; gain = 488.895
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
131 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 744.055 ; gain = 488.895
INFO: [Common 17-1381] The checkpoint 'C:/Projects/2017/S7_system/S7_system.runs/design_2_Arty_RGB_AXI_0_0_synth_1/design_2_Arty_RGB_AXI_0_0.dcp' has been generated.
