;redcode
;assert 1
	SPL 0, <-54
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-20
	ADD 270, 60
	ADD 270, 70
	SUB 287, <-520
	MOV -7, <-20
	SUB #0, -0
	SPL 0, <-24
	SUB 287, <-520
	SPL 0, <-24
	JMP @72, #200
	ADD 270, 60
	SUB @127, 106
	SUB @0, @2
	ADD 270, 60
	SPL 0, <712
	SUB @127, 106
	ADD 270, 60
	MOV -7, <-20
	JMZ <130, 9
	ADD <18, <-30
	JMZ <130, 9
	ADD 270, 70
	JMZ <130, 9
	SUB @121, 106
	MOV -1, <-20
	SUB @127, 106
	SPL 0, <712
	JMP -1, @-20
	ADD @-927, @900
	SUB @0, @2
	SUB @0, @2
	SUB <188, @72
	SUB <188, @72
	SUB <188, @72
	SUB @0, @2
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	MOV -1, <-20
	MOV -7, <-20
	SPL 0, <-54
	DJN -1, @-20
	MOV -7, <-20
	ADD 210, 30
	DJN -1, @-20
	DJN -1, @-20
	MOV -1, <-20
	ADD 210, 30
