
. Module name, SLE, CFG, ARI1, BUFFER, MACC, RAM1K18, RAM64X18, GLOBAL, IO
. Ux2FPGA, 681, 957, 162, 0, 0, 0, 0, 2, 48
.	. CoreUARTapb_C0, 111, 143, 19, 0, 0, 0, 0, 0, 0
.	.	. CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb_Z1_layer0, 111, 143, 19, 0, 0, 0, 0, 0, 0
.	.	.	. CoreUARTapb_C0_CoreUARTapb_C0_0_COREUART_0s_0s_0s_19s_0s_0s, 87, 116, 19, 0, 0, 0, 0, 0, 0
.	.	.	.	. CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen_0s_0s, 19, 10, 14, 0, 0, 0, 0, 0, 0
.	.	.	.	. CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s, 41, 73, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s, 18, 27, 5, 0, 0, 0, 0, 0, 0
.	. IO_INPUTS, 0, 0, 0, 0, 0, 0, 0, 0, 4
.	.	. IO_INPUTS_IO_INPUTS_0_IO, 0, 0, 0, 0, 0, 0, 0, 0, 4
.	. IO_OUTPUTS, 0, 0, 0, 0, 0, 0, 0, 0, 9
.	.	. IO_OUTPUTS_IO_OUTPUTS_0_IO, 0, 0, 0, 0, 0, 0, 0, 0, 9
.	. IO_TXBuf, 0, 0, 0, 0, 0, 0, 0, 0, 1
.	.	. IO_TXBuf_IO_TXBuf_0_IO, 0, 0, 0, 0, 0, 0, 0, 0, 1
.	. Ux2FPGA_sb, 0, 150, 0, 0, 0, 0, 0, 2, 0
.	.	. CoreAPB3_Z2_layer0, 0, 149, 0, 0, 0, 0, 0, 0, 0
.	.	.	. COREAPB3_MUXPTOB3, 0, 137, 0, 0, 0, 0, 0, 0, 0
.	.	. Ux2FPGA_sb_CCC_0_FCCC, 0, 0, 0, 0, 0, 0, 0, 1, 0
.	.	. Ux2FPGA_sb_MSS, 0, 1, 0, 0, 0, 0, 0, 1, 0
.	. work_spimasterports_spimaster_1000_3_1_CLOCK_DIVIDERBYTE_WIDTH_13, 75, 78, 19, 0, 0, 0, 0, 0, 0
.	. work_spimasterports_spimaster_1000_3_1_CLOCK_DIVIDERBYTE_WIDTH_13_0, 75, 88, 19, 0, 0, 0, 0, 0, 0
.	. work_spimasterports_spimaster_1000_3_1_CLOCK_DIVIDERBYTE_WIDTH_13_1, 75, 96, 19, 0, 0, 0, 0, 0, 0
.	. work_spimasterports_spimaster_1000_3_1_CLOCK_DIVIDERBYTE_WIDTH_13_2, 75, 76, 19, 0, 0, 0, 0, 0, 0
.	. work_spimasterports_spimaster_1000_3_1_CLOCK_DIVIDERBYTE_WIDTH_13_3, 75, 76, 19, 0, 0, 0, 0, 0, 0
.	. work_spimasterports_spimaster_1000_3_1_CLOCK_DIVIDERBYTE_WIDTH_13_4, 75, 77, 19, 0, 0, 0, 0, 0, 0
.	. work_spimasterports_spimaster_1000_3_1_CLOCK_DIVIDERBYTE_WIDTH_13_5, 75, 96, 19, 0, 0, 0, 0, 0, 0
.	. work_spimasterports_spimaster_1000_3_1_CLOCK_DIVIDERBYTE_WIDTH_7, 45, 77, 10, 0, 0, 0, 0, 0, 0