// Generated by CIRCT firtool-1.135.0

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module DelayN(
  input  clock,
  input  io_in_ubtbEnable,
  input  io_in_abtbEnable,
  input  io_in_mbtbEnable,
  input  io_in_tageEnable,
  input  io_in_scEnable,
  input  io_in_ittageEnable,
  output io_out_ubtbEnable,
  output io_out_abtbEnable,
  output io_out_mbtbEnable,
  output io_out_tageEnable,
  output io_out_scEnable,
  output io_out_ittageEnable
);

  reg REG_ubtbEnable;
  reg REG_abtbEnable;
  reg REG_mbtbEnable;
  reg REG_tageEnable;
  reg REG_scEnable;
  reg REG_ittageEnable;
  reg REG_1_ubtbEnable;
  reg REG_1_abtbEnable;
  reg REG_1_mbtbEnable;
  reg REG_1_tageEnable;
  reg REG_1_scEnable;
  reg REG_1_ittageEnable;
  always @(posedge clock) begin
    REG_ubtbEnable <= io_in_ubtbEnable;
    REG_abtbEnable <= io_in_abtbEnable;
    REG_mbtbEnable <= io_in_mbtbEnable;
    REG_tageEnable <= io_in_tageEnable;
    REG_scEnable <= io_in_scEnable;
    REG_ittageEnable <= io_in_ittageEnable;
    REG_1_ubtbEnable <= REG_ubtbEnable;
    REG_1_abtbEnable <= REG_abtbEnable;
    REG_1_mbtbEnable <= REG_mbtbEnable;
    REG_1_tageEnable <= REG_tageEnable;
    REG_1_scEnable <= REG_scEnable;
    REG_1_ittageEnable <= REG_ittageEnable;
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;
        REG_ubtbEnable = _RANDOM[/*Zero width*/ 1'b0][0];
        REG_abtbEnable = _RANDOM[/*Zero width*/ 1'b0][1];
        REG_mbtbEnable = _RANDOM[/*Zero width*/ 1'b0][2];
        REG_tageEnable = _RANDOM[/*Zero width*/ 1'b0][3];
        REG_scEnable = _RANDOM[/*Zero width*/ 1'b0][4];
        REG_ittageEnable = _RANDOM[/*Zero width*/ 1'b0][5];
        REG_1_ubtbEnable = _RANDOM[/*Zero width*/ 1'b0][7];
        REG_1_abtbEnable = _RANDOM[/*Zero width*/ 1'b0][8];
        REG_1_mbtbEnable = _RANDOM[/*Zero width*/ 1'b0][9];
        REG_1_tageEnable = _RANDOM[/*Zero width*/ 1'b0][10];
        REG_1_scEnable = _RANDOM[/*Zero width*/ 1'b0][11];
        REG_1_ittageEnable = _RANDOM[/*Zero width*/ 1'b0][12];
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_out_ubtbEnable = REG_1_ubtbEnable;
  assign io_out_abtbEnable = REG_1_abtbEnable;
  assign io_out_mbtbEnable = REG_1_mbtbEnable;
  assign io_out_tageEnable = REG_1_tageEnable;
  assign io_out_scEnable = REG_1_scEnable;
  assign io_out_ittageEnable = REG_1_ittageEnable;
endmodule

