/*
This code snippet shows an example of a 4-to-1 multiplexer in Verilog.
It takes in four input signals (A, B, C, D) and a 2-bit select signal (S).
The output is a single signal (Y) that is selected based on the select signal.
*/

module multiplexer (
  input [1:0] S,
  input A,
  input B,
  input C,
  input D,
  output reg Y
);

always @ (S, A, B, C, D)
begin
  case (S) // using a case statement to select output
    2'b00: Y = A; // if S = 00, output A
    2'b01: Y = B; // if S = 01, output B
    2'b10: Y = C; // if S = 10, output C
    2'b11: Y = D; // if S = 11, output D
  endcase
end

endmodule