{
    "example": "Improve performance using loop perfect or semi-perfect",
    "overview": [
        "This nearest neighbor example is to demonstrate how to achieve better performance using perfect loop."
    ],
    "Key Concepts": [ "Loop perfect"],
    "Keywords": ["#pragma HLS PIPELINE", "#pragma HLS ARRAY_PARTITION"],
    "board": ["xilinx:adm-pcie-7v3:1ddr", "xilinx:adm-pcie-ku3:2ddr-xpr"],
    "em_cmd": "./host",
    "hw_cmd": "../../../utility/nimbix/nimbix-run.py -- ./host",
    "contributors" : [
        {
            "group": "Xilinx",
            "url" : "http://www.xilinx.com"
        }
    ],
    "revision" : [
        {
            "date" : "DEC2016",
            "version": "1.0",
            "description": "Initial Xilinx Release"
        }
    ],
    "match_makefile" : "false",
    "sdx_gui": "false"
}
