<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_T2_T_U_949a2630</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_T2_T_U_949a2630'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_T2_T_U_949a2630')">rsnoc_z_H_R_G_T2_T_U_949a2630</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.47</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod636.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod636.html#Toggle" >  0.41</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod636.html#Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod636.html#inst_tag_212296"  onclick="showContent('inst_tag_212296')">config_ss_tb.DUT.flexnoc.sram_axi_s0_T_main.TransportToGeneric.It</a></td>
<td class="s3 cl rt"> 33.47</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod636.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod636.html#Toggle" >  0.41</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod636.html#Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_T2_T_U_949a2630'>
<hr>
<a name="inst_tag_212296"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_212296" >config_ss_tb.DUT.flexnoc.sram_axi_s0_T_main.TransportToGeneric.It</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.47</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod636.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod636.html#Toggle" >  0.41</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod636.html#Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.59</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.76</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 28.57</td>
<td class="s6 cl rt"> 62.25</td>
<td class="s0 cl rt">  3.33</td>
<td class="s0 cl rt">  0.10</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 48.61</td>
<td class="wht cl rt"></td>
<td><a href="mod68.html#inst_tag_6801" >TransportToGeneric</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod625.html#inst_tag_198926" id="tag_urg_inst_198926">Icp</a></td>
<td class="s0 cl rt">  2.24</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.24</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1130.html#inst_tag_350609" id="tag_urg_inst_350609">Ipp</a></td>
<td class="s0 cl rt">  3.80</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.80</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod371.html#inst_tag_136886" id="tag_urg_inst_136886">upc</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_T2_T_U_949a2630'>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod636.html" >rsnoc_z_H_R_G_T2_T_U_949a2630</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       127286
 EXPRESSION (PreOne ? MyData : Req_Data)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod636.html" >rsnoc_z_H_R_G_T2_T_U_949a2630</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">85</td>
<td class="rt">2</td>
<td class="rt">2.35  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">1720</td>
<td class="rt">7</td>
<td class="rt">0.41  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">860</td>
<td class="rt">4</td>
<td class="rt">0.47  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">860</td>
<td class="rt">3</td>
<td class="rt">0.35  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">29</td>
<td class="rt">2</td>
<td class="rt">6.90  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">528</td>
<td class="rt">7</td>
<td class="rt">1.33  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">264</td>
<td class="rt">4</td>
<td class="rt">1.52  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">264</td>
<td class="rt">3</td>
<td class="rt">1.14  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">56</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1192</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">596</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">596</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Cmd_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cmd_KeyId[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cmd_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cmd_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cmd_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cmd_RawAddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cmd_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cmd_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cmd_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>HitId[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Pld_Data[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Pld_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_408b[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_42be_1[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_42be_10[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_42be_11[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_42be_13[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_42be_15[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_42be_6[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_42be_7[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_42be_8</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_42be_9[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6201[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6846_0[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6846_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b984_0[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b984_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ca1c_1[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ca1c_10[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ca1c_11[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ca1c_13[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ca1c_15[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ca1c_6[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ca1c_7[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ca1c_8</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ca1c_9[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_caf0[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d9ff[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CmdIn_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CmdIn_KeyId[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CmdIn_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CmdIn_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CmdIn_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CmdIn_RawAddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CmdIn_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CmdIn_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CmdIn_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MyData[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PldIn_Data[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PldIn_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PldVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreAbort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreInfo[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreOne</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Pipe_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Pipe_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req_BaseAddr[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req_Data[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req_KeyId[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req_RawAddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod636.html" >rsnoc_z_H_R_G_T2_T_U_949a2630</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">127286</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
127286     ,	Cxt_Id
            	      
127287     ,	Cxt_IdR
            	       
127288     ,	Cxt_OrdPtr
            	          
127289     ,	Cxt_StrmLen1wOrAddrw
            	                    
127290     ,	Cxt_StrmRatio
            	             
127291     ,	Cxt_StrmType
            	            
127292     ,	Cxt_Update_BufId
            	                
127293     ,	Cxt_Update_PktCnt1
            	                  
127294     ,	Cxt_Used
            	        
127295     ,	Cxt_Write
            	         
127296     ,	CxtEmpty
            	        
127297     ,	CxtOpen
            	       
127298     ,	DbgStall
            	        
127299     ,	GenRx_Req_Addr
            	              
127300     ,	GenRx_Req_Be
            	            
127301     ,	GenRx_Req_BurstType
            	                   
127302     ,	GenRx_Req_Data
            	              
127303     ,	GenRx_Req_Last
            	              
127304     ,	GenRx_Req_Len1
            	              
127305     ,	GenRx_Req_Lock
            	              
127306     ,	GenRx_Req_Opc
            	             
127307     ,	GenRx_Req_Rdy
            	             
127308     ,	GenRx_Req_SeqId
            	               
127309     ,	GenRx_Req_SeqUnOrdered
            	                      
127310     ,	GenRx_Req_SeqUnique
            	                   
127311     ,	GenRx_Req_User
            	              
127312     ,	GenRx_Req_Vld
            	             
127313     ,	GenTx_Req_Addr
            	              
127314     ,	GenTx_Req_Be
            	            
127315     ,	GenTx_Req_BurstType
            	                   
127316     ,	GenTx_Req_Data
            	              
127317     ,	GenTx_Req_Last
            	              
127318     ,	GenTx_Req_Len1
            	              
127319     ,	GenTx_Req_Lock
            	              
127320     ,	GenTx_Req_Opc
            	             
127321     ,	GenTx_Req_Rdy
            	             
127322     ,	GenTx_Req_SeqId
            	               
127323     ,	GenTx_Req_SeqUnOrdered
            	                      
127324     ,	GenTx_Req_SeqUnique
            	                   
127325     ,	GenTx_Req_User
            	              
127326     ,	GenTx_Req_Vld
            	             
127327     ,	IdInfo_AddrMask
            	               
127328     ,	IdInfo_Id
            	         
127329     ,	NextIsWrite
            	           
127330     ,	Rsp_CxtId
            	         
127331     ,	Rsp_ErrCode
            	           
127332     ,	Rsp_GenLast
            	           
127333     ,	Rsp_GenNext
            	           
127334     ,	Rsp_HeadVld
            	           
127335     ,	Rsp_IsErr
            	         
127336     ,	Rsp_IsWr
            	        
127337     ,	Rsp_LastFrag
            	            
127338     ,	Rsp_Opc
            	       
127339     ,	Rsp_OrdPtr
            	          
127340     ,	Rsp_PktLast
            	           
127341     ,	Rsp_PktNext
            	           
127342     ,	RspDlyCxtId
            	           
127343     ,	RspDlyLastNext
            	              
127344     ,	Shortage
            	        
127345     ,	Stall_Ordering_Id
            	                 
127346     ,	Stall_Ordering_On
            	                 
127347     ,	Sys_Clk
            	       
127348     ,	Sys_Clk_ClkS
            	            
127349     ,	Sys_Clk_En
            	          
127350     ,	Sys_Clk_EnS
            	           
127351     ,	Sys_Clk_RetRstN
            	               
127352     ,	Sys_Clk_RstN
            	            
127353     ,	Sys_Clk_Tm
            	          
127354     ,	Sys_Pwr_Idle
            	            
127355     ,	Sys_Pwr_WakeUp
            	              
127356     );
             
127357     	input         CmdRx_CurIsWrite       ;
           	                                      
127358     	input  [2:0]  CmdRx_MatchId          ;
           	                                      
127359     	input  [1:0]  CmdRx_StrmLen1MSB      ;
           	                                      
127360     	input  [1:0]  CmdRx_StrmRatio        ;
           	                                      
127361     	input         CmdRx_StrmType         ;
           	                                      
127362     	input         CmdRx_StrmValid        ;
           	                                      
127363     	input         CmdRx_Vld              ;
           	                                      
127364     	output [8:0]  CmdTx_ApertureId       ;
           	                                      
127365     	output [2:0]  CmdTx_CxtId            ;
           	                                      
127366     	output [2:0]  CmdTx_MatchId          ;
           	                                      
127367     	output [1:0]  CmdTx_StrmLen1MSB      ;
           	                                      
127368     	output        CmdTx_StrmValid        ;
           	                                      
127369     	output        CmdTx_Vld              ;
           	                                      
127370     	output [2:0]  Cxt_Id                 ;
           	                                      
127371     	output [2:0]  Cxt_IdR                ;
           	                                      
127372     	output [3:0]  Cxt_OrdPtr             ;
           	                                      
127373     	output [1:0]  Cxt_StrmLen1wOrAddrw   ;
           	                                      
127374     	output [1:0]  Cxt_StrmRatio          ;
           	                                      
127375     	output        Cxt_StrmType           ;
           	                                      
127376     	output        Cxt_Update_BufId       ;
           	                                      
127377     	output        Cxt_Update_PktCnt1     ;
           	                                      
127378     	output [7:0]  Cxt_Used               ;
           	                                      
127379     	output        Cxt_Write              ;
           	                                      
127380     	input         CxtEmpty               ;
           	                                      
127381     	output        CxtOpen                ;
           	                                      
127382     	output [2:0]  DbgStall               ;
           	                                      
127383     	input  [31:0] GenRx_Req_Addr         ;
           	                                      
127384     	input  [3:0]  GenRx_Req_Be           ;
           	                                      
127385     	input         GenRx_Req_BurstType    ;
           	                                      
127386     	input  [31:0] GenRx_Req_Data         ;
           	                                      
127387     	input         GenRx_Req_Last         ;
           	                                      
127388     	input  [5:0]  GenRx_Req_Len1         ;
           	                                      
127389     	input         GenRx_Req_Lock         ;
           	                                      
127390     	input  [2:0]  GenRx_Req_Opc          ;
           	                                      
127391     	output        GenRx_Req_Rdy          ;
           	                                      
127392     	input  [3:0]  GenRx_Req_SeqId        ;
           	                                      
127393     	input         GenRx_Req_SeqUnOrdered ;
           	                                      
127394     	input         GenRx_Req_SeqUnique    ;
           	                                      
127395     	input  [7:0]  GenRx_Req_User         ;
           	                                      
127396     	input         GenRx_Req_Vld          ;
           	                                      
127397     	output [31:0] GenTx_Req_Addr         ;
           	                                      
127398     	output [3:0]  GenTx_Req_Be           ;
           	                                      
127399     	output        GenTx_Req_BurstType    ;
           	                                      
127400     	output [31:0] GenTx_Req_Data         ;
           	                                      
127401     	output        GenTx_Req_Last         ;
           	                                      
127402     	output [5:0]  GenTx_Req_Len1         ;
           	                                      
127403     	output        GenTx_Req_Lock         ;
           	                                      
127404     	output [2:0]  GenTx_Req_Opc          ;
           	                                      
127405     	input         GenTx_Req_Rdy          ;
           	                                      
127406     	output [3:0]  GenTx_Req_SeqId        ;
           	                                      
127407     	output        GenTx_Req_SeqUnOrdered ;
           	                                      
127408     	output        GenTx_Req_SeqUnique    ;
           	                                      
127409     	output [7:0]  GenTx_Req_User         ;
           	                                      
127410     	output        GenTx_Req_Vld          ;
           	                                      
127411     	input  [31:0] IdInfo_AddrMask        ;
           	                                      
127412     	output [2:0]  IdInfo_Id              ;
           	                                      
127413     	input         NextIsWrite            ;
           	                                      
127414     	input  [2:0]  Rsp_CxtId              ;
           	                                      
127415     	input  [2:0]  Rsp_ErrCode            ;
           	                                      
127416     	input         Rsp_GenLast            ;
           	                                      
127417     	input         Rsp_GenNext            ;
           	                                      
127418     	input         Rsp_HeadVld            ;
           	                                      
127419     	input         Rsp_IsErr              ;
           	                                      
127420     	input         Rsp_IsWr               ;
           	                                      
127421     	input         Rsp_LastFrag           ;
           	                                      
127422     	input  [3:0]  Rsp_Opc                ;
           	                                      
127423     	input  [3:0]  Rsp_OrdPtr             ;
           	                                      
127424     	input         Rsp_PktLast            ;
           	                                      
127425     	input         Rsp_PktNext            ;
           	                                      
127426     	input  [2:0]  RspDlyCxtId            ;
           	                                      
127427     	input         RspDlyLastNext         ;
           	                                      
127428     	output        Shortage               ;
           	                                      
127429     	output [3:0]  Stall_Ordering_Id      ;
           	                                      
127430     	output        Stall_Ordering_On      ;
           	                                      
127431     	input         Sys_Clk                ;
           	                                      
127432     	input         Sys_Clk_ClkS           ;
           	                                      
127433     	input         Sys_Clk_En             ;
           	                                      
127434     	input         Sys_Clk_EnS            ;
           	                                      
127435     	input         Sys_Clk_RetRstN        ;
           	                                      
127436     	input         Sys_Clk_RstN           ;
           	                                      
127437     	input         Sys_Clk_Tm             ;
           	                                      
127438     	output        Sys_Pwr_Idle           ;
           	                                      
127439     	output        Sys_Pwr_WakeUp         ;
           	                                      
127440     	wire        u_110                             ;
           	                                               
127441     	reg  [3:0]  u_1263                            ;
           	                                               
127442     	reg  [4:0]  u_12ab                            ;
           	                                               
127443     	wire [4:0]  u_13                              ;
           	                                               
127444     	reg         u_14a                             ;
           	                                               
127445     	wire        u_1ed6                            ;
           	                                               
127446     	reg  [3:0]  u_2275                            ;
           	                                               
127447     	wire [31:0] u_2393                            ;
           	                                               
127448     	reg  [3:0]  u_251f                            ;
           	                                               
127449     	wire        u_25bf                            ;
           	                                               
127450     	wire        u_28a9                            ;
           	                                               
127451     	wire        u_294f                            ;
           	                                               
127452     	wire [2:0]  u_2fd                             ;
           	                                               
127453     	reg  [3:0]  u_3507                            ;
           	                                               
127454     	reg         u_41b0                            ;
           	                                               
127455     	wire        u_4e29                            ;
           	                                               
127456     	wire        u_52b6                            ;
           	                                               
127457     	wire        u_56ac                            ;
           	                                               
127458     	reg  [3:0]  u_5718                            ;
           	                                               
127459     	wire [2:0]  u_5c97                            ;
           	                                               
127460     	wire        u_5e97                            ;
           	                                               
127461     	reg         u_5ed                             ;
           	                                               
127462     	wire        u_6405                            ;
           	                                               
127463     	wire        u_6c64                            ;
           	                                               
127464     	reg  [3:0]  u_6cd9                            ;
           	                                               
127465     	reg  [3:0]  u_7162                            ;
           	                                               
127466     	reg  [4:0]  u_7586                            ;
           	                                               
127467     	wire        u_79c7                            ;
           	                                               
127468     	wire        u_7d22                            ;
           	                                               
127469     	wire        u_7d49                            ;
           	                                               
127470     	wire        u_8264                            ;
           	                                               
127471     	wire [31:0] u_828c                            ;
           	                                               
127472     	reg  [4:0]  u_83d6                            ;
           	                                               
127473     	reg  [4:0]  u_8c59                            ;
           	                                               
127474     	wire        u_90eb                            ;
           	                                               
127475     	reg  [1:0]  u_9508                            ;
           	                                               
127476     	reg  [4:0]  u_96cc                            ;
           	                                               
127477     	wire        u_a05e                            ;
           	                                               
127478     	wire        u_aa84                            ;
           	                                               
127479     	wire [7:0]  u_ab1f                            ;
           	                                               
127480     	wire        u_afb9                            ;
           	                                               
127481     	reg  [4:0]  u_b04c                            ;
           	                                               
127482     	reg  [3:0]  u_b09e                            ;
           	                                               
127483     	wire [3:0]  u_b175                            ;
           	                                               
127484     	reg  [4:0]  u_b1cc                            ;
           	                                               
127485     	wire        u_b302                            ;
           	                                               
127486     	wire        u_b310                            ;
           	                                               
127487     	wire        u_bcd8                            ;
           	                                               
127488     	wire [4:0]  u_c4ee                            ;
           	                                               
127489     	reg  [3:0]  u_c6b5                            ;
           	                                               
127490     	wire        u_da1f                            ;
           	                                               
127491     	wire        u_dd5                             ;
           	                                               
127492     	wire        u_e212                            ;
           	                                               
127493     	wire        u_e27c                            ;
           	                                               
127494     	wire [7:0]  u_e36                             ;
           	                                               
127495     	wire [7:0]  u_e390                            ;
           	                                               
127496     	wire        u_e82a                            ;
           	                                               
127497     	wire        u_f42d                            ;
           	                                               
127498     	wire        u_f650                            ;
           	                                               
127499     	reg  [4:0]  u_fdab                            ;
           	                                               
127500     	wire [7:0]  u_ff3e                            ;
           	                                               
127501     	wire [6:0]  upreStrm_AddrLsb                  ;
           	                                               
127502     	wire [7:0]  upreStrm_Len1W                    ;
           	                                               
127503     	wire [6:0]  Addr                              ;
           	                                               
127504     	reg  [8:0]  Aper_PathId                       ;
           	                                               
127505     	wire        CurPrivateNextIsWrite             ;
           	                                               
127506     	wire [7:0]  CxtId                             ;
           	                                               
127507     	wire [7:0]  CxtUsed                           ;
           	                                               
127508     	wire        GenRxReqIsSeqUniqueOrSeqUnOrdered ;
           	                                               
127509     	wire        Go_CxtAlloc                       ;
           	                                               
127510     	wire        Go_Ord                            ;
           	                                               
127511     	wire        GoPkt                             ;
           	                                               
127512     	wire [7:0]  Len1W                             ;
           	                                               
127513     	wire [2:0]  New_OrdId                         ;
           	                                               
127514     	wire [7:0]  New_OrdIdDec                      ;
           	                                               
127515     	wire [3:0]  NextPndCnt_0                      ;
           	                                               
127516     	wire [3:0]  NextPndCnt_1                      ;
           	                                               
127517     	wire [3:0]  NextPndCnt_2                      ;
           	                                               
127518     	wire [3:0]  NextPndCnt_3                      ;
           	                                               
127519     	wire [3:0]  NextPndCnt_4                      ;
           	                                               
127520     	wire [3:0]  NextPndCnt_5                      ;
           	                                               
127521     	wire [3:0]  NextPndCnt_6                      ;
           	                                               
127522     	wire [3:0]  NextPndCnt_7                      ;
           	                                               
127523     	wire        NextTx                            ;
           	                                               
127524     	wire [7:0]  Ord_Free                          ;
           	                                               
127525     	wire [7:0]  Ord_FreeCxt                       ;
           	                                               
127526     	wire [4:0]  Ord_Key                           ;
           	                                               
127527     	wire        Ord_KeyMatch                      ;
           	                                               
127528     	wire [7:0]  Ord_KeyMatchId                    ;
           	                                               
127529     	wire [7:0]  Ord_Used                          ;
           	                                               
127530     	wire [3:0]  Ord_Val                           ;
           	                                               
127531     	wire [7:0]  Ord_ValMatchId                    ;
           	                                               
127532     	wire [4:0]  OrdCam_0_Key                      ;
           	                                               
127533     	reg  [3:0]  OrdCam_0_PndCnt                   ;
           	                                               
127534     	wire [3:0]  OrdCam_0_Val                      ;
           	                                               
127535     	wire [4:0]  OrdCam_1_Key                      ;
           	                                               
127536     	reg  [3:0]  OrdCam_1_PndCnt                   ;
           	                                               
127537     	wire [3:0]  OrdCam_1_Val                      ;
           	                                               
127538     	wire [4:0]  OrdCam_2_Key                      ;
           	                                               
127539     	reg  [3:0]  OrdCam_2_PndCnt                   ;
           	                                               
127540     	wire [3:0]  OrdCam_2_Val                      ;
           	                                               
127541     	wire [4:0]  OrdCam_3_Key                      ;
           	                                               
127542     	reg  [3:0]  OrdCam_3_PndCnt                   ;
           	                                               
127543     	wire [3:0]  OrdCam_3_Val                      ;
           	                                               
127544     	wire [4:0]  OrdCam_4_Key                      ;
           	                                               
127545     	reg  [3:0]  OrdCam_4_PndCnt                   ;
           	                                               
127546     	wire [3:0]  OrdCam_4_Val                      ;
           	                                               
127547     	wire [4:0]  OrdCam_5_Key                      ;
           	                                               
127548     	reg  [3:0]  OrdCam_5_PndCnt                   ;
           	                                               
127549     	wire [3:0]  OrdCam_5_Val                      ;
           	                                               
127550     	wire [4:0]  OrdCam_6_Key                      ;
           	                                               
127551     	reg  [3:0]  OrdCam_6_PndCnt                   ;
           	                                               
127552     	wire [3:0]  OrdCam_6_Val                      ;
           	                                               
127553     	wire [4:0]  OrdCam_7_Key                      ;
           	                                               
127554     	reg  [3:0]  OrdCam_7_PndCnt                   ;
           	                                               
127555     	wire [3:0]  OrdCam_7_Val                      ;
           	                                               
127556     	wire [7:0]  OrdKeyEn                          ;
           	                                               
127557     	wire        OrdKeyMatchId_0                   ;
           	                                               
127558     	wire        OrdKeyMatchId_1                   ;
           	                                               
127559     	wire        OrdKeyMatchId_2                   ;
           	                                               
127560     	wire        OrdKeyMatchId_3                   ;
           	                                               
127561     	wire        OrdKeyMatchId_4                   ;
           	                                               
127562     	wire        OrdKeyMatchId_5                   ;
           	                                               
127563     	wire        OrdKeyMatchId_6                   ;
           	                                               
127564     	wire        OrdKeyMatchId_7                   ;
           	                                               
127565     	wire [4:0]  OrdKeyMatchIdMask                 ;
           	                                               
127566     	wire [7:0]  OrdValEn                          ;
           	                                               
127567     	wire        OrdValMatchId_0                   ;
           	                                               
127568     	wire        OrdValMatchId_1                   ;
           	                                               
127569     	wire        OrdValMatchId_2                   ;
           	                                               
127570     	wire        OrdValMatchId_3                   ;
           	                                               
127571     	wire        OrdValMatchId_4                   ;
           	                                               
127572     	wire        OrdValMatchId_5                   ;
           	                                               
127573     	wire        OrdValMatchId_6                   ;
           	                                               
127574     	wire        OrdValMatchId_7                   ;
           	                                               
127575     	wire [3:0]  PathZ                             ;
           	                                               
127576     	wire        PrvBusy                           ;
           	                                               
127577     	wire        Pwr_CxtAlloc_Idle                 ;
           	                                               
127578     	wire        Pwr_CxtAlloc_WakeUp               ;
           	                                               
127579     	wire        Rdy_CxtAlloc                      ;
           	                                               
127580     	wire        Rdy_Ord                           ;
           	                                               
127581     	reg  [3:0]  Ret_OrdId                         ;
           	                                               
127582     	wire        RxAbort                           ;
           	                                               
127583     	wire        RxPre                             ;
           	                                               
127584     	wire        Vld_CxtAlloc                      ;
           	                                               
127585     	wire        Vld_Ord                           ;
           	                                               
127586     	reg  [2:0]  Cxt_IdR                           ;
           	                                               
127587     	reg  [1:0]  Cxt_StrmLen1wOrAddrw              ;
           	                                               
127588     	reg  [2:0]  DbgStall                          ;
           	                                               
127589     	reg         dontStop                          ;
           	                                               
127590     	wire [3:0]  uAper_PathId_caseSel              ;
           	                                               
127591     	assign CmdTx_ApertureId = { Aper_PathId };
           	                                          
127592     	rsnoc_z_T_C_S_C_L_R_D_z_F3t5 ud14( .I( CmdRx_MatchId ) , .O( u_13 ) );
           	                                                                      
127593     	assign uAper_PathId_caseSel = { u_13 [4] , u_13 [3] , u_13 [2] , u_13 [1] } ;
           	                                                                             
127594     	always @( uAper_PathId_caseSel ) begin
           	                                      
127595     		case ( uAper_PathId_caseSel )
           		                             
127596     			4'b0001 : Aper_PathId = 9'b011011001 ;
           			                                      
127597     			4'b0010 : Aper_PathId = 9'b011011010 ;
           			                                      
127598     			4'b0100 : Aper_PathId = 9'b011011011 ;
           			                                      
127599     			4'b1000 : Aper_PathId = 9'b011010100 ;
           			                                      
127600     			4'b0    : Aper_PathId = 9'b011011000 ;
           			                                      
127601     			default : Aper_PathId = 9'b0 ;
           			                              
127602     		endcase
           		       
127603     	end
           	   
127604     	assign RxPre = GenRx_Req_Opc == 3'b110;
           	                                       
127605     	assign Go_CxtAlloc = Rdy_CxtAlloc;
           	                                  
127606     	assign GenRxReqIsSeqUniqueOrSeqUnOrdered = GenRx_Req_SeqUnique | GenRx_Req_SeqUnOrdered;
           	                                                                                        
127607     	assign Ord_Val = { PathZ };
           	                           
127608     	assign Cxt_OrdPtr =
           	                   
127609     			( Ord_KeyMatch ? { 1'b0 , u_2fd } : { 1'b0 , New_OrdId } ) | { 4 { GenRxReqIsSeqUniqueOrSeqUnOrdered }  };
           			               <font color = "red">-1-</font>  
           			               <font color = "red">==></font>  
           			               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_212296">
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_T2_T_U_949a2630">
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
