// SPDX-License-Identifier: GPL-2.0
/*
 * Analog Devices AD-FMCDAQ2-EBZ
 * Link: https://wiki.analog.com/resources/eval/user-guides/ad-fmcdaq2-ebz
 *
 * board_revision: <Rev.C or later>
 *
 * Copyright 2016-2022 Analog Devices Inc.
 */
#include <dt-bindings/iio/adc/adi,ad9208.h>

&fmc_spi {
	clk0_ad9523: ad9523-1@0 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "adi,ad9523-1";
		reg = <0>;

		spi-max-frequency = <10000000>;

		clock-output-names =
			"ad9523-1_out0", "ad9523-1_out1", "ad9523-1_out2",
			"ad9523-1_out3", "ad9523-1_out4", "ad9523-1_out5",
			"ad9523-1_out6", "ad9523-1_out7", "ad9523-1_out8",
			"ad9523-1_out9", "ad9523-1_out10", "ad9523-1_out11",
			"ad9523-1_out12", "ad9523-1_out13";
		#clock-cells = <1>;

		adi,vcxo-freq = <125000000>;
		adi,spi-3wire-enable;
		adi,pll1-bypass-enable;
		adi,osc-in-diff-enable;

		adi,pll2-charge-pump-current-nA = <413000>;

		/*
		 * Valid ranges based on VCO locking range:
		 *    980.00 MHz - 1033.33 MHz
		 *    735.00 MHz -  775.00 MHz
		 *    588.00 MHz -  620.00 MHz
		 */
		adi,pll2-m1-freq = <1000000000>;

		/* Manual PLL2 divider configuration */
//		adi,pll2-r2-div = <1>;
//		adi,pll2-vco-div-m1 = <3>;
//		adi,pll2-ndiv-a-cnt = <0>; /* a = N % 4 */
//		adi,pll2-ndiv-b-cnt = <6>; /* b = N / 4 */

		adi,rpole2 = <0>;
		adi,rzero = <7>;
		adi,cpole1 = <2>;

		ad9523_0_c1:channel@1 {
			reg = <1>;
			adi,extended-name = "DAC_CLK";
			adi,driver-mode = <3>;
			adi,divider-phase = <1>;
			adi,channel-divider = <1>;
		};

		ad9523_0_c4:channel@4 {
			reg = <4>;
			adi,extended-name = "ADC_CLK_FMC";
			adi,driver-mode = <3>;
			adi,divider-phase = <1>;
			adi,channel-divider = <2>;
		};

		ad9523_0_c5:channel@5 {
			reg = <5>;
			adi,extended-name = "ADC_SYSREF";
			adi,driver-mode = <3>;
			adi,divider-phase = <1>;
			adi,channel-divider = <128>;
		};

		ad9523_0_c6:channel@6 {
			reg = <6>;
			adi,extended-name = "CLKD_ADC_SYSREF";
			adi,driver-mode = <3>;
			adi,divider-phase = <1>;
			adi,channel-divider = <128>;
		};

		ad9523_0_c7:channel@7 {
			reg = <7>;
			adi,extended-name = "CLKD_DAC_SYSREF";
			adi,driver-mode = <3>;
			adi,divider-phase = <1>;
			adi,channel-divider = <128>;
		};

		ad9523_0_c8:channel@8 {
			reg = <8>;
			adi,extended-name = "DAC_SYSREF";
			adi,driver-mode = <3>;
			adi,divider-phase = <1>;
			adi,channel-divider = <128>;
		};

		ad9523_0_c9:channel@9 {
			reg = <9>;
			adi,extended-name = "FMC_DAC_REF_CLK";
			adi,driver-mode = <3>;
			adi,divider-phase = <1>;
			adi,channel-divider = <2>;
		};

		ad9523_0_c13:channel@13 {
			reg = <13>;
			adi,extended-name = "ADC_CLK";
			adi,driver-mode = <3>;
			adi,divider-phase = <1>;
			adi,channel-divider = <1>;
		};
	};

	dac0_ad9144: ad9144@1 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "adi,ad9144";
		reg = <1>;

		spi-max-frequency = <1000000>;

		clocks = <&clk0_ad9523 1>;
		clock-names = "dac_clk";

		/*
		 * | MODE | M | L | S | F | HD | N  | N' |
		 * |  00  | 4 | 8 | 1 | 1 | 1  | 16 | 16 |
		 * |  01  | 4 | 8 | 2 | 2 | 0  | 16 | 16 |
		 * |  02  | 4 | 4 | 1 | 2 | 0  | 16 | 16 |
		 * |  03  | 4 | 2 | 1 | 4 | 0  | 16 | 16 |
		 * |  04  | 2 | 4 | 1 | 1 | 1  | 16 | 16 |
		 * |  05  | 2 | 4 | 2 | 2 | 0  | 16 | 16 |
		 * |  06  | 2 | 2 | 1 | 2 | 0  | 16 | 16 |
		 * |  07  | 2 | 1 | 1 | 4 | 0  | 16 | 16 |
		 * |  08  | 1 | 4 | 2 | 1 | 1  | 16 | 16 |
		 * |  09  | 1 | 2 | 1 | 1 | 1  | 16 | 16 |
		 * |  10  | 1 | 1 | 1 | 2 | 0  | 16 | 16 |
		 * |  11  | 2 | 8 | 2 | 1 | 1  | 16 | 16 |
		 * |  12  | 2 | 4 | 1 | 1 | 1  | 16 | 16 |
		 * |  13  | 2 | 2 | 1 | 2 | 0  | 16 | 16 |
		 */

		adi,jesd-link-mode = <4>;
		adi,sysref-mode = <1>; /* JESD204_SYSREF_CONTINUOUS */
		adi,subclass = <1>;
		adi,interpolation = <1>;
		adi,frequency-center-shift = <0>;

		/* jesd204-fsm support */
		jesd204-device;
		#jesd204-cells = <2>;
		jesd204-top-device = <1>; /* This is the TOP device */
		jesd204-link-ids = <0>;
		jesd204-inputs = <&axi_ad9144_core 1 0>;
	};

	adc0_ad9680: ad9680@2 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "adi,ad9680";
		reg = <2>;

		spi-max-frequency = <1000000>;

		clocks = <&axi_ad9680_jesd>, <&clk0_ad9523 13>, <&clk0_ad9523 5>;
		clock-names = "jesd_adc_clk", "adc_clk", "adc_sysref";

		/* jesd204-fsm support */
		jesd204-device;
		#jesd204-cells = <2>;
		jesd204-top-device = <0>; /* This is the TOP device */
		jesd204-link-ids = <0>;
		jesd204-inputs = <&axi_ad9680_core 0 0>;

		adi,powerdown-mode = <AD9208_PDN_MODE_POWERDOWN>;

		adi,sampling-frequency = /bits/ 64 <1000000000>;
		adi,input-clock-divider-ratio = <1>;

		adi,sysref-lmfc-offset = <0>;
		adi,sysref-pos-window-skew = <0>;
		adi,sysref-neg-window-skew = <0>;
		adi,sysref-mode = <AD9208_SYSREF_CONT>;
		adi,sysref-nshot-ignore-count = <0>;

		/* JESD204 parameters */

		adi,converters-per-device = <2>;	/* JESD204 (M) */
		adi,lanes-per-device = <4>;		/* JESD204 (L) */
		adi,octets-per-frame = <1>;		/* JESD204 (F) */
		adi,frames-per-multiframe = <32>;	/* JESD204 (K) */
		adi,converter-resolution = <14>;	/* JESD204 (N) */
		adi,bits-per-sample = <16>;		/* JESD204 (N') */
		adi,control-bits-per-sample = <2>;	/* JESD204 (CS) */
		adi,subclass = <1>;			/* JESD204 (SUBCLASSV) */

		/* DDC setup */

		adi,ddc-channel-number = <AD9208_FULL_BANDWIDTH_MODE>;

		ad9208_ddc0: channel@0 {
			reg = <0>;
			adi,decimation = <2>;
			adi,nco-mode-select = <AD9208_NCO_MODE_VIF>;
			adi,nco-channel-carrier-frequency-hz = /bits/ 64 <70000000>;
			adi,nco-channel-phase-offset = /bits/ 64 <0>;
		};
	};
};
