{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 02 09:27:41 2017 " "Info: Processing started: Fri Jun 02 09:27:41 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MoveOrDieServer -c MoveOrDieServer --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MoveOrDieServer -c MoveOrDieServer --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk100M " "Info: Assuming node \"clk100M\" is an undefined clock" {  } { { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 7 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk100M" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "ClkDivider:u000\|l_clkout " "Info: Detected ripple clock \"ClkDivider:u000\|l_clkout\" as buffer" {  } { { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/utils/clkdivider.vhd" 26 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ClkDivider:u000\|l_clkout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VGA640480:visual\|l_CLK_50MHz " "Info: Detected ripple clock \"VGA640480:visual\|l_CLK_50MHz\" as buffer" {  } { { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 70 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA640480:visual\|l_CLK_50MHz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ClkDivider:u00\|l_clkout " "Info: Detected ripple clock \"ClkDivider:u00\|l_clkout\" as buffer" {  } { { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/utils/clkdivider.vhd" 26 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ClkDivider:u00\|l_clkout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VGA640480:visual\|CLK_25MHz " "Info: Detected ripple clock \"VGA640480:visual\|CLK_25MHz\" as buffer" {  } { { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 70 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA640480:visual\|CLK_25MHz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk100M register VGA640480:visual\|l_vgaX\[5\] memory VGA640480:visual\|MapGraphic:u0\|maprom:u0\|altsyncram:altsyncram_component\|altsyncram_4h71:auto_generated\|ram_block1a10~porta_address_reg0 75.43 MHz 13.258 ns Internal " "Info: Clock \"clk100M\" has Internal fmax of 75.43 MHz between source register \"VGA640480:visual\|l_vgaX\[5\]\" and destination memory \"VGA640480:visual\|MapGraphic:u0\|maprom:u0\|altsyncram:altsyncram_component\|altsyncram_4h71:auto_generated\|ram_block1a10~porta_address_reg0\" (period= 13.258 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.455 ns + Longest register memory " "Info: + Longest register to memory delay is 9.455 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA640480:visual\|l_vgaX\[5\] 1 REG LCFF_X61_Y29_N29 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y29_N29; Fanout = 20; REG Node = 'VGA640480:visual\|l_vgaX\[5\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA640480:visual|l_vgaX[5] } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.624 ns) + CELL(0.621 ns) 2.245 ns VGA640480:visual\|MapGraphic:u0\|Add2~5 2 COMB LCCOMB_X62_Y29_N22 2 " "Info: 2: + IC(1.624 ns) + CELL(0.621 ns) = 2.245 ns; Loc. = LCCOMB_X62_Y29_N22; Fanout = 2; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|Add2~5'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.245 ns" { VGA640480:visual|l_vgaX[5] VGA640480:visual|MapGraphic:u0|Add2~5 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.331 ns VGA640480:visual\|MapGraphic:u0\|Add2~7 3 COMB LCCOMB_X62_Y29_N24 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 2.331 ns; Loc. = LCCOMB_X62_Y29_N24; Fanout = 2; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|Add2~7'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { VGA640480:visual|MapGraphic:u0|Add2~5 VGA640480:visual|MapGraphic:u0|Add2~7 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.837 ns VGA640480:visual\|MapGraphic:u0\|Add2~8 4 COMB LCCOMB_X62_Y29_N26 2 " "Info: 4: + IC(0.000 ns) + CELL(0.506 ns) = 2.837 ns; Loc. = LCCOMB_X62_Y29_N26; Fanout = 2; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|Add2~8'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { VGA640480:visual|MapGraphic:u0|Add2~7 VGA640480:visual|MapGraphic:u0|Add2~8 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.705 ns) + CELL(0.621 ns) 4.163 ns VGA640480:visual\|MapGraphic:u0\|Add3~7 5 COMB LCCOMB_X62_Y29_N6 2 " "Info: 5: + IC(0.705 ns) + CELL(0.621 ns) = 4.163 ns; Loc. = LCCOMB_X62_Y29_N6; Fanout = 2; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|Add3~7'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { VGA640480:visual|MapGraphic:u0|Add2~8 VGA640480:visual|MapGraphic:u0|Add3~7 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.669 ns VGA640480:visual\|MapGraphic:u0\|Add3~8 6 COMB LCCOMB_X62_Y29_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 4.669 ns; Loc. = LCCOMB_X62_Y29_N8; Fanout = 2; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|Add3~8'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { VGA640480:visual|MapGraphic:u0|Add3~7 VGA640480:visual|MapGraphic:u0|Add3~8 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.621 ns) 5.992 ns VGA640480:visual\|MapGraphic:u0\|add0\[8\]~13 7 COMB LCCOMB_X63_Y29_N22 2 " "Info: 7: + IC(0.702 ns) + CELL(0.621 ns) = 5.992 ns; Loc. = LCCOMB_X63_Y29_N22; Fanout = 2; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|add0\[8\]~13'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.323 ns" { VGA640480:visual|MapGraphic:u0|Add3~8 VGA640480:visual|MapGraphic:u0|add0[8]~13 } "NODE_NAME" } } { "../src/map/mapgraphic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/map/mapgraphic.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.078 ns VGA640480:visual\|MapGraphic:u0\|add0\[9\]~15 8 COMB LCCOMB_X63_Y29_N24 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 6.078 ns; Loc. = LCCOMB_X63_Y29_N24; Fanout = 2; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|add0\[9\]~15'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { VGA640480:visual|MapGraphic:u0|add0[8]~13 VGA640480:visual|MapGraphic:u0|add0[9]~15 } "NODE_NAME" } } { "../src/map/mapgraphic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/map/mapgraphic.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.164 ns VGA640480:visual\|MapGraphic:u0\|add0\[10\]~17 9 COMB LCCOMB_X63_Y29_N26 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 6.164 ns; Loc. = LCCOMB_X63_Y29_N26; Fanout = 2; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|add0\[10\]~17'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { VGA640480:visual|MapGraphic:u0|add0[9]~15 VGA640480:visual|MapGraphic:u0|add0[10]~17 } "NODE_NAME" } } { "../src/map/mapgraphic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/map/mapgraphic.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.250 ns VGA640480:visual\|MapGraphic:u0\|add0\[11\]~19 10 COMB LCCOMB_X63_Y29_N28 1 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 6.250 ns; Loc. = LCCOMB_X63_Y29_N28; Fanout = 1; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|add0\[11\]~19'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { VGA640480:visual|MapGraphic:u0|add0[10]~17 VGA640480:visual|MapGraphic:u0|add0[11]~19 } "NODE_NAME" } } { "../src/map/mapgraphic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/map/mapgraphic.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 6.756 ns VGA640480:visual\|MapGraphic:u0\|add0\[12\]~20 11 COMB LCCOMB_X63_Y29_N30 145 " "Info: 11: + IC(0.000 ns) + CELL(0.506 ns) = 6.756 ns; Loc. = LCCOMB_X63_Y29_N30; Fanout = 145; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|add0\[12\]~20'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { VGA640480:visual|MapGraphic:u0|add0[11]~19 VGA640480:visual|MapGraphic:u0|add0[12]~20 } "NODE_NAME" } } { "../src/map/mapgraphic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/map/mapgraphic.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.917 ns) + CELL(0.782 ns) 9.455 ns VGA640480:visual\|MapGraphic:u0\|maprom:u0\|altsyncram:altsyncram_component\|altsyncram_4h71:auto_generated\|ram_block1a10~porta_address_reg0 12 MEM M4K_X55_Y29 1 " "Info: 12: + IC(1.917 ns) + CELL(0.782 ns) = 9.455 ns; Loc. = M4K_X55_Y29; Fanout = 1; MEM Node = 'VGA640480:visual\|MapGraphic:u0\|maprom:u0\|altsyncram:altsyncram_component\|altsyncram_4h71:auto_generated\|ram_block1a10~porta_address_reg0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.699 ns" { VGA640480:visual|MapGraphic:u0|add0[12]~20 VGA640480:visual|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a10~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_4h71.tdf" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/build/db/altsyncram_4h71.tdf" 232 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.507 ns ( 47.67 % ) " "Info: Total cell delay = 4.507 ns ( 47.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.948 ns ( 52.33 % ) " "Info: Total interconnect delay = 4.948 ns ( 52.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.455 ns" { VGA640480:visual|l_vgaX[5] VGA640480:visual|MapGraphic:u0|Add2~5 VGA640480:visual|MapGraphic:u0|Add2~7 VGA640480:visual|MapGraphic:u0|Add2~8 VGA640480:visual|MapGraphic:u0|Add3~7 VGA640480:visual|MapGraphic:u0|Add3~8 VGA640480:visual|MapGraphic:u0|add0[8]~13 VGA640480:visual|MapGraphic:u0|add0[9]~15 VGA640480:visual|MapGraphic:u0|add0[10]~17 VGA640480:visual|MapGraphic:u0|add0[11]~19 VGA640480:visual|MapGraphic:u0|add0[12]~20 VGA640480:visual|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a10~porta_address_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.455 ns" { VGA640480:visual|l_vgaX[5] {} VGA640480:visual|MapGraphic:u0|Add2~5 {} VGA640480:visual|MapGraphic:u0|Add2~7 {} VGA640480:visual|MapGraphic:u0|Add2~8 {} VGA640480:visual|MapGraphic:u0|Add3~7 {} VGA640480:visual|MapGraphic:u0|Add3~8 {} VGA640480:visual|MapGraphic:u0|add0[8]~13 {} VGA640480:visual|MapGraphic:u0|add0[9]~15 {} VGA640480:visual|MapGraphic:u0|add0[10]~17 {} VGA640480:visual|MapGraphic:u0|add0[11]~19 {} VGA640480:visual|MapGraphic:u0|add0[12]~20 {} VGA640480:visual|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a10~porta_address_reg0 {} } { 0.000ns 1.624ns 0.000ns 0.000ns 0.705ns 0.000ns 0.702ns 0.000ns 0.000ns 0.000ns 0.000ns 1.917ns } { 0.000ns 0.621ns 0.086ns 0.506ns 0.621ns 0.506ns 0.621ns 0.086ns 0.086ns 0.086ns 0.506ns 0.782ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.453 ns - Smallest " "Info: - Smallest clock skew is -3.453 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100M destination 3.420 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk100M\" to destination memory is 3.420 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk100M 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'clk100M'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk100M } "NODE_NAME" } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns clk100M~clkctrl 2 COMB CLKCTRL_G2 423 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 423; COMB Node = 'clk100M~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk100M clk100M~clkctrl } "NODE_NAME" } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.350 ns) + CELL(0.835 ns) 3.420 ns VGA640480:visual\|MapGraphic:u0\|maprom:u0\|altsyncram:altsyncram_component\|altsyncram_4h71:auto_generated\|ram_block1a10~porta_address_reg0 3 MEM M4K_X55_Y29 1 " "Info: 3: + IC(1.350 ns) + CELL(0.835 ns) = 3.420 ns; Loc. = M4K_X55_Y29; Fanout = 1; MEM Node = 'VGA640480:visual\|MapGraphic:u0\|maprom:u0\|altsyncram:altsyncram_component\|altsyncram_4h71:auto_generated\|ram_block1a10~porta_address_reg0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk100M~clkctrl VGA640480:visual|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a10~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_4h71.tdf" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/build/db/altsyncram_4h71.tdf" 232 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.935 ns ( 56.58 % ) " "Info: Total cell delay = 1.935 ns ( 56.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.485 ns ( 43.42 % ) " "Info: Total interconnect delay = 1.485 ns ( 43.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.420 ns" { clk100M clk100M~clkctrl VGA640480:visual|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a10~porta_address_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.420 ns" { clk100M {} clk100M~combout {} clk100M~clkctrl {} VGA640480:visual|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a10~porta_address_reg0 {} } { 0.000ns 0.000ns 0.135ns 1.350ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100M source 6.873 ns - Longest register " "Info: - Longest clock path from clock \"clk100M\" to source register is 6.873 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk100M 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'clk100M'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk100M } "NODE_NAME" } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.524 ns) + CELL(0.970 ns) 2.594 ns VGA640480:visual\|l_CLK_50MHz 2 REG LCFF_X1_Y25_N9 2 " "Info: 2: + IC(0.524 ns) + CELL(0.970 ns) = 2.594 ns; Loc. = LCFF_X1_Y25_N9; Fanout = 2; REG Node = 'VGA640480:visual\|l_CLK_50MHz'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { clk100M VGA640480:visual|l_CLK_50MHz } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.970 ns) 3.950 ns VGA640480:visual\|CLK_25MHz 3 REG LCFF_X1_Y25_N21 2 " "Info: 3: + IC(0.386 ns) + CELL(0.970 ns) = 3.950 ns; Loc. = LCFF_X1_Y25_N21; Fanout = 2; REG Node = 'VGA640480:visual\|CLK_25MHz'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { VGA640480:visual|l_CLK_50MHz VGA640480:visual|CLK_25MHz } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.805 ns) + CELL(0.000 ns) 4.755 ns VGA640480:visual\|CLK_25MHz~clkctrl 4 COMB CLKCTRL_G1 24 " "Info: 4: + IC(0.805 ns) + CELL(0.000 ns) = 4.755 ns; Loc. = CLKCTRL_G1; Fanout = 24; COMB Node = 'VGA640480:visual\|CLK_25MHz~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { VGA640480:visual|CLK_25MHz VGA640480:visual|CLK_25MHz~clkctrl } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.452 ns) + CELL(0.666 ns) 6.873 ns VGA640480:visual\|l_vgaX\[5\] 5 REG LCFF_X61_Y29_N29 20 " "Info: 5: + IC(1.452 ns) + CELL(0.666 ns) = 6.873 ns; Loc. = LCFF_X61_Y29_N29; Fanout = 20; REG Node = 'VGA640480:visual\|l_vgaX\[5\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.118 ns" { VGA640480:visual|CLK_25MHz~clkctrl VGA640480:visual|l_vgaX[5] } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.706 ns ( 53.92 % ) " "Info: Total cell delay = 3.706 ns ( 53.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.167 ns ( 46.08 % ) " "Info: Total interconnect delay = 3.167 ns ( 46.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.873 ns" { clk100M VGA640480:visual|l_CLK_50MHz VGA640480:visual|CLK_25MHz VGA640480:visual|CLK_25MHz~clkctrl VGA640480:visual|l_vgaX[5] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.873 ns" { clk100M {} clk100M~combout {} VGA640480:visual|l_CLK_50MHz {} VGA640480:visual|CLK_25MHz {} VGA640480:visual|CLK_25MHz~clkctrl {} VGA640480:visual|l_vgaX[5] {} } { 0.000ns 0.000ns 0.524ns 0.386ns 0.805ns 1.452ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.420 ns" { clk100M clk100M~clkctrl VGA640480:visual|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a10~porta_address_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.420 ns" { clk100M {} clk100M~combout {} clk100M~clkctrl {} VGA640480:visual|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a10~porta_address_reg0 {} } { 0.000ns 0.000ns 0.135ns 1.350ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.873 ns" { clk100M VGA640480:visual|l_CLK_50MHz VGA640480:visual|CLK_25MHz VGA640480:visual|CLK_25MHz~clkctrl VGA640480:visual|l_vgaX[5] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.873 ns" { clk100M {} clk100M~combout {} VGA640480:visual|l_CLK_50MHz {} VGA640480:visual|CLK_25MHz {} VGA640480:visual|CLK_25MHz~clkctrl {} VGA640480:visual|l_vgaX[5] {} } { 0.000ns 0.000ns 0.524ns 0.386ns 0.805ns 1.452ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 68 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_4h71.tdf" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/build/db/altsyncram_4h71.tdf" 232 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.455 ns" { VGA640480:visual|l_vgaX[5] VGA640480:visual|MapGraphic:u0|Add2~5 VGA640480:visual|MapGraphic:u0|Add2~7 VGA640480:visual|MapGraphic:u0|Add2~8 VGA640480:visual|MapGraphic:u0|Add3~7 VGA640480:visual|MapGraphic:u0|Add3~8 VGA640480:visual|MapGraphic:u0|add0[8]~13 VGA640480:visual|MapGraphic:u0|add0[9]~15 VGA640480:visual|MapGraphic:u0|add0[10]~17 VGA640480:visual|MapGraphic:u0|add0[11]~19 VGA640480:visual|MapGraphic:u0|add0[12]~20 VGA640480:visual|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a10~porta_address_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.455 ns" { VGA640480:visual|l_vgaX[5] {} VGA640480:visual|MapGraphic:u0|Add2~5 {} VGA640480:visual|MapGraphic:u0|Add2~7 {} VGA640480:visual|MapGraphic:u0|Add2~8 {} VGA640480:visual|MapGraphic:u0|Add3~7 {} VGA640480:visual|MapGraphic:u0|Add3~8 {} VGA640480:visual|MapGraphic:u0|add0[8]~13 {} VGA640480:visual|MapGraphic:u0|add0[9]~15 {} VGA640480:visual|MapGraphic:u0|add0[10]~17 {} VGA640480:visual|MapGraphic:u0|add0[11]~19 {} VGA640480:visual|MapGraphic:u0|add0[12]~20 {} VGA640480:visual|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a10~porta_address_reg0 {} } { 0.000ns 1.624ns 0.000ns 0.000ns 0.705ns 0.000ns 0.702ns 0.000ns 0.000ns 0.000ns 0.000ns 1.917ns } { 0.000ns 0.621ns 0.086ns 0.506ns 0.621ns 0.506ns 0.621ns 0.086ns 0.086ns 0.086ns 0.506ns 0.782ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.420 ns" { clk100M clk100M~clkctrl VGA640480:visual|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a10~porta_address_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.420 ns" { clk100M {} clk100M~combout {} clk100M~clkctrl {} VGA640480:visual|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a10~porta_address_reg0 {} } { 0.000ns 0.000ns 0.135ns 1.350ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.873 ns" { clk100M VGA640480:visual|l_CLK_50MHz VGA640480:visual|CLK_25MHz VGA640480:visual|CLK_25MHz~clkctrl VGA640480:visual|l_vgaX[5] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.873 ns" { clk100M {} clk100M~combout {} VGA640480:visual|l_CLK_50MHz {} VGA640480:visual|CLK_25MHz {} VGA640480:visual|CLK_25MHz~clkctrl {} VGA640480:visual|l_vgaX[5] {} } { 0.000ns 0.000ns 0.524ns 0.386ns 0.805ns 1.452ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "connector:net_4\|receiver:u0\|cnt\[2\] receive_4 clk100M 6.151 ns register " "Info: tsu for register \"connector:net_4\|receiver:u0\|cnt\[2\]\" (data pin = \"receive_4\", clock pin = \"clk100M\") is 6.151 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.298 ns + Longest pin register " "Info: + Longest pin to register delay is 12.298 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns receive_4 1 PIN PIN_D20 26 " "Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_D20; Fanout = 26; PIN Node = 'receive_4'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { receive_4 } "NODE_NAME" } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.471 ns) + CELL(0.651 ns) 10.036 ns connector:net_4\|receiver:u0\|cnt\[18\]~192 2 COMB LCCOMB_X52_Y34_N6 31 " "Info: 2: + IC(8.471 ns) + CELL(0.651 ns) = 10.036 ns; Loc. = LCCOMB_X52_Y34_N6; Fanout = 31; COMB Node = 'connector:net_4\|receiver:u0\|cnt\[18\]~192'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.122 ns" { receive_4 connector:net_4|receiver:u0|cnt[18]~192 } "NODE_NAME" } } { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/network/receiver.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.440 ns) + CELL(0.822 ns) 12.298 ns connector:net_4\|receiver:u0\|cnt\[2\] 3 REG LCFF_X54_Y35_N25 10 " "Info: 3: + IC(1.440 ns) + CELL(0.822 ns) = 12.298 ns; Loc. = LCFF_X54_Y35_N25; Fanout = 10; REG Node = 'connector:net_4\|receiver:u0\|cnt\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.262 ns" { connector:net_4|receiver:u0|cnt[18]~192 connector:net_4|receiver:u0|cnt[2] } "NODE_NAME" } } { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/network/receiver.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.387 ns ( 19.41 % ) " "Info: Total cell delay = 2.387 ns ( 19.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.911 ns ( 80.59 % ) " "Info: Total interconnect delay = 9.911 ns ( 80.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.298 ns" { receive_4 connector:net_4|receiver:u0|cnt[18]~192 connector:net_4|receiver:u0|cnt[2] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "12.298 ns" { receive_4 {} receive_4~combout {} connector:net_4|receiver:u0|cnt[18]~192 {} connector:net_4|receiver:u0|cnt[2] {} } { 0.000ns 0.000ns 8.471ns 1.440ns } { 0.000ns 0.914ns 0.651ns 0.822ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/network/receiver.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100M destination 6.107 ns - Shortest register " "Info: - Shortest clock path from clock \"clk100M\" to destination register is 6.107 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk100M 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'clk100M'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk100M } "NODE_NAME" } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.859 ns) + CELL(0.970 ns) 2.929 ns ClkDivider:u00\|l_clkout 2 REG LCFF_X2_Y25_N17 7 " "Info: 2: + IC(0.859 ns) + CELL(0.970 ns) = 2.929 ns; Loc. = LCFF_X2_Y25_N17; Fanout = 7; REG Node = 'ClkDivider:u00\|l_clkout'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.829 ns" { clk100M ClkDivider:u00|l_clkout } "NODE_NAME" } } { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/utils/clkdivider.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(0.000 ns) 4.050 ns ClkDivider:u00\|l_clkout~clkctrl 3 COMB CLKCTRL_G0 347 " "Info: 3: + IC(1.121 ns) + CELL(0.000 ns) = 4.050 ns; Loc. = CLKCTRL_G0; Fanout = 347; COMB Node = 'ClkDivider:u00\|l_clkout~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.121 ns" { ClkDivider:u00|l_clkout ClkDivider:u00|l_clkout~clkctrl } "NODE_NAME" } } { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/utils/clkdivider.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.391 ns) + CELL(0.666 ns) 6.107 ns connector:net_4\|receiver:u0\|cnt\[2\] 4 REG LCFF_X54_Y35_N25 10 " "Info: 4: + IC(1.391 ns) + CELL(0.666 ns) = 6.107 ns; Loc. = LCFF_X54_Y35_N25; Fanout = 10; REG Node = 'connector:net_4\|receiver:u0\|cnt\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.057 ns" { ClkDivider:u00|l_clkout~clkctrl connector:net_4|receiver:u0|cnt[2] } "NODE_NAME" } } { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/network/receiver.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 44.80 % ) " "Info: Total cell delay = 2.736 ns ( 44.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.371 ns ( 55.20 % ) " "Info: Total interconnect delay = 3.371 ns ( 55.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.107 ns" { clk100M ClkDivider:u00|l_clkout ClkDivider:u00|l_clkout~clkctrl connector:net_4|receiver:u0|cnt[2] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.107 ns" { clk100M {} clk100M~combout {} ClkDivider:u00|l_clkout {} ClkDivider:u00|l_clkout~clkctrl {} connector:net_4|receiver:u0|cnt[2] {} } { 0.000ns 0.000ns 0.859ns 1.121ns 1.391ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.298 ns" { receive_4 connector:net_4|receiver:u0|cnt[18]~192 connector:net_4|receiver:u0|cnt[2] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "12.298 ns" { receive_4 {} receive_4~combout {} connector:net_4|receiver:u0|cnt[18]~192 {} connector:net_4|receiver:u0|cnt[2] {} } { 0.000ns 0.000ns 8.471ns 1.440ns } { 0.000ns 0.914ns 0.651ns 0.822ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.107 ns" { clk100M ClkDivider:u00|l_clkout ClkDivider:u00|l_clkout~clkctrl connector:net_4|receiver:u0|cnt[2] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.107 ns" { clk100M {} clk100M~combout {} ClkDivider:u00|l_clkout {} ClkDivider:u00|l_clkout~clkctrl {} connector:net_4|receiver:u0|cnt[2] {} } { 0.000ns 0.000ns 0.859ns 1.121ns 1.391ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk100M vga_g\[0\] VGA640480:visual\|l_vgaX\[3\] 34.038 ns register " "Info: tco from clock \"clk100M\" to destination pin \"vga_g\[0\]\" through register \"VGA640480:visual\|l_vgaX\[3\]\" is 34.038 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100M source 6.871 ns + Longest register " "Info: + Longest clock path from clock \"clk100M\" to source register is 6.871 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk100M 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'clk100M'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk100M } "NODE_NAME" } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.524 ns) + CELL(0.970 ns) 2.594 ns VGA640480:visual\|l_CLK_50MHz 2 REG LCFF_X1_Y25_N9 2 " "Info: 2: + IC(0.524 ns) + CELL(0.970 ns) = 2.594 ns; Loc. = LCFF_X1_Y25_N9; Fanout = 2; REG Node = 'VGA640480:visual\|l_CLK_50MHz'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { clk100M VGA640480:visual|l_CLK_50MHz } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.970 ns) 3.950 ns VGA640480:visual\|CLK_25MHz 3 REG LCFF_X1_Y25_N21 2 " "Info: 3: + IC(0.386 ns) + CELL(0.970 ns) = 3.950 ns; Loc. = LCFF_X1_Y25_N21; Fanout = 2; REG Node = 'VGA640480:visual\|CLK_25MHz'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { VGA640480:visual|l_CLK_50MHz VGA640480:visual|CLK_25MHz } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.805 ns) + CELL(0.000 ns) 4.755 ns VGA640480:visual\|CLK_25MHz~clkctrl 4 COMB CLKCTRL_G1 24 " "Info: 4: + IC(0.805 ns) + CELL(0.000 ns) = 4.755 ns; Loc. = CLKCTRL_G1; Fanout = 24; COMB Node = 'VGA640480:visual\|CLK_25MHz~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { VGA640480:visual|CLK_25MHz VGA640480:visual|CLK_25MHz~clkctrl } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.450 ns) + CELL(0.666 ns) 6.871 ns VGA640480:visual\|l_vgaX\[3\] 5 REG LCFF_X60_Y29_N13 19 " "Info: 5: + IC(1.450 ns) + CELL(0.666 ns) = 6.871 ns; Loc. = LCFF_X60_Y29_N13; Fanout = 19; REG Node = 'VGA640480:visual\|l_vgaX\[3\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.116 ns" { VGA640480:visual|CLK_25MHz~clkctrl VGA640480:visual|l_vgaX[3] } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.706 ns ( 53.94 % ) " "Info: Total cell delay = 3.706 ns ( 53.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.165 ns ( 46.06 % ) " "Info: Total interconnect delay = 3.165 ns ( 46.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.871 ns" { clk100M VGA640480:visual|l_CLK_50MHz VGA640480:visual|CLK_25MHz VGA640480:visual|CLK_25MHz~clkctrl VGA640480:visual|l_vgaX[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.871 ns" { clk100M {} clk100M~combout {} VGA640480:visual|l_CLK_50MHz {} VGA640480:visual|CLK_25MHz {} VGA640480:visual|CLK_25MHz~clkctrl {} VGA640480:visual|l_vgaX[3] {} } { 0.000ns 0.000ns 0.524ns 0.386ns 0.805ns 1.450ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 68 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "26.863 ns + Longest register pin " "Info: + Longest register to pin delay is 26.863 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA640480:visual\|l_vgaX\[3\] 1 REG LCFF_X60_Y29_N13 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X60_Y29_N13; Fanout = 19; REG Node = 'VGA640480:visual\|l_vgaX\[3\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA640480:visual|l_vgaX[3] } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.593 ns) + CELL(0.621 ns) 2.214 ns VGA640480:visual\|MapGraphic:u0\|p4_x_offset\[0\]~1 2 COMB LCCOMB_X57_Y32_N4 2 " "Info: 2: + IC(1.593 ns) + CELL(0.621 ns) = 2.214 ns; Loc. = LCCOMB_X57_Y32_N4; Fanout = 2; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|p4_x_offset\[0\]~1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.214 ns" { VGA640480:visual|l_vgaX[3] VGA640480:visual|MapGraphic:u0|p4_x_offset[0]~1 } "NODE_NAME" } } { "../src/map/mapgraphic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/map/mapgraphic.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.720 ns VGA640480:visual\|MapGraphic:u0\|p4_x_offset\[1\]~2 3 COMB LCCOMB_X57_Y32_N6 5 " "Info: 3: + IC(0.000 ns) + CELL(0.506 ns) = 2.720 ns; Loc. = LCCOMB_X57_Y32_N6; Fanout = 5; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|p4_x_offset\[1\]~2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { VGA640480:visual|MapGraphic:u0|p4_x_offset[0]~1 VGA640480:visual|MapGraphic:u0|p4_x_offset[1]~2 } "NODE_NAME" } } { "../src/map/mapgraphic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/map/mapgraphic.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.896 ns) + CELL(0.651 ns) 5.267 ns VGA640480:visual\|MapGraphic:u0\|process_0~14 4 COMB LCCOMB_X57_Y32_N18 1 " "Info: 4: + IC(1.896 ns) + CELL(0.651 ns) = 5.267 ns; Loc. = LCCOMB_X57_Y32_N18; Fanout = 1; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|process_0~14'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.547 ns" { VGA640480:visual|MapGraphic:u0|p4_x_offset[1]~2 VGA640480:visual|MapGraphic:u0|process_0~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.122 ns) + CELL(0.614 ns) 7.003 ns VGA640480:visual\|MapGraphic:u0\|process_0~18 5 COMB LCCOMB_X57_Y35_N18 6 " "Info: 5: + IC(1.122 ns) + CELL(0.614 ns) = 7.003 ns; Loc. = LCCOMB_X57_Y35_N18; Fanout = 6; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|process_0~18'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.736 ns" { VGA640480:visual|MapGraphic:u0|process_0~14 VGA640480:visual|MapGraphic:u0|process_0~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.616 ns) 8.340 ns VGA640480:visual\|b\[1\]~4 6 COMB LCCOMB_X56_Y35_N14 6 " "Info: 6: + IC(0.721 ns) + CELL(0.616 ns) = 8.340 ns; Loc. = LCCOMB_X56_Y35_N14; Fanout = 6; COMB Node = 'VGA640480:visual\|b\[1\]~4'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.337 ns" { VGA640480:visual|MapGraphic:u0|process_0~18 VGA640480:visual|b[1]~4 } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.093 ns) + CELL(0.616 ns) 10.049 ns VGA640480:visual\|g\[0\]~10 7 COMB LCCOMB_X58_Y35_N12 1 " "Info: 7: + IC(1.093 ns) + CELL(0.616 ns) = 10.049 ns; Loc. = LCCOMB_X58_Y35_N12; Fanout = 1; COMB Node = 'VGA640480:visual\|g\[0\]~10'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { VGA640480:visual|b[1]~4 VGA640480:visual|g[0]~10 } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.651 ns) 11.097 ns VGA640480:visual\|g\[0\]~11 8 COMB LCCOMB_X58_Y35_N22 1 " "Info: 8: + IC(0.397 ns) + CELL(0.651 ns) = 11.097 ns; Loc. = LCCOMB_X58_Y35_N22; Fanout = 1; COMB Node = 'VGA640480:visual\|g\[0\]~11'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.048 ns" { VGA640480:visual|g[0]~10 VGA640480:visual|g[0]~11 } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.870 ns) + CELL(0.651 ns) 13.618 ns VGA640480:visual\|g\[0\]~12 9 COMB LCCOMB_X60_Y29_N30 1 " "Info: 9: + IC(1.870 ns) + CELL(0.651 ns) = 13.618 ns; Loc. = LCCOMB_X60_Y29_N30; Fanout = 1; COMB Node = 'VGA640480:visual\|g\[0\]~12'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.521 ns" { VGA640480:visual|g[0]~11 VGA640480:visual|g[0]~12 } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.972 ns) + CELL(0.370 ns) 15.960 ns VGA640480:visual\|g\[0\]~13 10 COMB LCCOMB_X60_Y35_N12 1 " "Info: 10: + IC(1.972 ns) + CELL(0.370 ns) = 15.960 ns; Loc. = LCCOMB_X60_Y35_N12; Fanout = 1; COMB Node = 'VGA640480:visual\|g\[0\]~13'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.342 ns" { VGA640480:visual|g[0]~12 VGA640480:visual|g[0]~13 } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.887 ns) + CELL(3.016 ns) 26.863 ns vga_g\[0\] 11 PIN PIN_R5 0 " "Info: 11: + IC(7.887 ns) + CELL(3.016 ns) = 26.863 ns; Loc. = PIN_R5; Fanout = 0; PIN Node = 'vga_g\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.903 ns" { VGA640480:visual|g[0]~13 vga_g[0] } "NODE_NAME" } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.312 ns ( 30.94 % ) " "Info: Total cell delay = 8.312 ns ( 30.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "18.551 ns ( 69.06 % ) " "Info: Total interconnect delay = 18.551 ns ( 69.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "26.863 ns" { VGA640480:visual|l_vgaX[3] VGA640480:visual|MapGraphic:u0|p4_x_offset[0]~1 VGA640480:visual|MapGraphic:u0|p4_x_offset[1]~2 VGA640480:visual|MapGraphic:u0|process_0~14 VGA640480:visual|MapGraphic:u0|process_0~18 VGA640480:visual|b[1]~4 VGA640480:visual|g[0]~10 VGA640480:visual|g[0]~11 VGA640480:visual|g[0]~12 VGA640480:visual|g[0]~13 vga_g[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "26.863 ns" { VGA640480:visual|l_vgaX[3] {} VGA640480:visual|MapGraphic:u0|p4_x_offset[0]~1 {} VGA640480:visual|MapGraphic:u0|p4_x_offset[1]~2 {} VGA640480:visual|MapGraphic:u0|process_0~14 {} VGA640480:visual|MapGraphic:u0|process_0~18 {} VGA640480:visual|b[1]~4 {} VGA640480:visual|g[0]~10 {} VGA640480:visual|g[0]~11 {} VGA640480:visual|g[0]~12 {} VGA640480:visual|g[0]~13 {} vga_g[0] {} } { 0.000ns 1.593ns 0.000ns 1.896ns 1.122ns 0.721ns 1.093ns 0.397ns 1.870ns 1.972ns 7.887ns } { 0.000ns 0.621ns 0.506ns 0.651ns 0.614ns 0.616ns 0.616ns 0.651ns 0.651ns 0.370ns 3.016ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.871 ns" { clk100M VGA640480:visual|l_CLK_50MHz VGA640480:visual|CLK_25MHz VGA640480:visual|CLK_25MHz~clkctrl VGA640480:visual|l_vgaX[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.871 ns" { clk100M {} clk100M~combout {} VGA640480:visual|l_CLK_50MHz {} VGA640480:visual|CLK_25MHz {} VGA640480:visual|CLK_25MHz~clkctrl {} VGA640480:visual|l_vgaX[3] {} } { 0.000ns 0.000ns 0.524ns 0.386ns 0.805ns 1.450ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "26.863 ns" { VGA640480:visual|l_vgaX[3] VGA640480:visual|MapGraphic:u0|p4_x_offset[0]~1 VGA640480:visual|MapGraphic:u0|p4_x_offset[1]~2 VGA640480:visual|MapGraphic:u0|process_0~14 VGA640480:visual|MapGraphic:u0|process_0~18 VGA640480:visual|b[1]~4 VGA640480:visual|g[0]~10 VGA640480:visual|g[0]~11 VGA640480:visual|g[0]~12 VGA640480:visual|g[0]~13 vga_g[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "26.863 ns" { VGA640480:visual|l_vgaX[3] {} VGA640480:visual|MapGraphic:u0|p4_x_offset[0]~1 {} VGA640480:visual|MapGraphic:u0|p4_x_offset[1]~2 {} VGA640480:visual|MapGraphic:u0|process_0~14 {} VGA640480:visual|MapGraphic:u0|process_0~18 {} VGA640480:visual|b[1]~4 {} VGA640480:visual|g[0]~10 {} VGA640480:visual|g[0]~11 {} VGA640480:visual|g[0]~12 {} VGA640480:visual|g[0]~13 {} vga_g[0] {} } { 0.000ns 1.593ns 0.000ns 1.896ns 1.122ns 0.721ns 1.093ns 0.397ns 1.870ns 1.972ns 7.887ns } { 0.000ns 0.621ns 0.506ns 0.651ns 0.614ns 0.616ns 0.616ns 0.651ns 0.651ns 0.370ns 3.016ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "rst rst_4 10.465 ns Longest " "Info: Longest tpd from source pin \"rst\" to destination pin \"rst_4\" is 10.465 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns rst 1 PIN PIN_AD16 4 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_AD16; Fanout = 4; PIN Node = 'rst'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.315 ns) + CELL(3.226 ns) 10.465 ns rst_4 2 PIN PIN_AE17 0 " "Info: 2: + IC(6.315 ns) + CELL(3.226 ns) = 10.465 ns; Loc. = PIN_AE17; Fanout = 0; PIN Node = 'rst_4'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.541 ns" { rst rst_4 } "NODE_NAME" } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.150 ns ( 39.66 % ) " "Info: Total cell delay = 4.150 ns ( 39.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.315 ns ( 60.34 % ) " "Info: Total interconnect delay = 6.315 ns ( 60.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.465 ns" { rst rst_4 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.465 ns" { rst {} rst~combout {} rst_4 {} } { 0.000ns 0.000ns 6.315ns } { 0.000ns 0.924ns 3.226ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "connector:net_3\|receiver:u0\|check receive_3 clk100M -1.650 ns register " "Info: th for register \"connector:net_3\|receiver:u0\|check\" (data pin = \"receive_3\", clock pin = \"clk100M\") is -1.650 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100M destination 6.154 ns + Longest register " "Info: + Longest clock path from clock \"clk100M\" to destination register is 6.154 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk100M 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'clk100M'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk100M } "NODE_NAME" } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.859 ns) + CELL(0.970 ns) 2.929 ns ClkDivider:u00\|l_clkout 2 REG LCFF_X2_Y25_N17 7 " "Info: 2: + IC(0.859 ns) + CELL(0.970 ns) = 2.929 ns; Loc. = LCFF_X2_Y25_N17; Fanout = 7; REG Node = 'ClkDivider:u00\|l_clkout'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.829 ns" { clk100M ClkDivider:u00|l_clkout } "NODE_NAME" } } { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/utils/clkdivider.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(0.000 ns) 4.050 ns ClkDivider:u00\|l_clkout~clkctrl 3 COMB CLKCTRL_G0 347 " "Info: 3: + IC(1.121 ns) + CELL(0.000 ns) = 4.050 ns; Loc. = CLKCTRL_G0; Fanout = 347; COMB Node = 'ClkDivider:u00\|l_clkout~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.121 ns" { ClkDivider:u00|l_clkout ClkDivider:u00|l_clkout~clkctrl } "NODE_NAME" } } { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/utils/clkdivider.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.438 ns) + CELL(0.666 ns) 6.154 ns connector:net_3\|receiver:u0\|check 4 REG LCFF_X63_Y32_N25 3 " "Info: 4: + IC(1.438 ns) + CELL(0.666 ns) = 6.154 ns; Loc. = LCFF_X63_Y32_N25; Fanout = 3; REG Node = 'connector:net_3\|receiver:u0\|check'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.104 ns" { ClkDivider:u00|l_clkout~clkctrl connector:net_3|receiver:u0|check } "NODE_NAME" } } { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/network/receiver.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 44.46 % ) " "Info: Total cell delay = 2.736 ns ( 44.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.418 ns ( 55.54 % ) " "Info: Total interconnect delay = 3.418 ns ( 55.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.154 ns" { clk100M ClkDivider:u00|l_clkout ClkDivider:u00|l_clkout~clkctrl connector:net_3|receiver:u0|check } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.154 ns" { clk100M {} clk100M~combout {} ClkDivider:u00|l_clkout {} ClkDivider:u00|l_clkout~clkctrl {} connector:net_3|receiver:u0|check {} } { 0.000ns 0.000ns 0.859ns 1.121ns 1.438ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/network/receiver.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.110 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.110 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns receive_3 1 PIN PIN_D15 26 " "Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_D15; Fanout = 26; PIN Node = 'receive_3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { receive_3 } "NODE_NAME" } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.882 ns) + CELL(0.206 ns) 8.002 ns connector:net_3\|receiver:u0\|check~5 2 COMB LCCOMB_X63_Y32_N24 1 " "Info: 2: + IC(6.882 ns) + CELL(0.206 ns) = 8.002 ns; Loc. = LCCOMB_X63_Y32_N24; Fanout = 1; COMB Node = 'connector:net_3\|receiver:u0\|check~5'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.088 ns" { receive_3 connector:net_3|receiver:u0|check~5 } "NODE_NAME" } } { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/network/receiver.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.110 ns connector:net_3\|receiver:u0\|check 3 REG LCFF_X63_Y32_N25 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.110 ns; Loc. = LCFF_X63_Y32_N25; Fanout = 3; REG Node = 'connector:net_3\|receiver:u0\|check'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { connector:net_3|receiver:u0|check~5 connector:net_3|receiver:u0|check } "NODE_NAME" } } { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/network/receiver.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.228 ns ( 15.14 % ) " "Info: Total cell delay = 1.228 ns ( 15.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.882 ns ( 84.86 % ) " "Info: Total interconnect delay = 6.882 ns ( 84.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.110 ns" { receive_3 connector:net_3|receiver:u0|check~5 connector:net_3|receiver:u0|check } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "8.110 ns" { receive_3 {} receive_3~combout {} connector:net_3|receiver:u0|check~5 {} connector:net_3|receiver:u0|check {} } { 0.000ns 0.000ns 6.882ns 0.000ns } { 0.000ns 0.914ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.154 ns" { clk100M ClkDivider:u00|l_clkout ClkDivider:u00|l_clkout~clkctrl connector:net_3|receiver:u0|check } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.154 ns" { clk100M {} clk100M~combout {} ClkDivider:u00|l_clkout {} ClkDivider:u00|l_clkout~clkctrl {} connector:net_3|receiver:u0|check {} } { 0.000ns 0.000ns 0.859ns 1.121ns 1.438ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.110 ns" { receive_3 connector:net_3|receiver:u0|check~5 connector:net_3|receiver:u0|check } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "8.110 ns" { receive_3 {} receive_3~combout {} connector:net_3|receiver:u0|check~5 {} connector:net_3|receiver:u0|check {} } { 0.000ns 0.000ns 6.882ns 0.000ns } { 0.000ns 0.914ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "219 " "Info: Peak virtual memory: 219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 02 09:27:41 2017 " "Info: Processing ended: Fri Jun 02 09:27:41 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
