#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x189e720 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1875f20 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x189fa20 .functor NOT 1, L_0x18ccc70, C4<0>, C4<0>, C4<0>;
L_0x18cca00 .functor XOR 1, L_0x18cc8c0, L_0x18cc960, C4<0>, C4<0>;
L_0x18ccb60 .functor XOR 1, L_0x18cca00, L_0x18ccac0, C4<0>, C4<0>;
v0x18c72d0_0 .net *"_ivl_10", 0 0, L_0x18ccac0;  1 drivers
v0x18c73d0_0 .net *"_ivl_12", 0 0, L_0x18ccb60;  1 drivers
v0x18c74b0_0 .net *"_ivl_2", 0 0, L_0x18c9e00;  1 drivers
v0x18c7570_0 .net *"_ivl_4", 0 0, L_0x18cc8c0;  1 drivers
v0x18c7650_0 .net *"_ivl_6", 0 0, L_0x18cc960;  1 drivers
v0x18c7780_0 .net *"_ivl_8", 0 0, L_0x18cca00;  1 drivers
v0x18c7860_0 .net "a", 0 0, v0x18c3810_0;  1 drivers
v0x18c7900_0 .net "b", 0 0, v0x18c38b0_0;  1 drivers
v0x18c79a0_0 .net "c", 0 0, v0x18c3950_0;  1 drivers
v0x18c7a40_0 .var "clk", 0 0;
v0x18c7ae0_0 .net "d", 0 0, v0x18c3ac0_0;  1 drivers
v0x18c7b80_0 .net "out_dut", 0 0, L_0x18cc760;  1 drivers
v0x18c7c20_0 .net "out_ref", 0 0, L_0x18c8ae0;  1 drivers
v0x18c7cc0_0 .var/2u "stats1", 159 0;
v0x18c7d60_0 .var/2u "strobe", 0 0;
v0x18c7e00_0 .net "tb_match", 0 0, L_0x18ccc70;  1 drivers
v0x18c7ec0_0 .net "tb_mismatch", 0 0, L_0x189fa20;  1 drivers
v0x18c7f80_0 .net "wavedrom_enable", 0 0, v0x18c3bb0_0;  1 drivers
v0x18c8020_0 .net "wavedrom_title", 511 0, v0x18c3c50_0;  1 drivers
L_0x18c9e00 .concat [ 1 0 0 0], L_0x18c8ae0;
L_0x18cc8c0 .concat [ 1 0 0 0], L_0x18c8ae0;
L_0x18cc960 .concat [ 1 0 0 0], L_0x18cc760;
L_0x18ccac0 .concat [ 1 0 0 0], L_0x18c8ae0;
L_0x18ccc70 .cmp/eeq 1, L_0x18c9e00, L_0x18ccb60;
S_0x188eed0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1875f20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x188f970 .functor NOT 1, v0x18c3950_0, C4<0>, C4<0>, C4<0>;
L_0x18a02e0 .functor NOT 1, v0x18c38b0_0, C4<0>, C4<0>, C4<0>;
L_0x18c8230 .functor AND 1, L_0x188f970, L_0x18a02e0, C4<1>, C4<1>;
L_0x18c82d0 .functor NOT 1, v0x18c3ac0_0, C4<0>, C4<0>, C4<0>;
L_0x18c8400 .functor NOT 1, v0x18c3810_0, C4<0>, C4<0>, C4<0>;
L_0x18c8500 .functor AND 1, L_0x18c82d0, L_0x18c8400, C4<1>, C4<1>;
L_0x18c85e0 .functor OR 1, L_0x18c8230, L_0x18c8500, C4<0>, C4<0>;
L_0x18c86a0 .functor AND 1, v0x18c3810_0, v0x18c3950_0, C4<1>, C4<1>;
L_0x18c8760 .functor AND 1, L_0x18c86a0, v0x18c3ac0_0, C4<1>, C4<1>;
L_0x18c8820 .functor OR 1, L_0x18c85e0, L_0x18c8760, C4<0>, C4<0>;
L_0x18c8990 .functor AND 1, v0x18c38b0_0, v0x18c3950_0, C4<1>, C4<1>;
L_0x18c8a00 .functor AND 1, L_0x18c8990, v0x18c3ac0_0, C4<1>, C4<1>;
L_0x18c8ae0 .functor OR 1, L_0x18c8820, L_0x18c8a00, C4<0>, C4<0>;
v0x189fc90_0 .net *"_ivl_0", 0 0, L_0x188f970;  1 drivers
v0x189fd30_0 .net *"_ivl_10", 0 0, L_0x18c8500;  1 drivers
v0x18c2000_0 .net *"_ivl_12", 0 0, L_0x18c85e0;  1 drivers
v0x18c20c0_0 .net *"_ivl_14", 0 0, L_0x18c86a0;  1 drivers
v0x18c21a0_0 .net *"_ivl_16", 0 0, L_0x18c8760;  1 drivers
v0x18c22d0_0 .net *"_ivl_18", 0 0, L_0x18c8820;  1 drivers
v0x18c23b0_0 .net *"_ivl_2", 0 0, L_0x18a02e0;  1 drivers
v0x18c2490_0 .net *"_ivl_20", 0 0, L_0x18c8990;  1 drivers
v0x18c2570_0 .net *"_ivl_22", 0 0, L_0x18c8a00;  1 drivers
v0x18c2650_0 .net *"_ivl_4", 0 0, L_0x18c8230;  1 drivers
v0x18c2730_0 .net *"_ivl_6", 0 0, L_0x18c82d0;  1 drivers
v0x18c2810_0 .net *"_ivl_8", 0 0, L_0x18c8400;  1 drivers
v0x18c28f0_0 .net "a", 0 0, v0x18c3810_0;  alias, 1 drivers
v0x18c29b0_0 .net "b", 0 0, v0x18c38b0_0;  alias, 1 drivers
v0x18c2a70_0 .net "c", 0 0, v0x18c3950_0;  alias, 1 drivers
v0x18c2b30_0 .net "d", 0 0, v0x18c3ac0_0;  alias, 1 drivers
v0x18c2bf0_0 .net "out", 0 0, L_0x18c8ae0;  alias, 1 drivers
S_0x18c2d50 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1875f20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x18c3810_0 .var "a", 0 0;
v0x18c38b0_0 .var "b", 0 0;
v0x18c3950_0 .var "c", 0 0;
v0x18c3a20_0 .net "clk", 0 0, v0x18c7a40_0;  1 drivers
v0x18c3ac0_0 .var "d", 0 0;
v0x18c3bb0_0 .var "wavedrom_enable", 0 0;
v0x18c3c50_0 .var "wavedrom_title", 511 0;
S_0x18c2ff0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x18c2d50;
 .timescale -12 -12;
v0x18c3250_0 .var/2s "count", 31 0;
E_0x1889db0/0 .event negedge, v0x18c3a20_0;
E_0x1889db0/1 .event posedge, v0x18c3a20_0;
E_0x1889db0 .event/or E_0x1889db0/0, E_0x1889db0/1;
E_0x188a000 .event negedge, v0x18c3a20_0;
E_0x18729f0 .event posedge, v0x18c3a20_0;
S_0x18c3350 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x18c2d50;
 .timescale -12 -12;
v0x18c3550_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x18c3630 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x18c2d50;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x18c3db0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1875f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x18c8c40 .functor NOT 1, v0x18c38b0_0, C4<0>, C4<0>, C4<0>;
L_0x18c8cb0 .functor AND 1, v0x18c3810_0, L_0x18c8c40, C4<1>, C4<1>;
L_0x18c8d90 .functor NOT 1, v0x18c3ac0_0, C4<0>, C4<0>, C4<0>;
L_0x18c8e00 .functor AND 1, L_0x18c8cb0, L_0x18c8d90, C4<1>, C4<1>;
L_0x18c8f40 .functor NOT 1, v0x18c3810_0, C4<0>, C4<0>, C4<0>;
L_0x18c8fb0 .functor AND 1, L_0x18c8f40, v0x18c38b0_0, C4<1>, C4<1>;
L_0x18c90b0 .functor NOT 1, v0x18c3950_0, C4<0>, C4<0>, C4<0>;
L_0x18c9120 .functor AND 1, L_0x18c8fb0, L_0x18c90b0, C4<1>, C4<1>;
L_0x18c9280 .functor OR 1, L_0x18c8e00, L_0x18c9120, C4<0>, C4<0>;
L_0x18c9390 .functor NOT 1, v0x18c3810_0, C4<0>, C4<0>, C4<0>;
L_0x18c9570 .functor NOT 1, v0x18c38b0_0, C4<0>, C4<0>, C4<0>;
L_0x18c96f0 .functor AND 1, L_0x18c9390, L_0x18c9570, C4<1>, C4<1>;
L_0x18c9820 .functor AND 1, L_0x18c96f0, v0x18c3950_0, C4<1>, C4<1>;
L_0x18c99f0 .functor OR 1, L_0x18c9280, L_0x18c9820, C4<0>, C4<0>;
L_0x18c97b0 .functor AND 1, v0x18c3810_0, v0x18c38b0_0, C4<1>, C4<1>;
L_0x18c9b80 .functor AND 1, L_0x18c97b0, v0x18c3950_0, C4<1>, C4<1>;
L_0x18c9cd0 .functor NOT 1, v0x18c3810_0, C4<0>, C4<0>, C4<0>;
L_0x18c9d40 .functor AND 1, L_0x18c9cd0, v0x18c38b0_0, C4<1>, C4<1>;
L_0x18c9ea0 .functor AND 1, L_0x18c9d40, v0x18c3ac0_0, C4<1>, C4<1>;
L_0x18ca070 .functor OR 1, L_0x18c9b80, L_0x18c9ea0, C4<0>, C4<0>;
L_0x18ca230 .functor NOT 1, v0x18c38b0_0, C4<0>, C4<0>, C4<0>;
L_0x18ca2a0 .functor AND 1, v0x18c3810_0, L_0x18ca230, C4<1>, C4<1>;
L_0x18ca420 .functor AND 1, L_0x18ca2a0, v0x18c3ac0_0, C4<1>, C4<1>;
L_0x18ca4e0 .functor OR 1, L_0x18ca070, L_0x18ca420, C4<0>, C4<0>;
L_0x18ca6c0 .functor AND 1, v0x18c3810_0, v0x18c38b0_0, C4<1>, C4<1>;
L_0x18ca730 .functor AND 1, v0x18c3810_0, v0x18c3950_0, C4<1>, C4<1>;
L_0x18ca880 .functor OR 1, L_0x18ca6c0, L_0x18ca730, C4<0>, C4<0>;
L_0x18ca990 .functor AND 1, v0x18c38b0_0, v0x18c3ac0_0, C4<1>, C4<1>;
L_0x18caaf0 .functor OR 1, L_0x18ca880, L_0x18ca990, C4<0>, C4<0>;
L_0x18cac00 .functor NOT 1, v0x18c38b0_0, C4<0>, C4<0>, C4<0>;
L_0x18cad70 .functor AND 1, v0x18c3810_0, L_0x18cac00, C4<1>, C4<1>;
L_0x18cae30 .functor AND 1, L_0x18cad70, v0x18c3ac0_0, C4<1>, C4<1>;
L_0x18cb000 .functor NOT 1, v0x18c3810_0, C4<0>, C4<0>, C4<0>;
L_0x18cb070 .functor AND 1, L_0x18cb000, v0x18c38b0_0, C4<1>, C4<1>;
L_0x18cb250 .functor AND 1, L_0x18cb070, v0x18c3950_0, C4<1>, C4<1>;
L_0x18cb310 .functor OR 1, L_0x18cae30, L_0x18cb250, C4<0>, C4<0>;
L_0x18cb550 .functor NOT 1, v0x18c3810_0, C4<0>, C4<0>, C4<0>;
L_0x18cb7d0 .functor NOT 1, v0x18c38b0_0, C4<0>, C4<0>, C4<0>;
L_0x18cb420 .functor AND 1, L_0x18cb550, L_0x18cb7d0, C4<1>, C4<1>;
L_0x18cbb90 .functor NOT 1, v0x18c3950_0, C4<0>, C4<0>, C4<0>;
L_0x18cbd50 .functor AND 1, L_0x18cb420, L_0x18cbb90, C4<1>, C4<1>;
L_0x18cbe60 .functor NOT 1, v0x18c3ac0_0, C4<0>, C4<0>, C4<0>;
L_0x18cc030 .functor AND 1, L_0x18cbd50, L_0x18cbe60, C4<1>, C4<1>;
L_0x18cc140 .functor OR 1, L_0x18cb310, L_0x18cc030, C4<0>, C4<0>;
L_0x18cc3c0 .functor OR 1, L_0x18c99f0, L_0x18ca4e0, C4<0>, C4<0>;
L_0x18cc4d0 .functor OR 1, L_0x18cc3c0, L_0x18caaf0, C4<0>, C4<0>;
L_0x18cc760 .functor OR 1, L_0x18cc4d0, L_0x18cc140, C4<0>, C4<0>;
v0x18c40a0_0 .net *"_ivl_0", 0 0, L_0x18c8c40;  1 drivers
v0x18c4180_0 .net *"_ivl_10", 0 0, L_0x18c8fb0;  1 drivers
v0x18c4260_0 .net *"_ivl_12", 0 0, L_0x18c90b0;  1 drivers
v0x18c4350_0 .net *"_ivl_14", 0 0, L_0x18c9120;  1 drivers
v0x18c4430_0 .net *"_ivl_16", 0 0, L_0x18c9280;  1 drivers
v0x18c4560_0 .net *"_ivl_18", 0 0, L_0x18c9390;  1 drivers
v0x18c4640_0 .net *"_ivl_2", 0 0, L_0x18c8cb0;  1 drivers
v0x18c4720_0 .net *"_ivl_20", 0 0, L_0x18c9570;  1 drivers
v0x18c4800_0 .net *"_ivl_22", 0 0, L_0x18c96f0;  1 drivers
v0x18c48e0_0 .net *"_ivl_24", 0 0, L_0x18c9820;  1 drivers
v0x18c49c0_0 .net *"_ivl_28", 0 0, L_0x18c97b0;  1 drivers
v0x18c4aa0_0 .net *"_ivl_30", 0 0, L_0x18c9b80;  1 drivers
v0x18c4b80_0 .net *"_ivl_32", 0 0, L_0x18c9cd0;  1 drivers
v0x18c4c60_0 .net *"_ivl_34", 0 0, L_0x18c9d40;  1 drivers
v0x18c4d40_0 .net *"_ivl_36", 0 0, L_0x18c9ea0;  1 drivers
v0x18c4e20_0 .net *"_ivl_38", 0 0, L_0x18ca070;  1 drivers
v0x18c4f00_0 .net *"_ivl_4", 0 0, L_0x18c8d90;  1 drivers
v0x18c50f0_0 .net *"_ivl_40", 0 0, L_0x18ca230;  1 drivers
v0x18c51d0_0 .net *"_ivl_42", 0 0, L_0x18ca2a0;  1 drivers
v0x18c52b0_0 .net *"_ivl_44", 0 0, L_0x18ca420;  1 drivers
v0x18c5390_0 .net *"_ivl_48", 0 0, L_0x18ca6c0;  1 drivers
v0x18c5470_0 .net *"_ivl_50", 0 0, L_0x18ca730;  1 drivers
v0x18c5550_0 .net *"_ivl_52", 0 0, L_0x18ca880;  1 drivers
v0x18c5630_0 .net *"_ivl_54", 0 0, L_0x18ca990;  1 drivers
v0x18c5710_0 .net *"_ivl_58", 0 0, L_0x18cac00;  1 drivers
v0x18c57f0_0 .net *"_ivl_6", 0 0, L_0x18c8e00;  1 drivers
v0x18c58d0_0 .net *"_ivl_60", 0 0, L_0x18cad70;  1 drivers
v0x18c59b0_0 .net *"_ivl_62", 0 0, L_0x18cae30;  1 drivers
v0x18c5a90_0 .net *"_ivl_64", 0 0, L_0x18cb000;  1 drivers
v0x18c5b70_0 .net *"_ivl_66", 0 0, L_0x18cb070;  1 drivers
v0x18c5c50_0 .net *"_ivl_68", 0 0, L_0x18cb250;  1 drivers
v0x18c5d30_0 .net *"_ivl_70", 0 0, L_0x18cb310;  1 drivers
v0x18c5e10_0 .net *"_ivl_72", 0 0, L_0x18cb550;  1 drivers
v0x18c6100_0 .net *"_ivl_74", 0 0, L_0x18cb7d0;  1 drivers
v0x18c61e0_0 .net *"_ivl_76", 0 0, L_0x18cb420;  1 drivers
v0x18c62c0_0 .net *"_ivl_78", 0 0, L_0x18cbb90;  1 drivers
v0x18c63a0_0 .net *"_ivl_8", 0 0, L_0x18c8f40;  1 drivers
v0x18c6480_0 .net *"_ivl_80", 0 0, L_0x18cbd50;  1 drivers
v0x18c6560_0 .net *"_ivl_82", 0 0, L_0x18cbe60;  1 drivers
v0x18c6640_0 .net *"_ivl_84", 0 0, L_0x18cc030;  1 drivers
v0x18c6720_0 .net *"_ivl_88", 0 0, L_0x18cc3c0;  1 drivers
v0x18c6800_0 .net *"_ivl_90", 0 0, L_0x18cc4d0;  1 drivers
v0x18c68e0_0 .net "a", 0 0, v0x18c3810_0;  alias, 1 drivers
v0x18c6980_0 .net "b", 0 0, v0x18c38b0_0;  alias, 1 drivers
v0x18c6a70_0 .net "c", 0 0, v0x18c3950_0;  alias, 1 drivers
v0x18c6b60_0 .net "d", 0 0, v0x18c3ac0_0;  alias, 1 drivers
v0x18c6c50_0 .net "out", 0 0, L_0x18cc760;  alias, 1 drivers
v0x18c6d10_0 .net "w1", 0 0, L_0x18c99f0;  1 drivers
v0x18c6dd0_0 .net "w2", 0 0, L_0x18ca4e0;  1 drivers
v0x18c6e90_0 .net "w3", 0 0, L_0x18caaf0;  1 drivers
v0x18c6f50_0 .net "w4", 0 0, L_0x18cc140;  1 drivers
S_0x18c70b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1875f20;
 .timescale -12 -12;
E_0x1889b50 .event anyedge, v0x18c7d60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18c7d60_0;
    %nor/r;
    %assign/vec4 v0x18c7d60_0, 0;
    %wait E_0x1889b50;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18c2d50;
T_3 ;
    %fork t_1, S_0x18c2ff0;
    %jmp t_0;
    .scope S_0x18c2ff0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18c3250_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18c3ac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18c3950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18c38b0_0, 0;
    %assign/vec4 v0x18c3810_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18729f0;
    %load/vec4 v0x18c3250_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x18c3250_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x18c3ac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18c3950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18c38b0_0, 0;
    %assign/vec4 v0x18c3810_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x188a000;
    %fork TD_tb.stim1.wavedrom_stop, S_0x18c3630;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1889db0;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x18c3810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18c38b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18c3950_0, 0;
    %assign/vec4 v0x18c3ac0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x18c2d50;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1875f20;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18c7a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18c7d60_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1875f20;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x18c7a40_0;
    %inv;
    %store/vec4 v0x18c7a40_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1875f20;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x18c3a20_0, v0x18c7ec0_0, v0x18c7860_0, v0x18c7900_0, v0x18c79a0_0, v0x18c7ae0_0, v0x18c7c20_0, v0x18c7b80_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1875f20;
T_7 ;
    %load/vec4 v0x18c7cc0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x18c7cc0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18c7cc0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x18c7cc0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18c7cc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18c7cc0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18c7cc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1875f20;
T_8 ;
    %wait E_0x1889db0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18c7cc0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18c7cc0_0, 4, 32;
    %load/vec4 v0x18c7e00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x18c7cc0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18c7cc0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18c7cc0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18c7cc0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x18c7c20_0;
    %load/vec4 v0x18c7c20_0;
    %load/vec4 v0x18c7b80_0;
    %xor;
    %load/vec4 v0x18c7c20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x18c7cc0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18c7cc0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x18c7cc0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18c7cc0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth1/human/kmap2/iter1/response3/top_module.sv";
