==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'block_mmult.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:32 . Memory (MB): peak = 1172.680 ; gain = 530.188 ; free physical = 1102 ; free virtual = 24282
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:32 . Memory (MB): peak = 1172.680 ; gain = 530.188 ; free physical = 1103 ; free virtual = 24283
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 1172.680 ; gain = 530.188 ; free physical = 1104 ; free virtual = 24284
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 1172.680 ; gain = 530.188 ; free physical = 1101 ; free virtual = 24283
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loadA' (block_mmult.cc:14) in function 'block_mmul' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'partialsum' (block_mmult.cc:25) in function 'block_mmul' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-3.1' (block_mmult.cc:28) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'writeoutput' (block_mmult.cc:54) in function 'block_mmul' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (block_mmult.cc:17) in function 'block_mmul' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (block_mmult.cc:28) in function 'block_mmul' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (block_mmult.cc:30) in function 'block_mmul' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (block_mmult.cc:56) in function 'block_mmul' completely with a factor of 20.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'ARows.V.a' (block_mmult.cc:4) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'BCols.V.a' (block_mmult.cc:5) .
INFO: [XFORM 203-101] Partitioning array 'A'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.a' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'AB' (block_mmult.cc:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.a.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ARows.V.a' (block_mmult.cc:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BCols.V.a' (block_mmult.cc:5) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:36 . Memory (MB): peak = 1172.680 ; gain = 530.188 ; free physical = 1068 ; free virtual = 24250
INFO: [HLS 200-472] Inferring partial write operation for 'A.0' (block_mmult.cc:18:17)
INFO: [HLS 200-472] Inferring partial write operation for 'AB[0]' (block_mmult.cc:31:17)
INFO: [HLS 200-472] Inferring partial write operation for 'AB[0]' (block_mmult.cc:23:43)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:38 . Memory (MB): peak = 1172.680 ; gain = 530.188 ; free physical = 1054 ; free virtual = 24236
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'block_mmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'block_mmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loadA'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'partialsum'.
WARNING: [SCHED 204-68] The II Violation in module 'block_mmul' (Loop: partialsum): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('AB_0_addr_1_write_ln31', block_mmult.cc:31) of variable 'add_ln31', block_mmult.cc:31 on array 'AB[0]', block_mmult.cc:23 and 'load' operation ('AB_0_load', block_mmult.cc:31) on array 'AB[0]', block_mmult.cc:23.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('AB_0_load_4', block_mmult.cc:31) on array 'AB[0]', block_mmult.cc:23 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'AB_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 20, Depth = 20.
INFO: [SCHED 204-61] Pipelining loop 'writeoutput'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('AB_0_load_22', block_mmult.cc:57) on array 'AB[0]', block_mmult.cc:23 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'AB_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 10, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 105.94 seconds; current allocated memory: 157.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.06 seconds; current allocated memory: 168.165 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'block_mmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_3' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_4' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_5' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_6' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_7' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_8' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_9' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_10' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_11' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_12' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_13' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_14' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_15' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_16' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_17' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_18' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_19' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_1' to 'ap_fifo'.
INFO==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'block_mmult.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1175.648 ; gain = 533.156 ; free physical = 1048 ; free virtual = 24237
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1175.648 ; gain = 533.156 ; free physical = 1048 ; free virtual = 24238
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1175.648 ; gain = 533.156 ; free physical = 1043 ; free virtual = 24234
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1175.648 ; gain = 533.156 ; free physical = 1041 ; free virtual = 24233
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loadA' (block_mmult.cc:14) in function 'block_mmul' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'partialsum' (block_mmult.cc:25) in function 'block_mmul' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'writeoutput' (block_mmult.cc:54) in function 'block_mmul' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (block_mmult.cc:17) in function 'block_mmul' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (block_mmult.cc:28) in function 'block_mmul' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (block_mmult.cc:30) in function 'block_mmul' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (block_mmult.cc:56) in function 'block_mmul' completely with a factor of 10.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'ARows.V.a' (block_mmult.cc:4) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'BCols.V.a' (block_mmult.cc:5) .
INFO: [XFORM 203-101] Partitioning array 'A'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.a' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'AB' (block_mmult.cc:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.a.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ARows.V.a' (block_mmult.cc:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BCols.V.a' (block_mmult.cc:5) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1175.648 ; gain = 533.156 ; free physical = 1017 ; free virtual = 24209
INFO: [HLS 200-472] Inferring partial write operation for 'A.0' (block_mmult.cc:18:17)
INFO: [HLS 200-472] Inferring partial write operation for 'AB[0]' (block_mmult.cc:31:17)
INFO: [HLS 200-472] Inferring partial write operation for 'AB[0]' (block_mmult.cc:23:43)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 1175.648 ; gain = 533.156 ; free physical = 1017 ; free virtual = 24209
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'block_mmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'block_mmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loadA'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'partialsum'.
WARNING: [SCHED 204-68] The II Violation in module 'block_mmul' (Loop: partialsum): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('AB_0_addr_1_write_ln31', block_mmult.cc:31) of variable 'add_ln31', block_mmult.cc:31 on array 'AB[0]', block_mmult.cc:23 and 'load' operation ('AB_0_load', block_mmult.cc:31) on array 'AB[0]', block_mmult.cc:23.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('AB_0_load_4', block_mmult.cc:31) on array 'AB[0]', block_mmult.cc:23 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'AB_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 10, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'writeoutput'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('abPartialSum_out_add_2_write_ln57', block_mmult.cc:57) of variable 'tmp_5', block_mmult.cc:57 on array 'abPartialSum_out' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'abPartialSum_out'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.14 seconds; current allocated memory: 133.259 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.89 seconds; current allocated memory: 136.790 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'block_mmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_3' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_4' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_5' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_6' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_7' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_8' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_9' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_3' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_4' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_5' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_6' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_7' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_8' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_9' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/abPartialSum_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/iteration' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'block_mmul' to 'ap_ctrl_hs'.
INFO==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'block_mmult.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1172.680 ; gain = 530.188 ; free physical = 1240 ; free virtual = 24459
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1172.680 ; gain = 530.188 ; free physical = 1240 ; free virtual = 24460
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1172.680 ; gain = 530.188 ; free physical = 1232 ; free virtual = 24452
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1172.680 ; gain = 530.188 ; free physical = 1233 ; free virtual = 24453
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loadA' (block_mmult.cc:14) in function 'block_mmul' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'partialsum' (block_mmult.cc:25) in function 'block_mmul' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'writeoutput' (block_mmult.cc:53) in function 'block_mmul' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (block_mmult.cc:17) in function 'block_mmul' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (block_mmult.cc:28) in function 'block_mmul' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (block_mmult.cc:29) in function 'block_mmul' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (block_mmult.cc:55) in function 'block_mmul' completely with a factor of 10.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'ARows.V.a' (block_mmult.cc:4) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'BCols.V.a' (block_mmult.cc:5) .
INFO: [XFORM 203-101] Partitioning array 'A'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.a' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'AB' (block_mmult.cc:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.a.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ARows.V.a' (block_mmult.cc:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BCols.V.a' (block_mmult.cc:5) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1172.680 ; gain = 530.188 ; free physical = 1198 ; free virtual = 24419
INFO: [HLS 200-472] Inferring partial write operation for 'A.0' (block_mmult.cc:18:17)
INFO: [HLS 200-472] Inferring partial write operation for 'AB[0]' (block_mmult.cc:30:17)
INFO: [HLS 200-472] Inferring partial write operation for 'AB[0]' (block_mmult.cc:23:43)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1172.680 ; gain = 530.188 ; free physical = 1197 ; free virtual = 24418
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'block_mmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'block_mmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loadA'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'partialsum'.
WARNING: [SCHED 204-68] The II Violation in module 'block_mmul' (Loop: partialsum): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('AB_0_addr_1_write_ln30', block_mmult.cc:30) of variable 'add_ln30', block_mmult.cc:30 on array 'AB[0]', block_mmult.cc:23 and 'load' operation ('AB_0_load', block_mmult.cc:30) on array 'AB[0]', block_mmult.cc:23.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('AB_0_load_4', block_mmult.cc:30) on array 'AB[0]', block_mmult.cc:23 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'AB_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 10, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'writeoutput'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('abPartialSum_out_add_2_write_ln56', block_mmult.cc:56) of variable 'tmp_5', block_mmult.cc:56 on array 'abPartialSum_out' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'abPartialSum_out'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.86 seconds; current allocated memory: 133.256 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.89 seconds; current allocated memory: 136.787 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'block_mmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_3' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_4' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_5' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_6' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_7' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_8' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_9' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_3' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_4' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_5' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_6' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_7' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_8' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_9' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/abPartialSum_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/iteration' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'block_mmul' to 'ap_ctrl_hs'.
INFO==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'block_mmult.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1172.680 ; gain = 530.188 ; free physical = 881 ; free virtual = 24189
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1172.680 ; gain = 530.188 ; free physical = 881 ; free virtual = 24189
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1172.680 ; gain = 530.188 ; free physical = 878 ; free virtual = 24187
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1172.680 ; gain = 530.188 ; free physical = 876 ; free virtual = 24185
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loadA' (block_mmult.cc:14) in function 'block_mmul' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'partialsum' (block_mmult.cc:25) in function 'block_mmul' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'writeoutput' (block_mmult.cc:53) in function 'block_mmul' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (block_mmult.cc:17) in function 'block_mmul' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (block_mmult.cc:28) in function 'block_mmul' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (block_mmult.cc:29) in function 'block_mmul' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (block_mmult.cc:55) in function 'block_mmul' completely with a factor of 10.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'ARows.V.a' (block_mmult.cc:4) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'BCols.V.a' (block_mmult.cc:5) .
INFO: [XFORM 203-101] Partitioning array 'A'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.a' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'AB' (block_mmult.cc:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.a.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ARows.V.a' (block_mmult.cc:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BCols.V.a' (block_mmult.cc:5) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1172.680 ; gain = 530.188 ; free physical = 852 ; free virtual = 24162
INFO: [HLS 200-472] Inferring partial write operation for 'A.0' (block_mmult.cc:18:17)
INFO: [HLS 200-472] Inferring partial write operation for 'AB[0]' (block_mmult.cc:30:17)
INFO: [HLS 200-472] Inferring partial write operation for 'AB[0]' (block_mmult.cc:23:43)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1172.680 ; gain = 530.188 ; free physical = 853 ; free virtual = 24162
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'block_mmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'block_mmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loadA'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'partialsum'.
WARNING: [SCHED 204-68] The II Violation in module 'block_mmul' (Loop: partialsum): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('AB_0_addr_1_write_ln30', block_mmult.cc:30) of variable 'add_ln30', block_mmult.cc:30 on array 'AB[0]', block_mmult.cc:23 and 'load' operation ('AB_0_load', block_mmult.cc:30) on array 'AB[0]', block_mmult.cc:23.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('AB_0_load_4', block_mmult.cc:30) on array 'AB[0]', block_mmult.cc:23 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'AB_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 10, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'writeoutput'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('abPartialSum_out_add_2_write_ln56', block_mmult.cc:56) of variable 'tmp_5', block_mmult.cc:56 on array 'abPartialSum_out' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'abPartialSum_out'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.46 seconds; current allocated memory: 133.257 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.87 seconds; current allocated memory: 136.788 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'block_mmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_3' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_4' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_5' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_6' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_7' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_8' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_9' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_3' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_4' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_5' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_6' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_7' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_8' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_9' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/abPartialSum_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/iteration' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'block_mmul' to 'ap_ctrl_hs'.
INFO: [SYN 201-210]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'block_mmult.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:04 ; elapsed = 00:02:08 . Memory (MB): peak = 1175.648 ; gain = 533.156 ; free physical = 1403 ; free virtual = 24700
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:04 ; elapsed = 00:02:08 . Memory (MB): peak = 1175.648 ; gain = 533.156 ; free physical = 1403 ; free virtual = 24701
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:05 ; elapsed = 00:02:09 . Memory (MB): peak = 1175.648 ; gain = 533.156 ; free physical = 1404 ; free virtual = 24701
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:05 ; elapsed = 00:02:09 . Memory (MB): peak = 1175.648 ; gain = 533.156 ; free physical = 1402 ; free virtual = 24700
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loadA' (block_mmult.cc:14) in function 'block_mmul' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'partialsum' (block_mmult.cc:25) in function 'block_mmul' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'writeoutput' (block_mmult.cc:53) in function 'block_mmul' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (block_mmult.cc:17) in function 'block_mmul' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (block_mmult.cc:28) in function 'block_mmul' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (block_mmult.cc:29) in function 'block_mmul' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (block_mmult.cc:55) in function 'block_mmul' completely with a factor of 10.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'ARows.V.a' (block_mmult.cc:4) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'BCols.V.a' (block_mmult.cc:5) .
INFO: [XFORM 203-101] Partitioning array 'A'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.a' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'AB' (block_mmult.cc:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.a.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ARows.V.a' (block_mmult.cc:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BCols.V.a' (block_mmult.cc:5) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:06 ; elapsed = 00:02:10 . Memory (MB): peak = 1175.648 ; gain = 533.156 ; free physical = 1372 ; free virtual = 24671
INFO: [HLS 200-472] Inferring partial write operation for 'A.0' (block_mmult.cc:18:17)
INFO: [HLS 200-472] Inferring partial write operation for 'AB[0]' (block_mmult.cc:30:17)
INFO: [HLS 200-472] Inferring partial write operation for 'AB[0]' (block_mmult.cc:23:43)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:07 ; elapsed = 00:02:10 . Memory (MB): peak = 1175.648 ; gain = 533.156 ; free physical = 1374 ; free virtual = 24673
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'block_mmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'block_mmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loadA'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'partialsum'.
WARNING: [SCHED 204-68] The II Violation in module 'block_mmul' (Loop: partialsum): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('AB_0_addr_1_write_ln30', block_mmult.cc:30) of variable 'add_ln30', block_mmult.cc:30 on array 'AB[0]', block_mmult.cc:23 and 'load' operation ('AB_0_load', block_mmult.cc:30) on array 'AB[0]', block_mmult.cc:23.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('AB_0_load_4', block_mmult.cc:30) on array 'AB[0]', block_mmult.cc:23 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'AB_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 10, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'writeoutput'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('abPartialSum_out_add_2_write_ln56', block_mmult.cc:56) of variable 'tmp_5', block_mmult.cc:56 on array 'abPartialSum_out' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'abPartialSum_out'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 134.05 seconds; current allocated memory: 133.231 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.87 seconds; current allocated memory: 136.763 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'block_mmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_3' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_4' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_5' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_6' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_7' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_8' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_9' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_3' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_4' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_5' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_6' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_7' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_8' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_9' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/abPartialSum_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/iteration' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'block_mmul' to 'ap_ctrl_hs'.
INFO==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'block_mmult.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1175.648 ; gain = 533.156 ; free physical = 1088 ; free virtual = 24385
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1175.648 ; gain = 533.156 ; free physical = 1089 ; free virtual = 24386
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1175.648 ; gain = 533.156 ; free physical = 1085 ; free virtual = 24383
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1175.648 ; gain = 533.156 ; free physical = 1083 ; free virtual = 24381
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loadA' (block_mmult.cc:14) in function 'block_mmul' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'partialsum' (block_mmult.cc:25) in function 'block_mmul' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'writeoutput' (block_mmult.cc:53) in function 'block_mmul' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (block_mmult.cc:17) in function 'block_mmul' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (block_mmult.cc:28) in function 'block_mmul' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (block_mmult.cc:29) in function 'block_mmul' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (block_mmult.cc:55) in function 'block_mmul' completely with a factor of 10.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'ARows.V.a' (block_mmult.cc:4) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'BCols.V.a' (block_mmult.cc:5) .
INFO: [XFORM 203-101] Partitioning array 'A'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.a' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'AB' (block_mmult.cc:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.a.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ARows.V.a' (block_mmult.cc:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BCols.V.a' (block_mmult.cc:5) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1175.648 ; gain = 533.156 ; free physical = 1056 ; free virtual = 24355
INFO: [HLS 200-472] Inferring partial write operation for 'A.0' (block_mmult.cc:18:17)
INFO: [HLS 200-472] Inferring partial write operation for 'AB[0]' (block_mmult.cc:30:17)
INFO: [HLS 200-472] Inferring partial write operation for 'AB[0]' (block_mmult.cc:23:43)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1175.648 ; gain = 533.156 ; free physical = 1054 ; free virtual = 24353
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'block_mmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'block_mmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loadA'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'partialsum'.
WARNING: [SCHED 204-68] The II Violation in module 'block_mmul' (Loop: partialsum): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('AB_0_addr_1_write_ln30', block_mmult.cc:30) of variable 'add_ln30', block_mmult.cc:30 on array 'AB[0]', block_mmult.cc:23 and 'load' operation ('AB_0_load', block_mmult.cc:30) on array 'AB[0]', block_mmult.cc:23.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('AB_0_load_4', block_mmult.cc:30) on array 'AB[0]', block_mmult.cc:23 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'AB_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 10, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'writeoutput'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('abPartialSum_out_add_2_write_ln56', block_mmult.cc:56) of variable 'tmp_5', block_mmult.cc:56 on array 'abPartialSum_out' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'abPartialSum_out'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.85 seconds; current allocated memory: 133.261 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.98 seconds; current allocated memory: 136.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'block_mmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_3' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_4' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_5' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_6' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_7' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_8' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/ARows_V_a_9' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_3' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_4' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_5' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_6' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_7' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_8' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/BCols_V_a_9' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/abPartialSum_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/iteration' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'block_mmul' to 'ap_ctrl_hs'.
INFO==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
