Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/near/VHDL/FullAdderDataFlow/TEST_FULL_ADDER_isim_beh.exe -prj /home/near/VHDL/FullAdderDataFlow/TEST_FULL_ADDER_beh.prj work.TEST_FULL_ADDER 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/near/VHDL/FullAdderDataFlow/FULL_ADDER.vhd" into library work
Parsing VHDL file "/home/near/VHDL/FullAdderDataFlow/TEST_FULL_ADDER.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95792 KB
Fuse CPU Usage: 970 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture data_flow of entity FULL_ADDER [full_adder_default]
Compiling architecture behavior of entity test_full_adder
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable /home/near/VHDL/FullAdderDataFlow/TEST_FULL_ADDER_isim_beh.exe
Fuse Memory Usage: 1185864 KB
Fuse CPU Usage: 990 ms
GCC CPU Usage: 510 ms
