============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = F:/ARMChina/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Illyasvial Von Einzb
   Run Date =   Fri Jul  5 02:19:00 2024

   Run on =     LAPTOP-4S5LNBPI
============================================================
RUN-1002 : start command "open_project SD-SDRAM-ISP-HDMI.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../import/ddr3-al_ip/SOFTFIFO.v
HDL-1007 : analyze verilog file ../../import/ddr3-al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL.v(92)
HDL-1007 : analyze verilog file ../../al_ip/PLL_hdmi.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL_hdmi.v(70)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/SerializerN_1_lvds.enc.vhd
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in encrypted_text(0)
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v(216)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v(208)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v(207)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in encrypted_text(0)
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v(216)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v(209)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v(211)
HDL-1007 : analyze verilog file ../../import/hdmi_top/hdmi_top.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/video_driver.v
HDL-1007 : analyze verilog file ../../import/sd_bmp_hdmi.v
HDL-1007 : undeclared symbol 'rd_vsync', assumed default net type 'wire' in ../../import/sd_bmp_hdmi.v(200)
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_ctrl_top.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_init.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_read.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_write.v
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../import/hdmi-rtl/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../import/hdmi-rtl/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../import/hdmi-rtl/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_cmd.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_cmd.v(46)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_cmd.v' in ../../import/DDR3-rtl/sdram_cmd.v(46)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_controller.v
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_ctrl.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_ctrl.v(19)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_ctrl.v' in ../../import/DDR3-rtl/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_data.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_data.v(13)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_data.v' in ../../import/DDR3-rtl/sdram_data.v(13)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_top.v
HDL-1007 : analyze verilog file ../../import/read_rawdata.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_include.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_debayer_l.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_awb_top.v
HDL-1007 : undeclared symbol 'video_de', assumed default net type 'wire' in ../../import/hdmi_top/ISP_awb_top.v(93)
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_cal_awb.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_static_awb.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_wb.v
RUN-1001 : Project manager successfully analyzed 36 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/SD-SDRAM-ISP-HDMI_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "read_sdc -ip SOFTFIFO ../../import/ddr3-al_ip/SOFTFIFO.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 9663676416000"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 11063835754496"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 17514876633088"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 9663676416000"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../sd_HDMI.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 9 view nodes, 88 trigger nets, 88 data nets.
KIT-1004 : Chipwatcher code = 0100100011101001
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/ARMChina/cw/ -file SD-SDRAM-ISP-HDMI_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file F:/ARMChina/cw\bus_det.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\bus_top.sv
HDL-1007 : analyze verilog file F:/ARMChina/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\cwc_top.sv
HDL-1007 : analyze verilog file F:/ARMChina/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\register.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\tap.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\trigger.sv
HDL-1007 : analyze verilog file SD-SDRAM-ISP-HDMI_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in SD-SDRAM-ISP-HDMI_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=9,BUS_DIN_NUM=88,BUS_CTRL_NUM=212,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100000,32'sb0100000,32'sb01000,32'sb01000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb0100100,32'sb01000100,32'sb01001100,32'sb01010100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb01011100,32'sb010100000,32'sb010110100,32'sb011001000}) in F:/ARMChina/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=234) in F:/ARMChina/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=234) in F:/ARMChina/cw\register.v(21)
HDL-1007 : elaborate module tap in F:/ARMChina/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=9,BUS_DIN_NUM=88,BUS_CTRL_NUM=212,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100000,32'sb0100000,32'sb01000,32'sb01000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb0100100,32'sb01000100,32'sb01001100,32'sb01010100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb01011100,32'sb010100000,32'sb010110100,32'sb011001000}) in F:/ARMChina/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=9,BUS_DIN_NUM=88,BUS_CTRL_NUM=212,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100000,32'sb0100000,32'sb01000,32'sb01000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb0100100,32'sb01000100,32'sb01001100,32'sb01010100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb01011100,32'sb010100000,32'sb010110100,32'sb011001000}) in F:/ARMChina/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in F:/ARMChina/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100000) in F:/ARMChina/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in F:/ARMChina/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in F:/ARMChina/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in F:/ARMChina/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "sd_bmp_hdmi"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=9,BUS_DIN_NUM=88,BUS_CTRL_NUM=212,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100000,32'sb0100000,32'sb01000,32'sb01000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb0100100,32'sb01000100,32'sb01001100,32'sb01010100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb01011100,32'sb010100000,32'sb010110100,32'sb011001000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=234)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=234)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=9,BUS_DIN_NUM=88,BUS_CTRL_NUM=212,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100000,32'sb0100000,32'sb01000,32'sb01000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb0100100,32'sb01000100,32'sb01001100,32'sb01010100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb01011100,32'sb010100000,32'sb010110100,32'sb011001000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=9,BUS_DIN_NUM=88,BUS_CTRL_NUM=212,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100000,32'sb0100000,32'sb01000,32'sb01000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb0100100,32'sb01000100,32'sb01001100,32'sb01010100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb01011100,32'sb010100000,32'sb010110100,32'sb011001000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model sd_bmp_hdmi
SYN-1032 : 6428/39 useful/useless nets, 4461/22 useful/useless insts
SYN-1016 : Merged 45 instances.
SYN-1032 : 5873/8 useful/useless nets, 5138/8 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 5857/16 useful/useless nets, 5126/12 useful/useless insts
SYN-1021 : Optimized 5 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 5 mux instances.
SYN-1015 : Optimize round 1, 688 better
SYN-1014 : Optimize round 2
SYN-1032 : 5289/75 useful/useless nets, 4558/80 useful/useless insts
SYN-1015 : Optimize round 2, 160 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.178136s wall, 0.781250s user + 0.109375s system = 0.890625s CPU (75.6%)

RUN-1004 : used memory is 179 MB, reserved memory is 145 MB, peak memory is 181 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 12 IOs to PADs
RUN-1002 : start command "update_pll_param -module sd_bmp_hdmi"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5298/172 useful/useless nets, 4586/91 useful/useless insts
SYN-1016 : Merged 8 instances.
SYN-2571 : Optimize after map_dsp, round 1, 271 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 84 instances.
SYN-2501 : Optimize round 1, 170 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 21 mux instances.
SYN-1016 : Merged 13 instances.
SYN-1032 : 6035/3 useful/useless nets, 5323/2 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 23082, tnet num: 6035, tinst num: 5322, tnode num: 30011, tedge num: 36075.
TMR-2508 : Levelizing timing graph completed, there are 85 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6035 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 382 (3.21), #lev = 7 (1.56)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 382 (3.21), #lev = 7 (1.56)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 838 instances into 382 LUTs, name keeping = 72%.
SYN-1001 : Packing model "sd_bmp_hdmi" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 649 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 224 adder to BLE ...
SYN-4008 : Packed 224 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  1.655024s wall, 1.140625s user + 0.031250s system = 1.171875s CPU (70.8%)

RUN-1004 : used memory is 189 MB, reserved memory is 158 MB, peak memory is 221 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.978488s wall, 2.000000s user + 0.187500s system = 2.187500s CPU (73.4%)

RUN-1004 : used memory is 189 MB, reserved memory is 158 MB, peak memory is 221 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref driven by BUFG (271 clock/control pins, 1 other pins).
SYN-4016 : Net u_clk_wiz_1/clk0_out driven by BUFG (58 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (485 clock/control pins, 0 other pins).
SYN-4027 : Net u_ddr3_top/clk_sdram is clkc1 of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw is clkc3 of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_sd_ctrl_top/u_sd_read/clk_ref_180deg is clkc4 of pll u_clk_wiz_0/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll u_clk_wiz_0/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_ddr3_top/u_sdram_fifo_ctrl/rdfifo/clkr is clkc1 of pll u_clk_wiz_1/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll u_clk_wiz_1/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll u_clk_wiz_1/pll_inst.
SYN-4024 : Net "u_sd_ctrl_top/u_sd_init/div_clk" drives clk pins.
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_clk_wiz_1/clk0_out as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/clk_sdram as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/u_sdram_fifo_ctrl/rdfifo/clkr as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw as clock net
SYN-4025 : Tag rtl::Net u_sd_ctrl_top/u_sd_init/div_clk as clock net
SYN-4025 : Tag rtl::Net u_sd_ctrl_top/u_sd_read/clk_ref_180deg as clock net
SYN-4026 : Tagged 9 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_sd_ctrl_top/u_sd_init/div_clk to drive 101 clock pins.
PHY-1001 : Populate physical database on model sd_bmp_hdmi.
RUN-1001 : There are total 4500 instances
RUN-0007 : 1756 luts, 2069 seqs, 385 mslices, 182 lslices, 71 pads, 26 brams, 2 dsps
RUN-1001 : There are total 5212 nets
RUN-1001 : 3211 nets have 2 pins
RUN-1001 : 1632 nets have [3 - 5] pins
RUN-1001 : 240 nets have [6 - 10] pins
RUN-1001 : 61 nets have [11 - 20] pins
RUN-1001 : 53 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     123     
RUN-1001 :   No   |  No   |  Yes  |     810     
RUN-1001 :   No   |  Yes  |  No   |     64      
RUN-1001 :   Yes  |  No   |  No   |     115     
RUN-1001 :   Yes  |  No   |  Yes  |     957     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    9    |  26   |     14     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 48
PHY-3001 : Initial placement ...
PHY-3001 : design contains 4498 instances, 1756 luts, 2069 seqs, 567 slices, 103 macros(567 instances: 385 mslices 182 lslices)
PHY-0007 : Cell area utilization is 14%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 21251, tnet num: 5210, tinst num: 4498, tnode num: 28509, tedge num: 34621.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5210 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.594922s wall, 0.468750s user + 0.031250s system = 0.500000s CPU (84.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.15728e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 4498.
PHY-3001 : End clustering;  0.000038s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 14%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 795240, overlap = 67.5
PHY-3002 : Step(2): len = 639479, overlap = 58.5
PHY-3002 : Step(3): len = 403044, overlap = 56.25
PHY-3002 : Step(4): len = 339997, overlap = 58.0938
PHY-3002 : Step(5): len = 289889, overlap = 67.6875
PHY-3002 : Step(6): len = 259251, overlap = 66.25
PHY-3002 : Step(7): len = 237577, overlap = 65.1562
PHY-3002 : Step(8): len = 213774, overlap = 75.875
PHY-3002 : Step(9): len = 197174, overlap = 74.875
PHY-3002 : Step(10): len = 176992, overlap = 75.5
PHY-3002 : Step(11): len = 168702, overlap = 74.5938
PHY-3002 : Step(12): len = 158420, overlap = 80.2188
PHY-3002 : Step(13): len = 150633, overlap = 79.4688
PHY-3002 : Step(14): len = 143004, overlap = 77
PHY-3002 : Step(15): len = 134483, overlap = 79.5312
PHY-3002 : Step(16): len = 129422, overlap = 80.1562
PHY-3002 : Step(17): len = 125382, overlap = 79.6562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.09313e-05
PHY-3002 : Step(18): len = 131732, overlap = 70.875
PHY-3002 : Step(19): len = 131751, overlap = 71.5
PHY-3002 : Step(20): len = 130906, overlap = 73.7188
PHY-3002 : Step(21): len = 131047, overlap = 57.9688
PHY-3002 : Step(22): len = 124715, overlap = 64.5938
PHY-3002 : Step(23): len = 122942, overlap = 64.7812
PHY-3002 : Step(24): len = 122287, overlap = 67.0312
PHY-3002 : Step(25): len = 120987, overlap = 66.9688
PHY-3002 : Step(26): len = 119974, overlap = 67.3125
PHY-3002 : Step(27): len = 118524, overlap = 71.9688
PHY-3002 : Step(28): len = 117470, overlap = 74.4375
PHY-3002 : Step(29): len = 115870, overlap = 69.5625
PHY-3002 : Step(30): len = 115492, overlap = 68.2188
PHY-3002 : Step(31): len = 114105, overlap = 73.3125
PHY-3002 : Step(32): len = 113250, overlap = 73.8438
PHY-3002 : Step(33): len = 110213, overlap = 74.875
PHY-3002 : Step(34): len = 108907, overlap = 79.625
PHY-3002 : Step(35): len = 107719, overlap = 89.3438
PHY-3002 : Step(36): len = 107441, overlap = 93.0625
PHY-3002 : Step(37): len = 107377, overlap = 88.5312
PHY-3002 : Step(38): len = 106472, overlap = 83.75
PHY-3002 : Step(39): len = 105617, overlap = 84.375
PHY-3002 : Step(40): len = 104806, overlap = 76.625
PHY-3002 : Step(41): len = 104480, overlap = 74.4688
PHY-3002 : Step(42): len = 103608, overlap = 72.0312
PHY-3002 : Step(43): len = 103237, overlap = 68
PHY-3002 : Step(44): len = 102783, overlap = 65.8125
PHY-3002 : Step(45): len = 102684, overlap = 77.4688
PHY-3002 : Step(46): len = 102144, overlap = 80.5
PHY-3002 : Step(47): len = 101727, overlap = 85.2812
PHY-3002 : Step(48): len = 100612, overlap = 91.125
PHY-3002 : Step(49): len = 100084, overlap = 86.25
PHY-3002 : Step(50): len = 100151, overlap = 81.1562
PHY-3002 : Step(51): len = 100250, overlap = 79.5625
PHY-3002 : Step(52): len = 100037, overlap = 79.1562
PHY-3002 : Step(53): len = 100056, overlap = 71.2812
PHY-3002 : Step(54): len = 99759.5, overlap = 73.0938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.18627e-05
PHY-3002 : Step(55): len = 100029, overlap = 77.625
PHY-3002 : Step(56): len = 100089, overlap = 77.4062
PHY-3002 : Step(57): len = 100056, overlap = 77.6562
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000123725
PHY-3002 : Step(58): len = 100233, overlap = 73.1562
PHY-3002 : Step(59): len = 100236, overlap = 73.0625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.030289s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (51.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 18%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5210 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.103808s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (75.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.55708e-06
PHY-3002 : Step(60): len = 112494, overlap = 112.844
PHY-3002 : Step(61): len = 112740, overlap = 113.406
PHY-3002 : Step(62): len = 110963, overlap = 117.031
PHY-3002 : Step(63): len = 110963, overlap = 117.031
PHY-3002 : Step(64): len = 110018, overlap = 119.031
PHY-3002 : Step(65): len = 109961, overlap = 119.375
PHY-3002 : Step(66): len = 109149, overlap = 118.469
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.11416e-06
PHY-3002 : Step(67): len = 108548, overlap = 119.156
PHY-3002 : Step(68): len = 108533, overlap = 119.719
PHY-3002 : Step(69): len = 108520, overlap = 119.781
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.42283e-05
PHY-3002 : Step(70): len = 108596, overlap = 119.594
PHY-3002 : Step(71): len = 108725, overlap = 119.125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.84567e-05
PHY-3002 : Step(72): len = 109209, overlap = 112.844
PHY-3002 : Step(73): len = 109574, overlap = 112.562
PHY-3002 : Step(74): len = 110236, overlap = 111.625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 18%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5210 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.100941s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (108.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.29841e-05
PHY-3002 : Step(75): len = 110099, overlap = 227.219
PHY-3002 : Step(76): len = 110299, overlap = 226.25
PHY-3002 : Step(77): len = 111031, overlap = 226.688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.59681e-05
PHY-3002 : Step(78): len = 113109, overlap = 213.656
PHY-3002 : Step(79): len = 114305, overlap = 207.219
PHY-3002 : Step(80): len = 119708, overlap = 170.625
PHY-3002 : Step(81): len = 122073, overlap = 155.094
PHY-3002 : Step(82): len = 119329, overlap = 151.062
PHY-3002 : Step(83): len = 119565, overlap = 151.094
PHY-3002 : Step(84): len = 118664, overlap = 144.469
PHY-3002 : Step(85): len = 118600, overlap = 144.531
PHY-3002 : Step(86): len = 117978, overlap = 137.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.19363e-05
PHY-3002 : Step(87): len = 117732, overlap = 137.062
PHY-3002 : Step(88): len = 117778, overlap = 137.219
PHY-3002 : Step(89): len = 118243, overlap = 142.781
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000103873
PHY-3002 : Step(90): len = 120371, overlap = 133.906
PHY-3002 : Step(91): len = 120957, overlap = 130.781
PHY-3002 : Step(92): len = 124123, overlap = 122.156
PHY-3002 : Step(93): len = 123975, overlap = 115.312
PHY-3002 : Step(94): len = 123818, overlap = 115.344
PHY-3002 : Step(95): len = 123593, overlap = 113.094
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000207745
PHY-3002 : Step(96): len = 123353, overlap = 106.281
PHY-3002 : Step(97): len = 123353, overlap = 106.281
PHY-3002 : Step(98): len = 123289, overlap = 102.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00041549
PHY-3002 : Step(99): len = 124856, overlap = 95.0938
PHY-3002 : Step(100): len = 125325, overlap = 95.125
PHY-3002 : Step(101): len = 126230, overlap = 88.4375
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 21251, tnet num: 5210, tinst num: 4498, tnode num: 28509, tedge num: 34621.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 281.47 peak overflow 4.84
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/5212.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 145888, over cnt = 631(1%), over = 2284, worst = 17
PHY-1001 : End global iterations;  0.264373s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (59.1%)

PHY-1001 : Congestion index: top1 = 49.14, top5 = 36.03, top10 = 29.07, top15 = 24.21.
PHY-1001 : End incremental global routing;  0.352939s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (57.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5210 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.132334s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (82.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.569451s wall, 0.328125s user + 0.031250s system = 0.359375s CPU (63.1%)

OPT-1001 : Current memory(MB): used = 271, reserve = 236, peak = 271.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3759/5212.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 145888, over cnt = 631(1%), over = 2284, worst = 17
PHY-1002 : len = 160648, over cnt = 366(1%), over = 823, worst = 15
PHY-1002 : len = 166192, over cnt = 166(0%), over = 348, worst = 13
PHY-1002 : len = 168312, over cnt = 94(0%), over = 194, worst = 13
PHY-1002 : len = 171064, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.320255s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (68.3%)

PHY-1001 : Congestion index: top1 = 43.25, top5 = 34.15, top10 = 28.89, top15 = 25.13.
OPT-1001 : End congestion update;  0.406631s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (57.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5210 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.103570s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (105.6%)

OPT-0007 : Start: WNS 999120 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.510413s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (67.3%)

OPT-1001 : Current memory(MB): used = 275, reserve = 240, peak = 275.
OPT-1001 : End physical optimization;  1.706746s wall, 1.203125s user + 0.031250s system = 1.234375s CPU (72.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1756 LUT to BLE ...
SYN-4008 : Packed 1756 LUT and 924 SEQ to BLE.
SYN-4003 : Packing 1145 remaining SEQ's ...
SYN-4005 : Packed 611 SEQ with LUT/SLICE
SYN-4006 : 310 single LUT's are left
SYN-4006 : 534 single SEQ's are left
SYN-4011 : Packing model "sd_bmp_hdmi" (AL_USER_NORMAL) with 2290/3125 primitive instances ...
PHY-3001 : End packing;  0.178063s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (96.5%)

PHY-1001 : Populate physical database on model sd_bmp_hdmi.
RUN-1001 : There are total 1894 instances
RUN-1001 : 893 mslices, 893 lslices, 71 pads, 26 brams, 2 dsps
RUN-1001 : There are total 4404 nets
RUN-1001 : 2477 nets have 2 pins
RUN-1001 : 1545 nets have [3 - 5] pins
RUN-1001 : 261 nets have [6 - 10] pins
RUN-1001 : 58 nets have [11 - 20] pins
RUN-1001 : 51 nets have [21 - 99] pins
RUN-1001 : 12 nets have 100+ pins
PHY-3001 : design contains 1892 instances, 1786 slices, 103 macros(567 instances: 385 mslices 182 lslices)
PHY-3001 : Cell area utilization is 22%
PHY-3001 : After packing: Len = 128209, Over = 132.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 22%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 17393, tnet num: 4402, tinst num: 1892, tnode num: 22440, tedge num: 29742.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4402 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.696450s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (85.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.73708e-05
PHY-3002 : Step(102): len = 125980, overlap = 133
PHY-3002 : Step(103): len = 125117, overlap = 134
PHY-3002 : Step(104): len = 123680, overlap = 141.75
PHY-3002 : Step(105): len = 122065, overlap = 142.25
PHY-3002 : Step(106): len = 121458, overlap = 142.5
PHY-3002 : Step(107): len = 120894, overlap = 145
PHY-3002 : Step(108): len = 120208, overlap = 146.5
PHY-3002 : Step(109): len = 119941, overlap = 147.5
PHY-3002 : Step(110): len = 119439, overlap = 144.75
PHY-3002 : Step(111): len = 119520, overlap = 143.5
PHY-3002 : Step(112): len = 118993, overlap = 143.5
PHY-3002 : Step(113): len = 118812, overlap = 140.75
PHY-3002 : Step(114): len = 118891, overlap = 136
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.47416e-05
PHY-3002 : Step(115): len = 119526, overlap = 135
PHY-3002 : Step(116): len = 120453, overlap = 132.75
PHY-3002 : Step(117): len = 121946, overlap = 127
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.94831e-05
PHY-3002 : Step(118): len = 125255, overlap = 114.5
PHY-3002 : Step(119): len = 127193, overlap = 109.25
PHY-3002 : Step(120): len = 130278, overlap = 102
PHY-3002 : Step(121): len = 130777, overlap = 95.5
PHY-3002 : Step(122): len = 131025, overlap = 96.75
PHY-3002 : Step(123): len = 131069, overlap = 97
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.536143s wall, 0.046875s user + 0.093750s system = 0.140625s CPU (26.2%)

PHY-3001 : Trial Legalized: Len = 161067
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 22%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4402 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.089114s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (70.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000190097
PHY-3002 : Step(124): len = 151018, overlap = 12.5
PHY-3002 : Step(125): len = 144596, overlap = 30.5
PHY-3002 : Step(126): len = 141198, overlap = 39.5
PHY-3002 : Step(127): len = 139574, overlap = 42.75
PHY-3002 : Step(128): len = 138390, overlap = 45.25
PHY-3002 : Step(129): len = 137737, overlap = 44.5
PHY-3002 : Step(130): len = 137357, overlap = 48.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000380194
PHY-3002 : Step(131): len = 139221, overlap = 45
PHY-3002 : Step(132): len = 139859, overlap = 44.75
PHY-3002 : Step(133): len = 140305, overlap = 42.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000760388
PHY-3002 : Step(134): len = 141352, overlap = 41.5
PHY-3002 : Step(135): len = 141471, overlap = 42.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007144s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 152856, Over = 0
PHY-3001 : Spreading special nets. 62 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.018171s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (86.0%)

PHY-3001 : 92 instances has been re-located, deltaX = 35, deltaY = 60, maxDist = 2.
PHY-3001 : Final: Len = 155139, Over = 0
PHY-3001 : BANK 6 DIFFRESISTOR:NONE VOD:350M VCM:1.2
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 17393, tnet num: 4402, tinst num: 1893, tnode num: 22440, tedge num: 29742.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 54/4404.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 181256, over cnt = 471(1%), over = 797, worst = 6
PHY-1002 : len = 184520, over cnt = 269(0%), over = 391, worst = 5
PHY-1002 : len = 187864, over cnt = 86(0%), over = 108, worst = 5
PHY-1002 : len = 188128, over cnt = 71(0%), over = 89, worst = 3
PHY-1002 : len = 189352, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.439321s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (42.7%)

PHY-1001 : Congestion index: top1 = 36.34, top5 = 29.84, top10 = 26.05, top15 = 23.60.
PHY-1001 : End incremental global routing;  0.549918s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (51.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 4402 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.116559s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (80.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.743886s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (60.9%)

OPT-1001 : Current memory(MB): used = 280, reserve = 246, peak = 280.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3829/4404.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 189352, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.020432s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 36.34, top5 = 29.84, top10 = 26.05, top15 = 23.60.
OPT-1001 : End congestion update;  0.113962s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (68.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4402 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.097117s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (80.4%)

OPT-0007 : Start: WNS 998995 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.211272s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (74.0%)

OPT-1001 : Current memory(MB): used = 282, reserve = 247, peak = 282.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4402 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.086972s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (125.8%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3829/4404.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 189352, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.018168s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (86.0%)

PHY-1001 : Congestion index: top1 = 36.34, top5 = 29.84, top10 = 26.05, top15 = 23.60.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4402 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.087176s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (35.8%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 998995 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 35.862069
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  1.897671s wall, 1.312500s user + 0.031250s system = 1.343750s CPU (70.8%)

RUN-1003 : finish command "place" in  11.312966s wall, 7.203125s user + 2.062500s system = 9.265625s CPU (81.9%)

RUN-1004 : used memory is 263 MB, reserved memory is 228 MB, peak memory is 282 MB
RUN-1002 : start command "export_db SD-SDRAM-ISP-HDMI_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 1895 instances
RUN-1001 : 893 mslices, 893 lslices, 71 pads, 26 brams, 2 dsps
RUN-1001 : There are total 4404 nets
RUN-1001 : 2477 nets have 2 pins
RUN-1001 : 1545 nets have [3 - 5] pins
RUN-1001 : 261 nets have [6 - 10] pins
RUN-1001 : 58 nets have [11 - 20] pins
RUN-1001 : 51 nets have [21 - 99] pins
RUN-1001 : 12 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 17393, tnet num: 4402, tinst num: 1893, tnode num: 22440, tedge num: 29742.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 893 mslices, 893 lslices, 71 pads, 26 brams, 2 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4402 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 180608, over cnt = 478(1%), over = 807, worst = 6
PHY-1002 : len = 183992, over cnt = 271(0%), over = 390, worst = 5
PHY-1002 : len = 187432, over cnt = 77(0%), over = 100, worst = 5
PHY-1002 : len = 188744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.413978s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (30.2%)

PHY-1001 : Congestion index: top1 = 36.62, top5 = 29.80, top10 = 26.11, top15 = 23.66.
PHY-1001 : End global routing;  0.519627s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (36.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 314, reserve = 281, peak = 315.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/rdfifo/clkr will be routed on clock mesh
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 566, reserve = 536, peak = 566.
PHY-1001 : End build detailed router design. 3.413701s wall, 2.484375s user + 0.093750s system = 2.578125s CPU (75.5%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 64368, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 2.927338s wall, 2.656250s user + 0.000000s system = 2.656250s CPU (90.7%)

PHY-1001 : Current memory(MB): used = 598, reserve = 570, peak = 598.
PHY-1001 : End phase 1; 2.932643s wall, 2.656250s user + 0.000000s system = 2.656250s CPU (90.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 89% nets.
PHY-1022 : len = 532568, over cnt = 146(0%), over = 146, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 600, reserve = 571, peak = 600.
PHY-1001 : End initial routed; 6.025095s wall, 4.265625s user + 0.046875s system = 4.312500s CPU (71.6%)

PHY-1001 : Update timing.....
PHY-1001 : 0/3926(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.343    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.785595s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (85.5%)

PHY-1001 : Current memory(MB): used = 606, reserve = 577, peak = 606.
PHY-1001 : End phase 2; 6.810832s wall, 4.937500s user + 0.046875s system = 4.984375s CPU (73.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 532568, over cnt = 146(0%), over = 146, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.017818s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (87.7%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 527088, over cnt = 31(0%), over = 31, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.253868s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (67.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 527200, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.061788s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (25.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 526976, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.043547s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (35.9%)

PHY-1001 : Update timing.....
PHY-1001 : 0/3926(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.343    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.817003s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (88.0%)

PHY-1001 : Commit to database.....
PHY-1001 : 37 feed throughs used by 22 nets
PHY-1001 : End commit to database; 0.464913s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (63.9%)

PHY-1001 : Current memory(MB): used = 635, reserve = 606, peak = 635.
PHY-1001 : End phase 3; 1.815546s wall, 1.390625s user + 0.000000s system = 1.390625s CPU (76.6%)

PHY-1003 : Routed, final wirelength = 526976
PHY-1001 : Current memory(MB): used = 636, reserve = 608, peak = 636.
PHY-1001 : End export database. 0.017063s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  15.228121s wall, 11.703125s user + 0.140625s system = 11.843750s CPU (77.8%)

RUN-1003 : finish command "route" in  16.525579s wall, 12.390625s user + 0.140625s system = 12.531250s CPU (75.8%)

RUN-1004 : used memory is 606 MB, reserved memory is 578 MB, peak memory is 636 MB
RUN-1002 : start command "report_area -io_info -file SD-SDRAM-ISP-HDMI_phy.area"
RUN-1001 : standard
***Report Model: sd_bmp_hdmi Device: EG4S20BG256***

IO Statistics
#IO                        12
  #input                    5
  #output                   7
  #inout                    0

Utilization Statistics
#lut                     2911   out of  19600   14.85%
#reg                     2084   out of  19600   10.63%
#le                      3445
  #lut only              1361   out of   3445   39.51%
  #reg only               534   out of   3445   15.50%
  #lut&reg               1550   out of   3445   44.99%
#dsp                        2   out of     29    6.90%
#bram                      24   out of     64   37.50%
  #bram9k                  24
  #fifo9k                   0
#bram32k                    2   out of     16   12.50%
#pad                       16   out of    188    8.51%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       4   out of     16   25.00%

Clock Resource Statistics
Index     ClockNet                                    Type               DriverType         Driver                                          Fanout
#1        u_ddr3_top/u_sdram_fifo_ctrl/rdfifo/clkr    GCLK               pll                u_clk_wiz_1/pll_inst.clkc1                      421
#2        config_inst_syn_9                           GCLK               config             config_inst.jtck                                262
#3        u_clk_wiz_0/clk0_buf                        GCLK               pll                u_clk_wiz_0/pll_inst.clkc0                      169
#4        u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw    GCLK               pll                u_clk_wiz_0/pll_inst.clkc3                      155
#5        sys_clk_dup_1                               GCLK               io                 sys_clk_syn_2.di                                115
#6        u_sd_ctrl_top/u_sd_init/div_clk             GCLK               lslice             u_sd_ctrl_top/u_sd_init/div_clk_reg_syn_9.q0    65
#7        u_clk_wiz_1/clk0_buf                        GCLK               pll                u_clk_wiz_1/pll_inst.clkc0                      35
#8        u_sd_ctrl_top/u_sd_read/clk_ref_180deg      GCLK               pll                u_clk_wiz_0/pll_inst.clkc4                      23
#9        u_ddr3_top/clk_sdram                        GCLK               pll                u_clk_wiz_0/pll_inst.clkc1                      0


Detailed IO Report

        Name           Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
       sd_miso           INPUT        D14        LVCMOS33          N/A          PULLUP      NONE    
   switch_video[1]       INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
   switch_video[0]       INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       sys_clk           INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
      sys_rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
       sd_clk           OUTPUT        F15        LVCMOS33           8            NONE       NONE    
        sd_cs           OUTPUT        F13        LVCMOS33           8            NONE       NONE    
       sd_mosi          OUTPUT        F14        LVCMOS33           8            NONE       NONE    
     tmds_clk_p         OUTPUT         P1         LVDS33           NA            NONE      ODDRX1   
    tmds_clk_p(n)       OUTPUT         R1         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[2]       OUTPUT         J3         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[2](n)     OUTPUT         J4         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[1]       OUTPUT         P4         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[1](n)     OUTPUT         N4         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[0]       OUTPUT         N1         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[0](n)     OUTPUT         M1         LVDS33           NA            NONE      ODDRX1   
       dq[23]            INPUT        S31        LVCMOS25           8           PULLUP      NONE    
       dq[22]            INPUT        S32        LVCMOS25           8           PULLUP      NONE    
       dq[21]            INPUT        S35        LVCMOS25           8           PULLUP      NONE    
       dq[20]            INPUT        S36        LVCMOS25           8           PULLUP      NONE    
       dq[19]            INPUT        S37        LVCMOS25           8           PULLUP      NONE    
       dq[18]            INPUT        S38        LVCMOS25           8           PULLUP      NONE    
       dq[17]            INPUT        S41        LVCMOS25           8           PULLUP      NONE    
       dq[16]            INPUT        S42        LVCMOS25           8           PULLUP      NONE    
       dq[31]            INPUT        S48        LVCMOS25           8           PULLUP      NONE    
       dq[30]            INPUT        S49        LVCMOS25           8           PULLUP      NONE    
       dq[29]            INPUT        S52        LVCMOS25           8           PULLUP      NONE    
       dq[28]            INPUT        S53        LVCMOS25           8           PULLUP      NONE    
       dq[27]            INPUT        S54        LVCMOS25           8           PULLUP      NONE    
       dq[26]            INPUT        S55        LVCMOS25           8           PULLUP      NONE    
       dq[25]            INPUT        S58        LVCMOS25           8           PULLUP      NONE    
       dq[24]            INPUT        S59        LVCMOS25           8           PULLUP      NONE    
         dm0            OUTPUT        S14        LVCMOS25           8            NONE       NONE    
         cke            OUTPUT        S18        LVCMOS25           8            NONE       OREG    
        we_n            OUTPUT        S19        LVCMOS25           8            NONE       OREG    
        cas_n           OUTPUT        S20        LVCMOS25           8            NONE       OREG    
        ras_n           OUTPUT        S21        LVCMOS25           8            NONE       OREG    
        cs_n            OUTPUT        S22        LVCMOS25           8            NONE       OREG    
       addr[9]          OUTPUT        S23        LVCMOS25           8            NONE       OREG    
       addr[8]          OUTPUT        S24        LVCMOS25           8            NONE       OREG    
       addr[7]          OUTPUT        S25        LVCMOS25           8            NONE       OREG    
       addr[6]          OUTPUT        S26        LVCMOS25           8            NONE       OREG    
       addr[5]          OUTPUT        S27        LVCMOS25           8            NONE       OREG    
       addr[4]          OUTPUT        S28        LVCMOS25           8            NONE       OREG    
         dm2            OUTPUT        S29        LVCMOS25           8            NONE       NONE    
         dm3            OUTPUT        S61        LVCMOS25           8            NONE       NONE    
       addr[3]          OUTPUT        S64        LVCMOS25           8            NONE       OREG    
       addr[2]          OUTPUT        S65        LVCMOS25           8            NONE       OREG    
       addr[1]          OUTPUT        S66        LVCMOS25           8            NONE       OREG    
       addr[0]          OUTPUT        S67        LVCMOS25           8            NONE       OREG    
      addr[10]          OUTPUT        S68        LVCMOS25           8            NONE       OREG    
        ba[0]           OUTPUT        S69        LVCMOS25           8            NONE       OREG    
        ba[1]           OUTPUT        S70        LVCMOS25           8            NONE       OREG    
         clk            OUTPUT        S73        LVCMOS25           8            NONE       NONE    
         dm1            OUTPUT        S76        LVCMOS25           8            NONE       NONE    
        dq[0]            INOUT         S1        LVCMOS25           8           PULLUP      IREG    
        dq[6]            INOUT        S11        LVCMOS25           8           PULLUP      IREG    
        dq[7]            INOUT        S12        LVCMOS25           8           PULLUP      IREG    
        dq[1]            INOUT         S2        LVCMOS25           8           PULLUP      IREG    
        dq[2]            INOUT         S5        LVCMOS25           8           PULLUP      IREG    
        dq[3]            INOUT         S6        LVCMOS25           8           PULLUP      IREG    
        dq[4]            INOUT         S7        LVCMOS25           8           PULLUP      IREG    
        dq[8]            INOUT        S78        LVCMOS25           8           PULLUP      IREG    
        dq[9]            INOUT        S79        LVCMOS25           8           PULLUP      IREG    
        dq[5]            INOUT         S8        LVCMOS25           8           PULLUP      IREG    
       dq[10]            INOUT        S82        LVCMOS25           8           PULLUP      IREG    
       dq[11]            INOUT        S83        LVCMOS25           8           PULLUP      IREG    
       dq[12]            INOUT        S84        LVCMOS25           8           PULLUP      IREG    
       dq[13]            INOUT        S85        LVCMOS25           8           PULLUP      IREG    
       dq[14]            INOUT        S88        LVCMOS25           8           PULLUP      IREG    
       dq[15]            INOUT        S89        LVCMOS25           8           PULLUP      IREG    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |sd_bmp_hdmi                                |3445   |2344    |567     |2088    |26      |2       |
|  u_clk_wiz_0                       |PLL                                        |0      |0       |0       |0       |0       |0       |
|  u_clk_wiz_1                       |PLL_hdmi                                   |0      |0       |0       |0       |0       |0       |
|  u_ddr3_top                        |ddr3_top1                                  |558    |356     |100     |348     |2       |0       |
|    physica_sdram                   |SDRAM                                      |0      |0       |0       |0       |0       |0       |
|    u_sdram_controller              |sdram_controller                           |194    |135     |40      |85      |0       |0       |
|      u_sdram_cmd                   |sdram_cmd                                  |26     |26      |0       |16      |0       |0       |
|      u_sdram_ctrl                  |sdram_ctrl                                 |151    |108     |40      |52      |0       |0       |
|      u_sdram_data                  |sdram_data                                 |17     |1       |0       |17      |0       |0       |
|    u_sdram_fifo_ctrl               |sdram_fifo_ctrl                            |364    |221     |60      |263     |2       |0       |
|      rdfifo                        |SOFTFIFO                                   |136    |88      |18      |109     |1       |0       |
|        ram_inst                    |ram_infer_SOFTFIFO                         |6      |0       |0       |6       |1       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |44     |27      |0       |44      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |32     |25      |0       |32      |0       |0       |
|      wrfifo                        |SOFTFIFO                                   |144    |74      |18      |118     |1       |0       |
|        ram_inst                    |ram_infer_SOFTFIFO                         |16     |0       |0       |16      |1       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |41     |20      |0       |41      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |33     |21      |0       |33      |0       |0       |
|  u_hdmi_top                        |hdmi_top1                                  |1309   |979     |209     |724     |4       |2       |
|    awb                             |ISP_awb_top                                |595    |485     |52      |391     |0       |2       |
|      cal_awb                       |alg_awb                                    |381    |347     |34      |214     |0       |0       |
|        div_bgain                   |shift_div                                  |347    |326     |21      |206     |0       |0       |
|      stat                          |isp_stat_awb                               |187    |111     |18      |152     |0       |0       |
|      wb                            |isp_wb                                     |27     |27      |0       |25      |0       |2       |
|    debayer_l                       |isp_demosaic_l                             |202    |114     |42      |128     |4       |0       |
|      linebuffer                    |shift_register                             |57     |41      |16      |23      |4       |0       |
|        gen_ram_inst[0]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|        gen_ram_inst[1]$u_ram       |simple_dp_ram                              |6      |6       |0       |3       |2       |0       |
|    u3_hdmi_tx                      |hdmi_tx                                    |365    |294     |54      |175     |0       |0       |
|      Inst_DVITransmitter           |DVITransmitter                             |365    |294     |54      |175     |0       |0       |
|        Inst_TMDSEncoder_blue       |TMDSEncoder                                |111    |90      |18      |44      |0       |0       |
|        Inst_TMDSEncoder_green      |TMDSEncoder                                |105    |87      |18      |46      |0       |0       |
|        Inst_TMDSEncoder_red        |TMDSEncoder                                |98     |80      |18      |34      |0       |0       |
|        Inst_blue_serializer_10_1   |Serial_N_1_lvds_dat                        |19     |15      |0       |19      |0       |0       |
|        Inst_clk_serializer_10_1    |Serial_N_1_lvds                            |5      |2       |0       |5       |0       |0       |
|        Inst_green_serializer_10_1  |Serial_N_1_lvds_dat                        |13     |8       |0       |13      |0       |0       |
|        Inst_red_serializer_10_1    |Serial_N_1_lvds_dat                        |14     |12      |0       |14      |0       |0       |
|    u_video_driver                  |video_driver                               |147    |86      |61      |30      |0       |0       |
|  u_sd_ctrl_top                     |sd_ctrl_top                                |376    |259     |49      |219     |0       |0       |
|    u_sd_init                       |sd_init                                    |228    |156     |32      |111     |0       |0       |
|    u_sd_read                       |sd_read                                    |148    |103     |17      |108     |0       |0       |
|  u_sd_read_photo                   |read_rawdata                               |269    |203     |58      |145     |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                             |927    |541     |151     |647     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                    |927    |541     |151     |647     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                |469    |259     |0       |469     |0       |0       |
|        reg_inst                    |register                                   |466    |256     |0       |466     |0       |0       |
|        tap_inst                    |tap                                        |3      |3       |0       |3       |0       |0       |
|      trigger_inst                  |trigger                                    |458    |282     |151     |178     |0       |0       |
|        bus_inst                    |bus_top                                    |255    |146     |94      |81      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det                                    |4      |4       |0       |4       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                                    |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det                                    |92     |54      |34      |28      |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes |bus_det                                    |98     |55      |34      |33      |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes |bus_det                                    |25     |15      |10      |9       |0       |0       |
|          BUS_DETECTOR[7]$bus_nodes |bus_det                                    |20     |10      |10      |0       |0       |0       |
|          BUS_DETECTOR[8]$bus_nodes |bus_det                                    |14     |6       |6       |5       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                   |109    |80      |29      |57      |0       |0       |
+-------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       2464  
    #2          2       784   
    #3          3       587   
    #4          4       174   
    #5        5-10      272   
    #6        11-50      82   
    #7       51-100      13   
    #8       101-500     5    
  Average     2.68            

RUN-1002 : start command "export_db SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 17393, tnet num: 4402, tinst num: 1893, tnode num: 22440, tedge num: 29742.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file SD-SDRAM-ISP-HDMI_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 4402 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 9 (9 unconstrainted).
TMR-5009 WARNING: No clock constraint on 9 clock net(s): 
		config_inst_syn_10
		sys_clk_dup_1
		u_clk_wiz_1/clk0_out
		u_ddr3_top/clk_sdram
		u_ddr3_top/u_sdram_fifo_ctrl/clk_ref
		u_ddr3_top/u_sdram_fifo_ctrl/rdfifo/clkr
		u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw
		u_sd_ctrl_top/u_sd_init/div_clk_syn_4
		u_sd_ctrl_top/u_sd_read/clk_ref_180deg
USR-6122 CRITICAL-WARNING: No clock constraint on PLL u_clk_wiz_0/pll_inst
USR-6122 CRITICAL-WARNING: No clock constraint on PLL u_clk_wiz_1/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in SD-SDRAM-ISP-HDMI_phy.timing, timing summary in SD-SDRAM-ISP-HDMI_phy.tsm.
RUN-1002 : start command "export_bid SD-SDRAM-ISP-HDMI_inst.bid"
PRG-1000 : <!-- HMAC is: 2c96a9337c1d0d3d0fabafa86bfc2079f26be2786300258f4f4af1399b8f63ee -->
RUN-1002 : start command "bitgen -bit SD-SDRAM-ISP-HDMI.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 1893
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 4404, pip num: 40322
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 37
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 2044 valid insts, and 114396 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100100010100100011101001
BIT-1004 : PLL setting string = 0110
BIT-1004 : Generate bits file SD-SDRAM-ISP-HDMI.bit.
RUN-1003 : finish command "bitgen -bit SD-SDRAM-ISP-HDMI.bit" in  3.981547s wall, 16.421875s user + 0.296875s system = 16.718750s CPU (419.9%)

RUN-1004 : used memory is 646 MB, reserved memory is 618 MB, peak memory is 791 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240705_021900.log"
