
/*******************************************************************
*
* CAUTION: This file is automatically generated by libgen.
* Version: Xilinx EDK 14.7 EDK_P.20131013
* DO NOT EDIT.
*
* Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

* 
* Description: Driver configuration
*
*******************************************************************/

#include "xparameters.h"
#include "rtephyseng_plbw.h"

/*
* The configuration table for devices
*/

RTEPHYSENG_PLBW_Config RTEPHYSENG_PLBW_ConfigTable[] =
{
	{
		XPAR_RTEPHYSENG_PLBW_0_XC_VERSION,
		XPAR_RTEPHYSENG_PLBW_0_XC_CREATE,
		XPAR_RTEPHYSENG_PLBW_0_XC_RELEASE,
		XPAR_RTEPHYSENG_PLBW_0_XC_OPEN,
		XPAR_RTEPHYSENG_PLBW_0_XC_CLOSE,
		XPAR_RTEPHYSENG_PLBW_0_XC_READ,
		XPAR_RTEPHYSENG_PLBW_0_XC_WRITE,
		XPAR_RTEPHYSENG_PLBW_0_XC_GET_SHMEM,
		XPAR_RTEPHYSENG_PLBW_0_MEMMAP_ESP_STATUS_REG,
		XPAR_RTEPHYSENG_PLBW_0_MEMMAP_ESP_STATUS_REG_N_BITS,
		XPAR_RTEPHYSENG_PLBW_0_MEMMAP_ESP_STATUS_REG_BIN_PT,
		XPAR_RTEPHYSENG_PLBW_0_MEMMAP_E1_TEMPLATE_ACC_REG,
		XPAR_RTEPHYSENG_PLBW_0_MEMMAP_E1_TEMPLATE_ACC_REG_N_BITS,
		XPAR_RTEPHYSENG_PLBW_0_MEMMAP_E1_TEMPLATE_ACC_REG_BIN_PT,
		XPAR_RTEPHYSENG_PLBW_0_MEMMAP_E1_FILTER_OUT_REG,
		XPAR_RTEPHYSENG_PLBW_0_MEMMAP_E1_FILTER_OUT_REG_N_BITS,
		XPAR_RTEPHYSENG_PLBW_0_MEMMAP_E1_FILTER_OUT_REG_BIN_PT,
		XPAR_RTEPHYSENG_PLBW_0_MEMMAP_ESP_CONTOL_REG,
		XPAR_RTEPHYSENG_PLBW_0_MEMMAP_ESP_CONTOL_REG_N_BITS,
		XPAR_RTEPHYSENG_PLBW_0_MEMMAP_ESP_CONTOL_REG_BIN_PT,
		XPAR_RTEPHYSENG_PLBW_0_MEMMAP_DTOA1_DATA_REGB,
		XPAR_RTEPHYSENG_PLBW_0_MEMMAP_DTOA1_DATA_REGB_N_BITS,
		XPAR_RTEPHYSENG_PLBW_0_MEMMAP_DTOA1_DATA_REGB_BIN_PT,
		XPAR_RTEPHYSENG_PLBW_0_MEMMAP_DTOA1_DATA_REGA,
		XPAR_RTEPHYSENG_PLBW_0_MEMMAP_DTOA1_DATA_REGA_N_BITS,
		XPAR_RTEPHYSENG_PLBW_0_MEMMAP_DTOA1_DATA_REGA_BIN_PT,
		XPAR_RTEPHYSENG_PLBW_0_MEMMAP_DTOA0_DATA_REGB,
		XPAR_RTEPHYSENG_PLBW_0_MEMMAP_DTOA0_DATA_REGB_N_BITS,
		XPAR_RTEPHYSENG_PLBW_0_MEMMAP_DTOA0_DATA_REGB_BIN_PT,
		XPAR_RTEPHYSENG_PLBW_0_MEMMAP_DTOA0_DATA_REGA,
		XPAR_RTEPHYSENG_PLBW_0_MEMMAP_DTOA0_DATA_REGA_N_BITS,
		XPAR_RTEPHYSENG_PLBW_0_MEMMAP_DTOA0_DATA_REGA_BIN_PT,
		XPAR_RTEPHYSENG_PLBW_0_MEMMAP_E1_DECIMATION,
		XPAR_RTEPHYSENG_PLBW_0_MEMMAP_E1_DECIMATION_N_BITS,
		XPAR_RTEPHYSENG_PLBW_0_MEMMAP_E1_DECIMATION_BIN_PT,
		XPAR_RTEPHYSENG_PLBW_0_MEMMAP_E1_FILTER_LENGTH,
		XPAR_RTEPHYSENG_PLBW_0_MEMMAP_E1_FILTER_LENGTH_N_BITS,
		XPAR_RTEPHYSENG_PLBW_0_MEMMAP_E1_FILTER_LENGTH_BIN_PT,
		XPAR_RTEPHYSENG_PLBW_0_MEMMAP_E1_TEMPLATE_SIZE,
		XPAR_RTEPHYSENG_PLBW_0_MEMMAP_E1_TEMPLATE_SIZE_N_BITS,
		XPAR_RTEPHYSENG_PLBW_0_MEMMAP_E1_TEMPLATE_SIZE_BIN_PT,
		XPAR_RTEPHYSENG_PLBW_0_MEMMAP_ATOD_DATAMEM,
		XPAR_RTEPHYSENG_PLBW_0_MEMMAP_ATOD_DATAMEM_N_BITS,
		XPAR_RTEPHYSENG_PLBW_0_MEMMAP_ATOD_DATAMEM_BIN_PT,
		XPAR_RTEPHYSENG_PLBW_0_MEMMAP_ATOD_DATAMEM_DEPTH,
		XPAR_RTEPHYSENG_PLBW_0_MEMMAP_E1_FILTER_RAM,
		XPAR_RTEPHYSENG_PLBW_0_MEMMAP_E1_FILTER_RAM_N_BITS,
		XPAR_RTEPHYSENG_PLBW_0_MEMMAP_E1_FILTER_RAM_BIN_PT,
		XPAR_RTEPHYSENG_PLBW_0_MEMMAP_E1_FILTER_RAM_DEPTH,
		XPAR_RTEPHYSENG_PLBW_0_MEMMAP_E1_DATA_RAM,
		XPAR_RTEPHYSENG_PLBW_0_MEMMAP_E1_DATA_RAM_N_BITS,
		XPAR_RTEPHYSENG_PLBW_0_MEMMAP_E1_DATA_RAM_BIN_PT,
		XPAR_RTEPHYSENG_PLBW_0_MEMMAP_E1_DATA_RAM_DEPTH,
		XPAR_RTEPHYSENG_PLBW_0_MEMMAP_E1_TEMPLATE_RAM,
		XPAR_RTEPHYSENG_PLBW_0_MEMMAP_E1_TEMPLATE_RAM_N_BITS,
		XPAR_RTEPHYSENG_PLBW_0_MEMMAP_E1_TEMPLATE_RAM_BIN_PT,
		XPAR_RTEPHYSENG_PLBW_0_MEMMAP_E1_TEMPLATE_RAM_DEPTH,
		XPAR_RTEPHYSENG_PLBW_0_DEVICE_ID,
		XPAR_RTEPHYSENG_PLBW_0_BASEADDR
	}
};


