Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu May 29 10:44:24 2025
| Host         : DESKTOP-URO4J84 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file pFinal_control_sets_placed.rpt
| Design       : pFinal
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    97 |
|    Minimum number of control sets                        |    97 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   260 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    97 |
| >= 0 to < 4        |    20 |
| >= 4 to < 6        |    27 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |    38 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              79 |           67 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              59 |           42 |
| Yes          | No                    | No                     |             214 |           97 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             476 |          191 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------+----------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                 Enable Signal                |               Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------------------+----------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | rstSynchronizer/disparos_enem_x[5,1]         | rstSynchronizer/disparos_enem_act_reg[5,1]   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                                              | screenInteface/hSync0                        |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                                              | screenInteface/vSync0                        |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | rstSynchronizer/disparos_enem_x[5,0]         | rstSynchronizer/disparos_enem_act_reg[5,0]   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | mover                                        | rstSynchronizer/esperando_reinicio_reg_3[0]  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | rstSynchronizer/disparos_enem_x[0,0]         | rstSynchronizer/mover_reg_54                 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | rstSynchronizer/disparos_enem_x[6,1]         | rstSynchronizer/disparos_enem_act_reg[6,1]   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | rstSynchronizer/disparos_enem_x[6,0]         | rstSynchronizer/disparos_enem_act_reg[6,0]   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | rstSynchronizer/disparos_enem_x[0,1]         | rstSynchronizer/mover_reg_53                 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | mover                                        | rstSynchronizer/mover_reg_11[0]              |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | mover                                        | rstSynchronizer/mover_reg_19[0]              |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG | mover                                        | rstSynchronizer/mover_reg_10[0]              |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG | mover                                        | rstSynchronizer/mover_reg_5[0]               |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG | mover                                        | rstSynchronizer/mover_reg_9[0]               |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG | mover                                        | rstSynchronizer/mover_reg_3[0]               |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG | mover                                        | rstSynchronizer/mover_reg_18[0]              |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG | mover                                        | rstSynchronizer/mover_reg_14[0]              |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG | mover                                        | rstSynchronizer/mover_reg_7[0]               |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG | mover                                        | rstSynchronizer/mover_reg_12[0]              |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG | mover                                        | rstSynchronizer/mover_reg_16[0]              |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG | vidas_boss                                   | rstSynchronizer/esperando_reinicio_reg_3[1]  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | mover                                        | rstSynchronizer/mover_reg_23[0]              |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | rstSynchronizer/disparos_enem_x[4,0]         |                                              |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | rstSynchronizer/disparos_enem_x[4,0]         | rstSynchronizer/esperando_reinicio_reg_4     |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | mover                                        | rstSynchronizer/mover_reg_17[0]              |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | mover                                        | rstSynchronizer/mover_reg_8[0]               |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | mover                                        | rstSynchronizer/mover_reg_4[0]               |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | mover                                        | rstSynchronizer/mover_reg_22[0]              |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | mover                                        | rstSynchronizer/mover_reg_21[0]              |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | mover                                        | rstSynchronizer/mover_reg_15[0]              |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | mover                                        | rstSynchronizer/mover_reg_13[0]              |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | mover                                        | rstSynchronizer/mover_reg_20[0]              |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | mover                                        | rstSynchronizer/mover_reg_6[0]               |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | rstSynchronizer/disparos_enem_x[6,1]         |                                              |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | rstSynchronizer/disparos_enem_x[0,1]         |                                              |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | mover                                        | rstSynchronizer/mover_reg_27[0]              |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | rstSynchronizer/disparos_enem_x[6,0]         |                                              |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | rstSynchronizer/disparos_enem_x[5,0]         |                                              |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | mover                                        | rstSynchronizer/mover_reg_26[0]              |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | mover                                        | rstSynchronizer/mover_reg_28[0]              |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | rstSynchronizer/disparos_enem_x[5,1]         |                                              |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | mover                                        | rstSynchronizer/mover_reg_33[0]              |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | mover                                        | rstSynchronizer/mover_reg_30[0]              |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | mover                                        | rstSynchronizer/mover_reg_32[0]              |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | rstSynchronizer/disparos_enem_x[0,0]         |                                              |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | mover                                        | rstSynchronizer/mover_reg_31[0]              |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | mover                                        | rstSynchronizer/mover_reg_25[0]              |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | mover                                        | rstSynchronizer/mover_reg_24[0]              |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | mover                                        | rstSynchronizer/mover_reg_29[0]              |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG |                                              | rstSynchronizer/Q[0]                         |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG | yEnemy[4]                                    | rstSynchronizer/esperando_reinicio_reg_3[1]  |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | yEnemy[0]                                    | rstSynchronizer/esperando_reinicio_reg_3[1]  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | yEnemy[1]                                    | rstSynchronizer/esperando_reinicio_reg_3[1]  |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | yEnemy[3]                                    | rstSynchronizer/esperando_reinicio_reg_3[1]  |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | yLeft                                        | rstSynchronizer/esperando_reinicio_reg_3[1]  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | contadores_disparo_enem[0][7]_i_2_n_0        | rstSynchronizer/mover_reg_36[0]              |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | contadores_disparo_enem[4][7]_i_2_n_0        | rstSynchronizer/mover_reg_40[0]              |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | contadores_disparo_enem[1][7]_i_2_n_0        | rstSynchronizer/mover_reg_37[0]              |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | contadores_disparo_enem[5][7]_i_2_n_0        | rstSynchronizer/mover_reg_41[0]              |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | contadores_disparo_enem[5][7]_i_2_n_0        | rstSynchronizer/mover_reg_42[0]              |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | contadores_disparo_enem[2][7]_i_2_n_0        | rstSynchronizer/mover_reg_38[0]              |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | contadores_disparo_enem[3][7]_i_2_n_0        | rstSynchronizer/mover_reg_39[0]              |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | rstSynchronizer/mover_reg_2[0]               |                                              |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | ps2KeyboardInterface/data0                   | rstSynchronizer/Q[0]                         |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | rstSynchronizer/esperando_reinicio_reg_0[0]  |                                              |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | rstSynchronizer/esperando_reinicio_reg_1[0]  |                                              |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | rstSynchronizer/esperando_reinicio_reg_2[0]  |                                              |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | rstSynchronizer/esperando_reinicio_reg[0]    |                                              |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | rstSynchronizer/mover_reg_49[0]              |                                              |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | rstSynchronizer/mover_reg_48[0]              |                                              |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | rstSynchronizer/mover_reg_44[0]              |                                              |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | rstSynchronizer/mover_reg_43[0]              |                                              |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | rstSynchronizer/mover_reg_45[0]              |                                              |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | rstSynchronizer/mover_reg_46[0]              |                                              |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | rstSynchronizer/mover_reg_47[0]              |                                              |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | xLeft                                        | rstSynchronizer/esperando_reinicio_reg_3[1]  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | rstSynchronizer/mover_reg_50[0]              |                                              |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | rstSynchronizer/mover_reg_51[0]              |                                              |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | rstSynchronizer/mover_reg_52[0]              |                                              |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | rstSynchronizer/E[0]                         |                                              |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | rstSynchronizer/disparar_reg_0[0]            |                                              |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG | rstSynchronizer/disparos_enem_act_reg[1,0]_0 | rstSynchronizer/disparos_enem_act_reg[1,0]_1 |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | rstSynchronizer/disparos_enem_act_reg[1,1]   | rstSynchronizer/disparos_enem_act_reg[1,1]_0 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | rstSynchronizer/disparos_enem_act_reg[2,1]   | rstSynchronizer/disparos_enem_act_reg[2,1]_0 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | rstSynchronizer/disparos_enem_act_reg[3,1]   | rstSynchronizer/disparos_enem_act_reg[3,1]_0 |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | rstSynchronizer/disparos_enem_x[4,1]         | rstSynchronizer/mover_reg_55                 |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | rstSynchronizer/disparo_activo_reg_0[0]      |                                              |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | yEnemy[2]                                    | rstSynchronizer/esperando_reinicio_reg_3[1]  |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | ps2KeyboardInterface/ps2ClkEdgeDetector/E[0] | rstSynchronizer/SS[0]                        |                2 |             11 |         5.50 |
|  clk_IBUF_BUFG | yEnemy[5]                                    | rstSynchronizer/esperando_reinicio_reg_3[1]  |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | screenInteface/lineCnt[9]_i_1_n_0            |                                              |               12 |             17 |         1.42 |
|  clk_IBUF_BUFG | screenInteface/pixelCnt[9]_i_1_n_0           |                                              |               12 |             19 |         1.58 |
|  clk_IBUF_BUFG | yLeft2                                       | rstSynchronizer/SR[0]                        |                5 |             21 |         4.20 |
|  clk_IBUF_BUFG | rstSynchronizer/finPartida_reg_inv_1         | rstSynchronizer/finPartida_reg_inv_2         |                7 |             26 |         3.71 |
|  clk_IBUF_BUFG |                                              | rstSynchronizer/esperando_reinicio_reg_3[1]  |               36 |             50 |         1.39 |
|  clk_IBUF_BUFG |                                              |                                              |               67 |             79 |         1.18 |
|  clk_IBUF_BUFG | mover                                        | rstSynchronizer/esperando_reinicio_reg_3[1]  |               42 |            106 |         2.52 |
+----------------+----------------------------------------------+----------------------------------------------+------------------+----------------+--------------+


