// Seed: 2462945583
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5 = 1;
  wire id_6;
  wor  id_7 = 1;
  assign id_2 = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  always @(posedge 1'h0) begin
    $display(id_1 + 1 - 1);
  end
  always @(posedge 1 or 1'h0 - 1) begin
    id_3 <= 1;
    assume ("");
    id_3 <= id_1;
  end
  wire id_6, id_7;
  assign id_7 = id_7;
  wire id_8;
  wire id_9;
  wire id_10 = id_9;
  assign id_2 = 1'h0;
  module_0(
      id_2, id_6, id_10, id_9
  );
  wire id_11, id_12;
endmodule
