
BlinkLEDF7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000026f4  080001f8  080001f8  000101f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  080028ec  080028ec  000128ec  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08002918  08002918  00012918  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08002920  08002920  00012920  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08002924  08002924  00012924  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000000c  20000000  08002928  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000534  2000000c  08002934  0002000c  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000540  08002934  00020540  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 10 .debug_info   00011ae0  00000000  00000000  0002003a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000028f3  00000000  00000000  00031b1a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00006ad1  00000000  00000000  0003440d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000ad8  00000000  00000000  0003aee0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000e60  00000000  00000000  0003b9b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00005c5b  00000000  00000000  0003c818  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00005067  00000000  00000000  00042473  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  000474da  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00001d80  00000000  00000000  00047558  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001f8 <__do_global_dtors_aux>:
 80001f8:	b510      	push	{r4, lr}
 80001fa:	4c05      	ldr	r4, [pc, #20]	; (8000210 <__do_global_dtors_aux+0x18>)
 80001fc:	7823      	ldrb	r3, [r4, #0]
 80001fe:	b933      	cbnz	r3, 800020e <__do_global_dtors_aux+0x16>
 8000200:	4b04      	ldr	r3, [pc, #16]	; (8000214 <__do_global_dtors_aux+0x1c>)
 8000202:	b113      	cbz	r3, 800020a <__do_global_dtors_aux+0x12>
 8000204:	4804      	ldr	r0, [pc, #16]	; (8000218 <__do_global_dtors_aux+0x20>)
 8000206:	f3af 8000 	nop.w
 800020a:	2301      	movs	r3, #1
 800020c:	7023      	strb	r3, [r4, #0]
 800020e:	bd10      	pop	{r4, pc}
 8000210:	2000000c 	.word	0x2000000c
 8000214:	00000000 	.word	0x00000000
 8000218:	080028d4 	.word	0x080028d4

0800021c <frame_dummy>:
 800021c:	b508      	push	{r3, lr}
 800021e:	4b03      	ldr	r3, [pc, #12]	; (800022c <frame_dummy+0x10>)
 8000220:	b11b      	cbz	r3, 800022a <frame_dummy+0xe>
 8000222:	4903      	ldr	r1, [pc, #12]	; (8000230 <frame_dummy+0x14>)
 8000224:	4803      	ldr	r0, [pc, #12]	; (8000234 <frame_dummy+0x18>)
 8000226:	f3af 8000 	nop.w
 800022a:	bd08      	pop	{r3, pc}
 800022c:	00000000 	.word	0x00000000
 8000230:	20000010 	.word	0x20000010
 8000234:	080028d4 	.word	0x080028d4

08000238 <__aeabi_uldivmod>:
 8000238:	b953      	cbnz	r3, 8000250 <__aeabi_uldivmod+0x18>
 800023a:	b94a      	cbnz	r2, 8000250 <__aeabi_uldivmod+0x18>
 800023c:	2900      	cmp	r1, #0
 800023e:	bf08      	it	eq
 8000240:	2800      	cmpeq	r0, #0
 8000242:	bf1c      	itt	ne
 8000244:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000248:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 800024c:	f000 b97a 	b.w	8000544 <__aeabi_idiv0>
 8000250:	f1ad 0c08 	sub.w	ip, sp, #8
 8000254:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000258:	f000 f806 	bl	8000268 <__udivmoddi4>
 800025c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000260:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000264:	b004      	add	sp, #16
 8000266:	4770      	bx	lr

08000268 <__udivmoddi4>:
 8000268:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800026c:	468c      	mov	ip, r1
 800026e:	460d      	mov	r5, r1
 8000270:	4604      	mov	r4, r0
 8000272:	9e08      	ldr	r6, [sp, #32]
 8000274:	2b00      	cmp	r3, #0
 8000276:	d151      	bne.n	800031c <__udivmoddi4+0xb4>
 8000278:	428a      	cmp	r2, r1
 800027a:	4617      	mov	r7, r2
 800027c:	d96d      	bls.n	800035a <__udivmoddi4+0xf2>
 800027e:	fab2 fe82 	clz	lr, r2
 8000282:	f1be 0f00 	cmp.w	lr, #0
 8000286:	d00b      	beq.n	80002a0 <__udivmoddi4+0x38>
 8000288:	f1ce 0c20 	rsb	ip, lr, #32
 800028c:	fa01 f50e 	lsl.w	r5, r1, lr
 8000290:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000294:	fa02 f70e 	lsl.w	r7, r2, lr
 8000298:	ea4c 0c05 	orr.w	ip, ip, r5
 800029c:	fa00 f40e 	lsl.w	r4, r0, lr
 80002a0:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 80002a4:	0c25      	lsrs	r5, r4, #16
 80002a6:	fbbc f8fa 	udiv	r8, ip, sl
 80002aa:	fa1f f987 	uxth.w	r9, r7
 80002ae:	fb0a cc18 	mls	ip, sl, r8, ip
 80002b2:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 80002b6:	fb08 f309 	mul.w	r3, r8, r9
 80002ba:	42ab      	cmp	r3, r5
 80002bc:	d90a      	bls.n	80002d4 <__udivmoddi4+0x6c>
 80002be:	19ed      	adds	r5, r5, r7
 80002c0:	f108 32ff 	add.w	r2, r8, #4294967295	; 0xffffffff
 80002c4:	f080 8123 	bcs.w	800050e <__udivmoddi4+0x2a6>
 80002c8:	42ab      	cmp	r3, r5
 80002ca:	f240 8120 	bls.w	800050e <__udivmoddi4+0x2a6>
 80002ce:	f1a8 0802 	sub.w	r8, r8, #2
 80002d2:	443d      	add	r5, r7
 80002d4:	1aed      	subs	r5, r5, r3
 80002d6:	b2a4      	uxth	r4, r4
 80002d8:	fbb5 f0fa 	udiv	r0, r5, sl
 80002dc:	fb0a 5510 	mls	r5, sl, r0, r5
 80002e0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80002e4:	fb00 f909 	mul.w	r9, r0, r9
 80002e8:	45a1      	cmp	r9, r4
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x98>
 80002ec:	19e4      	adds	r4, r4, r7
 80002ee:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80002f2:	f080 810a 	bcs.w	800050a <__udivmoddi4+0x2a2>
 80002f6:	45a1      	cmp	r9, r4
 80002f8:	f240 8107 	bls.w	800050a <__udivmoddi4+0x2a2>
 80002fc:	3802      	subs	r0, #2
 80002fe:	443c      	add	r4, r7
 8000300:	eba4 0409 	sub.w	r4, r4, r9
 8000304:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000308:	2100      	movs	r1, #0
 800030a:	2e00      	cmp	r6, #0
 800030c:	d061      	beq.n	80003d2 <__udivmoddi4+0x16a>
 800030e:	fa24 f40e 	lsr.w	r4, r4, lr
 8000312:	2300      	movs	r3, #0
 8000314:	6034      	str	r4, [r6, #0]
 8000316:	6073      	str	r3, [r6, #4]
 8000318:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800031c:	428b      	cmp	r3, r1
 800031e:	d907      	bls.n	8000330 <__udivmoddi4+0xc8>
 8000320:	2e00      	cmp	r6, #0
 8000322:	d054      	beq.n	80003ce <__udivmoddi4+0x166>
 8000324:	2100      	movs	r1, #0
 8000326:	e886 0021 	stmia.w	r6, {r0, r5}
 800032a:	4608      	mov	r0, r1
 800032c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000330:	fab3 f183 	clz	r1, r3
 8000334:	2900      	cmp	r1, #0
 8000336:	f040 808e 	bne.w	8000456 <__udivmoddi4+0x1ee>
 800033a:	42ab      	cmp	r3, r5
 800033c:	d302      	bcc.n	8000344 <__udivmoddi4+0xdc>
 800033e:	4282      	cmp	r2, r0
 8000340:	f200 80fa 	bhi.w	8000538 <__udivmoddi4+0x2d0>
 8000344:	1a84      	subs	r4, r0, r2
 8000346:	eb65 0503 	sbc.w	r5, r5, r3
 800034a:	2001      	movs	r0, #1
 800034c:	46ac      	mov	ip, r5
 800034e:	2e00      	cmp	r6, #0
 8000350:	d03f      	beq.n	80003d2 <__udivmoddi4+0x16a>
 8000352:	e886 1010 	stmia.w	r6, {r4, ip}
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	b912      	cbnz	r2, 8000362 <__udivmoddi4+0xfa>
 800035c:	2701      	movs	r7, #1
 800035e:	fbb7 f7f2 	udiv	r7, r7, r2
 8000362:	fab7 fe87 	clz	lr, r7
 8000366:	f1be 0f00 	cmp.w	lr, #0
 800036a:	d134      	bne.n	80003d6 <__udivmoddi4+0x16e>
 800036c:	1beb      	subs	r3, r5, r7
 800036e:	0c3a      	lsrs	r2, r7, #16
 8000370:	fa1f fc87 	uxth.w	ip, r7
 8000374:	2101      	movs	r1, #1
 8000376:	fbb3 f8f2 	udiv	r8, r3, r2
 800037a:	0c25      	lsrs	r5, r4, #16
 800037c:	fb02 3318 	mls	r3, r2, r8, r3
 8000380:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000384:	fb0c f308 	mul.w	r3, ip, r8
 8000388:	42ab      	cmp	r3, r5
 800038a:	d907      	bls.n	800039c <__udivmoddi4+0x134>
 800038c:	19ed      	adds	r5, r5, r7
 800038e:	f108 30ff 	add.w	r0, r8, #4294967295	; 0xffffffff
 8000392:	d202      	bcs.n	800039a <__udivmoddi4+0x132>
 8000394:	42ab      	cmp	r3, r5
 8000396:	f200 80d1 	bhi.w	800053c <__udivmoddi4+0x2d4>
 800039a:	4680      	mov	r8, r0
 800039c:	1aed      	subs	r5, r5, r3
 800039e:	b2a3      	uxth	r3, r4
 80003a0:	fbb5 f0f2 	udiv	r0, r5, r2
 80003a4:	fb02 5510 	mls	r5, r2, r0, r5
 80003a8:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 80003ac:	fb0c fc00 	mul.w	ip, ip, r0
 80003b0:	45a4      	cmp	ip, r4
 80003b2:	d907      	bls.n	80003c4 <__udivmoddi4+0x15c>
 80003b4:	19e4      	adds	r4, r4, r7
 80003b6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x15a>
 80003bc:	45a4      	cmp	ip, r4
 80003be:	f200 80b8 	bhi.w	8000532 <__udivmoddi4+0x2ca>
 80003c2:	4618      	mov	r0, r3
 80003c4:	eba4 040c 	sub.w	r4, r4, ip
 80003c8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003cc:	e79d      	b.n	800030a <__udivmoddi4+0xa2>
 80003ce:	4631      	mov	r1, r6
 80003d0:	4630      	mov	r0, r6
 80003d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003d6:	f1ce 0420 	rsb	r4, lr, #32
 80003da:	fa05 f30e 	lsl.w	r3, r5, lr
 80003de:	fa07 f70e 	lsl.w	r7, r7, lr
 80003e2:	fa20 f804 	lsr.w	r8, r0, r4
 80003e6:	0c3a      	lsrs	r2, r7, #16
 80003e8:	fa25 f404 	lsr.w	r4, r5, r4
 80003ec:	ea48 0803 	orr.w	r8, r8, r3
 80003f0:	fbb4 f1f2 	udiv	r1, r4, r2
 80003f4:	ea4f 4518 	mov.w	r5, r8, lsr #16
 80003f8:	fb02 4411 	mls	r4, r2, r1, r4
 80003fc:	fa1f fc87 	uxth.w	ip, r7
 8000400:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000404:	fb01 f30c 	mul.w	r3, r1, ip
 8000408:	42ab      	cmp	r3, r5
 800040a:	fa00 f40e 	lsl.w	r4, r0, lr
 800040e:	d909      	bls.n	8000424 <__udivmoddi4+0x1bc>
 8000410:	19ed      	adds	r5, r5, r7
 8000412:	f101 30ff 	add.w	r0, r1, #4294967295	; 0xffffffff
 8000416:	f080 808a 	bcs.w	800052e <__udivmoddi4+0x2c6>
 800041a:	42ab      	cmp	r3, r5
 800041c:	f240 8087 	bls.w	800052e <__udivmoddi4+0x2c6>
 8000420:	3902      	subs	r1, #2
 8000422:	443d      	add	r5, r7
 8000424:	1aeb      	subs	r3, r5, r3
 8000426:	fa1f f588 	uxth.w	r5, r8
 800042a:	fbb3 f0f2 	udiv	r0, r3, r2
 800042e:	fb02 3310 	mls	r3, r2, r0, r3
 8000432:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000436:	fb00 f30c 	mul.w	r3, r0, ip
 800043a:	42ab      	cmp	r3, r5
 800043c:	d907      	bls.n	800044e <__udivmoddi4+0x1e6>
 800043e:	19ed      	adds	r5, r5, r7
 8000440:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000444:	d26f      	bcs.n	8000526 <__udivmoddi4+0x2be>
 8000446:	42ab      	cmp	r3, r5
 8000448:	d96d      	bls.n	8000526 <__udivmoddi4+0x2be>
 800044a:	3802      	subs	r0, #2
 800044c:	443d      	add	r5, r7
 800044e:	1aeb      	subs	r3, r5, r3
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	e78f      	b.n	8000376 <__udivmoddi4+0x10e>
 8000456:	f1c1 0720 	rsb	r7, r1, #32
 800045a:	fa22 f807 	lsr.w	r8, r2, r7
 800045e:	408b      	lsls	r3, r1
 8000460:	fa05 f401 	lsl.w	r4, r5, r1
 8000464:	ea48 0303 	orr.w	r3, r8, r3
 8000468:	fa20 fe07 	lsr.w	lr, r0, r7
 800046c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000470:	40fd      	lsrs	r5, r7
 8000472:	ea4e 0e04 	orr.w	lr, lr, r4
 8000476:	fbb5 f9fc 	udiv	r9, r5, ip
 800047a:	ea4f 441e 	mov.w	r4, lr, lsr #16
 800047e:	fb0c 5519 	mls	r5, ip, r9, r5
 8000482:	fa1f f883 	uxth.w	r8, r3
 8000486:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 800048a:	fb09 f408 	mul.w	r4, r9, r8
 800048e:	42ac      	cmp	r4, r5
 8000490:	fa02 f201 	lsl.w	r2, r2, r1
 8000494:	fa00 fa01 	lsl.w	sl, r0, r1
 8000498:	d908      	bls.n	80004ac <__udivmoddi4+0x244>
 800049a:	18ed      	adds	r5, r5, r3
 800049c:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80004a0:	d243      	bcs.n	800052a <__udivmoddi4+0x2c2>
 80004a2:	42ac      	cmp	r4, r5
 80004a4:	d941      	bls.n	800052a <__udivmoddi4+0x2c2>
 80004a6:	f1a9 0902 	sub.w	r9, r9, #2
 80004aa:	441d      	add	r5, r3
 80004ac:	1b2d      	subs	r5, r5, r4
 80004ae:	fa1f fe8e 	uxth.w	lr, lr
 80004b2:	fbb5 f0fc 	udiv	r0, r5, ip
 80004b6:	fb0c 5510 	mls	r5, ip, r0, r5
 80004ba:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 80004be:	fb00 f808 	mul.w	r8, r0, r8
 80004c2:	45a0      	cmp	r8, r4
 80004c4:	d907      	bls.n	80004d6 <__udivmoddi4+0x26e>
 80004c6:	18e4      	adds	r4, r4, r3
 80004c8:	f100 35ff 	add.w	r5, r0, #4294967295	; 0xffffffff
 80004cc:	d229      	bcs.n	8000522 <__udivmoddi4+0x2ba>
 80004ce:	45a0      	cmp	r8, r4
 80004d0:	d927      	bls.n	8000522 <__udivmoddi4+0x2ba>
 80004d2:	3802      	subs	r0, #2
 80004d4:	441c      	add	r4, r3
 80004d6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004da:	eba4 0408 	sub.w	r4, r4, r8
 80004de:	fba0 8902 	umull	r8, r9, r0, r2
 80004e2:	454c      	cmp	r4, r9
 80004e4:	46c6      	mov	lr, r8
 80004e6:	464d      	mov	r5, r9
 80004e8:	d315      	bcc.n	8000516 <__udivmoddi4+0x2ae>
 80004ea:	d012      	beq.n	8000512 <__udivmoddi4+0x2aa>
 80004ec:	b156      	cbz	r6, 8000504 <__udivmoddi4+0x29c>
 80004ee:	ebba 030e 	subs.w	r3, sl, lr
 80004f2:	eb64 0405 	sbc.w	r4, r4, r5
 80004f6:	fa04 f707 	lsl.w	r7, r4, r7
 80004fa:	40cb      	lsrs	r3, r1
 80004fc:	431f      	orrs	r7, r3
 80004fe:	40cc      	lsrs	r4, r1
 8000500:	6037      	str	r7, [r6, #0]
 8000502:	6074      	str	r4, [r6, #4]
 8000504:	2100      	movs	r1, #0
 8000506:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800050a:	4618      	mov	r0, r3
 800050c:	e6f8      	b.n	8000300 <__udivmoddi4+0x98>
 800050e:	4690      	mov	r8, r2
 8000510:	e6e0      	b.n	80002d4 <__udivmoddi4+0x6c>
 8000512:	45c2      	cmp	sl, r8
 8000514:	d2ea      	bcs.n	80004ec <__udivmoddi4+0x284>
 8000516:	ebb8 0e02 	subs.w	lr, r8, r2
 800051a:	eb69 0503 	sbc.w	r5, r9, r3
 800051e:	3801      	subs	r0, #1
 8000520:	e7e4      	b.n	80004ec <__udivmoddi4+0x284>
 8000522:	4628      	mov	r0, r5
 8000524:	e7d7      	b.n	80004d6 <__udivmoddi4+0x26e>
 8000526:	4640      	mov	r0, r8
 8000528:	e791      	b.n	800044e <__udivmoddi4+0x1e6>
 800052a:	4681      	mov	r9, r0
 800052c:	e7be      	b.n	80004ac <__udivmoddi4+0x244>
 800052e:	4601      	mov	r1, r0
 8000530:	e778      	b.n	8000424 <__udivmoddi4+0x1bc>
 8000532:	3802      	subs	r0, #2
 8000534:	443c      	add	r4, r7
 8000536:	e745      	b.n	80003c4 <__udivmoddi4+0x15c>
 8000538:	4608      	mov	r0, r1
 800053a:	e708      	b.n	800034e <__udivmoddi4+0xe6>
 800053c:	f1a8 0802 	sub.w	r8, r8, #2
 8000540:	443d      	add	r5, r7
 8000542:	e72b      	b.n	800039c <__udivmoddi4+0x134>

08000544 <__aeabi_idiv0>:
 8000544:	4770      	bx	lr
 8000546:	bf00      	nop

08000548 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000548:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800054a:	4b0e      	ldr	r3, [pc, #56]	; (8000584 <HAL_InitTick+0x3c>)
{
 800054c:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800054e:	4a0e      	ldr	r2, [pc, #56]	; (8000588 <HAL_InitTick+0x40>)
 8000550:	7818      	ldrb	r0, [r3, #0]
 8000552:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000556:	fbb3 f3f0 	udiv	r3, r3, r0
 800055a:	6810      	ldr	r0, [r2, #0]
 800055c:	fbb0 f0f3 	udiv	r0, r0, r3
 8000560:	f000 f9e0 	bl	8000924 <HAL_SYSTICK_Config>
 8000564:	4604      	mov	r4, r0
 8000566:	b958      	cbnz	r0, 8000580 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000568:	2d0f      	cmp	r5, #15
 800056a:	d809      	bhi.n	8000580 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800056c:	4602      	mov	r2, r0
 800056e:	4629      	mov	r1, r5
 8000570:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000574:	f000 f99e 	bl	80008b4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000578:	4b04      	ldr	r3, [pc, #16]	; (800058c <HAL_InitTick+0x44>)
 800057a:	4620      	mov	r0, r4
 800057c:	601d      	str	r5, [r3, #0]
 800057e:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000580:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000582:	bd38      	pop	{r3, r4, r5, pc}
 8000584:	20000000 	.word	0x20000000
 8000588:	20000008 	.word	0x20000008
 800058c:	20000004 	.word	0x20000004

08000590 <HAL_Init>:
{
 8000590:	b508      	push	{r3, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000592:	2003      	movs	r0, #3
 8000594:	f000 f97c 	bl	8000890 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000598:	2000      	movs	r0, #0
 800059a:	f7ff ffd5 	bl	8000548 <HAL_InitTick>
  HAL_MspInit();
 800059e:	f001 ffe5 	bl	800256c <HAL_MspInit>
}
 80005a2:	2000      	movs	r0, #0
 80005a4:	bd08      	pop	{r3, pc}
	...

080005a8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80005a8:	4a03      	ldr	r2, [pc, #12]	; (80005b8 <HAL_IncTick+0x10>)
 80005aa:	4b04      	ldr	r3, [pc, #16]	; (80005bc <HAL_IncTick+0x14>)
 80005ac:	6811      	ldr	r1, [r2, #0]
 80005ae:	781b      	ldrb	r3, [r3, #0]
 80005b0:	440b      	add	r3, r1
 80005b2:	6013      	str	r3, [r2, #0]
 80005b4:	4770      	bx	lr
 80005b6:	bf00      	nop
 80005b8:	20000028 	.word	0x20000028
 80005bc:	20000000 	.word	0x20000000

080005c0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80005c0:	4b01      	ldr	r3, [pc, #4]	; (80005c8 <HAL_GetTick+0x8>)
 80005c2:	6818      	ldr	r0, [r3, #0]
}
 80005c4:	4770      	bx	lr
 80005c6:	bf00      	nop
 80005c8:	20000028 	.word	0x20000028

080005cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80005cc:	b538      	push	{r3, r4, r5, lr}
 80005ce:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80005d0:	f7ff fff6 	bl	80005c0 <HAL_GetTick>
 80005d4:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80005d6:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 80005d8:	bf1e      	ittt	ne
 80005da:	4b04      	ldrne	r3, [pc, #16]	; (80005ec <HAL_Delay+0x20>)
 80005dc:	781b      	ldrbne	r3, [r3, #0]
 80005de:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80005e0:	f7ff ffee 	bl	80005c0 <HAL_GetTick>
 80005e4:	1b40      	subs	r0, r0, r5
 80005e6:	4284      	cmp	r4, r0
 80005e8:	d8fa      	bhi.n	80005e0 <HAL_Delay+0x14>
  {
  }
}
 80005ea:	bd38      	pop	{r3, r4, r5, pc}
 80005ec:	20000000 	.word	0x20000000

080005f0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80005f0:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 80005f2:	4604      	mov	r4, r0
 80005f4:	2800      	cmp	r0, #0
 80005f6:	f000 809b 	beq.w	8000730 <HAL_ADC_Init+0x140>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 80005fa:	6c05      	ldr	r5, [r0, #64]	; 0x40
 80005fc:	b925      	cbnz	r5, 8000608 <HAL_ADC_Init+0x18>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80005fe:	f001 ffcd 	bl	800259c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000602:	6465      	str	r5, [r4, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000604:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000608:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800060a:	06db      	lsls	r3, r3, #27
 800060c:	f100 808e 	bmi.w	800072c <HAL_ADC_Init+0x13c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000610:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000612:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000616:	f023 0302 	bic.w	r3, r3, #2
 800061a:	f043 0302 	orr.w	r3, r3, #2
 800061e:	6423      	str	r3, [r4, #64]	; 0x40
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8000620:	4b44      	ldr	r3, [pc, #272]	; (8000734 <HAL_ADC_Init+0x144>)
 8000622:	685a      	ldr	r2, [r3, #4]
 8000624:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8000628:	605a      	str	r2, [r3, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 800062a:	685a      	ldr	r2, [r3, #4]
 800062c:	6861      	ldr	r1, [r4, #4]
 800062e:	430a      	orrs	r2, r1
 8000630:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8000632:	6823      	ldr	r3, [r4, #0]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8000634:	6921      	ldr	r1, [r4, #16]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8000636:	685a      	ldr	r2, [r3, #4]
 8000638:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800063c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800063e:	685a      	ldr	r2, [r3, #4]
 8000640:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8000644:	68a1      	ldr	r1, [r4, #8]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8000646:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8000648:	685a      	ldr	r2, [r3, #4]
 800064a:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800064e:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8000650:	685a      	ldr	r2, [r3, #4]
 8000652:	430a      	orrs	r2, r1
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8000654:	68e1      	ldr	r1, [r4, #12]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8000656:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8000658:	689a      	ldr	r2, [r3, #8]
 800065a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800065e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8000660:	689a      	ldr	r2, [r3, #8]
 8000662:	430a      	orrs	r2, r1
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000664:	4934      	ldr	r1, [pc, #208]	; (8000738 <HAL_ADC_Init+0x148>)
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8000666:	609a      	str	r2, [r3, #8]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000668:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800066a:	428a      	cmp	r2, r1
 800066c:	d052      	beq.n	8000714 <HAL_ADC_Init+0x124>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800066e:	6899      	ldr	r1, [r3, #8]
 8000670:	f021 6170 	bic.w	r1, r1, #251658240	; 0xf000000
 8000674:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8000676:	6899      	ldr	r1, [r3, #8]
 8000678:	430a      	orrs	r2, r1
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800067a:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800067c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800067e:	689a      	ldr	r2, [r3, #8]
 8000680:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8000684:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8000686:	689a      	ldr	r2, [r3, #8]
 8000688:	430a      	orrs	r2, r1
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800068a:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800068c:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800068e:	69a1      	ldr	r1, [r4, #24]
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8000690:	f022 0202 	bic.w	r2, r2, #2
 8000694:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8000696:	689a      	ldr	r2, [r3, #8]
 8000698:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 800069c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800069e:	f894 2020 	ldrb.w	r2, [r4, #32]
 80006a2:	2a00      	cmp	r2, #0
 80006a4:	d03e      	beq.n	8000724 <HAL_ADC_Init+0x134>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80006a6:	685a      	ldr	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80006a8:	6a61      	ldr	r1, [r4, #36]	; 0x24
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80006aa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80006ae:	3901      	subs	r1, #1
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80006b0:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80006b2:	685a      	ldr	r2, [r3, #4]
 80006b4:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80006b8:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80006ba:	685a      	ldr	r2, [r3, #4]
 80006bc:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80006c0:	605a      	str	r2, [r3, #4]
    ADC_CLEAR_ERRORCODE(hadc);
 80006c2:	2000      	movs	r0, #0
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80006c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80006c6:	69e1      	ldr	r1, [r4, #28]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80006c8:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80006cc:	3901      	subs	r1, #1
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80006ce:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80006d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80006d2:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80006d6:	f894 1030 	ldrb.w	r1, [r4, #48]	; 0x30
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80006da:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80006dc:	689a      	ldr	r2, [r3, #8]
 80006de:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80006e2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80006e4:	689a      	ldr	r2, [r3, #8]
 80006e6:	ea42 2241 	orr.w	r2, r2, r1, lsl #9
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80006ea:	6961      	ldr	r1, [r4, #20]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80006ec:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80006ee:	689a      	ldr	r2, [r3, #8]
 80006f0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80006f4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80006f6:	689a      	ldr	r2, [r3, #8]
 80006f8:	ea42 2281 	orr.w	r2, r2, r1, lsl #10
 80006fc:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 80006fe:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8000700:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000702:	f023 0303 	bic.w	r3, r3, #3
 8000706:	f043 0301 	orr.w	r3, r3, #1
 800070a:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 800070c:	2300      	movs	r3, #0
 800070e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  return tmp_hal_status;
 8000712:	bd38      	pop	{r3, r4, r5, pc}
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8000714:	689a      	ldr	r2, [r3, #8]
 8000716:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800071a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800071c:	689a      	ldr	r2, [r3, #8]
 800071e:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8000722:	e7b2      	b.n	800068a <HAL_ADC_Init+0x9a>
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8000724:	685a      	ldr	r2, [r3, #4]
 8000726:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800072a:	e7c9      	b.n	80006c0 <HAL_ADC_Init+0xd0>
    tmp_hal_status = HAL_ERROR;
 800072c:	2001      	movs	r0, #1
 800072e:	e7ed      	b.n	800070c <HAL_ADC_Init+0x11c>
    return HAL_ERROR;
 8000730:	2001      	movs	r0, #1
}
 8000732:	bd38      	pop	{r3, r4, r5, pc}
 8000734:	40012300 	.word	0x40012300
 8000738:	0f000001 	.word	0x0f000001

0800073c <HAL_ADC_ConfigChannel>:
  __IO uint32_t counter = 0;
 800073c:	2300      	movs	r3, #0
{
 800073e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t counter = 0;
 8000740:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8000742:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8000746:	2b01      	cmp	r3, #1
 8000748:	d07a      	beq.n	8000840 <HAL_ADC_ConfigChannel+0x104>
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 800074a:	680d      	ldr	r5, [r1, #0]
  __HAL_LOCK(hadc);
 800074c:	2301      	movs	r3, #1
 800074e:	6804      	ldr	r4, [r0, #0]
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8000750:	2d09      	cmp	r5, #9
  __HAL_LOCK(hadc);
 8000752:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
 8000756:	b2ae      	uxth	r6, r5
 8000758:	688a      	ldr	r2, [r1, #8]
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 800075a:	d934      	bls.n	80007c6 <HAL_ADC_ConfigChannel+0x8a>
 800075c:	f1b5 4f00 	cmp.w	r5, #2147483648	; 0x80000000
 8000760:	d031      	beq.n	80007c6 <HAL_ADC_ConfigChannel+0x8a>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8000762:	eb06 0346 	add.w	r3, r6, r6, lsl #1
 8000766:	f04f 0e07 	mov.w	lr, #7
 800076a:	68e7      	ldr	r7, [r4, #12]
 800076c:	3b1e      	subs	r3, #30
 800076e:	fa0e fe03 	lsl.w	lr, lr, r3
 8000772:	ea27 070e 	bic.w	r7, r7, lr
 8000776:	60e7      	str	r7, [r4, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8000778:	4f40      	ldr	r7, [pc, #256]	; (800087c <HAL_ADC_ConfigChannel+0x140>)
 800077a:	42bd      	cmp	r5, r7
 800077c:	d11e      	bne.n	80007bc <HAL_ADC_ConfigChannel+0x80>
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 800077e:	68e3      	ldr	r3, [r4, #12]
 8000780:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8000784:	60e3      	str	r3, [r4, #12]
  if (sConfig->Rank < 7)
 8000786:	684a      	ldr	r2, [r1, #4]
 8000788:	2a06      	cmp	r2, #6
 800078a:	ea4f 0382 	mov.w	r3, r2, lsl #2
 800078e:	d82a      	bhi.n	80007e6 <HAL_ADC_ConfigChannel+0xaa>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8000790:	4413      	add	r3, r2
 8000792:	6b67      	ldr	r7, [r4, #52]	; 0x34
 8000794:	1f59      	subs	r1, r3, #5
 8000796:	231f      	movs	r3, #31
 8000798:	408b      	lsls	r3, r1
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800079a:	fa06 f101 	lsl.w	r1, r6, r1
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800079e:	ea27 0303 	bic.w	r3, r7, r3
 80007a2:	6363      	str	r3, [r4, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80007a4:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80007a6:	4311      	orrs	r1, r2
 80007a8:	6361      	str	r1, [r4, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 80007aa:	4b35      	ldr	r3, [pc, #212]	; (8000880 <HAL_ADC_ConfigChannel+0x144>)
 80007ac:	429c      	cmp	r4, r3
 80007ae:	d039      	beq.n	8000824 <HAL_ADC_ConfigChannel+0xe8>
  __HAL_UNLOCK(hadc);
 80007b0:	2300      	movs	r3, #0
 80007b2:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 80007b6:	4618      	mov	r0, r3
}
 80007b8:	b003      	add	sp, #12
 80007ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80007bc:	68e7      	ldr	r7, [r4, #12]
 80007be:	fa02 f303 	lsl.w	r3, r2, r3
 80007c2:	433b      	orrs	r3, r7
 80007c4:	e7de      	b.n	8000784 <HAL_ADC_ConfigChannel+0x48>
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80007c6:	eb06 0346 	add.w	r3, r6, r6, lsl #1
 80007ca:	f04f 0e07 	mov.w	lr, #7
 80007ce:	6927      	ldr	r7, [r4, #16]
 80007d0:	fa0e fe03 	lsl.w	lr, lr, r3
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80007d4:	fa02 f303 	lsl.w	r3, r2, r3
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80007d8:	ea27 070e 	bic.w	r7, r7, lr
 80007dc:	6127      	str	r7, [r4, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80007de:	6927      	ldr	r7, [r4, #16]
 80007e0:	433b      	orrs	r3, r7
 80007e2:	6123      	str	r3, [r4, #16]
 80007e4:	e7cf      	b.n	8000786 <HAL_ADC_ConfigChannel+0x4a>
  else if (sConfig->Rank < 13)
 80007e6:	2a0c      	cmp	r2, #12
 80007e8:	d80e      	bhi.n	8000808 <HAL_ADC_ConfigChannel+0xcc>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80007ea:	4413      	add	r3, r2
 80007ec:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80007ee:	f1a3 0223 	sub.w	r2, r3, #35	; 0x23
 80007f2:	231f      	movs	r3, #31
 80007f4:	4093      	lsls	r3, r2
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80007f6:	fa06 f202 	lsl.w	r2, r6, r2
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80007fa:	ea21 0303 	bic.w	r3, r1, r3
 80007fe:	6323      	str	r3, [r4, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8000800:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000802:	431a      	orrs	r2, r3
 8000804:	6322      	str	r2, [r4, #48]	; 0x30
 8000806:	e7d0      	b.n	80007aa <HAL_ADC_ConfigChannel+0x6e>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8000808:	4413      	add	r3, r2
 800080a:	221f      	movs	r2, #31
 800080c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800080e:	3b41      	subs	r3, #65	; 0x41
 8000810:	409a      	lsls	r2, r3
 8000812:	ea21 0202 	bic.w	r2, r1, r2
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8000816:	fa06 f103 	lsl.w	r1, r6, r3
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800081a:	62e2      	str	r2, [r4, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800081c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800081e:	4311      	orrs	r1, r2
 8000820:	62e1      	str	r1, [r4, #44]	; 0x2c
 8000822:	e7c2      	b.n	80007aa <HAL_ADC_ConfigChannel+0x6e>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8000824:	f1b5 4f00 	cmp.w	r5, #2147483648	; 0x80000000
 8000828:	d10c      	bne.n	8000844 <HAL_ADC_ConfigChannel+0x108>
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 800082a:	4a16      	ldr	r2, [pc, #88]	; (8000884 <HAL_ADC_ConfigChannel+0x148>)
 800082c:	6853      	ldr	r3, [r2, #4]
 800082e:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
    ADC->CCR |= ADC_CCR_VBATE;
 8000832:	6053      	str	r3, [r2, #4]
 8000834:	e7bc      	b.n	80007b0 <HAL_ADC_ConfigChannel+0x74>
 8000836:	4a13      	ldr	r2, [pc, #76]	; (8000884 <HAL_ADC_ConfigChannel+0x148>)
 8000838:	6853      	ldr	r3, [r2, #4]
 800083a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800083e:	e7f8      	b.n	8000832 <HAL_ADC_ConfigChannel+0xf6>
  __HAL_LOCK(hadc);
 8000840:	2002      	movs	r0, #2
 8000842:	e7b9      	b.n	80007b8 <HAL_ADC_ConfigChannel+0x7c>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8000844:	2d12      	cmp	r5, #18
 8000846:	d0f6      	beq.n	8000836 <HAL_ADC_ConfigChannel+0xfa>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8000848:	4b0c      	ldr	r3, [pc, #48]	; (800087c <HAL_ADC_ConfigChannel+0x140>)
 800084a:	429d      	cmp	r5, r3
 800084c:	d001      	beq.n	8000852 <HAL_ADC_ConfigChannel+0x116>
 800084e:	2d11      	cmp	r5, #17
 8000850:	d1ae      	bne.n	80007b0 <HAL_ADC_ConfigChannel+0x74>
    ADC->CCR |= ADC_CCR_TSVREFE;
 8000852:	490c      	ldr	r1, [pc, #48]	; (8000884 <HAL_ADC_ConfigChannel+0x148>)
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8000854:	429d      	cmp	r5, r3
    ADC->CCR |= ADC_CCR_TSVREFE;
 8000856:	684a      	ldr	r2, [r1, #4]
 8000858:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800085c:	604a      	str	r2, [r1, #4]
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800085e:	d1a7      	bne.n	80007b0 <HAL_ADC_ConfigChannel+0x74>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8000860:	4b09      	ldr	r3, [pc, #36]	; (8000888 <HAL_ADC_ConfigChannel+0x14c>)
 8000862:	4a0a      	ldr	r2, [pc, #40]	; (800088c <HAL_ADC_ConfigChannel+0x150>)
 8000864:	681b      	ldr	r3, [r3, #0]
 8000866:	fbb3 f2f2 	udiv	r2, r3, r2
 800086a:	230a      	movs	r3, #10
 800086c:	4353      	muls	r3, r2
        counter--;
 800086e:	9301      	str	r3, [sp, #4]
      while(counter != 0)
 8000870:	9b01      	ldr	r3, [sp, #4]
 8000872:	2b00      	cmp	r3, #0
 8000874:	d09c      	beq.n	80007b0 <HAL_ADC_ConfigChannel+0x74>
        counter--;
 8000876:	9b01      	ldr	r3, [sp, #4]
 8000878:	3b01      	subs	r3, #1
 800087a:	e7f8      	b.n	800086e <HAL_ADC_ConfigChannel+0x132>
 800087c:	10000012 	.word	0x10000012
 8000880:	40012000 	.word	0x40012000
 8000884:	40012300 	.word	0x40012300
 8000888:	20000008 	.word	0x20000008
 800088c:	000f4240 	.word	0x000f4240

08000890 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000890:	4a07      	ldr	r2, [pc, #28]	; (80008b0 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000892:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000894:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000896:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800089a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800089e:	041b      	lsls	r3, r3, #16
 80008a0:	0c1b      	lsrs	r3, r3, #16
 80008a2:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80008a6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 80008aa:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80008ac:	60d3      	str	r3, [r2, #12]
 80008ae:	4770      	bx	lr
 80008b0:	e000ed00 	.word	0xe000ed00

080008b4 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80008b4:	4b19      	ldr	r3, [pc, #100]	; (800091c <HAL_NVIC_SetPriority+0x68>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80008b6:	b530      	push	{r4, r5, lr}
 80008b8:	68dc      	ldr	r4, [r3, #12]
 80008ba:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80008be:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80008c2:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80008c4:	2b04      	cmp	r3, #4
 80008c6:	bf28      	it	cs
 80008c8:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80008ca:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008cc:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80008d0:	bf8c      	ite	hi
 80008d2:	3c03      	subhi	r4, #3
 80008d4:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008d6:	fa05 f303 	lsl.w	r3, r5, r3
  if ((int32_t)(IRQn) >= 0)
 80008da:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008dc:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 80008e0:	ea01 0103 	and.w	r1, r1, r3
 80008e4:	fa01 f104 	lsl.w	r1, r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80008e8:	fa05 f404 	lsl.w	r4, r5, r4
 80008ec:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 80008f0:	ea02 0204 	and.w	r2, r2, r4
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008f4:	ea42 0201 	orr.w	r2, r2, r1
 80008f8:	ea4f 1202 	mov.w	r2, r2, lsl #4
  if ((int32_t)(IRQn) >= 0)
 80008fc:	db07      	blt.n	800090e <HAL_NVIC_SetPriority+0x5a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008fe:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8000902:	b2d2      	uxtb	r2, r2
 8000904:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8000908:	f880 2300 	strb.w	r2, [r0, #768]	; 0x300
 800090c:	bd30      	pop	{r4, r5, pc}
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800090e:	f000 000f 	and.w	r0, r0, #15
 8000912:	b2d2      	uxtb	r2, r2
 8000914:	4b02      	ldr	r3, [pc, #8]	; (8000920 <HAL_NVIC_SetPriority+0x6c>)
 8000916:	541a      	strb	r2, [r3, r0]
 8000918:	bd30      	pop	{r4, r5, pc}
 800091a:	bf00      	nop
 800091c:	e000ed00 	.word	0xe000ed00
 8000920:	e000ed14 	.word	0xe000ed14

08000924 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000924:	3801      	subs	r0, #1
 8000926:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800092a:	d20a      	bcs.n	8000942 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800092c:	4b06      	ldr	r3, [pc, #24]	; (8000948 <HAL_SYSTICK_Config+0x24>)
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800092e:	21f0      	movs	r1, #240	; 0xf0
 8000930:	4a06      	ldr	r2, [pc, #24]	; (800094c <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000932:	6058      	str	r0, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000934:	2000      	movs	r0, #0
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000936:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800093a:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800093c:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800093e:	601a      	str	r2, [r3, #0]
 8000940:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000942:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000944:	4770      	bx	lr
 8000946:	bf00      	nop
 8000948:	e000e010 	.word	0xe000e010
 800094c:	e000ed00 	.word	0xe000ed00

08000950 <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 8000950:	b570      	push	{r4, r5, r6, lr}
 8000952:	4604      	mov	r4, r0
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg = 0;
  
  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 8000954:	b129      	cbz	r1, 8000962 <ETH_MACDMAConfig+0x12>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 8000956:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800095a:	60c3      	str	r3, [r0, #12]
    
    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 800095c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000960:	6083      	str	r3, [r0, #8]
  macinit.Jabber = ETH_JABBER_ENABLE;
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8000962:	69e3      	ldr	r3, [r4, #28]
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
  macinit.VLANTagIdentifier = 0x0;
  
  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg = (heth->Instance)->MACCR;
 8000964:	6822      	ldr	r2, [r4, #0]
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 8000966:	2b00      	cmp	r3, #0
                       macinit.Jabber | 
                       macinit.InterFrameGap |
                       macinit.CarrierSense |
                       (heth->Init).Speed | 
                       macinit.ReceiveOwn |
                       macinit.LoopbackMode |
 8000968:	68e0      	ldr	r0, [r4, #12]
 800096a:	68a3      	ldr	r3, [r4, #8]
  tmpreg = (heth->Instance)->MACCR;
 800096c:	6815      	ldr	r5, [r2, #0]
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 800096e:	bf08      	it	eq
 8000970:	f44f 6180 	moveq.w	r1, #1024	; 0x400
                       macinit.LoopbackMode |
 8000974:	ea43 0300 	orr.w	r3, r3, r0
  tmpreg &= ETH_MACCR_CLEAR_MASK;
 8000978:	482e      	ldr	r0, [pc, #184]	; (8000a34 <ETH_MACDMAConfig+0xe4>)
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 800097a:	bf18      	it	ne
 800097c:	2100      	movne	r1, #0
  tmpreg &= ETH_MACCR_CLEAR_MASK;
 800097e:	4028      	ands	r0, r5
 8000980:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000984:	4303      	orrs	r3, r0
  (heth->Instance)->MACCR = (uint32_t)tmpreg;
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8000986:	2001      	movs	r0, #1
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 8000988:	430b      	orrs	r3, r1
  (heth->Instance)->MACCR = (uint32_t)tmpreg;
 800098a:	6013      	str	r3, [r2, #0]
  tmpreg = (heth->Instance)->MACCR;
 800098c:	6815      	ldr	r5, [r2, #0]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800098e:	f7ff fe1d 	bl	80005cc <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg; 
 8000992:	6823      	ldr	r3, [r4, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */  
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8000994:	2240      	movs	r2, #64	; 0x40
                                        macinit.UnicastFramesFilter);
   
   /* Wait until the write operation will be taken into account:
      at least four TX_CLK/RX_CLK clock cycles */
   tmpreg = (heth->Instance)->MACFFR;
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8000996:	2001      	movs	r0, #1
  (heth->Instance)->MACCR = tmpreg; 
 8000998:	601d      	str	r5, [r3, #0]
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 800099a:	605a      	str	r2, [r3, #4]
   tmpreg = (heth->Instance)->MACFFR;
 800099c:	685d      	ldr	r5, [r3, #4]
   HAL_Delay(ETH_REG_WRITE_DELAY);
 800099e:	f7ff fe15 	bl	80005cc <HAL_Delay>
   (heth->Instance)->MACFFR = tmpreg;
 80009a2:	6823      	ldr	r3, [r4, #0]
   (heth->Instance)->MACFCR = (uint32_t)tmpreg;
   
   /* Wait until the write operation will be taken into account:
   at least four TX_CLK/RX_CLK clock cycles */
   tmpreg = (heth->Instance)->MACFCR;
   HAL_Delay(ETH_REG_WRITE_DELAY);
 80009a4:	2001      	movs	r0, #1
   (heth->Instance)->MACFFR = tmpreg;
 80009a6:	605d      	str	r5, [r3, #4]
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 80009a8:	2500      	movs	r5, #0
 80009aa:	609d      	str	r5, [r3, #8]
   (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 80009ac:	60dd      	str	r5, [r3, #12]
   tmpreg = (heth->Instance)->MACFCR;
 80009ae:	699a      	ldr	r2, [r3, #24]
   tmpreg &= ETH_MACFCR_CLEAR_MASK;
 80009b0:	f022 02be 	bic.w	r2, r2, #190	; 0xbe
 80009b4:	0412      	lsls	r2, r2, #16
 80009b6:	0c12      	lsrs	r2, r2, #16
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 80009b8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   (heth->Instance)->MACFCR = (uint32_t)tmpreg;
 80009bc:	619a      	str	r2, [r3, #24]
   tmpreg = (heth->Instance)->MACFCR;
 80009be:	699e      	ldr	r6, [r3, #24]
   HAL_Delay(ETH_REG_WRITE_DELAY);
 80009c0:	f7ff fe04 	bl	80005cc <HAL_Delay>
   (heth->Instance)->MACFCR = tmpreg;
 80009c4:	6823      	ldr	r3, [r4, #0]
                                            macinit.VLANTagIdentifier);
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->MACVLANTR;
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80009c6:	2001      	movs	r0, #1
   (heth->Instance)->MACFCR = tmpreg;
 80009c8:	619e      	str	r6, [r3, #24]
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 80009ca:	61dd      	str	r5, [r3, #28]
    tmpreg = (heth->Instance)->MACVLANTR;
 80009cc:	69dd      	ldr	r5, [r3, #28]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80009ce:	f7ff fdfd 	bl	80005cc <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg;
 80009d2:	6822      	ldr	r2, [r4, #0]
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg;
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->DMAOMR;
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80009d4:	2001      	movs	r0, #1
    tmpreg &= ETH_DMAOMR_CLEAR_MASK;
 80009d6:	4b18      	ldr	r3, [pc, #96]	; (8000a38 <ETH_MACDMAConfig+0xe8>)
    (heth->Instance)->MACVLANTR = tmpreg;
 80009d8:	61d5      	str	r5, [r2, #28]
    tmpreg = (heth->Instance)->DMAOMR;
 80009da:	f241 0518 	movw	r5, #4120	; 0x1018
 80009de:	5951      	ldr	r1, [r2, r5]
    tmpreg &= ETH_DMAOMR_CLEAR_MASK;
 80009e0:	400b      	ands	r3, r1
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 80009e2:	f043 7308 	orr.w	r3, r3, #35651584	; 0x2200000
 80009e6:	f043 0304 	orr.w	r3, r3, #4
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg;
 80009ea:	5153      	str	r3, [r2, r5]
    tmpreg = (heth->Instance)->DMAOMR;
 80009ec:	5956      	ldr	r6, [r2, r5]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80009ee:	f7ff fded 	bl	80005cc <HAL_Delay>
    (heth->Instance)->DMAOMR = tmpreg;
 80009f2:	6823      	ldr	r3, [r4, #0]
                                          ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */
     
     /* Wait until the write operation will be taken into account:
        at least four TX_CLK/RX_CLK clock cycles */
     tmpreg = (heth->Instance)->DMABMR;
     HAL_Delay(ETH_REG_WRITE_DELAY);
 80009f4:	2001      	movs	r0, #1
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 80009f6:	4a11      	ldr	r2, [pc, #68]	; (8000a3c <ETH_MACDMAConfig+0xec>)
    (heth->Instance)->DMAOMR = tmpreg;
 80009f8:	515e      	str	r6, [r3, r5]
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 80009fa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80009fe:	601a      	str	r2, [r3, #0]
     tmpreg = (heth->Instance)->DMABMR;
 8000a00:	681d      	ldr	r5, [r3, #0]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8000a02:	f7ff fde3 	bl	80005cc <HAL_Delay>
     (heth->Instance)->DMABMR = tmpreg;
 8000a06:	6822      	ldr	r2, [r4, #0]
 8000a08:	f502 5380 	add.w	r3, r2, #4096	; 0x1000
 8000a0c:	601d      	str	r5, [r3, #0]

     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8000a0e:	69a3      	ldr	r3, [r4, #24]
 8000a10:	2b01      	cmp	r3, #1
 8000a12:	d107      	bne.n	8000a24 <ETH_MACDMAConfig+0xd4>
     {
       /* Enable the Ethernet Rx Interrupt */
       __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 8000a14:	f241 011c 	movw	r1, #4124	; 0x101c
 8000a18:	5853      	ldr	r3, [r2, r1]
 8000a1a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000a1e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000a22:	5053      	str	r3, [r2, r1]
     }

     /* Initialize MAC address in ethernet MAC */ 
     ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8000a24:	6963      	ldr	r3, [r4, #20]
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));
  
  /* Calculate the selected MAC address high register */
  tmpreg = ((uint32_t)Addr[5] << 8) | (uint32_t)Addr[4];
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg;
 8000a26:	4a06      	ldr	r2, [pc, #24]	; (8000a40 <ETH_MACDMAConfig+0xf0>)
  tmpreg = ((uint32_t)Addr[5] << 8) | (uint32_t)Addr[4];
 8000a28:	8899      	ldrh	r1, [r3, #4]
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg;
 8000a2a:	6011      	str	r1, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg = ((uint32_t)Addr[3] << 24) | ((uint32_t)Addr[2] << 16) | ((uint32_t)Addr[1] << 8) | Addr[0];
 8000a2c:	681a      	ldr	r2, [r3, #0]
  
  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg;
 8000a2e:	4b05      	ldr	r3, [pc, #20]	; (8000a44 <ETH_MACDMAConfig+0xf4>)
 8000a30:	601a      	str	r2, [r3, #0]
 8000a32:	bd70      	pop	{r4, r5, r6, pc}
 8000a34:	ff20810f 	.word	0xff20810f
 8000a38:	f8de3f23 	.word	0xf8de3f23
 8000a3c:	02c12080 	.word	0x02c12080
 8000a40:	40028040 	.word	0x40028040
 8000a44:	40028044 	.word	0x40028044

08000a48 <HAL_ETH_ReadPHYRegister>:
{
 8000a48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 8000a4a:	f890 3044 	ldrb.w	r3, [r0, #68]	; 0x44
{
 8000a4e:	4605      	mov	r5, r0
 8000a50:	4616      	mov	r6, r2
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 8000a52:	2b82      	cmp	r3, #130	; 0x82
 8000a54:	d030      	beq.n	8000ab8 <HAL_ETH_ReadPHYRegister+0x70>
  tmpreg = heth->Instance->MACMIIAR;
 8000a56:	6802      	ldr	r2, [r0, #0]
  heth->State = HAL_ETH_STATE_BUSY_RD;
 8000a58:	2382      	movs	r3, #130	; 0x82
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 8000a5a:	0189      	lsls	r1, r1, #6
  heth->State = HAL_ETH_STATE_BUSY_RD;
 8000a5c:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
  tmpreg = heth->Instance->MACMIIAR;
 8000a60:	6913      	ldr	r3, [r2, #16]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 8000a62:	f401 64f8 	and.w	r4, r1, #1984	; 0x7c0
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 8000a66:	f003 011c 	and.w	r1, r3, #28
 8000a6a:	4321      	orrs	r1, r4
  tmpreg |=(((uint32_t)heth->Init.PhyAddress << 11) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 8000a6c:	8a04      	ldrh	r4, [r0, #16]
 8000a6e:	02e4      	lsls	r4, r4, #11
 8000a70:	b2a4      	uxth	r4, r4
  tmpreg &= ~ETH_MACMIIAR_MW;                                           /* Set the read mode            */
 8000a72:	430c      	orrs	r4, r1
  tmpreg |= ETH_MACMIIAR_MB;                                            /* Set the MII Busy bit         */
 8000a74:	f044 0401 	orr.w	r4, r4, #1
  heth->Instance->MACMIIAR = tmpreg;
 8000a78:	6114      	str	r4, [r2, #16]
  tickstart = HAL_GetTick();
 8000a7a:	f7ff fda1 	bl	80005c0 <HAL_GetTick>
 8000a7e:	4607      	mov	r7, r0
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8000a80:	f014 0001 	ands.w	r0, r4, #1
 8000a84:	d107      	bne.n	8000a96 <HAL_ETH_ReadPHYRegister+0x4e>
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8000a86:	682b      	ldr	r3, [r5, #0]
 8000a88:	695b      	ldr	r3, [r3, #20]
 8000a8a:	b29b      	uxth	r3, r3
 8000a8c:	6033      	str	r3, [r6, #0]
  heth->State = HAL_ETH_STATE_READY;
 8000a8e:	2301      	movs	r3, #1
 8000a90:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
 8000a94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
 8000a96:	f7ff fd93 	bl	80005c0 <HAL_GetTick>
 8000a9a:	1bc0      	subs	r0, r0, r7
 8000a9c:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 8000aa0:	d307      	bcc.n	8000ab2 <HAL_ETH_ReadPHYRegister+0x6a>
      heth->State= HAL_ETH_STATE_READY;
 8000aa2:	2301      	movs	r3, #1
      return HAL_TIMEOUT;
 8000aa4:	2003      	movs	r0, #3
      heth->State= HAL_ETH_STATE_READY;
 8000aa6:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
      __HAL_UNLOCK(heth);
 8000aaa:	2300      	movs	r3, #0
 8000aac:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
      return HAL_TIMEOUT;
 8000ab0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpreg = heth->Instance->MACMIIAR;
 8000ab2:	682b      	ldr	r3, [r5, #0]
 8000ab4:	691c      	ldr	r4, [r3, #16]
 8000ab6:	e7e3      	b.n	8000a80 <HAL_ETH_ReadPHYRegister+0x38>
    return HAL_BUSY;
 8000ab8:	2002      	movs	r0, #2
}
 8000aba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08000abc <HAL_ETH_WritePHYRegister>:
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 8000abc:	f890 3044 	ldrb.w	r3, [r0, #68]	; 0x44
 8000ac0:	2b42      	cmp	r3, #66	; 0x42
{
 8000ac2:	b570      	push	{r4, r5, r6, lr}
 8000ac4:	4605      	mov	r5, r0
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 8000ac6:	d02e      	beq.n	8000b26 <HAL_ETH_WritePHYRegister+0x6a>
  heth->State = HAL_ETH_STATE_BUSY_WR;
 8000ac8:	2342      	movs	r3, #66	; 0x42
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 8000aca:	018c      	lsls	r4, r1, #6
 8000acc:	b292      	uxth	r2, r2
  heth->State = HAL_ETH_STATE_BUSY_WR;
 8000ace:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 8000ad2:	f404 64f8 	and.w	r4, r4, #1984	; 0x7c0
  tmpreg = heth->Instance->MACMIIAR;
 8000ad6:	6803      	ldr	r3, [r0, #0]
 8000ad8:	f044 0403 	orr.w	r4, r4, #3
 8000adc:	6918      	ldr	r0, [r3, #16]
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 8000ade:	f000 001c 	and.w	r0, r0, #28
 8000ae2:	4320      	orrs	r0, r4
  tmpreg |=(((uint32_t)heth->Init.PhyAddress<<11) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 8000ae4:	8a2c      	ldrh	r4, [r5, #16]
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8000ae6:	615a      	str	r2, [r3, #20]
  tmpreg |=(((uint32_t)heth->Init.PhyAddress<<11) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 8000ae8:	02e4      	lsls	r4, r4, #11
 8000aea:	b2a4      	uxth	r4, r4
  tmpreg |= ETH_MACMIIAR_MB;                                          /* Set the MII Busy bit */
 8000aec:	4304      	orrs	r4, r0
  heth->Instance->MACMIIAR = tmpreg;
 8000aee:	611c      	str	r4, [r3, #16]
  tickstart = HAL_GetTick();
 8000af0:	f7ff fd66 	bl	80005c0 <HAL_GetTick>
 8000af4:	4606      	mov	r6, r0
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8000af6:	f014 0001 	ands.w	r0, r4, #1
 8000afa:	d103      	bne.n	8000b04 <HAL_ETH_WritePHYRegister+0x48>
  heth->State = HAL_ETH_STATE_READY;
 8000afc:	2301      	movs	r3, #1
 8000afe:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
 8000b02:	bd70      	pop	{r4, r5, r6, pc}
    if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
 8000b04:	f7ff fd5c 	bl	80005c0 <HAL_GetTick>
 8000b08:	1b80      	subs	r0, r0, r6
 8000b0a:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 8000b0e:	d307      	bcc.n	8000b20 <HAL_ETH_WritePHYRegister+0x64>
      heth->State= HAL_ETH_STATE_READY;
 8000b10:	2301      	movs	r3, #1
      return HAL_TIMEOUT;
 8000b12:	2003      	movs	r0, #3
      heth->State= HAL_ETH_STATE_READY;
 8000b14:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
      __HAL_UNLOCK(heth);
 8000b18:	2300      	movs	r3, #0
 8000b1a:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
 8000b1e:	bd70      	pop	{r4, r5, r6, pc}
    tmpreg = heth->Instance->MACMIIAR;
 8000b20:	682b      	ldr	r3, [r5, #0]
 8000b22:	691c      	ldr	r4, [r3, #16]
 8000b24:	e7e7      	b.n	8000af6 <HAL_ETH_WritePHYRegister+0x3a>
    return HAL_BUSY;
 8000b26:	2002      	movs	r0, #2
}
 8000b28:	bd70      	pop	{r4, r5, r6, pc}
	...

08000b2c <HAL_ETH_Init>:
  uint32_t tempreg = 0, phyreg = 0;
 8000b2c:	2300      	movs	r3, #0
{
 8000b2e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if(heth == NULL)
 8000b30:	4604      	mov	r4, r0
  uint32_t tempreg = 0, phyreg = 0;
 8000b32:	9300      	str	r3, [sp, #0]
  if(heth == NULL)
 8000b34:	2800      	cmp	r0, #0
 8000b36:	f000 80dc 	beq.w	8000cf2 <HAL_ETH_Init+0x1c6>
  if(heth->State == HAL_ETH_STATE_RESET)
 8000b3a:	f890 3044 	ldrb.w	r3, [r0, #68]	; 0x44
 8000b3e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000b42:	b91b      	cbnz	r3, 8000b4c <HAL_ETH_Init+0x20>
    heth->Lock = HAL_UNLOCKED;
 8000b44:	f880 2045 	strb.w	r2, [r0, #69]	; 0x45
    HAL_ETH_MspInit(heth);
 8000b48:	f001 fd56 	bl	80025f8 <HAL_ETH_MspInit>
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b4c:	4b6a      	ldr	r3, [pc, #424]	; (8000cf8 <HAL_ETH_Init+0x1cc>)
 8000b4e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000b50:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000b54:	645a      	str	r2, [r3, #68]	; 0x44
 8000b56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b58:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b5c:	9301      	str	r3, [sp, #4]
 8000b5e:	9b01      	ldr	r3, [sp, #4]
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8000b60:	4b66      	ldr	r3, [pc, #408]	; (8000cfc <HAL_ETH_Init+0x1d0>)
 8000b62:	685a      	ldr	r2, [r3, #4]
 8000b64:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8000b68:	605a      	str	r2, [r3, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8000b6a:	685a      	ldr	r2, [r3, #4]
 8000b6c:	6a21      	ldr	r1, [r4, #32]
 8000b6e:	430a      	orrs	r2, r1
 8000b70:	605a      	str	r2, [r3, #4]
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 8000b72:	6823      	ldr	r3, [r4, #0]
 8000b74:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000b78:	681a      	ldr	r2, [r3, #0]
 8000b7a:	f042 0201 	orr.w	r2, r2, #1
 8000b7e:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 8000b80:	f7ff fd1e 	bl	80005c0 <HAL_GetTick>
 8000b84:	4605      	mov	r5, r0
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8000b86:	6823      	ldr	r3, [r4, #0]
 8000b88:	f503 5280 	add.w	r2, r3, #4096	; 0x1000
 8000b8c:	6812      	ldr	r2, [r2, #0]
 8000b8e:	07d0      	lsls	r0, r2, #31
 8000b90:	d41d      	bmi.n	8000bce <HAL_ETH_Init+0xa2>
  tempreg = (heth->Instance)->MACMIIAR;
 8000b92:	691d      	ldr	r5, [r3, #16]
  hclk = HAL_RCC_GetHCLKFreq();
 8000b94:	f000 fd2a 	bl	80015ec <HAL_RCC_GetHCLKFreq>
  if((hclk >= 20000000)&&(hclk < 35000000))
 8000b98:	4b59      	ldr	r3, [pc, #356]	; (8000d00 <HAL_ETH_Init+0x1d4>)
 8000b9a:	4a5a      	ldr	r2, [pc, #360]	; (8000d04 <HAL_ETH_Init+0x1d8>)
  tempreg &= ETH_MACMIIAR_CR_MASK;
 8000b9c:	f025 051c 	bic.w	r5, r5, #28
  if((hclk >= 20000000)&&(hclk < 35000000))
 8000ba0:	4403      	add	r3, r0
 8000ba2:	4293      	cmp	r3, r2
 8000ba4:	d822      	bhi.n	8000bec <HAL_ETH_Init+0xc0>
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 8000ba6:	f045 0508 	orr.w	r5, r5, #8
  (heth->Instance)->MACMIIAR = (uint32_t)tempreg;
 8000baa:	6823      	ldr	r3, [r4, #0]
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 8000bac:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000bb0:	2100      	movs	r1, #0
 8000bb2:	4620      	mov	r0, r4
  (heth->Instance)->MACMIIAR = (uint32_t)tempreg;
 8000bb4:	611d      	str	r5, [r3, #16]
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 8000bb6:	f7ff ff81 	bl	8000abc <HAL_ETH_WritePHYRegister>
 8000bba:	4605      	mov	r5, r0
 8000bbc:	b368      	cbz	r0, 8000c1a <HAL_ETH_Init+0xee>
      heth->State = HAL_ETH_STATE_READY;
 8000bbe:	2501      	movs	r5, #1
      ETH_MACDMAConfig(heth, err);
 8000bc0:	2101      	movs	r1, #1
 8000bc2:	4620      	mov	r0, r4
 8000bc4:	f7ff fec4 	bl	8000950 <ETH_MACDMAConfig>
      heth->State = HAL_ETH_STATE_READY;
 8000bc8:	f884 5044 	strb.w	r5, [r4, #68]	; 0x44
      return HAL_ERROR;
 8000bcc:	e00b      	b.n	8000be6 <HAL_ETH_Init+0xba>
    if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 8000bce:	f7ff fcf7 	bl	80005c0 <HAL_GetTick>
 8000bd2:	1b40      	subs	r0, r0, r5
 8000bd4:	f5b0 7ffa 	cmp.w	r0, #500	; 0x1f4
 8000bd8:	d9d5      	bls.n	8000b86 <HAL_ETH_Init+0x5a>
      heth->State= HAL_ETH_STATE_TIMEOUT;
 8000bda:	2503      	movs	r5, #3
      __HAL_UNLOCK(heth);
 8000bdc:	2300      	movs	r3, #0
      heth->State= HAL_ETH_STATE_TIMEOUT;
 8000bde:	f884 5044 	strb.w	r5, [r4, #68]	; 0x44
      __HAL_UNLOCK(heth);
 8000be2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
}
 8000be6:	4628      	mov	r0, r5
 8000be8:	b003      	add	sp, #12
 8000bea:	bdf0      	pop	{r4, r5, r6, r7, pc}
  else if((hclk >= 35000000)&&(hclk < 60000000))
 8000bec:	4b46      	ldr	r3, [pc, #280]	; (8000d08 <HAL_ETH_Init+0x1dc>)
 8000bee:	4a47      	ldr	r2, [pc, #284]	; (8000d0c <HAL_ETH_Init+0x1e0>)
 8000bf0:	4403      	add	r3, r0
 8000bf2:	4293      	cmp	r3, r2
 8000bf4:	d802      	bhi.n	8000bfc <HAL_ETH_Init+0xd0>
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8000bf6:	f045 050c 	orr.w	r5, r5, #12
 8000bfa:	e7d6      	b.n	8000baa <HAL_ETH_Init+0x7e>
  else if((hclk >= 60000000)&&(hclk < 100000000))
 8000bfc:	4b44      	ldr	r3, [pc, #272]	; (8000d10 <HAL_ETH_Init+0x1e4>)
 8000bfe:	4a45      	ldr	r2, [pc, #276]	; (8000d14 <HAL_ETH_Init+0x1e8>)
 8000c00:	4403      	add	r3, r0
 8000c02:	4293      	cmp	r3, r2
 8000c04:	d9d1      	bls.n	8000baa <HAL_ETH_Init+0x7e>
  else if((hclk >= 100000000)&&(hclk < 150000000))
 8000c06:	4b44      	ldr	r3, [pc, #272]	; (8000d18 <HAL_ETH_Init+0x1ec>)
 8000c08:	4a44      	ldr	r2, [pc, #272]	; (8000d1c <HAL_ETH_Init+0x1f0>)
 8000c0a:	4403      	add	r3, r0
 8000c0c:	4293      	cmp	r3, r2
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8000c0e:	bf94      	ite	ls
 8000c10:	f045 0504 	orrls.w	r5, r5, #4
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 8000c14:	f045 0510 	orrhi.w	r5, r5, #16
 8000c18:	e7c7      	b.n	8000baa <HAL_ETH_Init+0x7e>
  HAL_Delay(PHY_RESET_DELAY);
 8000c1a:	20ff      	movs	r0, #255	; 0xff
 8000c1c:	f7ff fcd6 	bl	80005cc <HAL_Delay>
  if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 8000c20:	6863      	ldr	r3, [r4, #4]
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d053      	beq.n	8000cce <HAL_ETH_Init+0x1a2>
    tickstart = HAL_GetTick();
 8000c26:	f7ff fccb 	bl	80005c0 <HAL_GetTick>
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 8000c2a:	f241 3788 	movw	r7, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8000c2e:	4606      	mov	r6, r0
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8000c30:	466a      	mov	r2, sp
 8000c32:	2101      	movs	r1, #1
 8000c34:	4620      	mov	r0, r4
 8000c36:	f7ff ff07 	bl	8000a48 <HAL_ETH_ReadPHYRegister>
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 8000c3a:	f7ff fcc1 	bl	80005c0 <HAL_GetTick>
 8000c3e:	1b80      	subs	r0, r0, r6
 8000c40:	42b8      	cmp	r0, r7
 8000c42:	d90b      	bls.n	8000c5c <HAL_ETH_Init+0x130>
        ETH_MACDMAConfig(heth, err);
 8000c44:	2101      	movs	r1, #1
 8000c46:	4620      	mov	r0, r4
 8000c48:	f7ff fe82 	bl	8000950 <ETH_MACDMAConfig>
        heth->State= HAL_ETH_STATE_READY;
 8000c4c:	2301      	movs	r3, #1
        return HAL_TIMEOUT;
 8000c4e:	2503      	movs	r5, #3
        heth->State= HAL_ETH_STATE_READY;
 8000c50:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(heth);
 8000c54:	2300      	movs	r3, #0
 8000c56:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
        return HAL_TIMEOUT;
 8000c5a:	e7c4      	b.n	8000be6 <HAL_ETH_Init+0xba>
    } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 8000c5c:	9b00      	ldr	r3, [sp, #0]
 8000c5e:	0759      	lsls	r1, r3, #29
 8000c60:	d5e6      	bpl.n	8000c30 <HAL_ETH_Init+0x104>
    if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 8000c62:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000c66:	2100      	movs	r1, #0
 8000c68:	4620      	mov	r0, r4
 8000c6a:	f7ff ff27 	bl	8000abc <HAL_ETH_WritePHYRegister>
 8000c6e:	2800      	cmp	r0, #0
 8000c70:	d1a5      	bne.n	8000bbe <HAL_ETH_Init+0x92>
    tickstart = HAL_GetTick();
 8000c72:	f7ff fca5 	bl	80005c0 <HAL_GetTick>
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 8000c76:	f241 3788 	movw	r7, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8000c7a:	4606      	mov	r6, r0
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8000c7c:	466a      	mov	r2, sp
 8000c7e:	2101      	movs	r1, #1
 8000c80:	4620      	mov	r0, r4
 8000c82:	f7ff fee1 	bl	8000a48 <HAL_ETH_ReadPHYRegister>
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 8000c86:	f7ff fc9b 	bl	80005c0 <HAL_GetTick>
 8000c8a:	1b80      	subs	r0, r0, r6
 8000c8c:	42b8      	cmp	r0, r7
 8000c8e:	d8d9      	bhi.n	8000c44 <HAL_ETH_Init+0x118>
    } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 8000c90:	9b00      	ldr	r3, [sp, #0]
 8000c92:	069a      	lsls	r2, r3, #26
 8000c94:	d5f2      	bpl.n	8000c7c <HAL_ETH_Init+0x150>
    if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 8000c96:	466a      	mov	r2, sp
 8000c98:	211f      	movs	r1, #31
 8000c9a:	4620      	mov	r0, r4
 8000c9c:	f7ff fed4 	bl	8000a48 <HAL_ETH_ReadPHYRegister>
 8000ca0:	2800      	cmp	r0, #0
 8000ca2:	d18c      	bne.n	8000bbe <HAL_ETH_Init+0x92>
    if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 8000ca4:	9b00      	ldr	r3, [sp, #0]
 8000ca6:	f013 0210 	ands.w	r2, r3, #16
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 8000caa:	bf18      	it	ne
 8000cac:	f44f 6200 	movne.w	r2, #2048	; 0x800
    if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 8000cb0:	075b      	lsls	r3, r3, #29
      (heth->Init).Speed = ETH_SPEED_10M; 
 8000cb2:	bf4c      	ite	mi
 8000cb4:	2300      	movmi	r3, #0
      (heth->Init).Speed = ETH_SPEED_100M;
 8000cb6:	f44f 4380 	movpl.w	r3, #16384	; 0x4000
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;           
 8000cba:	60e2      	str	r2, [r4, #12]
      (heth->Init).Speed = ETH_SPEED_100M;
 8000cbc:	60a3      	str	r3, [r4, #8]
  ETH_MACDMAConfig(heth, err);
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	4620      	mov	r0, r4
 8000cc2:	f7ff fe45 	bl	8000950 <ETH_MACDMAConfig>
  heth->State= HAL_ETH_STATE_READY;
 8000cc6:	2301      	movs	r3, #1
 8000cc8:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
  return HAL_OK;
 8000ccc:	e78b      	b.n	8000be6 <HAL_ETH_Init+0xba>
                                                (uint16_t)((heth->Init).Speed >> 1))) != HAL_OK)
 8000cce:	68a3      	ldr	r3, [r4, #8]
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 8000cd0:	4629      	mov	r1, r5
 8000cd2:	68e2      	ldr	r2, [r4, #12]
 8000cd4:	4620      	mov	r0, r4
                                                (uint16_t)((heth->Init).Speed >> 1))) != HAL_OK)
 8000cd6:	085b      	lsrs	r3, r3, #1
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 8000cd8:	ea43 02d2 	orr.w	r2, r3, r2, lsr #3
 8000cdc:	b292      	uxth	r2, r2
 8000cde:	f7ff feed 	bl	8000abc <HAL_ETH_WritePHYRegister>
 8000ce2:	2800      	cmp	r0, #0
 8000ce4:	f47f af6b 	bne.w	8000bbe <HAL_ETH_Init+0x92>
    HAL_Delay(PHY_CONFIG_DELAY);
 8000ce8:	f640 70ff 	movw	r0, #4095	; 0xfff
 8000cec:	f7ff fc6e 	bl	80005cc <HAL_Delay>
 8000cf0:	e7e5      	b.n	8000cbe <HAL_ETH_Init+0x192>
    return HAL_ERROR;
 8000cf2:	2501      	movs	r5, #1
 8000cf4:	e777      	b.n	8000be6 <HAL_ETH_Init+0xba>
 8000cf6:	bf00      	nop
 8000cf8:	40023800 	.word	0x40023800
 8000cfc:	40013800 	.word	0x40013800
 8000d00:	feced300 	.word	0xfeced300
 8000d04:	00e4e1bf 	.word	0x00e4e1bf
 8000d08:	fde9f140 	.word	0xfde9f140
 8000d0c:	017d783f 	.word	0x017d783f
 8000d10:	fc6c7900 	.word	0xfc6c7900
 8000d14:	026259ff 	.word	0x026259ff
 8000d18:	fa0a1f00 	.word	0xfa0a1f00
 8000d1c:	02faf07f 	.word	0x02faf07f

08000d20 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  for(position = 0; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000d24:	680b      	ldr	r3, [r1, #0]
{
 8000d26:	b085      	sub	sp, #20
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d28:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8000eec <HAL_GPIO_Init+0x1cc>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000d2c:	9301      	str	r3, [sp, #4]
  for(position = 0; position < GPIO_NUMBER; position++)
 8000d2e:	2300      	movs	r3, #0
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000d30:	4a6c      	ldr	r2, [pc, #432]	; (8000ee4 <HAL_GPIO_Init+0x1c4>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000d32:	f8df 91bc 	ldr.w	r9, [pc, #444]	; 8000ef0 <HAL_GPIO_Init+0x1d0>
    ioposition = ((uint32_t)0x01) << position;
 8000d36:	2401      	movs	r4, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000d38:	9d01      	ldr	r5, [sp, #4]
    ioposition = ((uint32_t)0x01) << position;
 8000d3a:	409c      	lsls	r4, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000d3c:	4025      	ands	r5, r4
    if(iocurrent == ioposition)
 8000d3e:	42ac      	cmp	r4, r5
 8000d40:	f040 80b6 	bne.w	8000eb0 <HAL_GPIO_Init+0x190>
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000d44:	684c      	ldr	r4, [r1, #4]
 8000d46:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8000d4a:	f024 0c10 	bic.w	ip, r4, #16
 8000d4e:	f10c 36ff 	add.w	r6, ip, #4294967295	; 0xffffffff
 8000d52:	2e01      	cmp	r6, #1
 8000d54:	d812      	bhi.n	8000d7c <HAL_GPIO_Init+0x5c>
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8000d56:	2603      	movs	r6, #3
        temp = GPIOx->OSPEEDR; 
 8000d58:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8000d5a:	fa06 f60e 	lsl.w	r6, r6, lr
 8000d5e:	ea27 0706 	bic.w	r7, r7, r6
        temp |= (GPIO_Init->Speed << (position * 2));
 8000d62:	68ce      	ldr	r6, [r1, #12]
 8000d64:	fa06 f60e 	lsl.w	r6, r6, lr
 8000d68:	433e      	orrs	r6, r7
        GPIOx->OSPEEDR = temp;
 8000d6a:	6086      	str	r6, [r0, #8]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8000d6c:	f3c4 1600 	ubfx	r6, r4, #4, #1
        temp = GPIOx->OTYPER;
 8000d70:	6847      	ldr	r7, [r0, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8000d72:	409e      	lsls	r6, r3
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000d74:	ea27 0705 	bic.w	r7, r7, r5
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8000d78:	433e      	orrs	r6, r7
        GPIOx->OTYPER = temp;
 8000d7a:	6046      	str	r6, [r0, #4]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8000d7c:	2603      	movs	r6, #3
      temp = GPIOx->PUPDR;
 8000d7e:	68c7      	ldr	r7, [r0, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000d80:	f1bc 0f02 	cmp.w	ip, #2
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8000d84:	fa06 f60e 	lsl.w	r6, r6, lr
 8000d88:	ea6f 0606 	mvn.w	r6, r6
 8000d8c:	ea07 0a06 	and.w	sl, r7, r6
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8000d90:	688f      	ldr	r7, [r1, #8]
 8000d92:	fa07 f70e 	lsl.w	r7, r7, lr
 8000d96:	ea47 070a 	orr.w	r7, r7, sl
      GPIOx->PUPDR = temp;
 8000d9a:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000d9c:	d116      	bne.n	8000dcc <HAL_GPIO_Init+0xac>
        temp = GPIOx->AFR[position >> 3];
 8000d9e:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8000da2:	f003 0b07 	and.w	fp, r3, #7
 8000da6:	f04f 0c0f 	mov.w	ip, #15
 8000daa:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
 8000dae:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = GPIOx->AFR[position >> 3];
 8000db2:	f8da 7020 	ldr.w	r7, [sl, #32]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8000db6:	fa0c fc0b 	lsl.w	ip, ip, fp
 8000dba:	ea27 0c0c 	bic.w	ip, r7, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8000dbe:	690f      	ldr	r7, [r1, #16]
 8000dc0:	fa07 f70b 	lsl.w	r7, r7, fp
 8000dc4:	ea47 070c 	orr.w	r7, r7, ip
        GPIOx->AFR[position >> 3] = temp;
 8000dc8:	f8ca 7020 	str.w	r7, [sl, #32]
      temp = GPIOx->MODER;
 8000dcc:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8000dce:	403e      	ands	r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000dd0:	f004 0703 	and.w	r7, r4, #3
 8000dd4:	fa07 fe0e 	lsl.w	lr, r7, lr
 8000dd8:	ea4e 0606 	orr.w	r6, lr, r6
      GPIOx->MODER = temp;
 8000ddc:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000dde:	00e6      	lsls	r6, r4, #3
 8000de0:	d566      	bpl.n	8000eb0 <HAL_GPIO_Init+0x190>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000de2:	f8d8 6044 	ldr.w	r6, [r8, #68]	; 0x44
 8000de6:	f023 0703 	bic.w	r7, r3, #3
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000dea:	f003 0e03 	and.w	lr, r3, #3
 8000dee:	f04f 0c0f 	mov.w	ip, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000df2:	f446 4680 	orr.w	r6, r6, #16384	; 0x4000
 8000df6:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000dfa:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000dfe:	f8c8 6044 	str.w	r6, [r8, #68]	; 0x44
 8000e02:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
 8000e06:	f8d8 6044 	ldr.w	r6, [r8, #68]	; 0x44
 8000e0a:	f406 4680 	and.w	r6, r6, #16384	; 0x4000
 8000e0e:	9603      	str	r6, [sp, #12]
 8000e10:	9e03      	ldr	r6, [sp, #12]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000e12:	fa0c f60e 	lsl.w	r6, ip, lr
        temp = SYSCFG->EXTICR[position >> 2];
 8000e16:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000e1a:	ea2a 0c06 	bic.w	ip, sl, r6
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000e1e:	4e32      	ldr	r6, [pc, #200]	; (8000ee8 <HAL_GPIO_Init+0x1c8>)
 8000e20:	42b0      	cmp	r0, r6
 8000e22:	d04c      	beq.n	8000ebe <HAL_GPIO_Init+0x19e>
 8000e24:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000e28:	42b0      	cmp	r0, r6
 8000e2a:	d04a      	beq.n	8000ec2 <HAL_GPIO_Init+0x1a2>
 8000e2c:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000e30:	42b0      	cmp	r0, r6
 8000e32:	d048      	beq.n	8000ec6 <HAL_GPIO_Init+0x1a6>
 8000e34:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000e38:	42b0      	cmp	r0, r6
 8000e3a:	d046      	beq.n	8000eca <HAL_GPIO_Init+0x1aa>
 8000e3c:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000e40:	42b0      	cmp	r0, r6
 8000e42:	d044      	beq.n	8000ece <HAL_GPIO_Init+0x1ae>
 8000e44:	4548      	cmp	r0, r9
 8000e46:	d044      	beq.n	8000ed2 <HAL_GPIO_Init+0x1b2>
 8000e48:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8000e4c:	42b0      	cmp	r0, r6
 8000e4e:	d042      	beq.n	8000ed6 <HAL_GPIO_Init+0x1b6>
 8000e50:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000e54:	42b0      	cmp	r0, r6
 8000e56:	d040      	beq.n	8000eda <HAL_GPIO_Init+0x1ba>
 8000e58:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000e5c:	42b0      	cmp	r0, r6
 8000e5e:	d03e      	beq.n	8000ede <HAL_GPIO_Init+0x1be>
 8000e60:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000e64:	42b0      	cmp	r0, r6
 8000e66:	bf14      	ite	ne
 8000e68:	260a      	movne	r6, #10
 8000e6a:	2609      	moveq	r6, #9
 8000e6c:	fa06 f60e 	lsl.w	r6, r6, lr
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000e70:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000e74:	ea46 060c 	orr.w	r6, r6, ip
        SYSCFG->EXTICR[position >> 2] = temp;
 8000e78:	60be      	str	r6, [r7, #8]
        temp &= ~((uint32_t)iocurrent);
 8000e7a:	ea6f 0705 	mvn.w	r7, r5
        temp = EXTI->IMR;
 8000e7e:	6816      	ldr	r6, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8000e80:	bf0c      	ite	eq
 8000e82:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 8000e84:	432e      	orrne	r6, r5
        }
        EXTI->IMR = temp;

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000e86:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        EXTI->IMR = temp;
 8000e8a:	6016      	str	r6, [r2, #0]
        temp = EXTI->EMR;
 8000e8c:	6856      	ldr	r6, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
 8000e8e:	bf0c      	ite	eq
 8000e90:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 8000e92:	432e      	orrne	r6, r5
        EXTI->EMR = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000e94:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        EXTI->EMR = temp;
 8000e98:	6056      	str	r6, [r2, #4]
        temp = EXTI->RTSR;
 8000e9a:	6896      	ldr	r6, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
 8000e9c:	bf0c      	ite	eq
 8000e9e:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 8000ea0:	432e      	orrne	r6, r5
        }
        EXTI->RTSR = temp;

        temp = EXTI->FTSR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000ea2:	02a4      	lsls	r4, r4, #10
        EXTI->RTSR = temp;
 8000ea4:	6096      	str	r6, [r2, #8]
        temp = EXTI->FTSR;
 8000ea6:	68d6      	ldr	r6, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
 8000ea8:	bf54      	ite	pl
 8000eaa:	403e      	andpl	r6, r7
        {
          temp |= iocurrent;
 8000eac:	432e      	orrmi	r6, r5
        }
        EXTI->FTSR = temp;
 8000eae:	60d6      	str	r6, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8000eb0:	3301      	adds	r3, #1
 8000eb2:	2b10      	cmp	r3, #16
 8000eb4:	f47f af3f 	bne.w	8000d36 <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 8000eb8:	b005      	add	sp, #20
 8000eba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000ebe:	2600      	movs	r6, #0
 8000ec0:	e7d4      	b.n	8000e6c <HAL_GPIO_Init+0x14c>
 8000ec2:	2601      	movs	r6, #1
 8000ec4:	e7d2      	b.n	8000e6c <HAL_GPIO_Init+0x14c>
 8000ec6:	2602      	movs	r6, #2
 8000ec8:	e7d0      	b.n	8000e6c <HAL_GPIO_Init+0x14c>
 8000eca:	2603      	movs	r6, #3
 8000ecc:	e7ce      	b.n	8000e6c <HAL_GPIO_Init+0x14c>
 8000ece:	2604      	movs	r6, #4
 8000ed0:	e7cc      	b.n	8000e6c <HAL_GPIO_Init+0x14c>
 8000ed2:	2605      	movs	r6, #5
 8000ed4:	e7ca      	b.n	8000e6c <HAL_GPIO_Init+0x14c>
 8000ed6:	2606      	movs	r6, #6
 8000ed8:	e7c8      	b.n	8000e6c <HAL_GPIO_Init+0x14c>
 8000eda:	2607      	movs	r6, #7
 8000edc:	e7c6      	b.n	8000e6c <HAL_GPIO_Init+0x14c>
 8000ede:	2608      	movs	r6, #8
 8000ee0:	e7c4      	b.n	8000e6c <HAL_GPIO_Init+0x14c>
 8000ee2:	bf00      	nop
 8000ee4:	40013c00 	.word	0x40013c00
 8000ee8:	40020000 	.word	0x40020000
 8000eec:	40023800 	.word	0x40023800
 8000ef0:	40021400 	.word	0x40021400

08000ef4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000ef4:	b10a      	cbz	r2, 8000efa <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8000ef6:	6181      	str	r1, [r0, #24]
 8000ef8:	4770      	bx	lr
 8000efa:	0409      	lsls	r1, r1, #16
 8000efc:	e7fb      	b.n	8000ef6 <HAL_GPIO_WritePin+0x2>

08000efe <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0X00u)
 8000efe:	6943      	ldr	r3, [r0, #20]
 8000f00:	420b      	tst	r3, r1
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8000f02:	bf18      	it	ne
 8000f04:	0409      	lslne	r1, r1, #16
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000f06:	6181      	str	r1, [r0, #24]
 8000f08:	4770      	bx	lr

08000f0a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8000f0a:	b5f0      	push	{r4, r5, r6, r7, lr}
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8000f0c:	4604      	mov	r4, r0
{
 8000f0e:	b08b      	sub	sp, #44	; 0x2c
  if (hpcd == NULL)
 8000f10:	b360      	cbz	r0, 8000f6c <HAL_PCD_Init+0x62>
  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8000f12:	f890 33bd 	ldrb.w	r3, [r0, #957]	; 0x3bd
  USBx = hpcd->Instance;
 8000f16:	6805      	ldr	r5, [r0, #0]
  if (hpcd->State == HAL_PCD_STATE_RESET)
 8000f18:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000f1c:	b91b      	cbnz	r3, 8000f26 <HAL_PCD_Init+0x1c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8000f1e:	f880 23bc 	strb.w	r2, [r0, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8000f22:	f001 fc23 	bl	800276c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8000f26:	2303      	movs	r3, #3

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8000f28:	466e      	mov	r6, sp
 8000f2a:	1d27      	adds	r7, r4, #4
  hpcd->State = HAL_PCD_STATE_BUSY;
 8000f2c:	f884 33bd 	strb.w	r3, [r4, #957]	; 0x3bd
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8000f30:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  __HAL_PCD_DISABLE(hpcd);
 8000f32:	4625      	mov	r5, r4
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8000f34:	f413 7380 	ands.w	r3, r3, #256	; 0x100
  __HAL_PCD_DISABLE(hpcd);
 8000f38:	f855 0b10 	ldr.w	r0, [r5], #16
    hpcd->Init.dma_enable = 0U;
 8000f3c:	bf08      	it	eq
 8000f3e:	6123      	streq	r3, [r4, #16]
  __HAL_PCD_DISABLE(hpcd);
 8000f40:	f001 f8b5 	bl	80020ae <USB_DisableGlobalInt>
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8000f44:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f46:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8000f48:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f4a:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8000f4c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000f50:	4625      	mov	r5, r4
 8000f52:	e886 0003 	stmia.w	r6, {r0, r1}
 8000f56:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 8000f5a:	f855 0b10 	ldr.w	r0, [r5], #16
 8000f5e:	f001 f86b 	bl	8002038 <USB_CoreInit>
 8000f62:	4606      	mov	r6, r0
 8000f64:	b120      	cbz	r0, 8000f70 <HAL_PCD_Init+0x66>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8000f66:	2302      	movs	r3, #2
 8000f68:	f884 33bd 	strb.w	r3, [r4, #957]	; 0x3bd
    return HAL_ERROR;
 8000f6c:	2501      	movs	r5, #1
 8000f6e:	e054      	b.n	800101a <HAL_PCD_Init+0x110>
    return HAL_ERROR;
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8000f70:	4601      	mov	r1, r0
 8000f72:	6820      	ldr	r0, [r4, #0]
 8000f74:	f001 f8a1 	bl	80020ba <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000f78:	4630      	mov	r0, r6
 8000f7a:	f8d4 e004 	ldr.w	lr, [r4, #4]
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8000f7e:	261c      	movs	r6, #28
 8000f80:	f04f 0c01 	mov.w	ip, #1
    hpcd->IN_ep[i].num = i;
    hpcd->IN_ep[i].tx_fifo_num = i;
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8000f84:	4601      	mov	r1, r0
 8000f86:	b2c2      	uxtb	r2, r0
 8000f88:	3001      	adds	r0, #1
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000f8a:	4596      	cmp	lr, r2
 8000f8c:	d81b      	bhi.n	8000fc6 <HAL_PCD_Init+0xbc>
 8000f8e:	2300      	movs	r3, #0
    hpcd->IN_ep[i].xfer_len = 0U;
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8000f90:	261c      	movs	r6, #28
 8000f92:	4619      	mov	r1, r3
 8000f94:	b2d8      	uxtb	r0, r3
 8000f96:	3301      	adds	r3, #1
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000f98:	4586      	cmp	lr, r0
 8000f9a:	d822      	bhi.n	8000fe2 <HAL_PCD_Init+0xd8>
    hpcd->OUT_ep[i].xfer_buff = 0U;
    hpcd->OUT_ep[i].xfer_len = 0U;
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8000f9c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f9e:	466e      	mov	r6, sp
 8000fa0:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8000fa2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000fa4:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8000fa6:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000faa:	e886 0003 	stmia.w	r6, {r0, r1}
 8000fae:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 8000fb2:	6820      	ldr	r0, [r4, #0]
 8000fb4:	f001 f8c2 	bl	800213c <USB_DevInit>
 8000fb8:	2301      	movs	r3, #1
 8000fba:	4605      	mov	r5, r0
 8000fbc:	b300      	cbz	r0, 8001000 <HAL_PCD_Init+0xf6>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8000fbe:	2202      	movs	r2, #2
 8000fc0:	f884 23bd 	strb.w	r2, [r4, #957]	; 0x3bd
 8000fc4:	e7d2      	b.n	8000f6c <HAL_PCD_Init+0x62>
    hpcd->IN_ep[i].is_in = 1U;
 8000fc6:	fb06 4302 	mla	r3, r6, r2, r4
 8000fca:	f883 c03d 	strb.w	ip, [r3, #61]	; 0x3d
    hpcd->IN_ep[i].num = i;
 8000fce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    hpcd->IN_ep[i].tx_fifo_num = i;
 8000fd2:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8000fd6:	f883 103f 	strb.w	r1, [r3, #63]	; 0x3f
    hpcd->IN_ep[i].maxpacket = 0U;
 8000fda:	6459      	str	r1, [r3, #68]	; 0x44
    hpcd->IN_ep[i].xfer_buff = 0U;
 8000fdc:	6499      	str	r1, [r3, #72]	; 0x48
    hpcd->IN_ep[i].xfer_len = 0U;
 8000fde:	6519      	str	r1, [r3, #80]	; 0x50
 8000fe0:	e7d1      	b.n	8000f86 <HAL_PCD_Init+0x7c>
    hpcd->OUT_ep[i].is_in = 0U;
 8000fe2:	fb06 4200 	mla	r2, r6, r0, r4
 8000fe6:	f882 11fd 	strb.w	r1, [r2, #509]	; 0x1fd
    hpcd->OUT_ep[i].num = i;
 8000fea:	f882 01fc 	strb.w	r0, [r2, #508]	; 0x1fc
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8000fee:	f882 11ff 	strb.w	r1, [r2, #511]	; 0x1ff
    hpcd->OUT_ep[i].maxpacket = 0U;
 8000ff2:	f8c2 1204 	str.w	r1, [r2, #516]	; 0x204
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8000ff6:	f8c2 1208 	str.w	r1, [r2, #520]	; 0x208
    hpcd->OUT_ep[i].xfer_len = 0U;
 8000ffa:	f8c2 1210 	str.w	r1, [r2, #528]	; 0x210
 8000ffe:	e7c9      	b.n	8000f94 <HAL_PCD_Init+0x8a>
    return HAL_ERROR;
  }

  hpcd->USB_Address = 0U;
 8001000:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8001004:	f884 33bd 	strb.w	r3, [r4, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001008:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800100a:	2b01      	cmp	r3, #1
 800100c:	d102      	bne.n	8001014 <HAL_PCD_Init+0x10a>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800100e:	4620      	mov	r0, r4
 8001010:	f000 f806 	bl	8001020 <HAL_PCDEx_ActivateLPM>
  }
  
  (void)USB_DevDisconnect(hpcd->Instance);
 8001014:	6820      	ldr	r0, [r4, #0]
 8001016:	f001 f94b 	bl	80022b0 <USB_DevDisconnect>

  return HAL_OK;
}
 800101a:	4628      	mov	r0, r5
 800101c:	b00b      	add	sp, #44	; 0x2c
 800101e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001020 <HAL_PCDEx_ActivateLPM>:
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;

  hpcd->lpm_active = 1U;
 8001020:	2101      	movs	r1, #1
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001022:	6802      	ldr	r2, [r0, #0]
{
 8001024:	4603      	mov	r3, r0
  hpcd->lpm_active = 1U;
 8001026:	f8c0 13fc 	str.w	r1, [r0, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 800102a:	2000      	movs	r0, #0
 800102c:	f883 03f4 	strb.w	r0, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8001030:	6993      	ldr	r3, [r2, #24]
 8001032:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001036:	6193      	str	r3, [r2, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8001038:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800103a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800103e:	f043 0303 	orr.w	r3, r3, #3
 8001042:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
}
 8001044:	4770      	bx	lr
	...

08001048 <HAL_PWR_EnableBkUpAccess>:
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001048:	4a02      	ldr	r2, [pc, #8]	; (8001054 <HAL_PWR_EnableBkUpAccess+0xc>)
 800104a:	6813      	ldr	r3, [r2, #0]
 800104c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001050:	6013      	str	r3, [r2, #0]
 8001052:	4770      	bx	lr
 8001054:	40007000 	.word	0x40007000

08001058 <HAL_PWREx_EnableOverDrive>:
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
  uint32_t tickstart = 0;

  __HAL_RCC_PWR_CLK_ENABLE();
 8001058:	4b19      	ldr	r3, [pc, #100]	; (80010c0 <HAL_PWREx_EnableOverDrive+0x68>)
{
 800105a:	b537      	push	{r0, r1, r2, r4, r5, lr}
  __HAL_RCC_PWR_CLK_ENABLE();
 800105c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800105e:	4c19      	ldr	r4, [pc, #100]	; (80010c4 <HAL_PWREx_EnableOverDrive+0x6c>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8001060:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001064:	641a      	str	r2, [r3, #64]	; 0x40
 8001066:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001068:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800106c:	9301      	str	r3, [sp, #4]
 800106e:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001070:	6823      	ldr	r3, [r4, #0]
 8001072:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001076:	6023      	str	r3, [r4, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001078:	f7ff faa2 	bl	80005c0 <HAL_GetTick>
 800107c:	4605      	mov	r5, r0

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800107e:	6863      	ldr	r3, [r4, #4]
 8001080:	03da      	lsls	r2, r3, #15
 8001082:	d50c      	bpl.n	800109e <HAL_PWREx_EnableOverDrive+0x46>
      return HAL_TIMEOUT;
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001084:	6823      	ldr	r3, [r4, #0]
 8001086:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800108a:	6023      	str	r3, [r4, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800108c:	f7ff fa98 	bl	80005c0 <HAL_GetTick>

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001090:	4c0c      	ldr	r4, [pc, #48]	; (80010c4 <HAL_PWREx_EnableOverDrive+0x6c>)
  tickstart = HAL_GetTick();
 8001092:	4605      	mov	r5, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001094:	6863      	ldr	r3, [r4, #4]
 8001096:	039b      	lsls	r3, r3, #14
 8001098:	d50a      	bpl.n	80010b0 <HAL_PWREx_EnableOverDrive+0x58>
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
 800109a:	2000      	movs	r0, #0
 800109c:	e006      	b.n	80010ac <HAL_PWREx_EnableOverDrive+0x54>
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800109e:	f7ff fa8f 	bl	80005c0 <HAL_GetTick>
 80010a2:	1b40      	subs	r0, r0, r5
 80010a4:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80010a8:	d9e9      	bls.n	800107e <HAL_PWREx_EnableOverDrive+0x26>
      return HAL_TIMEOUT;
 80010aa:	2003      	movs	r0, #3
}
 80010ac:	b003      	add	sp, #12
 80010ae:	bd30      	pop	{r4, r5, pc}
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80010b0:	f7ff fa86 	bl	80005c0 <HAL_GetTick>
 80010b4:	1b40      	subs	r0, r0, r5
 80010b6:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80010ba:	d9eb      	bls.n	8001094 <HAL_PWREx_EnableOverDrive+0x3c>
 80010bc:	e7f5      	b.n	80010aa <HAL_PWREx_EnableOverDrive+0x52>
 80010be:	bf00      	nop
 80010c0:	40023800 	.word	0x40023800
 80010c4:	40007000 	.word	0x40007000

080010c8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80010c8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80010cc:	4604      	mov	r4, r0
 80010ce:	b908      	cbnz	r0, 80010d4 <HAL_RCC_OscConfig+0xc>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80010d0:	2001      	movs	r0, #1
 80010d2:	e03f      	b.n	8001154 <HAL_RCC_OscConfig+0x8c>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80010d4:	6803      	ldr	r3, [r0, #0]
 80010d6:	07d8      	lsls	r0, r3, #31
 80010d8:	d410      	bmi.n	80010fc <HAL_RCC_OscConfig+0x34>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80010da:	6823      	ldr	r3, [r4, #0]
 80010dc:	0799      	lsls	r1, r3, #30
 80010de:	d460      	bmi.n	80011a2 <HAL_RCC_OscConfig+0xda>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80010e0:	6823      	ldr	r3, [r4, #0]
 80010e2:	0719      	lsls	r1, r3, #28
 80010e4:	f100 80a5 	bmi.w	8001232 <HAL_RCC_OscConfig+0x16a>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80010e8:	6823      	ldr	r3, [r4, #0]
 80010ea:	075a      	lsls	r2, r3, #29
 80010ec:	f100 80c6 	bmi.w	800127c <HAL_RCC_OscConfig+0x1b4>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80010f0:	69a0      	ldr	r0, [r4, #24]
 80010f2:	2800      	cmp	r0, #0
 80010f4:	f040 8130 	bne.w	8001358 <HAL_RCC_OscConfig+0x290>
      }
    }
  }
  return HAL_OK;
 80010f8:	2000      	movs	r0, #0
 80010fa:	e02b      	b.n	8001154 <HAL_RCC_OscConfig+0x8c>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80010fc:	4b94      	ldr	r3, [pc, #592]	; (8001350 <HAL_RCC_OscConfig+0x288>)
 80010fe:	689a      	ldr	r2, [r3, #8]
 8001100:	f002 020c 	and.w	r2, r2, #12
 8001104:	2a04      	cmp	r2, #4
 8001106:	d007      	beq.n	8001118 <HAL_RCC_OscConfig+0x50>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001108:	689a      	ldr	r2, [r3, #8]
 800110a:	f002 020c 	and.w	r2, r2, #12
 800110e:	2a08      	cmp	r2, #8
 8001110:	d10a      	bne.n	8001128 <HAL_RCC_OscConfig+0x60>
 8001112:	685b      	ldr	r3, [r3, #4]
 8001114:	025a      	lsls	r2, r3, #9
 8001116:	d507      	bpl.n	8001128 <HAL_RCC_OscConfig+0x60>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001118:	4b8d      	ldr	r3, [pc, #564]	; (8001350 <HAL_RCC_OscConfig+0x288>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	039b      	lsls	r3, r3, #14
 800111e:	d5dc      	bpl.n	80010da <HAL_RCC_OscConfig+0x12>
 8001120:	6863      	ldr	r3, [r4, #4]
 8001122:	2b00      	cmp	r3, #0
 8001124:	d1d9      	bne.n	80010da <HAL_RCC_OscConfig+0x12>
 8001126:	e7d3      	b.n	80010d0 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001128:	6863      	ldr	r3, [r4, #4]
 800112a:	4d89      	ldr	r5, [pc, #548]	; (8001350 <HAL_RCC_OscConfig+0x288>)
 800112c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001130:	d113      	bne.n	800115a <HAL_RCC_OscConfig+0x92>
 8001132:	682b      	ldr	r3, [r5, #0]
 8001134:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001138:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800113a:	f7ff fa41 	bl	80005c0 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800113e:	4d84      	ldr	r5, [pc, #528]	; (8001350 <HAL_RCC_OscConfig+0x288>)
        tickstart = HAL_GetTick();
 8001140:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001142:	682b      	ldr	r3, [r5, #0]
 8001144:	039f      	lsls	r7, r3, #14
 8001146:	d4c8      	bmi.n	80010da <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001148:	f7ff fa3a 	bl	80005c0 <HAL_GetTick>
 800114c:	1b80      	subs	r0, r0, r6
 800114e:	2864      	cmp	r0, #100	; 0x64
 8001150:	d9f7      	bls.n	8001142 <HAL_RCC_OscConfig+0x7a>
            return HAL_TIMEOUT;
 8001152:	2003      	movs	r0, #3
}
 8001154:	b002      	add	sp, #8
 8001156:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800115a:	b99b      	cbnz	r3, 8001184 <HAL_RCC_OscConfig+0xbc>
 800115c:	682b      	ldr	r3, [r5, #0]
 800115e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001162:	602b      	str	r3, [r5, #0]
 8001164:	682b      	ldr	r3, [r5, #0]
 8001166:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800116a:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800116c:	f7ff fa28 	bl	80005c0 <HAL_GetTick>
 8001170:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001172:	682b      	ldr	r3, [r5, #0]
 8001174:	0398      	lsls	r0, r3, #14
 8001176:	d5b0      	bpl.n	80010da <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001178:	f7ff fa22 	bl	80005c0 <HAL_GetTick>
 800117c:	1b80      	subs	r0, r0, r6
 800117e:	2864      	cmp	r0, #100	; 0x64
 8001180:	d9f7      	bls.n	8001172 <HAL_RCC_OscConfig+0xaa>
 8001182:	e7e6      	b.n	8001152 <HAL_RCC_OscConfig+0x8a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001184:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001188:	682b      	ldr	r3, [r5, #0]
 800118a:	d103      	bne.n	8001194 <HAL_RCC_OscConfig+0xcc>
 800118c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001190:	602b      	str	r3, [r5, #0]
 8001192:	e7ce      	b.n	8001132 <HAL_RCC_OscConfig+0x6a>
 8001194:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001198:	602b      	str	r3, [r5, #0]
 800119a:	682b      	ldr	r3, [r5, #0]
 800119c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80011a0:	e7ca      	b.n	8001138 <HAL_RCC_OscConfig+0x70>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80011a2:	4b6b      	ldr	r3, [pc, #428]	; (8001350 <HAL_RCC_OscConfig+0x288>)
 80011a4:	689a      	ldr	r2, [r3, #8]
 80011a6:	f012 0f0c 	tst.w	r2, #12
 80011aa:	d007      	beq.n	80011bc <HAL_RCC_OscConfig+0xf4>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80011ac:	689a      	ldr	r2, [r3, #8]
 80011ae:	f002 020c 	and.w	r2, r2, #12
 80011b2:	2a08      	cmp	r2, #8
 80011b4:	d111      	bne.n	80011da <HAL_RCC_OscConfig+0x112>
 80011b6:	685b      	ldr	r3, [r3, #4]
 80011b8:	0259      	lsls	r1, r3, #9
 80011ba:	d40e      	bmi.n	80011da <HAL_RCC_OscConfig+0x112>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011bc:	4b64      	ldr	r3, [pc, #400]	; (8001350 <HAL_RCC_OscConfig+0x288>)
 80011be:	681a      	ldr	r2, [r3, #0]
 80011c0:	0792      	lsls	r2, r2, #30
 80011c2:	d502      	bpl.n	80011ca <HAL_RCC_OscConfig+0x102>
 80011c4:	68e2      	ldr	r2, [r4, #12]
 80011c6:	2a01      	cmp	r2, #1
 80011c8:	d182      	bne.n	80010d0 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011ca:	681a      	ldr	r2, [r3, #0]
 80011cc:	6921      	ldr	r1, [r4, #16]
 80011ce:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 80011d2:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 80011d6:	601a      	str	r2, [r3, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011d8:	e782      	b.n	80010e0 <HAL_RCC_OscConfig+0x18>
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80011da:	68e3      	ldr	r3, [r4, #12]
 80011dc:	4d5c      	ldr	r5, [pc, #368]	; (8001350 <HAL_RCC_OscConfig+0x288>)
 80011de:	b1bb      	cbz	r3, 8001210 <HAL_RCC_OscConfig+0x148>
        __HAL_RCC_HSI_ENABLE();
 80011e0:	682b      	ldr	r3, [r5, #0]
 80011e2:	f043 0301 	orr.w	r3, r3, #1
 80011e6:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80011e8:	f7ff f9ea 	bl	80005c0 <HAL_GetTick>
 80011ec:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011ee:	682b      	ldr	r3, [r5, #0]
 80011f0:	079f      	lsls	r7, r3, #30
 80011f2:	d507      	bpl.n	8001204 <HAL_RCC_OscConfig+0x13c>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011f4:	682b      	ldr	r3, [r5, #0]
 80011f6:	6922      	ldr	r2, [r4, #16]
 80011f8:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80011fc:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001200:	602b      	str	r3, [r5, #0]
 8001202:	e76d      	b.n	80010e0 <HAL_RCC_OscConfig+0x18>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001204:	f7ff f9dc 	bl	80005c0 <HAL_GetTick>
 8001208:	1b80      	subs	r0, r0, r6
 800120a:	2802      	cmp	r0, #2
 800120c:	d9ef      	bls.n	80011ee <HAL_RCC_OscConfig+0x126>
 800120e:	e7a0      	b.n	8001152 <HAL_RCC_OscConfig+0x8a>
        __HAL_RCC_HSI_DISABLE();
 8001210:	682b      	ldr	r3, [r5, #0]
 8001212:	f023 0301 	bic.w	r3, r3, #1
 8001216:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001218:	f7ff f9d2 	bl	80005c0 <HAL_GetTick>
 800121c:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800121e:	682b      	ldr	r3, [r5, #0]
 8001220:	0798      	lsls	r0, r3, #30
 8001222:	f57f af5d 	bpl.w	80010e0 <HAL_RCC_OscConfig+0x18>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001226:	f7ff f9cb 	bl	80005c0 <HAL_GetTick>
 800122a:	1b80      	subs	r0, r0, r6
 800122c:	2802      	cmp	r0, #2
 800122e:	d9f6      	bls.n	800121e <HAL_RCC_OscConfig+0x156>
 8001230:	e78f      	b.n	8001152 <HAL_RCC_OscConfig+0x8a>
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001232:	6963      	ldr	r3, [r4, #20]
 8001234:	4d46      	ldr	r5, [pc, #280]	; (8001350 <HAL_RCC_OscConfig+0x288>)
 8001236:	b183      	cbz	r3, 800125a <HAL_RCC_OscConfig+0x192>
      __HAL_RCC_LSI_ENABLE();
 8001238:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800123a:	f043 0301 	orr.w	r3, r3, #1
 800123e:	676b      	str	r3, [r5, #116]	; 0x74
      tickstart = HAL_GetTick();
 8001240:	f7ff f9be 	bl	80005c0 <HAL_GetTick>
 8001244:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001246:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001248:	079b      	lsls	r3, r3, #30
 800124a:	f53f af4d 	bmi.w	80010e8 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800124e:	f7ff f9b7 	bl	80005c0 <HAL_GetTick>
 8001252:	1b80      	subs	r0, r0, r6
 8001254:	2802      	cmp	r0, #2
 8001256:	d9f6      	bls.n	8001246 <HAL_RCC_OscConfig+0x17e>
 8001258:	e77b      	b.n	8001152 <HAL_RCC_OscConfig+0x8a>
      __HAL_RCC_LSI_DISABLE();
 800125a:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800125c:	f023 0301 	bic.w	r3, r3, #1
 8001260:	676b      	str	r3, [r5, #116]	; 0x74
      tickstart = HAL_GetTick();
 8001262:	f7ff f9ad 	bl	80005c0 <HAL_GetTick>
 8001266:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001268:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800126a:	079f      	lsls	r7, r3, #30
 800126c:	f57f af3c 	bpl.w	80010e8 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001270:	f7ff f9a6 	bl	80005c0 <HAL_GetTick>
 8001274:	1b80      	subs	r0, r0, r6
 8001276:	2802      	cmp	r0, #2
 8001278:	d9f6      	bls.n	8001268 <HAL_RCC_OscConfig+0x1a0>
 800127a:	e76a      	b.n	8001152 <HAL_RCC_OscConfig+0x8a>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800127c:	4b34      	ldr	r3, [pc, #208]	; (8001350 <HAL_RCC_OscConfig+0x288>)
 800127e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001280:	00d0      	lsls	r0, r2, #3
 8001282:	d427      	bmi.n	80012d4 <HAL_RCC_OscConfig+0x20c>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001284:	6c1a      	ldr	r2, [r3, #64]	; 0x40
      pwrclkchanged = SET;
 8001286:	2601      	movs	r6, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8001288:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800128c:	641a      	str	r2, [r3, #64]	; 0x40
 800128e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001290:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001294:	9301      	str	r3, [sp, #4]
 8001296:	9b01      	ldr	r3, [sp, #4]
    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001298:	4d2e      	ldr	r5, [pc, #184]	; (8001354 <HAL_RCC_OscConfig+0x28c>)
 800129a:	682b      	ldr	r3, [r5, #0]
 800129c:	05d9      	lsls	r1, r3, #23
 800129e:	d51b      	bpl.n	80012d8 <HAL_RCC_OscConfig+0x210>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80012a0:	68a3      	ldr	r3, [r4, #8]
 80012a2:	4d2b      	ldr	r5, [pc, #172]	; (8001350 <HAL_RCC_OscConfig+0x288>)
 80012a4:	2b01      	cmp	r3, #1
 80012a6:	d127      	bne.n	80012f8 <HAL_RCC_OscConfig+0x230>
 80012a8:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80012aa:	f043 0301 	orr.w	r3, r3, #1
 80012ae:	672b      	str	r3, [r5, #112]	; 0x70
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80012b0:	f241 3588 	movw	r5, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80012b4:	f7ff f984 	bl	80005c0 <HAL_GetTick>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80012b8:	4f25      	ldr	r7, [pc, #148]	; (8001350 <HAL_RCC_OscConfig+0x288>)
      tickstart = HAL_GetTick();
 80012ba:	4680      	mov	r8, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80012bc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80012be:	079b      	lsls	r3, r3, #30
 80012c0:	d53f      	bpl.n	8001342 <HAL_RCC_OscConfig+0x27a>
    if (pwrclkchanged == SET)
 80012c2:	2e00      	cmp	r6, #0
 80012c4:	f43f af14 	beq.w	80010f0 <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 80012c8:	4a21      	ldr	r2, [pc, #132]	; (8001350 <HAL_RCC_OscConfig+0x288>)
 80012ca:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80012cc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80012d0:	6413      	str	r3, [r2, #64]	; 0x40
 80012d2:	e70d      	b.n	80010f0 <HAL_RCC_OscConfig+0x28>
  FlagStatus pwrclkchanged = RESET;
 80012d4:	2600      	movs	r6, #0
 80012d6:	e7df      	b.n	8001298 <HAL_RCC_OscConfig+0x1d0>
      PWR->CR1 |= PWR_CR1_DBP;
 80012d8:	682b      	ldr	r3, [r5, #0]
 80012da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80012de:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 80012e0:	f7ff f96e 	bl	80005c0 <HAL_GetTick>
 80012e4:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80012e6:	682b      	ldr	r3, [r5, #0]
 80012e8:	05da      	lsls	r2, r3, #23
 80012ea:	d4d9      	bmi.n	80012a0 <HAL_RCC_OscConfig+0x1d8>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80012ec:	f7ff f968 	bl	80005c0 <HAL_GetTick>
 80012f0:	1bc0      	subs	r0, r0, r7
 80012f2:	2864      	cmp	r0, #100	; 0x64
 80012f4:	d9f7      	bls.n	80012e6 <HAL_RCC_OscConfig+0x21e>
 80012f6:	e72c      	b.n	8001152 <HAL_RCC_OscConfig+0x8a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80012f8:	b9ab      	cbnz	r3, 8001326 <HAL_RCC_OscConfig+0x25e>
 80012fa:	6f2b      	ldr	r3, [r5, #112]	; 0x70
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80012fc:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001300:	f023 0301 	bic.w	r3, r3, #1
 8001304:	672b      	str	r3, [r5, #112]	; 0x70
 8001306:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001308:	f023 0304 	bic.w	r3, r3, #4
 800130c:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 800130e:	f7ff f957 	bl	80005c0 <HAL_GetTick>
 8001312:	4607      	mov	r7, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001314:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001316:	0798      	lsls	r0, r3, #30
 8001318:	d5d3      	bpl.n	80012c2 <HAL_RCC_OscConfig+0x1fa>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800131a:	f7ff f951 	bl	80005c0 <HAL_GetTick>
 800131e:	1bc0      	subs	r0, r0, r7
 8001320:	4540      	cmp	r0, r8
 8001322:	d9f7      	bls.n	8001314 <HAL_RCC_OscConfig+0x24c>
 8001324:	e715      	b.n	8001152 <HAL_RCC_OscConfig+0x8a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001326:	2b05      	cmp	r3, #5
 8001328:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800132a:	d103      	bne.n	8001334 <HAL_RCC_OscConfig+0x26c>
 800132c:	f043 0304 	orr.w	r3, r3, #4
 8001330:	672b      	str	r3, [r5, #112]	; 0x70
 8001332:	e7b9      	b.n	80012a8 <HAL_RCC_OscConfig+0x1e0>
 8001334:	f023 0301 	bic.w	r3, r3, #1
 8001338:	672b      	str	r3, [r5, #112]	; 0x70
 800133a:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800133c:	f023 0304 	bic.w	r3, r3, #4
 8001340:	e7b5      	b.n	80012ae <HAL_RCC_OscConfig+0x1e6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001342:	f7ff f93d 	bl	80005c0 <HAL_GetTick>
 8001346:	eba0 0008 	sub.w	r0, r0, r8
 800134a:	42a8      	cmp	r0, r5
 800134c:	d9b6      	bls.n	80012bc <HAL_RCC_OscConfig+0x1f4>
 800134e:	e700      	b.n	8001152 <HAL_RCC_OscConfig+0x8a>
 8001350:	40023800 	.word	0x40023800
 8001354:	40007000 	.word	0x40007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001358:	4d3c      	ldr	r5, [pc, #240]	; (800144c <HAL_RCC_OscConfig+0x384>)
 800135a:	68ab      	ldr	r3, [r5, #8]
 800135c:	f003 030c 	and.w	r3, r3, #12
 8001360:	2b08      	cmp	r3, #8
 8001362:	d042      	beq.n	80013ea <HAL_RCC_OscConfig+0x322>
        __HAL_RCC_PLL_DISABLE();
 8001364:	682b      	ldr	r3, [r5, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001366:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8001368:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800136c:	602b      	str	r3, [r5, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800136e:	d12f      	bne.n	80013d0 <HAL_RCC_OscConfig+0x308>
        tickstart = HAL_GetTick();
 8001370:	f7ff f926 	bl	80005c0 <HAL_GetTick>
 8001374:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001376:	682b      	ldr	r3, [r5, #0]
 8001378:	0199      	lsls	r1, r3, #6
 800137a:	d423      	bmi.n	80013c4 <HAL_RCC_OscConfig+0x2fc>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800137c:	6a22      	ldr	r2, [r4, #32]
 800137e:	69e3      	ldr	r3, [r4, #28]
 8001380:	4313      	orrs	r3, r2
 8001382:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001384:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8001388:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800138a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800138e:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001390:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 8001394:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001396:	4c2d      	ldr	r4, [pc, #180]	; (800144c <HAL_RCC_OscConfig+0x384>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001398:	0852      	lsrs	r2, r2, #1
 800139a:	3a01      	subs	r2, #1
 800139c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80013a0:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 80013a2:	682b      	ldr	r3, [r5, #0]
 80013a4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80013a8:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80013aa:	f7ff f909 	bl	80005c0 <HAL_GetTick>
 80013ae:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80013b0:	6823      	ldr	r3, [r4, #0]
 80013b2:	019a      	lsls	r2, r3, #6
 80013b4:	f53f aea0 	bmi.w	80010f8 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013b8:	f7ff f902 	bl	80005c0 <HAL_GetTick>
 80013bc:	1b40      	subs	r0, r0, r5
 80013be:	2802      	cmp	r0, #2
 80013c0:	d9f6      	bls.n	80013b0 <HAL_RCC_OscConfig+0x2e8>
 80013c2:	e6c6      	b.n	8001152 <HAL_RCC_OscConfig+0x8a>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013c4:	f7ff f8fc 	bl	80005c0 <HAL_GetTick>
 80013c8:	1b80      	subs	r0, r0, r6
 80013ca:	2802      	cmp	r0, #2
 80013cc:	d9d3      	bls.n	8001376 <HAL_RCC_OscConfig+0x2ae>
 80013ce:	e6c0      	b.n	8001152 <HAL_RCC_OscConfig+0x8a>
        tickstart = HAL_GetTick();
 80013d0:	f7ff f8f6 	bl	80005c0 <HAL_GetTick>
 80013d4:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80013d6:	682b      	ldr	r3, [r5, #0]
 80013d8:	019b      	lsls	r3, r3, #6
 80013da:	f57f ae8d 	bpl.w	80010f8 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013de:	f7ff f8ef 	bl	80005c0 <HAL_GetTick>
 80013e2:	1b00      	subs	r0, r0, r4
 80013e4:	2802      	cmp	r0, #2
 80013e6:	d9f6      	bls.n	80013d6 <HAL_RCC_OscConfig+0x30e>
 80013e8:	e6b3      	b.n	8001152 <HAL_RCC_OscConfig+0x8a>
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80013ea:	2801      	cmp	r0, #1
      pll_config = RCC->PLLCFGR;
 80013ec:	686b      	ldr	r3, [r5, #4]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80013ee:	f43f aeb1 	beq.w	8001154 <HAL_RCC_OscConfig+0x8c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80013f2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80013f6:	69e1      	ldr	r1, [r4, #28]
 80013f8:	428a      	cmp	r2, r1
 80013fa:	f47f ae69 	bne.w	80010d0 <HAL_RCC_OscConfig+0x8>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80013fe:	f003 023f 	and.w	r2, r3, #63	; 0x3f
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001402:	6a21      	ldr	r1, [r4, #32]
 8001404:	428a      	cmp	r2, r1
 8001406:	f47f ae63 	bne.w	80010d0 <HAL_RCC_OscConfig+0x8>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800140a:	f647 72c0 	movw	r2, #32704	; 0x7fc0
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800140e:	6a61      	ldr	r1, [r4, #36]	; 0x24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001410:	401a      	ands	r2, r3
 8001412:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 8001416:	f47f ae5b 	bne.w	80010d0 <HAL_RCC_OscConfig+0x8>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800141a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800141c:	f403 3140 	and.w	r1, r3, #196608	; 0x30000
 8001420:	0852      	lsrs	r2, r2, #1
 8001422:	3a01      	subs	r2, #1
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001424:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 8001428:	f47f ae52 	bne.w	80010d0 <HAL_RCC_OscConfig+0x8>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800142c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001430:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001432:	ebb2 6f01 	cmp.w	r2, r1, lsl #24
 8001436:	f47f ae4b 	bne.w	80010d0 <HAL_RCC_OscConfig+0x8>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800143a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800143c:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001440:	ebb3 7f02 	cmp.w	r3, r2, lsl #28
    return HAL_ERROR;
 8001444:	bf14      	ite	ne
 8001446:	2001      	movne	r0, #1
 8001448:	2000      	moveq	r0, #0
 800144a:	e683      	b.n	8001154 <HAL_RCC_OscConfig+0x8c>
 800144c:	40023800 	.word	0x40023800

08001450 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
  uint32_t sysclockfreq = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001450:	4913      	ldr	r1, [pc, #76]	; (80014a0 <HAL_RCC_GetSysClockFreq+0x50>)
{
 8001452:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001454:	688b      	ldr	r3, [r1, #8]
 8001456:	f003 030c 	and.w	r3, r3, #12
 800145a:	2b04      	cmp	r3, #4
 800145c:	d003      	beq.n	8001466 <HAL_RCC_GetSysClockFreq+0x16>
 800145e:	2b08      	cmp	r3, #8
 8001460:	d003      	beq.n	800146a <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001462:	4810      	ldr	r0, [pc, #64]	; (80014a4 <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001464:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 8001466:	4810      	ldr	r0, [pc, #64]	; (80014a8 <HAL_RCC_GetSysClockFreq+0x58>)
 8001468:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800146a:	684a      	ldr	r2, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800146c:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800146e:	6849      	ldr	r1, [r1, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001470:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8001474:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001478:	f3c1 1188 	ubfx	r1, r1, #6, #9
 800147c:	bf1a      	itte	ne
 800147e:	480a      	ldrne	r0, [pc, #40]	; (80014a8 <HAL_RCC_GetSysClockFreq+0x58>)
 8001480:	2300      	movne	r3, #0
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001482:	4808      	ldreq	r0, [pc, #32]	; (80014a4 <HAL_RCC_GetSysClockFreq+0x54>)
 8001484:	fba1 0100 	umull	r0, r1, r1, r0
 8001488:	f7fe fed6 	bl	8000238 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800148c:	4b04      	ldr	r3, [pc, #16]	; (80014a0 <HAL_RCC_GetSysClockFreq+0x50>)
 800148e:	685b      	ldr	r3, [r3, #4]
 8001490:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8001494:	3301      	adds	r3, #1
 8001496:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco / pllp;
 8001498:	fbb0 f0f3 	udiv	r0, r0, r3
 800149c:	bd08      	pop	{r3, pc}
 800149e:	bf00      	nop
 80014a0:	40023800 	.word	0x40023800
 80014a4:	00f42400 	.word	0x00f42400
 80014a8:	007a1200 	.word	0x007a1200

080014ac <HAL_RCC_ClockConfig>:
{
 80014ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80014b0:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 80014b2:	4604      	mov	r4, r0
 80014b4:	b910      	cbnz	r0, 80014bc <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 80014b6:	2001      	movs	r0, #1
 80014b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80014bc:	4a46      	ldr	r2, [pc, #280]	; (80015d8 <HAL_RCC_ClockConfig+0x12c>)
 80014be:	6813      	ldr	r3, [r2, #0]
 80014c0:	f003 030f 	and.w	r3, r3, #15
 80014c4:	428b      	cmp	r3, r1
 80014c6:	d329      	bcc.n	800151c <HAL_RCC_ClockConfig+0x70>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80014c8:	6821      	ldr	r1, [r4, #0]
 80014ca:	078f      	lsls	r7, r1, #30
 80014cc:	d431      	bmi.n	8001532 <HAL_RCC_ClockConfig+0x86>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80014ce:	07c8      	lsls	r0, r1, #31
 80014d0:	d444      	bmi.n	800155c <HAL_RCC_ClockConfig+0xb0>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80014d2:	4a41      	ldr	r2, [pc, #260]	; (80015d8 <HAL_RCC_ClockConfig+0x12c>)
 80014d4:	6813      	ldr	r3, [r2, #0]
 80014d6:	f003 030f 	and.w	r3, r3, #15
 80014da:	429d      	cmp	r5, r3
 80014dc:	d368      	bcc.n	80015b0 <HAL_RCC_ClockConfig+0x104>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80014de:	6822      	ldr	r2, [r4, #0]
 80014e0:	0751      	lsls	r1, r2, #29
 80014e2:	d471      	bmi.n	80015c8 <HAL_RCC_ClockConfig+0x11c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80014e4:	0713      	lsls	r3, r2, #28
 80014e6:	d507      	bpl.n	80014f8 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80014e8:	4a3c      	ldr	r2, [pc, #240]	; (80015dc <HAL_RCC_ClockConfig+0x130>)
 80014ea:	6921      	ldr	r1, [r4, #16]
 80014ec:	6893      	ldr	r3, [r2, #8]
 80014ee:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80014f2:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80014f6:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80014f8:	f7ff ffaa 	bl	8001450 <HAL_RCC_GetSysClockFreq>
 80014fc:	4b37      	ldr	r3, [pc, #220]	; (80015dc <HAL_RCC_ClockConfig+0x130>)
 80014fe:	4a38      	ldr	r2, [pc, #224]	; (80015e0 <HAL_RCC_ClockConfig+0x134>)
 8001500:	689b      	ldr	r3, [r3, #8]
 8001502:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001506:	5cd3      	ldrb	r3, [r2, r3]
 8001508:	40d8      	lsrs	r0, r3
 800150a:	4b36      	ldr	r3, [pc, #216]	; (80015e4 <HAL_RCC_ClockConfig+0x138>)
 800150c:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 800150e:	4b36      	ldr	r3, [pc, #216]	; (80015e8 <HAL_RCC_ClockConfig+0x13c>)
 8001510:	6818      	ldr	r0, [r3, #0]
 8001512:	f7ff f819 	bl	8000548 <HAL_InitTick>
  return HAL_OK;
 8001516:	2000      	movs	r0, #0
 8001518:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 800151c:	6813      	ldr	r3, [r2, #0]
 800151e:	f023 030f 	bic.w	r3, r3, #15
 8001522:	430b      	orrs	r3, r1
 8001524:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001526:	6813      	ldr	r3, [r2, #0]
 8001528:	f003 030f 	and.w	r3, r3, #15
 800152c:	4299      	cmp	r1, r3
 800152e:	d1c2      	bne.n	80014b6 <HAL_RCC_ClockConfig+0xa>
 8001530:	e7ca      	b.n	80014c8 <HAL_RCC_ClockConfig+0x1c>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001532:	f011 0f04 	tst.w	r1, #4
 8001536:	4b29      	ldr	r3, [pc, #164]	; (80015dc <HAL_RCC_ClockConfig+0x130>)
 8001538:	d003      	beq.n	8001542 <HAL_RCC_ClockConfig+0x96>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800153a:	689a      	ldr	r2, [r3, #8]
 800153c:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 8001540:	609a      	str	r2, [r3, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001542:	070e      	lsls	r6, r1, #28
 8001544:	d503      	bpl.n	800154e <HAL_RCC_ClockConfig+0xa2>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001546:	689a      	ldr	r2, [r3, #8]
 8001548:	f442 4260 	orr.w	r2, r2, #57344	; 0xe000
 800154c:	609a      	str	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800154e:	689a      	ldr	r2, [r3, #8]
 8001550:	68a0      	ldr	r0, [r4, #8]
 8001552:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001556:	4302      	orrs	r2, r0
 8001558:	609a      	str	r2, [r3, #8]
 800155a:	e7b8      	b.n	80014ce <HAL_RCC_ClockConfig+0x22>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800155c:	6861      	ldr	r1, [r4, #4]
 800155e:	4b1f      	ldr	r3, [pc, #124]	; (80015dc <HAL_RCC_ClockConfig+0x130>)
 8001560:	2901      	cmp	r1, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001562:	681a      	ldr	r2, [r3, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001564:	d11c      	bne.n	80015a0 <HAL_RCC_ClockConfig+0xf4>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001566:	f412 3f00 	tst.w	r2, #131072	; 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800156a:	d0a4      	beq.n	80014b6 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800156c:	689a      	ldr	r2, [r3, #8]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800156e:	f241 3888 	movw	r8, #5000	; 0x1388
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001572:	4e1a      	ldr	r6, [pc, #104]	; (80015dc <HAL_RCC_ClockConfig+0x130>)
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001574:	f022 0203 	bic.w	r2, r2, #3
 8001578:	430a      	orrs	r2, r1
 800157a:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 800157c:	f7ff f820 	bl	80005c0 <HAL_GetTick>
 8001580:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001582:	68b3      	ldr	r3, [r6, #8]
 8001584:	6862      	ldr	r2, [r4, #4]
 8001586:	f003 030c 	and.w	r3, r3, #12
 800158a:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800158e:	d0a0      	beq.n	80014d2 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001590:	f7ff f816 	bl	80005c0 <HAL_GetTick>
 8001594:	1bc0      	subs	r0, r0, r7
 8001596:	4540      	cmp	r0, r8
 8001598:	d9f3      	bls.n	8001582 <HAL_RCC_ClockConfig+0xd6>
        return HAL_TIMEOUT;
 800159a:	2003      	movs	r0, #3
}
 800159c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80015a0:	2902      	cmp	r1, #2
 80015a2:	d102      	bne.n	80015aa <HAL_RCC_ClockConfig+0xfe>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80015a4:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 80015a8:	e7df      	b.n	800156a <HAL_RCC_ClockConfig+0xbe>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015aa:	f012 0f02 	tst.w	r2, #2
 80015ae:	e7dc      	b.n	800156a <HAL_RCC_ClockConfig+0xbe>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015b0:	6813      	ldr	r3, [r2, #0]
 80015b2:	f023 030f 	bic.w	r3, r3, #15
 80015b6:	432b      	orrs	r3, r5
 80015b8:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80015ba:	6813      	ldr	r3, [r2, #0]
 80015bc:	f003 030f 	and.w	r3, r3, #15
 80015c0:	429d      	cmp	r5, r3
 80015c2:	f47f af78 	bne.w	80014b6 <HAL_RCC_ClockConfig+0xa>
 80015c6:	e78a      	b.n	80014de <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80015c8:	4904      	ldr	r1, [pc, #16]	; (80015dc <HAL_RCC_ClockConfig+0x130>)
 80015ca:	68e0      	ldr	r0, [r4, #12]
 80015cc:	688b      	ldr	r3, [r1, #8]
 80015ce:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 80015d2:	4303      	orrs	r3, r0
 80015d4:	608b      	str	r3, [r1, #8]
 80015d6:	e785      	b.n	80014e4 <HAL_RCC_ClockConfig+0x38>
 80015d8:	40023c00 	.word	0x40023c00
 80015dc:	40023800 	.word	0x40023800
 80015e0:	080028fd 	.word	0x080028fd
 80015e4:	20000008 	.word	0x20000008
 80015e8:	20000004 	.word	0x20000004

080015ec <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 80015ec:	4b01      	ldr	r3, [pc, #4]	; (80015f4 <HAL_RCC_GetHCLKFreq+0x8>)
 80015ee:	6818      	ldr	r0, [r3, #0]
 80015f0:	4770      	bx	lr
 80015f2:	bf00      	nop
 80015f4:	20000008 	.word	0x20000008

080015f8 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80015f8:	4b04      	ldr	r3, [pc, #16]	; (800160c <HAL_RCC_GetPCLK1Freq+0x14>)
 80015fa:	4a05      	ldr	r2, [pc, #20]	; (8001610 <HAL_RCC_GetPCLK1Freq+0x18>)
 80015fc:	689b      	ldr	r3, [r3, #8]
 80015fe:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8001602:	5cd3      	ldrb	r3, [r2, r3]
 8001604:	4a03      	ldr	r2, [pc, #12]	; (8001614 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001606:	6810      	ldr	r0, [r2, #0]
}
 8001608:	40d8      	lsrs	r0, r3
 800160a:	4770      	bx	lr
 800160c:	40023800 	.word	0x40023800
 8001610:	0800290d 	.word	0x0800290d
 8001614:	20000008 	.word	0x20000008

08001618 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001618:	4b04      	ldr	r3, [pc, #16]	; (800162c <HAL_RCC_GetPCLK2Freq+0x14>)
 800161a:	4a05      	ldr	r2, [pc, #20]	; (8001630 <HAL_RCC_GetPCLK2Freq+0x18>)
 800161c:	689b      	ldr	r3, [r3, #8]
 800161e:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8001622:	5cd3      	ldrb	r3, [r2, r3]
 8001624:	4a03      	ldr	r2, [pc, #12]	; (8001634 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001626:	6810      	ldr	r0, [r2, #0]
}
 8001628:	40d8      	lsrs	r0, r3
 800162a:	4770      	bx	lr
 800162c:	40023800 	.word	0x40023800
 8001630:	0800290d 	.word	0x0800290d
 8001634:	20000008 	.word	0x20000008

08001638 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001638:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800163c:	6802      	ldr	r2, [r0, #0]
{
 800163e:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8001640:	f012 0601 	ands.w	r6, r2, #1
 8001644:	d00b      	beq.n	800165e <HAL_RCCEx_PeriphCLKConfig+0x26>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8001646:	4bba      	ldr	r3, [pc, #744]	; (8001930 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8001648:	6899      	ldr	r1, [r3, #8]
 800164a:	f421 0100 	bic.w	r1, r1, #8388608	; 0x800000
 800164e:	6099      	str	r1, [r3, #8]
 8001650:	6b46      	ldr	r6, [r0, #52]	; 0x34
 8001652:	6899      	ldr	r1, [r3, #8]
 8001654:	4331      	orrs	r1, r6

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8001656:	fab6 f686 	clz	r6, r6
 800165a:	0976      	lsrs	r6, r6, #5
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800165c:	6099      	str	r1, [r3, #8]
      plli2sused = 1;
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800165e:	f412 2500 	ands.w	r5, r2, #524288	; 0x80000
 8001662:	d012      	beq.n	800168a <HAL_RCCEx_PeriphCLKConfig+0x52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001664:	49b2      	ldr	r1, [pc, #712]	; (8001930 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8001666:	6be5      	ldr	r5, [r4, #60]	; 0x3c
 8001668:	f8d1 308c 	ldr.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800166c:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001670:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
    {
      plli2sused = 1;
 8001674:	bf08      	it	eq
 8001676:	2601      	moveq	r6, #1
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001678:	ea43 0305 	orr.w	r3, r3, r5
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800167c:	bf16      	itet	ne
 800167e:	fab5 f585 	clzne	r5, r5
  uint32_t pllsaiused = 0;
 8001682:	2500      	moveq	r5, #0
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8001684:	096d      	lsrne	r5, r5, #5
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001686:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
      pllsaiused = 1;
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800168a:	02d7      	lsls	r7, r2, #11
 800168c:	d510      	bpl.n	80016b0 <HAL_RCCEx_PeriphCLKConfig+0x78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800168e:	48a8      	ldr	r0, [pc, #672]	; (8001930 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8001690:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8001692:	f8d0 308c 	ldr.w	r3, [r0, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8001696:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800169a:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800169e:	ea43 0301 	orr.w	r3, r3, r1
 80016a2:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80016a6:	f000 81a9 	beq.w	80019fc <HAL_RCCEx_PeriphCLKConfig+0x3c4>
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
    {
      pllsaiused = 1;
 80016aa:	2900      	cmp	r1, #0
 80016ac:	bf08      	it	eq
 80016ae:	2501      	moveq	r5, #1
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
  {
      plli2sused = 1;
 80016b0:	f012 7f80 	tst.w	r2, #16777216	; 0x1000000
 80016b4:	bf18      	it	ne
 80016b6:	2601      	movne	r6, #1
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80016b8:	0690      	lsls	r0, r2, #26
 80016ba:	d531      	bpl.n	8001720 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80016bc:	4b9c      	ldr	r3, [pc, #624]	; (8001930 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80016be:	4f9d      	ldr	r7, [pc, #628]	; (8001934 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
    __HAL_RCC_PWR_CLK_ENABLE();
 80016c0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80016c2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80016c6:	641a      	str	r2, [r3, #64]	; 0x40
 80016c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016ce:	9301      	str	r3, [sp, #4]
 80016d0:	9b01      	ldr	r3, [sp, #4]
    PWR->CR1 |= PWR_CR1_DBP;
 80016d2:	683b      	ldr	r3, [r7, #0]
 80016d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016d8:	603b      	str	r3, [r7, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80016da:	f7fe ff71 	bl	80005c0 <HAL_GetTick>
 80016de:	4680      	mov	r8, r0

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80016e0:	683b      	ldr	r3, [r7, #0]
 80016e2:	05d9      	lsls	r1, r3, #23
 80016e4:	f140 818c 	bpl.w	8001a00 <HAL_RCCEx_PeriphCLKConfig+0x3c8>
        return HAL_TIMEOUT;
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80016e8:	4f91      	ldr	r7, [pc, #580]	; (8001930 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 80016ea:	6f3b      	ldr	r3, [r7, #112]	; 0x70

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80016ec:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 80016f0:	f040 8191 	bne.w	8001a16 <HAL_RCCEx_PeriphCLKConfig+0x3de>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80016f4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80016f6:	f403 7240 	and.w	r2, r3, #768	; 0x300
 80016fa:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 80016fe:	4a8c      	ldr	r2, [pc, #560]	; (8001930 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8001700:	f040 81af 	bne.w	8001a62 <HAL_RCCEx_PeriphCLKConfig+0x42a>
 8001704:	6891      	ldr	r1, [r2, #8]
 8001706:	f023 4070 	bic.w	r0, r3, #4026531840	; 0xf0000000
 800170a:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 800170e:	f420 7040 	bic.w	r0, r0, #768	; 0x300
 8001712:	4301      	orrs	r1, r0
 8001714:	6091      	str	r1, [r2, #8]
 8001716:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800171a:	6f11      	ldr	r1, [r2, #112]	; 0x70
 800171c:	430b      	orrs	r3, r1
 800171e:	6713      	str	r3, [r2, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8001720:	6823      	ldr	r3, [r4, #0]
 8001722:	06df      	lsls	r7, r3, #27
 8001724:	d50c      	bpl.n	8001740 <HAL_RCCEx_PeriphCLKConfig+0x108>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8001726:	4a82      	ldr	r2, [pc, #520]	; (8001930 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8001728:	f8d2 108c 	ldr.w	r1, [r2, #140]	; 0x8c
 800172c:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
 8001730:	f8c2 108c 	str.w	r1, [r2, #140]	; 0x8c
 8001734:	f8d2 108c 	ldr.w	r1, [r2, #140]	; 0x8c
 8001738:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800173a:	4301      	orrs	r1, r0
 800173c:	f8c2 108c 	str.w	r1, [r2, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001740:	0458      	lsls	r0, r3, #17
 8001742:	d508      	bpl.n	8001756 <HAL_RCCEx_PeriphCLKConfig+0x11e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001744:	497a      	ldr	r1, [pc, #488]	; (8001930 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8001746:	6e60      	ldr	r0, [r4, #100]	; 0x64
 8001748:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 800174c:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8001750:	4302      	orrs	r2, r0
 8001752:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8001756:	0419      	lsls	r1, r3, #16
 8001758:	d508      	bpl.n	800176c <HAL_RCCEx_PeriphCLKConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800175a:	4975      	ldr	r1, [pc, #468]	; (8001930 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 800175c:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 800175e:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8001762:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 8001766:	4302      	orrs	r2, r0
 8001768:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800176c:	03da      	lsls	r2, r3, #15
 800176e:	d508      	bpl.n	8001782 <HAL_RCCEx_PeriphCLKConfig+0x14a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8001770:	496f      	ldr	r1, [pc, #444]	; (8001930 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8001772:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8001774:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8001778:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 800177c:	4302      	orrs	r2, r0
 800177e:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8001782:	039f      	lsls	r7, r3, #14
 8001784:	d508      	bpl.n	8001798 <HAL_RCCEx_PeriphCLKConfig+0x160>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8001786:	496a      	ldr	r1, [pc, #424]	; (8001930 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8001788:	6f20      	ldr	r0, [r4, #112]	; 0x70
 800178a:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 800178e:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 8001792:	4302      	orrs	r2, r0
 8001794:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001798:	0658      	lsls	r0, r3, #25
 800179a:	d508      	bpl.n	80017ae <HAL_RCCEx_PeriphCLKConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800179c:	4964      	ldr	r1, [pc, #400]	; (8001930 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 800179e:	6c60      	ldr	r0, [r4, #68]	; 0x44
 80017a0:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 80017a4:	f022 0203 	bic.w	r2, r2, #3
 80017a8:	4302      	orrs	r2, r0
 80017aa:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80017ae:	0619      	lsls	r1, r3, #24
 80017b0:	d508      	bpl.n	80017c4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80017b2:	495f      	ldr	r1, [pc, #380]	; (8001930 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 80017b4:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80017b6:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 80017ba:	f022 020c 	bic.w	r2, r2, #12
 80017be:	4302      	orrs	r2, r0
 80017c0:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80017c4:	05da      	lsls	r2, r3, #23
 80017c6:	d508      	bpl.n	80017da <HAL_RCCEx_PeriphCLKConfig+0x1a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80017c8:	4959      	ldr	r1, [pc, #356]	; (8001930 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 80017ca:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 80017cc:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 80017d0:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 80017d4:	4302      	orrs	r2, r0
 80017d6:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80017da:	059f      	lsls	r7, r3, #22
 80017dc:	d508      	bpl.n	80017f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80017de:	4954      	ldr	r1, [pc, #336]	; (8001930 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 80017e0:	6d20      	ldr	r0, [r4, #80]	; 0x50
 80017e2:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 80017e6:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80017ea:	4302      	orrs	r2, r0
 80017ec:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80017f0:	0558      	lsls	r0, r3, #21
 80017f2:	d508      	bpl.n	8001806 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80017f4:	494e      	ldr	r1, [pc, #312]	; (8001930 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 80017f6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80017f8:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 80017fc:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001800:	4302      	orrs	r2, r0
 8001802:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8001806:	0519      	lsls	r1, r3, #20
 8001808:	d508      	bpl.n	800181c <HAL_RCCEx_PeriphCLKConfig+0x1e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800180a:	4949      	ldr	r1, [pc, #292]	; (8001930 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 800180c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800180e:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8001812:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8001816:	4302      	orrs	r2, r0
 8001818:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800181c:	04da      	lsls	r2, r3, #19
 800181e:	d508      	bpl.n	8001832 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8001820:	4943      	ldr	r1, [pc, #268]	; (8001930 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8001822:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8001824:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8001828:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800182c:	4302      	orrs	r2, r0
 800182e:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8001832:	049f      	lsls	r7, r3, #18
 8001834:	d508      	bpl.n	8001848 <HAL_RCCEx_PeriphCLKConfig+0x210>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8001836:	493e      	ldr	r1, [pc, #248]	; (8001930 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8001838:	6e20      	ldr	r0, [r4, #96]	; 0x60
 800183a:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 800183e:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8001842:	4302      	orrs	r2, r0
 8001844:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001848:	0258      	lsls	r0, r3, #9
 800184a:	d508      	bpl.n	800185e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800184c:	4938      	ldr	r1, [pc, #224]	; (8001930 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 800184e:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 8001850:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8001854:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 8001858:	4302      	orrs	r2, r0
 800185a:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800185e:	0299      	lsls	r1, r3, #10
 8001860:	d50c      	bpl.n	800187c <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8001862:	4833      	ldr	r0, [pc, #204]	; (8001930 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8001864:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 8001866:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
    {
      pllsaiused = 1;
 800186a:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800186e:	f022 6200 	bic.w	r2, r2, #134217728	; 0x8000000
      pllsaiused = 1;
 8001872:	bf08      	it	eq
 8001874:	2501      	moveq	r5, #1
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8001876:	430a      	orrs	r2, r1
 8001878:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
  {
    pllsaiused = 1;
 800187c:	f013 0f08 	tst.w	r3, #8
 8001880:	bf18      	it	ne
 8001882:	2501      	movne	r5, #1
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8001884:	035a      	lsls	r2, r3, #13
 8001886:	d508      	bpl.n	800189a <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001888:	4929      	ldr	r1, [pc, #164]	; (8001930 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 800188a:	6f60      	ldr	r0, [r4, #116]	; 0x74
 800188c:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8001890:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001894:	4302      	orrs	r2, r0
 8001896:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800189a:	021f      	lsls	r7, r3, #8
 800189c:	d509      	bpl.n	80018b2 <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800189e:	4924      	ldr	r1, [pc, #144]	; (8001930 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 80018a0:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 80018a4:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 80018a8:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 80018ac:	4302      	orrs	r2, r0
 80018ae:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80018b2:	0158      	lsls	r0, r3, #5
 80018b4:	d509      	bpl.n	80018ca <HAL_RCCEx_PeriphCLKConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80018b6:	491e      	ldr	r1, [pc, #120]	; (8001930 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 80018b8:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 80018bc:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 80018c0:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 80018c4:	4302      	orrs	r2, r0
 80018c6:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80018ca:	0119      	lsls	r1, r3, #4
 80018cc:	d509      	bpl.n	80018e2 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80018ce:	4918      	ldr	r1, [pc, #96]	; (8001930 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 80018d0:	f8d4 0088 	ldr.w	r0, [r4, #136]	; 0x88
 80018d4:	f8d1 208c 	ldr.w	r2, [r1, #140]	; 0x8c
 80018d8:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 80018dc:	4302      	orrs	r2, r0
 80018de:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80018e2:	00da      	lsls	r2, r3, #3
 80018e4:	d509      	bpl.n	80018fa <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80018e6:	4912      	ldr	r1, [pc, #72]	; (8001930 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 80018e8:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 80018ec:	f8d1 208c 	ldr.w	r2, [r1, #140]	; 0x8c
 80018f0:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 80018f4:	4302      	orrs	r2, r0
 80018f6:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 80018fa:	2e01      	cmp	r6, #1
 80018fc:	f000 80b5 	beq.w	8001a6a <HAL_RCCEx_PeriphCLKConfig+0x432>
 8001900:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001904:	f000 80b1 	beq.w	8001a6a <HAL_RCCEx_PeriphCLKConfig+0x432>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8001908:	2d01      	cmp	r5, #1
 800190a:	d175      	bne.n	80019f8 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800190c:	4d08      	ldr	r5, [pc, #32]	; (8001930 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 800190e:	682b      	ldr	r3, [r5, #0]
 8001910:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001914:	602b      	str	r3, [r5, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001916:	f7fe fe53 	bl	80005c0 <HAL_GetTick>
 800191a:	4606      	mov	r6, r0

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800191c:	682b      	ldr	r3, [r5, #0]
 800191e:	009f      	lsls	r7, r3, #2
 8001920:	f100 8127 	bmi.w	8001b72 <HAL_RCCEx_PeriphCLKConfig+0x53a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8001924:	6821      	ldr	r1, [r4, #0]
 8001926:	030e      	lsls	r6, r1, #12
 8001928:	d506      	bpl.n	8001938 <HAL_RCCEx_PeriphCLKConfig+0x300>
 800192a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800192c:	b143      	cbz	r3, 8001940 <HAL_RCCEx_PeriphCLKConfig+0x308>
 800192e:	e003      	b.n	8001938 <HAL_RCCEx_PeriphCLKConfig+0x300>
 8001930:	40023800 	.word	0x40023800
 8001934:	40007000 	.word	0x40007000
 8001938:	02cd      	lsls	r5, r1, #11
 800193a:	d51d      	bpl.n	8001978 <HAL_RCCEx_PeriphCLKConfig+0x340>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800193c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800193e:	b9db      	cbnz	r3, 8001978 <HAL_RCCEx_PeriphCLKConfig+0x340>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8001940:	4a93      	ldr	r2, [pc, #588]	; (8001b90 <HAL_RCCEx_PeriphCLKConfig+0x558>)
 8001942:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8001946:	f8d2 0088 	ldr.w	r0, [r2, #136]	; 0x88
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800194a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800194e:	f000 40e0 	and.w	r0, r0, #1879048192	; 0x70000000
 8001952:	4303      	orrs	r3, r0
 8001954:	6960      	ldr	r0, [r4, #20]
 8001956:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 800195a:	69a0      	ldr	r0, [r4, #24]
 800195c:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8001960:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8001964:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8001968:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800196a:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 800196e:	3801      	subs	r0, #1
 8001970:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8001974:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8001978:	0288      	lsls	r0, r1, #10
 800197a:	d515      	bpl.n	80019a8 <HAL_RCCEx_PeriphCLKConfig+0x370>
 800197c:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 800197e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001982:	d111      	bne.n	80019a8 <HAL_RCCEx_PeriphCLKConfig+0x370>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8001984:	4a82      	ldr	r2, [pc, #520]	; (8001b90 <HAL_RCCEx_PeriphCLKConfig+0x558>)
 8001986:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800198a:	f8d2 0088 	ldr.w	r0, [r2, #136]	; 0x88

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800198e:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8001992:	f000 40e0 	and.w	r0, r0, #1879048192	; 0x70000000
 8001996:	4303      	orrs	r3, r0
 8001998:	6960      	ldr	r0, [r4, #20]
 800199a:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 800199e:	6a20      	ldr	r0, [r4, #32]
 80019a0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80019a4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80019a8:	070a      	lsls	r2, r1, #28
 80019aa:	d519      	bpl.n	80019e0 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80019ac:	4978      	ldr	r1, [pc, #480]	; (8001b90 <HAL_RCCEx_PeriphCLKConfig+0x558>)
 80019ae:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80019b2:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80019b6:	f002 6270 	and.w	r2, r2, #251658240	; 0xf000000
 80019ba:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80019be:	4313      	orrs	r3, r2
 80019c0:	6962      	ldr	r2, [r4, #20]
 80019c2:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 80019c6:	69e2      	ldr	r2, [r4, #28]
 80019c8:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 80019cc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80019d0:	f8d1 308c 	ldr.w	r3, [r1, #140]	; 0x8c
 80019d4:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80019d6:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80019da:	4313      	orrs	r3, r2
 80019dc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80019e0:	4c6b      	ldr	r4, [pc, #428]	; (8001b90 <HAL_RCCEx_PeriphCLKConfig+0x558>)
 80019e2:	6823      	ldr	r3, [r4, #0]
 80019e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019e8:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80019ea:	f7fe fde9 	bl	80005c0 <HAL_GetTick>
 80019ee:	4605      	mov	r5, r0

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80019f0:	6823      	ldr	r3, [r4, #0]
 80019f2:	009b      	lsls	r3, r3, #2
 80019f4:	f140 80c4 	bpl.w	8001b80 <HAL_RCCEx_PeriphCLKConfig+0x548>
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 80019f8:	2000      	movs	r0, #0
 80019fa:	e009      	b.n	8001a10 <HAL_RCCEx_PeriphCLKConfig+0x3d8>
      plli2sused = 1;
 80019fc:	2601      	movs	r6, #1
 80019fe:	e657      	b.n	80016b0 <HAL_RCCEx_PeriphCLKConfig+0x78>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a00:	f7fe fdde 	bl	80005c0 <HAL_GetTick>
 8001a04:	eba0 0008 	sub.w	r0, r0, r8
 8001a08:	2864      	cmp	r0, #100	; 0x64
 8001a0a:	f67f ae69 	bls.w	80016e0 <HAL_RCCEx_PeriphCLKConfig+0xa8>
        return HAL_TIMEOUT;
 8001a0e:	2003      	movs	r0, #3
}
 8001a10:	b003      	add	sp, #12
 8001a12:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001a16:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001a18:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8001a1c:	4293      	cmp	r3, r2
 8001a1e:	f43f ae69 	beq.w	80016f4 <HAL_RCCEx_PeriphCLKConfig+0xbc>
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001a22:	6f3b      	ldr	r3, [r7, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_FORCE();
 8001a24:	6f3a      	ldr	r2, [r7, #112]	; 0x70
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001a26:	f423 7340 	bic.w	r3, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
 8001a2a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001a2e:	673a      	str	r2, [r7, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001a30:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8001a32:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001a36:	673a      	str	r2, [r7, #112]	; 0x70
      RCC->BDCR = tmpreg0;
 8001a38:	673b      	str	r3, [r7, #112]	; 0x70
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8001a3a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001a3c:	07da      	lsls	r2, r3, #31
 8001a3e:	f57f ae59 	bpl.w	80016f4 <HAL_RCCEx_PeriphCLKConfig+0xbc>
        tickstart = HAL_GetTick();
 8001a42:	f7fe fdbd 	bl	80005c0 <HAL_GetTick>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a46:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8001a4a:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a4c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001a4e:	079b      	lsls	r3, r3, #30
 8001a50:	f53f ae50 	bmi.w	80016f4 <HAL_RCCEx_PeriphCLKConfig+0xbc>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a54:	f7fe fdb4 	bl	80005c0 <HAL_GetTick>
 8001a58:	eba0 0008 	sub.w	r0, r0, r8
 8001a5c:	4548      	cmp	r0, r9
 8001a5e:	d9f5      	bls.n	8001a4c <HAL_RCCEx_PeriphCLKConfig+0x414>
 8001a60:	e7d5      	b.n	8001a0e <HAL_RCCEx_PeriphCLKConfig+0x3d6>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001a62:	6891      	ldr	r1, [r2, #8]
 8001a64:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 8001a68:	e654      	b.n	8001714 <HAL_RCCEx_PeriphCLKConfig+0xdc>
    __HAL_RCC_PLLI2S_DISABLE();
 8001a6a:	4e49      	ldr	r6, [pc, #292]	; (8001b90 <HAL_RCCEx_PeriphCLKConfig+0x558>)
 8001a6c:	6833      	ldr	r3, [r6, #0]
 8001a6e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8001a72:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8001a74:	f7fe fda4 	bl	80005c0 <HAL_GetTick>
 8001a78:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001a7a:	6833      	ldr	r3, [r6, #0]
 8001a7c:	011b      	lsls	r3, r3, #4
 8001a7e:	d472      	bmi.n	8001b66 <HAL_RCCEx_PeriphCLKConfig+0x52e>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8001a80:	6822      	ldr	r2, [r4, #0]
 8001a82:	07d7      	lsls	r7, r2, #31
 8001a84:	d512      	bpl.n	8001aac <HAL_RCCEx_PeriphCLKConfig+0x474>
 8001a86:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001a88:	b983      	cbnz	r3, 8001aac <HAL_RCCEx_PeriphCLKConfig+0x474>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8001a8a:	f8d6 3084 	ldr.w	r3, [r6, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8001a8e:	f8d6 1084 	ldr.w	r1, [r6, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8001a92:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001a96:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
 8001a9a:	430b      	orrs	r3, r1
 8001a9c:	6861      	ldr	r1, [r4, #4]
 8001a9e:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 8001aa2:	68a1      	ldr	r1, [r4, #8]
 8001aa4:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 8001aa8:	f8c6 3084 	str.w	r3, [r6, #132]	; 0x84
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8001aac:	0316      	lsls	r6, r2, #12
 8001aae:	d503      	bpl.n	8001ab8 <HAL_RCCEx_PeriphCLKConfig+0x480>
 8001ab0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001ab2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001ab6:	d005      	beq.n	8001ac4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8001ab8:	02d0      	lsls	r0, r2, #11
 8001aba:	d51e      	bpl.n	8001afa <HAL_RCCEx_PeriphCLKConfig+0x4c2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8001abc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001abe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001ac2:	d11a      	bne.n	8001afa <HAL_RCCEx_PeriphCLKConfig+0x4c2>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8001ac4:	4932      	ldr	r1, [pc, #200]	; (8001b90 <HAL_RCCEx_PeriphCLKConfig+0x558>)
 8001ac6:	f8d1 3084 	ldr.w	r3, [r1, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8001aca:	f8d1 0084 	ldr.w	r0, [r1, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8001ace:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001ad2:	f000 40e0 	and.w	r0, r0, #1879048192	; 0x70000000
 8001ad6:	4303      	orrs	r3, r0
 8001ad8:	6860      	ldr	r0, [r4, #4]
 8001ada:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8001ade:	68e0      	ldr	r0, [r4, #12]
 8001ae0:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8001ae4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8001ae8:	f8d1 008c 	ldr.w	r0, [r1, #140]	; 0x8c
 8001aec:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001aee:	f020 001f 	bic.w	r0, r0, #31
 8001af2:	3b01      	subs	r3, #1
 8001af4:	4303      	orrs	r3, r0
 8001af6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8001afa:	01d1      	lsls	r1, r2, #7
 8001afc:	d511      	bpl.n	8001b22 <HAL_RCCEx_PeriphCLKConfig+0x4ea>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8001afe:	4924      	ldr	r1, [pc, #144]	; (8001b90 <HAL_RCCEx_PeriphCLKConfig+0x558>)
 8001b00:	f8d1 3084 	ldr.w	r3, [r1, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8001b04:	f8d1 0084 	ldr.w	r0, [r1, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8001b08:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8001b0c:	f000 40e0 	and.w	r0, r0, #1879048192	; 0x70000000
 8001b10:	4303      	orrs	r3, r0
 8001b12:	6860      	ldr	r0, [r4, #4]
 8001b14:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8001b18:	6920      	ldr	r0, [r4, #16]
 8001b1a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8001b1e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8001b22:	0192      	lsls	r2, r2, #6
 8001b24:	d50d      	bpl.n	8001b42 <HAL_RCCEx_PeriphCLKConfig+0x50a>
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8001b26:	6923      	ldr	r3, [r4, #16]
 8001b28:	6862      	ldr	r2, [r4, #4]
 8001b2a:	041b      	lsls	r3, r3, #16
 8001b2c:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8001b30:	68e2      	ldr	r2, [r4, #12]
 8001b32:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001b36:	68a2      	ldr	r2, [r4, #8]
 8001b38:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 8001b3c:	4a14      	ldr	r2, [pc, #80]	; (8001b90 <HAL_RCCEx_PeriphCLKConfig+0x558>)
 8001b3e:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    __HAL_RCC_PLLI2S_ENABLE();
 8001b42:	4e13      	ldr	r6, [pc, #76]	; (8001b90 <HAL_RCCEx_PeriphCLKConfig+0x558>)
 8001b44:	6833      	ldr	r3, [r6, #0]
 8001b46:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001b4a:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8001b4c:	f7fe fd38 	bl	80005c0 <HAL_GetTick>
 8001b50:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001b52:	6833      	ldr	r3, [r6, #0]
 8001b54:	011b      	lsls	r3, r3, #4
 8001b56:	f53f aed7 	bmi.w	8001908 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8001b5a:	f7fe fd31 	bl	80005c0 <HAL_GetTick>
 8001b5e:	1bc0      	subs	r0, r0, r7
 8001b60:	2864      	cmp	r0, #100	; 0x64
 8001b62:	d9f6      	bls.n	8001b52 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8001b64:	e753      	b.n	8001a0e <HAL_RCCEx_PeriphCLKConfig+0x3d6>
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8001b66:	f7fe fd2b 	bl	80005c0 <HAL_GetTick>
 8001b6a:	1bc0      	subs	r0, r0, r7
 8001b6c:	2864      	cmp	r0, #100	; 0x64
 8001b6e:	d984      	bls.n	8001a7a <HAL_RCCEx_PeriphCLKConfig+0x442>
 8001b70:	e74d      	b.n	8001a0e <HAL_RCCEx_PeriphCLKConfig+0x3d6>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8001b72:	f7fe fd25 	bl	80005c0 <HAL_GetTick>
 8001b76:	1b80      	subs	r0, r0, r6
 8001b78:	2864      	cmp	r0, #100	; 0x64
 8001b7a:	f67f aecf 	bls.w	800191c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
 8001b7e:	e746      	b.n	8001a0e <HAL_RCCEx_PeriphCLKConfig+0x3d6>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8001b80:	f7fe fd1e 	bl	80005c0 <HAL_GetTick>
 8001b84:	1b40      	subs	r0, r0, r5
 8001b86:	2864      	cmp	r0, #100	; 0x64
 8001b88:	f67f af32 	bls.w	80019f0 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
 8001b8c:	e73f      	b.n	8001a0e <HAL_RCCEx_PeriphCLKConfig+0x3d6>
 8001b8e:	bf00      	nop
 8001b90:	40023800 	.word	0x40023800

08001b94 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001b94:	b538      	push	{r3, r4, r5, lr}
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001b96:	69c2      	ldr	r2, [r0, #28]
{
 8001b98:	4604      	mov	r4, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001b9a:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001b9c:	6881      	ldr	r1, [r0, #8]
 8001b9e:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001ba0:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001ba2:	4301      	orrs	r1, r0
 8001ba4:	6960      	ldr	r0, [r4, #20]
 8001ba6:	4301      	orrs	r1, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001ba8:	4890      	ldr	r0, [pc, #576]	; (8001dec <UART_SetConfig+0x258>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001baa:	4311      	orrs	r1, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001bac:	4028      	ands	r0, r5
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;

  tmpreg |= huart->Init.OneBitSampling;
 8001bae:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001bb0:	4301      	orrs	r1, r0
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001bb2:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001bb4:	6019      	str	r1, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001bb6:	6859      	ldr	r1, [r3, #4]
 8001bb8:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
 8001bbc:	4301      	orrs	r1, r0
 8001bbe:	6059      	str	r1, [r3, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001bc0:	69a1      	ldr	r1, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001bc2:	6898      	ldr	r0, [r3, #8]
  tmpreg |= huart->Init.OneBitSampling;
 8001bc4:	4329      	orrs	r1, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001bc6:	f420 6030 	bic.w	r0, r0, #2816	; 0xb00
 8001bca:	4301      	orrs	r1, r0
 8001bcc:	6099      	str	r1, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001bce:	4988      	ldr	r1, [pc, #544]	; (8001df0 <UART_SetConfig+0x25c>)
 8001bd0:	428b      	cmp	r3, r1
 8001bd2:	d117      	bne.n	8001c04 <UART_SetConfig+0x70>
 8001bd4:	4b87      	ldr	r3, [pc, #540]	; (8001df4 <UART_SetConfig+0x260>)
 8001bd6:	4988      	ldr	r1, [pc, #544]	; (8001df8 <UART_SetConfig+0x264>)
 8001bd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001bdc:	f003 0303 	and.w	r3, r3, #3

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001be0:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8001be4:	5ccb      	ldrb	r3, [r1, r3]
 8001be6:	d129      	bne.n	8001c3c <UART_SetConfig+0xa8>
  {
    switch (clocksource)
 8001be8:	2b08      	cmp	r3, #8
 8001bea:	f200 809d 	bhi.w	8001d28 <UART_SetConfig+0x194>
 8001bee:	e8df f013 	tbh	[pc, r3, lsl #1]
 8001bf2:	008c      	.short	0x008c
 8001bf4:	00ee00e8 	.word	0x00ee00e8
 8001bf8:	00fa009b 	.word	0x00fa009b
 8001bfc:	009b009b 	.word	0x009b009b
 8001c00:	0076009b 	.word	0x0076009b
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001c04:	497d      	ldr	r1, [pc, #500]	; (8001dfc <UART_SetConfig+0x268>)
 8001c06:	428b      	cmp	r3, r1
 8001c08:	d106      	bne.n	8001c18 <UART_SetConfig+0x84>
 8001c0a:	4b7a      	ldr	r3, [pc, #488]	; (8001df4 <UART_SetConfig+0x260>)
 8001c0c:	497c      	ldr	r1, [pc, #496]	; (8001e00 <UART_SetConfig+0x26c>)
 8001c0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001c12:	f003 030c 	and.w	r3, r3, #12
 8001c16:	e7e3      	b.n	8001be0 <UART_SetConfig+0x4c>
 8001c18:	497a      	ldr	r1, [pc, #488]	; (8001e04 <UART_SetConfig+0x270>)
 8001c1a:	428b      	cmp	r3, r1
 8001c1c:	d11d      	bne.n	8001c5a <UART_SetConfig+0xc6>
 8001c1e:	4b75      	ldr	r3, [pc, #468]	; (8001df4 <UART_SetConfig+0x260>)
 8001c20:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001c24:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001c28:	2b10      	cmp	r3, #16
 8001c2a:	f000 80d9 	beq.w	8001de0 <UART_SetConfig+0x24c>
 8001c2e:	d80e      	bhi.n	8001c4e <UART_SetConfig+0xba>
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d067      	beq.n	8001d04 <UART_SetConfig+0x170>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001c34:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8001c38:	d076      	beq.n	8001d28 <UART_SetConfig+0x194>
 8001c3a:	2310      	movs	r3, #16
      ret = HAL_ERROR;
    }
  }
  else
  {
    switch (clocksource)
 8001c3c:	2b08      	cmp	r3, #8
 8001c3e:	d873      	bhi.n	8001d28 <UART_SetConfig+0x194>
 8001c40:	e8df f003 	tbb	[pc, r3]
 8001c44:	72a29f99 	.word	0x72a29f99
 8001c48:	727272b4 	.word	0x727272b4
 8001c4c:	b7          	.byte	0xb7
 8001c4d:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001c4e:	2b20      	cmp	r3, #32
 8001c50:	f000 80ba 	beq.w	8001dc8 <UART_SetConfig+0x234>
 8001c54:	2b30      	cmp	r3, #48	; 0x30
 8001c56:	d03f      	beq.n	8001cd8 <UART_SetConfig+0x144>
 8001c58:	e7ec      	b.n	8001c34 <UART_SetConfig+0xa0>
 8001c5a:	496b      	ldr	r1, [pc, #428]	; (8001e08 <UART_SetConfig+0x274>)
 8001c5c:	428b      	cmp	r3, r1
 8001c5e:	d10d      	bne.n	8001c7c <UART_SetConfig+0xe8>
 8001c60:	4b64      	ldr	r3, [pc, #400]	; (8001df4 <UART_SetConfig+0x260>)
 8001c62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001c66:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8001c6a:	2b40      	cmp	r3, #64	; 0x40
 8001c6c:	f000 80b8 	beq.w	8001de0 <UART_SetConfig+0x24c>
 8001c70:	d9de      	bls.n	8001c30 <UART_SetConfig+0x9c>
 8001c72:	2b80      	cmp	r3, #128	; 0x80
 8001c74:	f000 80a8 	beq.w	8001dc8 <UART_SetConfig+0x234>
 8001c78:	2bc0      	cmp	r3, #192	; 0xc0
 8001c7a:	e7ec      	b.n	8001c56 <UART_SetConfig+0xc2>
 8001c7c:	4963      	ldr	r1, [pc, #396]	; (8001e0c <UART_SetConfig+0x278>)
 8001c7e:	428b      	cmp	r3, r1
 8001c80:	d110      	bne.n	8001ca4 <UART_SetConfig+0x110>
 8001c82:	4b5c      	ldr	r3, [pc, #368]	; (8001df4 <UART_SetConfig+0x260>)
 8001c84:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001c88:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001c8c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001c90:	f000 80a6 	beq.w	8001de0 <UART_SetConfig+0x24c>
 8001c94:	d9cc      	bls.n	8001c30 <UART_SetConfig+0x9c>
 8001c96:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001c9a:	f000 8095 	beq.w	8001dc8 <UART_SetConfig+0x234>
 8001c9e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001ca2:	e7d8      	b.n	8001c56 <UART_SetConfig+0xc2>
 8001ca4:	495a      	ldr	r1, [pc, #360]	; (8001e10 <UART_SetConfig+0x27c>)
 8001ca6:	428b      	cmp	r3, r1
 8001ca8:	d11e      	bne.n	8001ce8 <UART_SetConfig+0x154>
 8001caa:	4b52      	ldr	r3, [pc, #328]	; (8001df4 <UART_SetConfig+0x260>)
 8001cac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001cb0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001cb4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001cb8:	f000 8092 	beq.w	8001de0 <UART_SetConfig+0x24c>
 8001cbc:	d806      	bhi.n	8001ccc <UART_SetConfig+0x138>
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d07c      	beq.n	8001dbc <UART_SetConfig+0x228>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001cc2:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8001cc6:	d12f      	bne.n	8001d28 <UART_SetConfig+0x194>
 8001cc8:	2310      	movs	r3, #16
 8001cca:	e78d      	b.n	8001be8 <UART_SetConfig+0x54>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001ccc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001cd0:	d07a      	beq.n	8001dc8 <UART_SetConfig+0x234>
 8001cd2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8001cd6:	d1f4      	bne.n	8001cc2 <UART_SetConfig+0x12e>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001cd8:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8001cdc:	d169      	bne.n	8001db2 <UART_SetConfig+0x21e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001cde:	6863      	ldr	r3, [r4, #4]
 8001ce0:	0858      	lsrs	r0, r3, #1
 8001ce2:	f500 3080 	add.w	r0, r0, #65536	; 0x10000
 8001ce6:	e078      	b.n	8001dda <UART_SetConfig+0x246>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001ce8:	494a      	ldr	r1, [pc, #296]	; (8001e14 <UART_SetConfig+0x280>)
 8001cea:	428b      	cmp	r3, r1
 8001cec:	d124      	bne.n	8001d38 <UART_SetConfig+0x1a4>
 8001cee:	4b41      	ldr	r3, [pc, #260]	; (8001df4 <UART_SetConfig+0x260>)
 8001cf0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001cf4:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8001cf8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001cfc:	d070      	beq.n	8001de0 <UART_SetConfig+0x24c>
 8001cfe:	d815      	bhi.n	8001d2c <UART_SetConfig+0x198>
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d1de      	bne.n	8001cc2 <UART_SetConfig+0x12e>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001d04:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8001d08:	d135      	bne.n	8001d76 <UART_SetConfig+0x1e2>
        pclk = HAL_RCC_GetPCLK1Freq();
 8001d0a:	f7ff fc75 	bl	80015f8 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8001d0e:	6862      	ldr	r2, [r4, #4]
 8001d10:	0853      	lsrs	r3, r2, #1
 8001d12:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 8001d16:	fbb0 f0f2 	udiv	r0, r0, r2
 8001d1a:	b280      	uxth	r0, r0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001d1c:	f64f 73ef 	movw	r3, #65519	; 0xffef
 8001d20:	f1a0 0210 	sub.w	r2, r0, #16
 8001d24:	429a      	cmp	r2, r3
 8001d26:	d91a      	bls.n	8001d5e <UART_SetConfig+0x1ca>
    {
      huart->Instance->BRR = usartdiv;
    }
    else
    {
      ret = HAL_ERROR;
 8001d28:	2001      	movs	r0, #1
 8001d2a:	e020      	b.n	8001d6e <UART_SetConfig+0x1da>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001d2c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001d30:	d04a      	beq.n	8001dc8 <UART_SetConfig+0x234>
 8001d32:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8001d36:	e7ce      	b.n	8001cd6 <UART_SetConfig+0x142>
 8001d38:	4937      	ldr	r1, [pc, #220]	; (8001e18 <UART_SetConfig+0x284>)
 8001d3a:	428b      	cmp	r3, r1
 8001d3c:	d1f4      	bne.n	8001d28 <UART_SetConfig+0x194>
 8001d3e:	4b2d      	ldr	r3, [pc, #180]	; (8001df4 <UART_SetConfig+0x260>)
 8001d40:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d44:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001d48:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001d4c:	d048      	beq.n	8001de0 <UART_SetConfig+0x24c>
 8001d4e:	f67f af6f 	bls.w	8001c30 <UART_SetConfig+0x9c>
 8001d52:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001d56:	d037      	beq.n	8001dc8 <UART_SetConfig+0x234>
 8001d58:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8001d5c:	e77b      	b.n	8001c56 <UART_SetConfig+0xc2>
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8001d5e:	f020 030f 	bic.w	r3, r0, #15
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001d62:	f3c0 0042 	ubfx	r0, r0, #1, #3
      huart->Instance->BRR = brrtemp;
 8001d66:	6822      	ldr	r2, [r4, #0]
 8001d68:	4318      	orrs	r0, r3
 8001d6a:	60d0      	str	r0, [r2, #12]
 8001d6c:	2000      	movs	r0, #0
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	6623      	str	r3, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 8001d72:	6663      	str	r3, [r4, #100]	; 0x64

  return ret;
}
 8001d74:	bd38      	pop	{r3, r4, r5, pc}
        pclk = HAL_RCC_GetPCLK1Freq();
 8001d76:	f7ff fc3f 	bl	80015f8 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8001d7a:	6863      	ldr	r3, [r4, #4]
 8001d7c:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8001d80:	e008      	b.n	8001d94 <UART_SetConfig+0x200>
        pclk = HAL_RCC_GetPCLK2Freq();
 8001d82:	f7ff fc49 	bl	8001618 <HAL_RCC_GetPCLK2Freq>
 8001d86:	e7f8      	b.n	8001d7a <UART_SetConfig+0x1e6>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8001d88:	6863      	ldr	r3, [r4, #4]
 8001d8a:	0858      	lsrs	r0, r3, #1
 8001d8c:	f500 0074 	add.w	r0, r0, #15990784	; 0xf40000
 8001d90:	f500 5010 	add.w	r0, r0, #9216	; 0x2400
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8001d94:	fbb0 f0f3 	udiv	r0, r0, r3
 8001d98:	b280      	uxth	r0, r0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001d9a:	f64f 73ef 	movw	r3, #65519	; 0xffef
 8001d9e:	f1a0 0210 	sub.w	r2, r0, #16
 8001da2:	429a      	cmp	r2, r3
 8001da4:	d8c0      	bhi.n	8001d28 <UART_SetConfig+0x194>
      huart->Instance->BRR = usartdiv;
 8001da6:	6823      	ldr	r3, [r4, #0]
 8001da8:	60d8      	str	r0, [r3, #12]
 8001daa:	e7df      	b.n	8001d6c <UART_SetConfig+0x1d8>
        pclk = HAL_RCC_GetSysClockFreq();
 8001dac:	f7ff fb50 	bl	8001450 <HAL_RCC_GetSysClockFreq>
 8001db0:	e7e3      	b.n	8001d7a <UART_SetConfig+0x1e6>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8001db2:	6863      	ldr	r3, [r4, #4]
 8001db4:	0858      	lsrs	r0, r3, #1
 8001db6:	f500 4000 	add.w	r0, r0, #32768	; 0x8000
 8001dba:	e7eb      	b.n	8001d94 <UART_SetConfig+0x200>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001dbc:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8001dc0:	d1df      	bne.n	8001d82 <UART_SetConfig+0x1ee>
        pclk = HAL_RCC_GetPCLK2Freq();
 8001dc2:	f7ff fc29 	bl	8001618 <HAL_RCC_GetPCLK2Freq>
 8001dc6:	e7a2      	b.n	8001d0e <UART_SetConfig+0x17a>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001dc8:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8001dcc:	d1dc      	bne.n	8001d88 <UART_SetConfig+0x1f4>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8001dce:	6863      	ldr	r3, [r4, #4]
 8001dd0:	0858      	lsrs	r0, r3, #1
 8001dd2:	f100 70f4 	add.w	r0, r0, #31981568	; 0x1e80000
 8001dd6:	f500 4090 	add.w	r0, r0, #18432	; 0x4800
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001dda:	fbb0 f0f3 	udiv	r0, r0, r3
 8001dde:	e79c      	b.n	8001d1a <UART_SetConfig+0x186>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001de0:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8001de4:	d1e2      	bne.n	8001dac <UART_SetConfig+0x218>
        pclk = HAL_RCC_GetSysClockFreq();
 8001de6:	f7ff fb33 	bl	8001450 <HAL_RCC_GetSysClockFreq>
 8001dea:	e790      	b.n	8001d0e <UART_SetConfig+0x17a>
 8001dec:	efff69f3 	.word	0xefff69f3
 8001df0:	40011000 	.word	0x40011000
 8001df4:	40023800 	.word	0x40023800
 8001df8:	080028ec 	.word	0x080028ec
 8001dfc:	40004400 	.word	0x40004400
 8001e00:	080028f0 	.word	0x080028f0
 8001e04:	40004800 	.word	0x40004800
 8001e08:	40004c00 	.word	0x40004c00
 8001e0c:	40005000 	.word	0x40005000
 8001e10:	40011400 	.word	0x40011400
 8001e14:	40007800 	.word	0x40007800
 8001e18:	40007c00 	.word	0x40007c00

08001e1c <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001e1c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001e1e:	07da      	lsls	r2, r3, #31
{
 8001e20:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001e22:	d506      	bpl.n	8001e32 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001e24:	6801      	ldr	r1, [r0, #0]
 8001e26:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8001e28:	684a      	ldr	r2, [r1, #4]
 8001e2a:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8001e2e:	4322      	orrs	r2, r4
 8001e30:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8001e32:	079c      	lsls	r4, r3, #30
 8001e34:	d506      	bpl.n	8001e44 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8001e36:	6801      	ldr	r1, [r0, #0]
 8001e38:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8001e3a:	684a      	ldr	r2, [r1, #4]
 8001e3c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001e40:	4322      	orrs	r2, r4
 8001e42:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8001e44:	0759      	lsls	r1, r3, #29
 8001e46:	d506      	bpl.n	8001e56 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8001e48:	6801      	ldr	r1, [r0, #0]
 8001e4a:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8001e4c:	684a      	ldr	r2, [r1, #4]
 8001e4e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001e52:	4322      	orrs	r2, r4
 8001e54:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8001e56:	071a      	lsls	r2, r3, #28
 8001e58:	d506      	bpl.n	8001e68 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8001e5a:	6801      	ldr	r1, [r0, #0]
 8001e5c:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8001e5e:	684a      	ldr	r2, [r1, #4]
 8001e60:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001e64:	4322      	orrs	r2, r4
 8001e66:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8001e68:	06dc      	lsls	r4, r3, #27
 8001e6a:	d506      	bpl.n	8001e7a <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8001e6c:	6801      	ldr	r1, [r0, #0]
 8001e6e:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8001e70:	688a      	ldr	r2, [r1, #8]
 8001e72:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001e76:	4322      	orrs	r2, r4
 8001e78:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8001e7a:	0699      	lsls	r1, r3, #26
 8001e7c:	d506      	bpl.n	8001e8c <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8001e7e:	6801      	ldr	r1, [r0, #0]
 8001e80:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8001e82:	688a      	ldr	r2, [r1, #8]
 8001e84:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001e88:	4322      	orrs	r2, r4
 8001e8a:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8001e8c:	065a      	lsls	r2, r3, #25
 8001e8e:	d510      	bpl.n	8001eb2 <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001e90:	6801      	ldr	r1, [r0, #0]
 8001e92:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8001e94:	684a      	ldr	r2, [r1, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001e96:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001e9a:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8001e9e:	ea42 0204 	orr.w	r2, r2, r4
 8001ea2:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001ea4:	d105      	bne.n	8001eb2 <UART_AdvFeatureConfig+0x96>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8001ea6:	684a      	ldr	r2, [r1, #4]
 8001ea8:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8001eaa:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8001eae:	4322      	orrs	r2, r4
 8001eb0:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8001eb2:	061b      	lsls	r3, r3, #24
 8001eb4:	d506      	bpl.n	8001ec4 <UART_AdvFeatureConfig+0xa8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8001eb6:	6802      	ldr	r2, [r0, #0]
 8001eb8:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8001eba:	6853      	ldr	r3, [r2, #4]
 8001ebc:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8001ec0:	430b      	orrs	r3, r1
 8001ec2:	6053      	str	r3, [r2, #4]
 8001ec4:	bd10      	pop	{r4, pc}

08001ec6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8001ec6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001eca:	9d06      	ldr	r5, [sp, #24]
 8001ecc:	4604      	mov	r4, r0
 8001ece:	460f      	mov	r7, r1
 8001ed0:	4616      	mov	r6, r2
 8001ed2:	4698      	mov	r8, r3
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001ed4:	6821      	ldr	r1, [r4, #0]
 8001ed6:	69ca      	ldr	r2, [r1, #28]
 8001ed8:	ea37 0302 	bics.w	r3, r7, r2
 8001edc:	bf0c      	ite	eq
 8001ede:	2201      	moveq	r2, #1
 8001ee0:	2200      	movne	r2, #0
 8001ee2:	42b2      	cmp	r2, r6
 8001ee4:	d002      	beq.n	8001eec <UART_WaitOnFlagUntilTimeout+0x26>
          return HAL_TIMEOUT;
        }
      }
    }
  }
  return HAL_OK;
 8001ee6:	2000      	movs	r0, #0
}
 8001ee8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 8001eec:	1c68      	adds	r0, r5, #1
 8001eee:	d0f2      	beq.n	8001ed6 <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001ef0:	f7fe fb66 	bl	80005c0 <HAL_GetTick>
 8001ef4:	eba0 0008 	sub.w	r0, r0, r8
 8001ef8:	4285      	cmp	r5, r0
 8001efa:	6820      	ldr	r0, [r4, #0]
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001efc:	6803      	ldr	r3, [r0, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001efe:	d300      	bcc.n	8001f02 <UART_WaitOnFlagUntilTimeout+0x3c>
 8001f00:	b97d      	cbnz	r5, 8001f22 <UART_WaitOnFlagUntilTimeout+0x5c>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001f02:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8001f06:	6003      	str	r3, [r0, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001f08:	6883      	ldr	r3, [r0, #8]
 8001f0a:	f023 0301 	bic.w	r3, r3, #1
 8001f0e:	6083      	str	r3, [r0, #8]
        huart->gState = HAL_UART_STATE_READY;
 8001f10:	2320      	movs	r3, #32
 8001f12:	6763      	str	r3, [r4, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8001f14:	67a3      	str	r3, [r4, #120]	; 0x78
          __HAL_UNLOCK(huart);
 8001f16:	2300      	movs	r3, #0
          return HAL_TIMEOUT;
 8001f18:	2003      	movs	r0, #3
          __HAL_UNLOCK(huart);
 8001f1a:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
          return HAL_TIMEOUT;
 8001f1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8001f22:	075a      	lsls	r2, r3, #29
 8001f24:	d5d6      	bpl.n	8001ed4 <UART_WaitOnFlagUntilTimeout+0xe>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8001f26:	69c3      	ldr	r3, [r0, #28]
 8001f28:	051b      	lsls	r3, r3, #20
 8001f2a:	d5d3      	bpl.n	8001ed4 <UART_WaitOnFlagUntilTimeout+0xe>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8001f2c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001f30:	6203      	str	r3, [r0, #32]
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001f32:	6803      	ldr	r3, [r0, #0]
 8001f34:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8001f38:	6003      	str	r3, [r0, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001f3a:	6883      	ldr	r3, [r0, #8]
 8001f3c:	f023 0301 	bic.w	r3, r3, #1
 8001f40:	6083      	str	r3, [r0, #8]
          huart->gState = HAL_UART_STATE_READY;
 8001f42:	2320      	movs	r3, #32
 8001f44:	6763      	str	r3, [r4, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8001f46:	67a3      	str	r3, [r4, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8001f48:	67e3      	str	r3, [r4, #124]	; 0x7c
 8001f4a:	e7e4      	b.n	8001f16 <UART_WaitOnFlagUntilTimeout+0x50>

08001f4c <UART_CheckIdleState>:
{
 8001f4c:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f4e:	2600      	movs	r6, #0
{
 8001f50:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f52:	67c6      	str	r6, [r0, #124]	; 0x7c
  tickstart = HAL_GetTick();
 8001f54:	f7fe fb34 	bl	80005c0 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8001f58:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8001f5a:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	071a      	lsls	r2, r3, #28
 8001f60:	d415      	bmi.n	8001f8e <UART_CheckIdleState+0x42>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8001f62:	6823      	ldr	r3, [r4, #0]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	075b      	lsls	r3, r3, #29
 8001f68:	d50a      	bpl.n	8001f80 <UART_CheckIdleState+0x34>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001f6a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8001f6e:	2200      	movs	r2, #0
 8001f70:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8001f74:	4620      	mov	r0, r4
 8001f76:	9300      	str	r3, [sp, #0]
 8001f78:	462b      	mov	r3, r5
 8001f7a:	f7ff ffa4 	bl	8001ec6 <UART_WaitOnFlagUntilTimeout>
 8001f7e:	b990      	cbnz	r0, 8001fa6 <UART_CheckIdleState+0x5a>
  huart->gState = HAL_UART_STATE_READY;
 8001f80:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8001f82:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8001f84:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UNLOCK(huart);
 8001f86:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
  huart->RxState = HAL_UART_STATE_READY;
 8001f8a:	67a3      	str	r3, [r4, #120]	; 0x78
  return HAL_OK;
 8001f8c:	e00c      	b.n	8001fa8 <UART_CheckIdleState+0x5c>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001f8e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8001f92:	4632      	mov	r2, r6
 8001f94:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8001f98:	9300      	str	r3, [sp, #0]
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	4620      	mov	r0, r4
 8001f9e:	f7ff ff92 	bl	8001ec6 <UART_WaitOnFlagUntilTimeout>
 8001fa2:	2800      	cmp	r0, #0
 8001fa4:	d0dd      	beq.n	8001f62 <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 8001fa6:	2003      	movs	r0, #3
}
 8001fa8:	b002      	add	sp, #8
 8001faa:	bd70      	pop	{r4, r5, r6, pc}

08001fac <HAL_UART_Init>:
{
 8001fac:	b510      	push	{r4, lr}
  if (huart == NULL)
 8001fae:	4604      	mov	r4, r0
 8001fb0:	b340      	cbz	r0, 8002004 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 8001fb2:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8001fb4:	b91b      	cbnz	r3, 8001fbe <HAL_UART_Init+0x12>
    huart->Lock = HAL_UNLOCKED;
 8001fb6:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    HAL_UART_MspInit(huart);
 8001fba:	f000 fba3 	bl	8002704 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8001fbe:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8001fc0:	2324      	movs	r3, #36	; 0x24
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001fc2:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_BUSY;
 8001fc4:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UART_DISABLE(huart);
 8001fc6:	6813      	ldr	r3, [r2, #0]
 8001fc8:	f023 0301 	bic.w	r3, r3, #1
 8001fcc:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001fce:	f7ff fde1 	bl	8001b94 <UART_SetConfig>
 8001fd2:	2801      	cmp	r0, #1
 8001fd4:	d016      	beq.n	8002004 <HAL_UART_Init+0x58>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001fd6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001fd8:	b113      	cbz	r3, 8001fe0 <HAL_UART_Init+0x34>
    UART_AdvFeatureConfig(huart);
 8001fda:	4620      	mov	r0, r4
 8001fdc:	f7ff ff1e 	bl	8001e1c <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001fe0:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 8001fe2:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001fe4:	685a      	ldr	r2, [r3, #4]
 8001fe6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001fea:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001fec:	689a      	ldr	r2, [r3, #8]
 8001fee:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001ff2:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8001ff4:	681a      	ldr	r2, [r3, #0]
 8001ff6:	f042 0201 	orr.w	r2, r2, #1
}
 8001ffa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  __HAL_UART_ENABLE(huart);
 8001ffe:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8002000:	f7ff bfa4 	b.w	8001f4c <UART_CheckIdleState>
}
 8002004:	2001      	movs	r0, #1
 8002006:	bd10      	pop	{r4, pc}

08002008 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8002008:	4b0a      	ldr	r3, [pc, #40]	; (8002034 <USB_CoreReset+0x2c>)
  uint32_t count = 0U;

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800200a:	3b01      	subs	r3, #1
 800200c:	d101      	bne.n	8002012 <USB_CoreReset+0xa>
    {
      return HAL_TIMEOUT;
 800200e:	2003      	movs	r0, #3
 8002010:	4770      	bx	lr
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8002012:	6902      	ldr	r2, [r0, #16]
 8002014:	2a00      	cmp	r2, #0
 8002016:	daf8      	bge.n	800200a <USB_CoreReset+0x2>

  /* Core Soft Reset */
  count = 0U;
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8002018:	6903      	ldr	r3, [r0, #16]
 800201a:	4a06      	ldr	r2, [pc, #24]	; (8002034 <USB_CoreReset+0x2c>)
 800201c:	f043 0301 	orr.w	r3, r3, #1
 8002020:	6103      	str	r3, [r0, #16]

  do
  {
    if (++count > 200000U)
 8002022:	3a01      	subs	r2, #1
 8002024:	d0f3      	beq.n	800200e <USB_CoreReset+0x6>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8002026:	6903      	ldr	r3, [r0, #16]
 8002028:	f013 0301 	ands.w	r3, r3, #1
 800202c:	d1f9      	bne.n	8002022 <USB_CoreReset+0x1a>

  return HAL_OK;
 800202e:	4618      	mov	r0, r3
}
 8002030:	4770      	bx	lr
 8002032:	bf00      	nop
 8002034:	00030d41 	.word	0x00030d41

08002038 <USB_CoreInit>:
{
 8002038:	b084      	sub	sp, #16
 800203a:	b538      	push	{r3, r4, r5, lr}
 800203c:	ad05      	add	r5, sp, #20
 800203e:	4604      	mov	r4, r0
 8002040:	e885 000e 	stmia.w	r5, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8002044:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002046:	2b01      	cmp	r3, #1
 8002048:	d126      	bne.n	8002098 <USB_CoreInit+0x60>
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800204a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800204c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002050:	6383      	str	r3, [r0, #56]	; 0x38
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8002052:	68c3      	ldr	r3, [r0, #12]
 8002054:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8002058:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800205c:	60c3      	str	r3, [r0, #12]
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800205e:	68c3      	ldr	r3, [r0, #12]
 8002060:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8002064:	60c3      	str	r3, [r0, #12]
    if (cfg.use_external_vbus == 1U)
 8002066:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8002068:	2b01      	cmp	r3, #1
 800206a:	d103      	bne.n	8002074 <USB_CoreInit+0x3c>
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800206c:	68c3      	ldr	r3, [r0, #12]
 800206e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002072:	60c3      	str	r3, [r0, #12]
    ret = USB_CoreReset(USBx);
 8002074:	4620      	mov	r0, r4
 8002076:	f7ff ffc7 	bl	8002008 <USB_CoreReset>
  if (cfg.dma_enable == 1U)
 800207a:	9b08      	ldr	r3, [sp, #32]
 800207c:	2b01      	cmp	r3, #1
 800207e:	d107      	bne.n	8002090 <USB_CoreInit+0x58>
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8002080:	68a3      	ldr	r3, [r4, #8]
 8002082:	f043 0306 	orr.w	r3, r3, #6
 8002086:	60a3      	str	r3, [r4, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8002088:	68a3      	ldr	r3, [r4, #8]
 800208a:	f043 0320 	orr.w	r3, r3, #32
 800208e:	60a3      	str	r3, [r4, #8]
}
 8002090:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002094:	b004      	add	sp, #16
 8002096:	4770      	bx	lr
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8002098:	68c3      	ldr	r3, [r0, #12]
 800209a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800209e:	60c3      	str	r3, [r0, #12]
    ret = USB_CoreReset(USBx);
 80020a0:	f7ff ffb2 	bl	8002008 <USB_CoreReset>
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80020a4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80020a6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020aa:	63a3      	str	r3, [r4, #56]	; 0x38
 80020ac:	e7e5      	b.n	800207a <USB_CoreInit+0x42>

080020ae <USB_DisableGlobalInt>:
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80020ae:	6883      	ldr	r3, [r0, #8]
 80020b0:	f023 0301 	bic.w	r3, r3, #1
 80020b4:	6083      	str	r3, [r0, #8]
}
 80020b6:	2000      	movs	r0, #0
 80020b8:	4770      	bx	lr

080020ba <USB_SetCurrentMode>:
{
 80020ba:	b508      	push	{r3, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80020bc:	68c3      	ldr	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 80020be:	2901      	cmp	r1, #1
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80020c0:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 80020c4:	60c3      	str	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 80020c6:	d108      	bne.n	80020da <USB_SetCurrentMode+0x20>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80020c8:	68c3      	ldr	r3, [r0, #12]
 80020ca:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80020ce:	60c3      	str	r3, [r0, #12]
  HAL_Delay(50U);
 80020d0:	2032      	movs	r0, #50	; 0x32
 80020d2:	f7fe fa7b 	bl	80005cc <HAL_Delay>
  return HAL_OK;
 80020d6:	2000      	movs	r0, #0
 80020d8:	bd08      	pop	{r3, pc}
  else if (mode == USB_DEVICE_MODE)
 80020da:	b919      	cbnz	r1, 80020e4 <USB_SetCurrentMode+0x2a>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80020dc:	68c3      	ldr	r3, [r0, #12]
 80020de:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80020e2:	e7f4      	b.n	80020ce <USB_SetCurrentMode+0x14>
    return HAL_ERROR;
 80020e4:	2001      	movs	r0, #1
}
 80020e6:	bd08      	pop	{r3, pc}

080020e8 <USB_FlushTxFifo>:
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80020e8:	0189      	lsls	r1, r1, #6
 80020ea:	4a07      	ldr	r2, [pc, #28]	; (8002108 <USB_FlushTxFifo+0x20>)
 80020ec:	f041 0120 	orr.w	r1, r1, #32
 80020f0:	6101      	str	r1, [r0, #16]
    if (++count > 200000U)
 80020f2:	3a01      	subs	r2, #1
 80020f4:	d005      	beq.n	8002102 <USB_FlushTxFifo+0x1a>
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80020f6:	6903      	ldr	r3, [r0, #16]
 80020f8:	f013 0320 	ands.w	r3, r3, #32
 80020fc:	d1f9      	bne.n	80020f2 <USB_FlushTxFifo+0xa>
  return HAL_OK;
 80020fe:	4618      	mov	r0, r3
 8002100:	4770      	bx	lr
      return HAL_TIMEOUT;
 8002102:	2003      	movs	r0, #3
}
 8002104:	4770      	bx	lr
 8002106:	bf00      	nop
 8002108:	00030d41 	.word	0x00030d41

0800210c <USB_FlushRxFifo>:
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800210c:	2310      	movs	r3, #16
 800210e:	4a06      	ldr	r2, [pc, #24]	; (8002128 <USB_FlushRxFifo+0x1c>)
 8002110:	6103      	str	r3, [r0, #16]
    if (++count > 200000U)
 8002112:	3a01      	subs	r2, #1
 8002114:	d005      	beq.n	8002122 <USB_FlushRxFifo+0x16>
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8002116:	6903      	ldr	r3, [r0, #16]
 8002118:	f013 0310 	ands.w	r3, r3, #16
 800211c:	d1f9      	bne.n	8002112 <USB_FlushRxFifo+0x6>
  return HAL_OK;
 800211e:	4618      	mov	r0, r3
 8002120:	4770      	bx	lr
      return HAL_TIMEOUT;
 8002122:	2003      	movs	r0, #3
}
 8002124:	4770      	bx	lr
 8002126:	bf00      	nop
 8002128:	00030d41 	.word	0x00030d41

0800212c <USB_SetDevSpeed>:
  USBx_DEVICE->DCFG |= speed;
 800212c:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 8002130:	4319      	orrs	r1, r3
 8002132:	f8c0 1800 	str.w	r1, [r0, #2048]	; 0x800
}
 8002136:	2000      	movs	r0, #0
 8002138:	4770      	bx	lr
	...

0800213c <USB_DevInit>:
{
 800213c:	b084      	sub	sp, #16
 800213e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002142:	4604      	mov	r4, r0
 8002144:	a809      	add	r0, sp, #36	; 0x24
 8002146:	460f      	mov	r7, r1
 8002148:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  for (i = 0U; i < 15U; i++)
 800214c:	2300      	movs	r3, #0
 800214e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8002150:	990e      	ldr	r1, [sp, #56]	; 0x38
 8002152:	9d13      	ldr	r5, [sp, #76]	; 0x4c
    USBx->DIEPTXF[i] = 0U;
 8002154:	461e      	mov	r6, r3
 8002156:	f103 0040 	add.w	r0, r3, #64	; 0x40
  for (i = 0U; i < 15U; i++)
 800215a:	3301      	adds	r3, #1
    USBx->DIEPTXF[i] = 0U;
 800215c:	eb04 0080 	add.w	r0, r4, r0, lsl #2
  for (i = 0U; i < 15U; i++)
 8002160:	2b0f      	cmp	r3, #15
    USBx->DIEPTXF[i] = 0U;
 8002162:	6046      	str	r6, [r0, #4]
  for (i = 0U; i < 15U; i++)
 8002164:	d1f7      	bne.n	8002156 <USB_DevInit+0x1a>
 8002166:	f504 6600 	add.w	r6, r4, #2048	; 0x800
  if (cfg.vbus_sensing_enable == 0U)
 800216a:	2d00      	cmp	r5, #0
 800216c:	d16b      	bne.n	8002246 <USB_DevInit+0x10a>
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800216e:	6873      	ldr	r3, [r6, #4]
 8002170:	f043 0302 	orr.w	r3, r3, #2
 8002174:	6073      	str	r3, [r6, #4]
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8002176:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002178:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800217c:	63a3      	str	r3, [r4, #56]	; 0x38
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800217e:	6823      	ldr	r3, [r4, #0]
 8002180:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002184:	6023      	str	r3, [r4, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8002186:	6823      	ldr	r3, [r4, #0]
 8002188:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800218c:	6023      	str	r3, [r4, #0]
  USBx_PCGCCTL = 0U;
 800218e:	2300      	movs	r3, #0
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8002190:	2901      	cmp	r1, #1
  USBx_PCGCCTL = 0U;
 8002192:	f8c4 3e00 	str.w	r3, [r4, #3584]	; 0xe00
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8002196:	f8d4 3800 	ldr.w	r3, [r4, #2048]	; 0x800
 800219a:	f8c4 3800 	str.w	r3, [r4, #2048]	; 0x800
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800219e:	d159      	bne.n	8002254 <USB_DevInit+0x118>
    if (cfg.speed == USBD_HS_SPEED)
 80021a0:	2a00      	cmp	r2, #0
 80021a2:	d155      	bne.n	8002250 <USB_DevInit+0x114>
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80021a4:	2100      	movs	r1, #0
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80021a6:	4620      	mov	r0, r4
 80021a8:	f7ff ffc0 	bl	800212c <USB_SetDevSpeed>
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80021ac:	2110      	movs	r1, #16
 80021ae:	4620      	mov	r0, r4
 80021b0:	f7ff ff9a 	bl	80020e8 <USB_FlushTxFifo>
 80021b4:	4601      	mov	r1, r0
  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80021b6:	4620      	mov	r0, r4
 80021b8:	f7ff ffa8 	bl	800210c <USB_FlushRxFifo>
 80021bc:	2800      	cmp	r0, #0
 80021be:	d14d      	bne.n	800225c <USB_DevInit+0x120>
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80021c0:	1c08      	adds	r0, r1, #0
 80021c2:	bf18      	it	ne
 80021c4:	2001      	movne	r0, #1
  USBx_DEVICE->DIEPMSK = 0U;
 80021c6:	2300      	movs	r3, #0
 80021c8:	f504 6210 	add.w	r2, r4, #2304	; 0x900
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80021cc:	f04f 4e90 	mov.w	lr, #1207959552	; 0x48000000
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80021d0:	f04f 6c00 	mov.w	ip, #134217728	; 0x8000000
      USBx_INEP(i)->DIEPCTL = 0U;
 80021d4:	4619      	mov	r1, r3
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80021d6:	f64f 387f 	movw	r8, #64383	; 0xfb7f
  USBx_DEVICE->DIEPMSK = 0U;
 80021da:	6133      	str	r3, [r6, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80021dc:	6173      	str	r3, [r6, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80021de:	61f3      	str	r3, [r6, #28]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80021e0:	42bb      	cmp	r3, r7
 80021e2:	d13d      	bne.n	8002260 <USB_DevInit+0x124>
 80021e4:	2100      	movs	r1, #0
 80021e6:	f504 6230 	add.w	r2, r4, #2816	; 0xb00
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80021ea:	f04f 4e90 	mov.w	lr, #1207959552	; 0x48000000
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80021ee:	f04f 6c00 	mov.w	ip, #134217728	; 0x8000000
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80021f2:	460f      	mov	r7, r1
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80021f4:	f64f 387f 	movw	r8, #64383	; 0xfb7f
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80021f8:	428b      	cmp	r3, r1
 80021fa:	d144      	bne.n	8002286 <USB_DevInit+0x14a>
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80021fc:	6933      	ldr	r3, [r6, #16]
 80021fe:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002202:	6133      	str	r3, [r6, #16]
  USBx->GINTMSK = 0U;
 8002204:	2300      	movs	r3, #0
 8002206:	61a3      	str	r3, [r4, #24]
  USBx->GINTSTS = 0xBFFFFFFFU;
 8002208:	f06f 4380 	mvn.w	r3, #1073741824	; 0x40000000
 800220c:	6163      	str	r3, [r4, #20]
  if (cfg.dma_enable == 0U)
 800220e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002210:	b91b      	cbnz	r3, 800221a <USB_DevInit+0xde>
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8002212:	69a3      	ldr	r3, [r4, #24]
 8002214:	f043 0310 	orr.w	r3, r3, #16
 8002218:	61a3      	str	r3, [r4, #24]
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800221a:	69a2      	ldr	r2, [r4, #24]
 800221c:	4b23      	ldr	r3, [pc, #140]	; (80022ac <USB_DevInit+0x170>)
 800221e:	4313      	orrs	r3, r2
 8002220:	61a3      	str	r3, [r4, #24]
  if (cfg.Sof_enable != 0U)
 8002222:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8002224:	b11b      	cbz	r3, 800222e <USB_DevInit+0xf2>
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8002226:	69a3      	ldr	r3, [r4, #24]
 8002228:	f043 0308 	orr.w	r3, r3, #8
 800222c:	61a3      	str	r3, [r4, #24]
  if (cfg.vbus_sensing_enable == 1U)
 800222e:	2d01      	cmp	r5, #1
 8002230:	d105      	bne.n	800223e <USB_DevInit+0x102>
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8002232:	69a3      	ldr	r3, [r4, #24]
 8002234:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002238:	f043 0304 	orr.w	r3, r3, #4
 800223c:	61a3      	str	r3, [r4, #24]
}
 800223e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002242:	b004      	add	sp, #16
 8002244:	4770      	bx	lr
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8002246:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002248:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800224c:	63a3      	str	r3, [r4, #56]	; 0x38
 800224e:	e79e      	b.n	800218e <USB_DevInit+0x52>
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8002250:	2101      	movs	r1, #1
 8002252:	e7a8      	b.n	80021a6 <USB_DevInit+0x6a>
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 8002254:	2903      	cmp	r1, #3
 8002256:	d0a3      	beq.n	80021a0 <USB_DevInit+0x64>
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8002258:	2103      	movs	r1, #3
 800225a:	e7a4      	b.n	80021a6 <USB_DevInit+0x6a>
 800225c:	2001      	movs	r0, #1
 800225e:	e7b2      	b.n	80021c6 <USB_DevInit+0x8a>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8002260:	f8d2 9000 	ldr.w	r9, [r2]
 8002264:	f1b9 0f00 	cmp.w	r9, #0
 8002268:	da0b      	bge.n	8002282 <USB_DevInit+0x146>
      if (i == 0U)
 800226a:	b93b      	cbnz	r3, 800227c <USB_DevInit+0x140>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800226c:	f8c2 c000 	str.w	ip, [r2]
    USBx_INEP(i)->DIEPTSIZ = 0U;
 8002270:	6111      	str	r1, [r2, #16]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8002272:	3301      	adds	r3, #1
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8002274:	f8c2 8008 	str.w	r8, [r2, #8]
 8002278:	3220      	adds	r2, #32
 800227a:	e7b1      	b.n	80021e0 <USB_DevInit+0xa4>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800227c:	f8c2 e000 	str.w	lr, [r2]
 8002280:	e7f6      	b.n	8002270 <USB_DevInit+0x134>
      USBx_INEP(i)->DIEPCTL = 0U;
 8002282:	6011      	str	r1, [r2, #0]
 8002284:	e7f4      	b.n	8002270 <USB_DevInit+0x134>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8002286:	f8d2 9000 	ldr.w	r9, [r2]
 800228a:	f1b9 0f00 	cmp.w	r9, #0
 800228e:	da0b      	bge.n	80022a8 <USB_DevInit+0x16c>
      if (i == 0U)
 8002290:	b939      	cbnz	r1, 80022a2 <USB_DevInit+0x166>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8002292:	f8c2 c000 	str.w	ip, [r2]
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8002296:	6117      	str	r7, [r2, #16]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8002298:	3101      	adds	r1, #1
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800229a:	f8c2 8008 	str.w	r8, [r2, #8]
 800229e:	3220      	adds	r2, #32
 80022a0:	e7aa      	b.n	80021f8 <USB_DevInit+0xbc>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80022a2:	f8c2 e000 	str.w	lr, [r2]
 80022a6:	e7f6      	b.n	8002296 <USB_DevInit+0x15a>
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80022a8:	6017      	str	r7, [r2, #0]
 80022aa:	e7f4      	b.n	8002296 <USB_DevInit+0x15a>
 80022ac:	803c3800 	.word	0x803c3800

080022b0 <USB_DevDisconnect>:
{
 80022b0:	b508      	push	{r3, lr}
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80022b2:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 80022b6:	f043 0302 	orr.w	r3, r3, #2
 80022ba:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
  HAL_Delay(3U);
 80022be:	2003      	movs	r0, #3
 80022c0:	f7fe f984 	bl	80005cc <HAL_Delay>
}
 80022c4:	2000      	movs	r0, #0
 80022c6:	bd08      	pop	{r3, pc}

080022c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80022c8:	b510      	push	{r4, lr}
 80022ca:	b0b8      	sub	sp, #224	; 0xe0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80022cc:	2234      	movs	r2, #52	; 0x34
 80022ce:	2100      	movs	r1, #0
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80022d0:	2402      	movs	r4, #2
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80022d2:	a807      	add	r0, sp, #28
 80022d4:	f000 faf6 	bl	80028c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80022d8:	2214      	movs	r2, #20
 80022da:	2100      	movs	r1, #0
 80022dc:	a802      	add	r0, sp, #8
 80022de:	f000 faf1 	bl	80028c4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80022e2:	2100      	movs	r1, #0
 80022e4:	2290      	movs	r2, #144	; 0x90
 80022e6:	a814      	add	r0, sp, #80	; 0x50
 80022e8:	f000 faec 	bl	80028c4 <memset>
  HAL_PWR_EnableBkUpAccess();
 80022ec:	f7fe feac 	bl	8001048 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_PWR_CLK_ENABLE();
 80022f0:	4b1f      	ldr	r3, [pc, #124]	; (8002370 <SystemClock_Config+0xa8>)
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLM = 4;
  RCC_OscInitStruct.PLL.PLLN = 96;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 4;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80022f2:	a807      	add	r0, sp, #28
  __HAL_RCC_PWR_CLK_ENABLE();
 80022f4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80022f6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80022fa:	641a      	str	r2, [r3, #64]	; 0x40
 80022fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80022fe:	4a1d      	ldr	r2, [pc, #116]	; (8002374 <SystemClock_Config+0xac>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8002300:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002304:	9300      	str	r3, [sp, #0]
 8002306:	9b00      	ldr	r3, [sp, #0]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002308:	6813      	ldr	r3, [r2, #0]
 800230a:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800230e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002312:	6013      	str	r3, [r2, #0]
 8002314:	6813      	ldr	r3, [r2, #0]
  RCC_OscInitStruct.PLL.PLLN = 96;
 8002316:	2260      	movs	r2, #96	; 0x60
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002318:	940d      	str	r4, [sp, #52]	; 0x34
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800231a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
  RCC_OscInitStruct.PLL.PLLN = 96;
 800231e:	9210      	str	r2, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002320:	9411      	str	r4, [sp, #68]	; 0x44
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002322:	9301      	str	r3, [sp, #4]
 8002324:	9b01      	ldr	r3, [sp, #4]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002326:	2301      	movs	r3, #1
 8002328:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800232a:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 800232e:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002330:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002334:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002336:	2304      	movs	r3, #4
 8002338:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800233a:	9312      	str	r3, [sp, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800233c:	f7fe fec4 	bl	80010c8 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Activate the Over-Drive mode 
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002340:	f7fe fe8a 	bl	8001058 <HAL_PWREx_EnableOverDrive>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002344:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002346:	9403      	str	r4, [sp, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002348:	2400      	movs	r4, #0
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800234a:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800234c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002350:	2103      	movs	r1, #3
 8002352:	a802      	add	r0, sp, #8
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002354:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002356:	9404      	str	r4, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002358:	9406      	str	r4, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800235a:	f7ff f8a7 	bl	80014ac <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_CLK48;
 800235e:	4b06      	ldr	r3, [pc, #24]	; (8002378 <SystemClock_Config+0xb0>)
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002360:	a814      	add	r0, sp, #80	; 0x50
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002362:	9427      	str	r4, [sp, #156]	; 0x9c
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_CLK48;
 8002364:	9314      	str	r3, [sp, #80]	; 0x50
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8002366:	9433      	str	r4, [sp, #204]	; 0xcc
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002368:	f7ff f966 	bl	8001638 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 800236c:	b038      	add	sp, #224	; 0xe0
 800236e:	bd10      	pop	{r4, pc}
 8002370:	40023800 	.word	0x40023800
 8002374:	40007000 	.word	0x40007000
 8002378:	00200100 	.word	0x00200100

0800237c <main>:
{
 800237c:	b500      	push	{lr}
 800237e:	b08d      	sub	sp, #52	; 0x34
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002380:	2400      	movs	r4, #0
  HAL_Init();
 8002382:	f7fe f905 	bl	8000590 <HAL_Init>
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002386:	2601      	movs	r6, #1
  SystemClock_Config();
 8002388:	f7ff ff9e 	bl	80022c8 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800238c:	2214      	movs	r2, #20
 800238e:	2100      	movs	r1, #0
 8002390:	a807      	add	r0, sp, #28
 8002392:	f000 fa97 	bl	80028c4 <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002396:	4b68      	ldr	r3, [pc, #416]	; (8002538 <main+0x1bc>)
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8002398:	f244 0181 	movw	r1, #16513	; 0x4081
 800239c:	4867      	ldr	r0, [pc, #412]	; (800253c <main+0x1c0>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800239e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80023a0:	2580      	movs	r5, #128	; 0x80
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80023a2:	f042 0204 	orr.w	r2, r2, #4
 80023a6:	631a      	str	r2, [r3, #48]	; 0x30
 80023a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80023aa:	f002 0204 	and.w	r2, r2, #4
 80023ae:	9201      	str	r2, [sp, #4]
 80023b0:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80023b2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80023b4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80023b8:	631a      	str	r2, [r3, #48]	; 0x30
 80023ba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80023bc:	f002 0280 	and.w	r2, r2, #128	; 0x80
 80023c0:	9202      	str	r2, [sp, #8]
 80023c2:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80023c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80023c6:	f042 0201 	orr.w	r2, r2, #1
 80023ca:	631a      	str	r2, [r3, #48]	; 0x30
 80023cc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80023ce:	f002 0201 	and.w	r2, r2, #1
 80023d2:	9203      	str	r2, [sp, #12]
 80023d4:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80023d6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80023d8:	f042 0202 	orr.w	r2, r2, #2
 80023dc:	631a      	str	r2, [r3, #48]	; 0x30
 80023de:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80023e0:	f002 0202 	and.w	r2, r2, #2
 80023e4:	9204      	str	r2, [sp, #16]
 80023e6:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80023e8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80023ea:	f042 0208 	orr.w	r2, r2, #8
 80023ee:	631a      	str	r2, [r3, #48]	; 0x30
 80023f0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80023f2:	f002 0208 	and.w	r2, r2, #8
 80023f6:	9205      	str	r2, [sp, #20]
 80023f8:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80023fa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80023fc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002400:	631a      	str	r2, [r3, #48]	; 0x30
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8002402:	2200      	movs	r2, #0
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002404:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002406:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800240a:	9306      	str	r3, [sp, #24]
 800240c:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800240e:	f7fe fd71 	bl	8000ef4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8002412:	2200      	movs	r2, #0
 8002414:	2140      	movs	r1, #64	; 0x40
 8002416:	484a      	ldr	r0, [pc, #296]	; (8002540 <main+0x1c4>)
 8002418:	f7fe fd6c 	bl	8000ef4 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 800241c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8002420:	a907      	add	r1, sp, #28
 8002422:	4848      	ldr	r0, [pc, #288]	; (8002544 <main+0x1c8>)
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8002424:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002426:	4b48      	ldr	r3, [pc, #288]	; (8002548 <main+0x1cc>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002428:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800242a:	9308      	str	r3, [sp, #32]
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 800242c:	f7fe fc78 	bl	8000d20 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8002430:	f244 0381 	movw	r3, #16513	; 0x4081
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002434:	a907      	add	r1, sp, #28
 8002436:	4841      	ldr	r0, [pc, #260]	; (800253c <main+0x1c0>)
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8002438:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800243a:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800243c:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800243e:	9608      	str	r6, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002440:	f7fe fc6e 	bl	8000d20 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8002444:	2340      	movs	r3, #64	; 0x40
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8002446:	a907      	add	r1, sp, #28
 8002448:	483d      	ldr	r0, [pc, #244]	; (8002540 <main+0x1c4>)
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 800244a:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800244c:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800244e:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002450:	9608      	str	r6, [sp, #32]
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8002452:	f7fe fc65 	bl	8000d20 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8002456:	a907      	add	r1, sp, #28
 8002458:	4839      	ldr	r0, [pc, #228]	; (8002540 <main+0x1c4>)
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800245a:	9507      	str	r5, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800245c:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800245e:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8002460:	f7fe fc5e 	bl	8000d20 <HAL_GPIO_Init>
  heth.Instance = ETH;
 8002464:	4839      	ldr	r0, [pc, #228]	; (800254c <main+0x1d0>)
  heth.Init.MACAddr[2] =   0xE1;
 8002466:	22e1      	movs	r2, #225	; 0xe1
  heth.Instance = ETH;
 8002468:	4b39      	ldr	r3, [pc, #228]	; (8002550 <main+0x1d4>)
  heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 800246a:	8204      	strh	r4, [r0, #16]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 800246c:	e880 0048 	stmia.w	r0, {r3, r6}
  heth.Init.MACAddr[0] =   0x00;
 8002470:	6943      	ldr	r3, [r0, #20]
 8002472:	701c      	strb	r4, [r3, #0]
  heth.Init.MACAddr[1] =   0x80;
 8002474:	6943      	ldr	r3, [r0, #20]
 8002476:	705d      	strb	r5, [r3, #1]
  heth.Init.MACAddr[2] =   0xE1;
 8002478:	6943      	ldr	r3, [r0, #20]
  hadc1.Instance = ADC1;
 800247a:	4d36      	ldr	r5, [pc, #216]	; (8002554 <main+0x1d8>)
  heth.Init.MACAddr[2] =   0xE1;
 800247c:	709a      	strb	r2, [r3, #2]
  heth.Init.MACAddr[3] =   0x00;
 800247e:	6943      	ldr	r3, [r0, #20]
 8002480:	70dc      	strb	r4, [r3, #3]
  heth.Init.MACAddr[4] =   0x00;
 8002482:	6943      	ldr	r3, [r0, #20]
 8002484:	711c      	strb	r4, [r3, #4]
  heth.Init.MACAddr[5] =   0x00;
 8002486:	6943      	ldr	r3, [r0, #20]
 8002488:	715c      	strb	r4, [r3, #5]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 800248a:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
  heth.Init.RxMode = ETH_RXPOLLING_MODE;
 800248e:	6184      	str	r4, [r0, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 8002490:	61c4      	str	r4, [r0, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 8002492:	6203      	str	r3, [r0, #32]
  if (HAL_ETH_Init(&heth) != HAL_OK)
 8002494:	f7fe fb4a 	bl	8000b2c <HAL_ETH_Init>
  huart3.Instance = USART3;
 8002498:	482f      	ldr	r0, [pc, #188]	; (8002558 <main+0x1dc>)
  huart3.Init.BaudRate = 115200;
 800249a:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 800249e:	4a2f      	ldr	r2, [pc, #188]	; (800255c <main+0x1e0>)
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80024a0:	6084      	str	r4, [r0, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80024a2:	60c4      	str	r4, [r0, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80024a4:	6104      	str	r4, [r0, #16]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80024a6:	6184      	str	r4, [r0, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80024a8:	61c4      	str	r4, [r0, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80024aa:	6204      	str	r4, [r0, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80024ac:	6244      	str	r4, [r0, #36]	; 0x24
  huart3.Init.BaudRate = 115200;
 80024ae:	e880 000c 	stmia.w	r0, {r2, r3}
  huart3.Init.Mode = UART_MODE_TX_RX;
 80024b2:	230c      	movs	r3, #12
 80024b4:	6143      	str	r3, [r0, #20]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80024b6:	f7ff fd79 	bl	8001fac <HAL_UART_Init>
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80024ba:	4829      	ldr	r0, [pc, #164]	; (8002560 <main+0x1e4>)
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 80024bc:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
 80024c0:	2306      	movs	r3, #6
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80024c2:	6104      	str	r4, [r0, #16]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80024c4:	6204      	str	r4, [r0, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80024c6:	6244      	str	r4, [r0, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80024c8:	6304      	str	r4, [r0, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80024ca:	61c6      	str	r6, [r0, #28]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80024cc:	62c6      	str	r6, [r0, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 80024ce:	e880 000a 	stmia.w	r0, {r1, r3}
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80024d2:	2302      	movs	r3, #2
 80024d4:	60c3      	str	r3, [r0, #12]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80024d6:	6183      	str	r3, [r0, #24]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80024d8:	f7fe fd17 	bl	8000f0a <HAL_PCD_Init>
  ADC_ChannelConfTypeDef sConfig = {0};
 80024dc:	4621      	mov	r1, r4
 80024de:	2210      	movs	r2, #16
 80024e0:	a807      	add	r0, sp, #28
 80024e2:	f000 f9ef 	bl	80028c4 <memset>
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80024e6:	481f      	ldr	r0, [pc, #124]	; (8002564 <main+0x1e8>)
 80024e8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80024ec:	60ac      	str	r4, [r5, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80024ee:	612c      	str	r4, [r5, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80024f0:	61ac      	str	r4, [r5, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80024f2:	f885 4020 	strb.w	r4, [r5, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80024f6:	62ec      	str	r4, [r5, #44]	; 0x2c
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80024f8:	60ec      	str	r4, [r5, #12]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80024fa:	f885 4030 	strb.w	r4, [r5, #48]	; 0x30
  hadc1.Init.NbrOfConversion = 1;
 80024fe:	61ee      	str	r6, [r5, #28]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002500:	616e      	str	r6, [r5, #20]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002502:	e885 0009 	stmia.w	r5, {r0, r3}
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002506:	4b18      	ldr	r3, [pc, #96]	; (8002568 <main+0x1ec>)
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002508:	4628      	mov	r0, r5
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800250a:	62ab      	str	r3, [r5, #40]	; 0x28
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800250c:	f7fe f870 	bl	80005f0 <HAL_ADC_Init>
  sConfig.Channel = ADC_CHANNEL_0;
 8002510:	9407      	str	r4, [sp, #28]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002512:	a907      	add	r1, sp, #28
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002514:	9409      	str	r4, [sp, #36]	; 0x24
	  HAL_GPIO_TogglePin (GPIOB, GPIO_PIN_7);
 8002516:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800251a:	4628      	mov	r0, r5
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800251c:	9608      	str	r6, [sp, #32]
	  HAL_GPIO_TogglePin (GPIOB, GPIO_PIN_7);
 800251e:	f504 3401 	add.w	r4, r4, #132096	; 0x20400
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002522:	f7fe f90b 	bl	800073c <HAL_ADC_ConfigChannel>
	  HAL_GPIO_TogglePin (GPIOB, GPIO_PIN_7);
 8002526:	4620      	mov	r0, r4
 8002528:	2180      	movs	r1, #128	; 0x80
 800252a:	f7fe fce8 	bl	8000efe <HAL_GPIO_TogglePin>
	  HAL_Delay (1000); /* Insert delay 100 ms*/
 800252e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002532:	f7fe f84b 	bl	80005cc <HAL_Delay>
 8002536:	e7f6      	b.n	8002526 <main+0x1aa>
 8002538:	40023800 	.word	0x40023800
 800253c:	40020400 	.word	0x40020400
 8002540:	40021800 	.word	0x40021800
 8002544:	40020800 	.word	0x40020800
 8002548:	10110000 	.word	0x10110000
 800254c:	200004f8 	.word	0x200004f8
 8002550:	40028000 	.word	0x40028000
 8002554:	200004b0 	.word	0x200004b0
 8002558:	2000002c 	.word	0x2000002c
 800255c:	40004800 	.word	0x40004800
 8002560:	200000ac 	.word	0x200000ac
 8002564:	40012000 	.word	0x40012000
 8002568:	0f000001 	.word	0x0f000001

0800256c <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800256c:	4b0a      	ldr	r3, [pc, #40]	; (8002598 <HAL_MspInit+0x2c>)
{
 800256e:	b082      	sub	sp, #8
  __HAL_RCC_PWR_CLK_ENABLE();
 8002570:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002572:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002576:	641a      	str	r2, [r3, #64]	; 0x40
 8002578:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800257a:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 800257e:	9200      	str	r2, [sp, #0]
 8002580:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002582:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002584:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002588:	645a      	str	r2, [r3, #68]	; 0x44
 800258a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800258c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002590:	9301      	str	r3, [sp, #4]
 8002592:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002594:	b002      	add	sp, #8
 8002596:	4770      	bx	lr
 8002598:	40023800 	.word	0x40023800

0800259c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800259c:	b510      	push	{r4, lr}
 800259e:	b088      	sub	sp, #32
 80025a0:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025a2:	2214      	movs	r2, #20
 80025a4:	2100      	movs	r1, #0
 80025a6:	a803      	add	r0, sp, #12
 80025a8:	f000 f98c 	bl	80028c4 <memset>
  if(hadc->Instance==ADC1)
 80025ac:	6822      	ldr	r2, [r4, #0]
 80025ae:	4b10      	ldr	r3, [pc, #64]	; (80025f0 <HAL_ADC_MspInit+0x54>)
 80025b0:	429a      	cmp	r2, r3
 80025b2:	d11b      	bne.n	80025ec <HAL_ADC_MspInit+0x50>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80025b4:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
    PA0/WKUP     ------> ADC1_IN0 
    */
    GPIO_InitStruct.Pin = Pot_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(Pot_GPIO_Port, &GPIO_InitStruct);
 80025b8:	a903      	add	r1, sp, #12
 80025ba:	480e      	ldr	r0, [pc, #56]	; (80025f4 <HAL_ADC_MspInit+0x58>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 80025bc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80025be:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80025c2:	645a      	str	r2, [r3, #68]	; 0x44
 80025c4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80025c6:	f402 7280 	and.w	r2, r2, #256	; 0x100
 80025ca:	9201      	str	r2, [sp, #4]
 80025cc:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025ce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80025d0:	f042 0201 	orr.w	r2, r2, #1
 80025d4:	631a      	str	r2, [r3, #48]	; 0x30
 80025d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025d8:	f003 0301 	and.w	r3, r3, #1
 80025dc:	9302      	str	r3, [sp, #8]
 80025de:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = Pot_Pin;
 80025e0:	2301      	movs	r3, #1
 80025e2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80025e4:	2303      	movs	r3, #3
 80025e6:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(Pot_GPIO_Port, &GPIO_InitStruct);
 80025e8:	f7fe fb9a 	bl	8000d20 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80025ec:	b008      	add	sp, #32
 80025ee:	bd10      	pop	{r4, pc}
 80025f0:	40012000 	.word	0x40012000
 80025f4:	40020000 	.word	0x40020000

080025f8 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 80025f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80025fa:	b08d      	sub	sp, #52	; 0x34
 80025fc:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025fe:	2214      	movs	r2, #20
 8002600:	2100      	movs	r1, #0
 8002602:	a807      	add	r0, sp, #28
 8002604:	f000 f95e 	bl	80028c4 <memset>
  if(heth->Instance==ETH)
 8002608:	6822      	ldr	r2, [r4, #0]
 800260a:	4b39      	ldr	r3, [pc, #228]	; (80026f0 <HAL_ETH_MspInit+0xf8>)
 800260c:	429a      	cmp	r2, r3
 800260e:	d16d      	bne.n	80026ec <HAL_ETH_MspInit+0xf4>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8002610:	f5a3 4390 	sub.w	r3, r3, #18432	; 0x4800
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0 
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002614:	2602      	movs	r6, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002616:	2503      	movs	r5, #3
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002618:	240b      	movs	r4, #11
    __HAL_RCC_ETH_CLK_ENABLE();
 800261a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800261c:	a907      	add	r1, sp, #28
 800261e:	4835      	ldr	r0, [pc, #212]	; (80026f4 <HAL_ETH_MspInit+0xfc>)

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002620:	2700      	movs	r7, #0
    __HAL_RCC_ETH_CLK_ENABLE();
 8002622:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8002626:	631a      	str	r2, [r3, #48]	; 0x30
 8002628:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800262a:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 800262e:	9200      	str	r2, [sp, #0]
 8002630:	9a00      	ldr	r2, [sp, #0]
 8002632:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002634:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002638:	631a      	str	r2, [r3, #48]	; 0x30
 800263a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800263c:	f002 6280 	and.w	r2, r2, #67108864	; 0x4000000
 8002640:	9201      	str	r2, [sp, #4]
 8002642:	9a01      	ldr	r2, [sp, #4]
 8002644:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002646:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 800264a:	631a      	str	r2, [r3, #48]	; 0x30
 800264c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800264e:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8002652:	9202      	str	r2, [sp, #8]
 8002654:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002656:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002658:	f042 0204 	orr.w	r2, r2, #4
 800265c:	631a      	str	r2, [r3, #48]	; 0x30
 800265e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002660:	f002 0204 	and.w	r2, r2, #4
 8002664:	9203      	str	r2, [sp, #12]
 8002666:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002668:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800266a:	f042 0201 	orr.w	r2, r2, #1
 800266e:	631a      	str	r2, [r3, #48]	; 0x30
 8002670:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002672:	f002 0201 	and.w	r2, r2, #1
 8002676:	9204      	str	r2, [sp, #16]
 8002678:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800267a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800267c:	f042 0202 	orr.w	r2, r2, #2
 8002680:	631a      	str	r2, [r3, #48]	; 0x30
 8002682:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002684:	f002 0202 	and.w	r2, r2, #2
 8002688:	9205      	str	r2, [sp, #20]
 800268a:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800268c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800268e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002692:	631a      	str	r2, [r3, #48]	; 0x30
 8002694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002696:	9608      	str	r6, [sp, #32]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002698:	f003 0340 	and.w	r3, r3, #64	; 0x40
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800269c:	950a      	str	r5, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800269e:	940b      	str	r4, [sp, #44]	; 0x2c
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80026a0:	9306      	str	r3, [sp, #24]
 80026a2:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80026a4:	2332      	movs	r3, #50	; 0x32
 80026a6:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80026a8:	f7fe fb3a 	bl	8000d20 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80026ac:	2386      	movs	r3, #134	; 0x86
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026ae:	a907      	add	r1, sp, #28
 80026b0:	4811      	ldr	r0, [pc, #68]	; (80026f8 <HAL_ETH_MspInit+0x100>)
    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80026b2:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026b4:	9608      	str	r6, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026b6:	9709      	str	r7, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026b8:	950a      	str	r5, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80026ba:	940b      	str	r4, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026bc:	f7fe fb30 	bl	8000d20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80026c0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80026c4:	a907      	add	r1, sp, #28
 80026c6:	480d      	ldr	r0, [pc, #52]	; (80026fc <HAL_ETH_MspInit+0x104>)
    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80026c8:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026ca:	9608      	str	r6, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026cc:	9709      	str	r7, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026ce:	950a      	str	r5, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80026d0:	940b      	str	r4, [sp, #44]	; 0x2c
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80026d2:	f7fe fb25 	bl	8000d20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80026d6:	f44f 5320 	mov.w	r3, #10240	; 0x2800
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80026da:	a907      	add	r1, sp, #28
 80026dc:	4808      	ldr	r0, [pc, #32]	; (8002700 <HAL_ETH_MspInit+0x108>)
    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80026de:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026e0:	9608      	str	r6, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026e2:	9709      	str	r7, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026e4:	950a      	str	r5, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80026e6:	940b      	str	r4, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80026e8:	f7fe fb1a 	bl	8000d20 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 80026ec:	b00d      	add	sp, #52	; 0x34
 80026ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80026f0:	40028000 	.word	0x40028000
 80026f4:	40020800 	.word	0x40020800
 80026f8:	40020000 	.word	0x40020000
 80026fc:	40020400 	.word	0x40020400
 8002700:	40021800 	.word	0x40021800

08002704 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002704:	b510      	push	{r4, lr}
 8002706:	b088      	sub	sp, #32
 8002708:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800270a:	2214      	movs	r2, #20
 800270c:	2100      	movs	r1, #0
 800270e:	a803      	add	r0, sp, #12
 8002710:	f000 f8d8 	bl	80028c4 <memset>
  if(huart->Instance==USART3)
 8002714:	6822      	ldr	r2, [r4, #0]
 8002716:	4b13      	ldr	r3, [pc, #76]	; (8002764 <HAL_UART_MspInit+0x60>)
 8002718:	429a      	cmp	r2, r3
 800271a:	d120      	bne.n	800275e <HAL_UART_MspInit+0x5a>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800271c:	f503 33f8 	add.w	r3, r3, #126976	; 0x1f000
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002720:	a903      	add	r1, sp, #12
 8002722:	4811      	ldr	r0, [pc, #68]	; (8002768 <HAL_UART_MspInit+0x64>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8002724:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002726:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800272a:	641a      	str	r2, [r3, #64]	; 0x40
 800272c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800272e:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8002732:	9201      	str	r2, [sp, #4]
 8002734:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002736:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002738:	f042 0208 	orr.w	r2, r2, #8
 800273c:	631a      	str	r2, [r3, #48]	; 0x30
 800273e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002740:	f003 0308 	and.w	r3, r3, #8
 8002744:	9302      	str	r3, [sp, #8]
 8002746:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8002748:	f44f 7340 	mov.w	r3, #768	; 0x300
 800274c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800274e:	2302      	movs	r3, #2
 8002750:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002752:	2303      	movs	r3, #3
 8002754:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002756:	2307      	movs	r3, #7
 8002758:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800275a:	f7fe fae1 	bl	8000d20 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800275e:	b008      	add	sp, #32
 8002760:	bd10      	pop	{r4, pc}
 8002762:	bf00      	nop
 8002764:	40004800 	.word	0x40004800
 8002768:	40020c00 	.word	0x40020c00

0800276c <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 800276c:	b510      	push	{r4, lr}
 800276e:	b088      	sub	sp, #32
 8002770:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002772:	2214      	movs	r2, #20
 8002774:	2100      	movs	r1, #0
 8002776:	a803      	add	r0, sp, #12
 8002778:	f000 f8a4 	bl	80028c4 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 800277c:	6823      	ldr	r3, [r4, #0]
 800277e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002782:	d132      	bne.n	80027ea <HAL_PCD_MspInit+0x7e>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002784:	4c1a      	ldr	r4, [pc, #104]	; (80027f0 <HAL_PCD_MspInit+0x84>)
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002786:	a903      	add	r1, sp, #12
 8002788:	481a      	ldr	r0, [pc, #104]	; (80027f4 <HAL_PCD_MspInit+0x88>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800278a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800278c:	f043 0301 	orr.w	r3, r3, #1
 8002790:	6323      	str	r3, [r4, #48]	; 0x30
 8002792:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002794:	f003 0301 	and.w	r3, r3, #1
 8002798:	9300      	str	r3, [sp, #0]
 800279a:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 800279c:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 80027a0:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027a2:	2302      	movs	r3, #2
 80027a4:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027a6:	2303      	movs	r3, #3
 80027a8:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80027aa:	230a      	movs	r3, #10
 80027ac:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027ae:	f7fe fab7 	bl	8000d20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80027b2:	f44f 7300 	mov.w	r3, #512	; 0x200
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80027b6:	a903      	add	r1, sp, #12
 80027b8:	480e      	ldr	r0, [pc, #56]	; (80027f4 <HAL_PCD_MspInit+0x88>)
    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80027ba:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80027bc:	2300      	movs	r3, #0
 80027be:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027c0:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80027c2:	f7fe faad 	bl	8000d20 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80027c6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80027c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80027cc:	6363      	str	r3, [r4, #52]	; 0x34
 80027ce:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80027d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027d4:	9301      	str	r3, [sp, #4]
 80027d6:	9b01      	ldr	r3, [sp, #4]
 80027d8:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80027da:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80027de:	6463      	str	r3, [r4, #68]	; 0x44
 80027e0:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80027e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80027e6:	9302      	str	r3, [sp, #8]
 80027e8:	9b02      	ldr	r3, [sp, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 80027ea:	b008      	add	sp, #32
 80027ec:	bd10      	pop	{r4, pc}
 80027ee:	bf00      	nop
 80027f0:	40023800 	.word	0x40023800
 80027f4:	40020000 	.word	0x40020000

080027f8 <NMI_Handler>:
 80027f8:	4770      	bx	lr

080027fa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80027fa:	e7fe      	b.n	80027fa <HardFault_Handler>

080027fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80027fc:	e7fe      	b.n	80027fc <MemManage_Handler>

080027fe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80027fe:	e7fe      	b.n	80027fe <BusFault_Handler>

08002800 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002800:	e7fe      	b.n	8002800 <UsageFault_Handler>

08002802 <SVC_Handler>:
 8002802:	4770      	bx	lr

08002804 <DebugMon_Handler>:
 8002804:	4770      	bx	lr

08002806 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002806:	4770      	bx	lr

08002808 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002808:	f7fd bece 	b.w	80005a8 <HAL_IncTick>

0800280c <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800280c:	4b05      	ldr	r3, [pc, #20]	; (8002824 <SystemInit+0x18>)
 800280e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8002812:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8002816:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800281a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800281e:	609a      	str	r2, [r3, #8]
 8002820:	4770      	bx	lr
 8002822:	bf00      	nop
 8002824:	e000ed00 	.word	0xe000ed00

08002828 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002828:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002860 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800282c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800282e:	e003      	b.n	8002838 <LoopCopyDataInit>

08002830 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002830:	4b0c      	ldr	r3, [pc, #48]	; (8002864 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002832:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002834:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002836:	3104      	adds	r1, #4

08002838 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002838:	480b      	ldr	r0, [pc, #44]	; (8002868 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800283a:	4b0c      	ldr	r3, [pc, #48]	; (800286c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800283c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800283e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002840:	d3f6      	bcc.n	8002830 <CopyDataInit>
  ldr  r2, =_sbss
 8002842:	4a0b      	ldr	r2, [pc, #44]	; (8002870 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002844:	e002      	b.n	800284c <LoopFillZerobss>

08002846 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002846:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002848:	f842 3b04 	str.w	r3, [r2], #4

0800284c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800284c:	4b09      	ldr	r3, [pc, #36]	; (8002874 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800284e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002850:	d3f9      	bcc.n	8002846 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002852:	f7ff ffdb 	bl	800280c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002856:	f000 f811 	bl	800287c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800285a:	f7ff fd8f 	bl	800237c <main>
  bx  lr    
 800285e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002860:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 8002864:	08002928 	.word	0x08002928
  ldr  r0, =_sdata
 8002868:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800286c:	2000000c 	.word	0x2000000c
  ldr  r2, =_sbss
 8002870:	2000000c 	.word	0x2000000c
  ldr  r3, = _ebss
 8002874:	20000540 	.word	0x20000540

08002878 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002878:	e7fe      	b.n	8002878 <ADC_IRQHandler>
	...

0800287c <__libc_init_array>:
 800287c:	b570      	push	{r4, r5, r6, lr}
 800287e:	4e0d      	ldr	r6, [pc, #52]	; (80028b4 <__libc_init_array+0x38>)
 8002880:	4c0d      	ldr	r4, [pc, #52]	; (80028b8 <__libc_init_array+0x3c>)
 8002882:	1ba4      	subs	r4, r4, r6
 8002884:	10a4      	asrs	r4, r4, #2
 8002886:	2500      	movs	r5, #0
 8002888:	42a5      	cmp	r5, r4
 800288a:	d109      	bne.n	80028a0 <__libc_init_array+0x24>
 800288c:	4e0b      	ldr	r6, [pc, #44]	; (80028bc <__libc_init_array+0x40>)
 800288e:	4c0c      	ldr	r4, [pc, #48]	; (80028c0 <__libc_init_array+0x44>)
 8002890:	f000 f820 	bl	80028d4 <_init>
 8002894:	1ba4      	subs	r4, r4, r6
 8002896:	10a4      	asrs	r4, r4, #2
 8002898:	2500      	movs	r5, #0
 800289a:	42a5      	cmp	r5, r4
 800289c:	d105      	bne.n	80028aa <__libc_init_array+0x2e>
 800289e:	bd70      	pop	{r4, r5, r6, pc}
 80028a0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80028a4:	4798      	blx	r3
 80028a6:	3501      	adds	r5, #1
 80028a8:	e7ee      	b.n	8002888 <__libc_init_array+0xc>
 80028aa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80028ae:	4798      	blx	r3
 80028b0:	3501      	adds	r5, #1
 80028b2:	e7f2      	b.n	800289a <__libc_init_array+0x1e>
 80028b4:	08002920 	.word	0x08002920
 80028b8:	08002920 	.word	0x08002920
 80028bc:	08002920 	.word	0x08002920
 80028c0:	08002924 	.word	0x08002924

080028c4 <memset>:
 80028c4:	4402      	add	r2, r0
 80028c6:	4603      	mov	r3, r0
 80028c8:	4293      	cmp	r3, r2
 80028ca:	d100      	bne.n	80028ce <memset+0xa>
 80028cc:	4770      	bx	lr
 80028ce:	f803 1b01 	strb.w	r1, [r3], #1
 80028d2:	e7f9      	b.n	80028c8 <memset+0x4>

080028d4 <_init>:
 80028d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028d6:	bf00      	nop
 80028d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80028da:	bc08      	pop	{r3}
 80028dc:	469e      	mov	lr, r3
 80028de:	4770      	bx	lr

080028e0 <_fini>:
 80028e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028e2:	bf00      	nop
 80028e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80028e6:	bc08      	pop	{r3}
 80028e8:	469e      	mov	lr, r3
 80028ea:	4770      	bx	lr
