Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part1_dec4/testing/XPS_ROACH2_base/synthesis/xst_temp_dir/


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_testing_adcsnap0_trig_offset_wrapper_xst.prj"
Verilog Include Directory          : {"/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part1_dec4/testing/XPS_ROACH2_base/pcores/" "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc6vsx475tff1759-1
Output File Name                   : "../implementation/system_testing_adcsnap0_trig_offset_wrapper.ngc"

---- Source Options
Top Module Name                    : system_testing_adcsnap0_trig_offset_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part1_dec4/testing/XPS_ROACH2_base/pcores/opb_register_ppc2simulink_v1_00_a/hdl/verilog/opb_register_ppc2simulink.v" into library opb_register_ppc2simulink_v1_00_a
Parsing module <opb_register_ppc2simulink>.
Analyzing Verilog file "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part1_dec4/testing/XPS_ROACH2_base/hdl/system_testing_adcsnap0_trig_offset_wrapper.v" into library work
Parsing module <system_testing_adcsnap0_trig_offset_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <system_testing_adcsnap0_trig_offset_wrapper>.

Elaborating module <opb_register_ppc2simulink(C_BASEADDR=32'b01000000001100001000000000,C_HIGHADDR=32'b01000000001100001011111111,C_OPB_AWIDTH=32,C_OPB_DWIDTH=32,C_FAMILY="virtex6")>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system_testing_adcsnap0_trig_offset_wrapper>.
    Related source file is "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part1_dec4/testing/XPS_ROACH2_base/hdl/system_testing_adcsnap0_trig_offset_wrapper.v".
    Summary:
	no macro.
Unit <system_testing_adcsnap0_trig_offset_wrapper> synthesized.

Synthesizing Unit <opb_register_ppc2simulink>.
    Related source file is "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part1_dec4/testing/XPS_ROACH2_base/pcores/opb_register_ppc2simulink_v1_00_a/hdl/verilog/opb_register_ppc2simulink.v".
        C_BASEADDR = 32'b00000001000000001100001000000000
        C_HIGHADDR = 32'b00000001000000001100001011111111
        C_OPB_AWIDTH = 32
        C_OPB_DWIDTH = 32
        C_FAMILY = "virtex6"
WARNING:Xst:647 - Input <OPB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OPB_seqAddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <register_doneR>.
    Found 1-bit register for signal <register_doneRR>.
    Found 1-bit register for signal <register_ready>.
    Found 32-bit register for signal <reg_buffer>.
    Found 1-bit register for signal <register_readyR>.
    Found 1-bit register for signal <register_readyRR>.
    Found 1-bit register for signal <register_done>.
    Found 32-bit register for signal <user_data_out_reg>.
    Found 1-bit register for signal <Sl_xferAck_reg>.
    Found 32-bit comparator lessequal for signal <n0002> created at line 39
    Found 32-bit comparator lessequal for signal <n0004> created at line 39
    Summary:
	inferred  71 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <opb_register_ppc2simulink> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 9
 1-bit register                                        : 7
 32-bit register                                       : 2
# Comparators                                          : 2
 32-bit comparator lessequal                           : 2
# Multiplexers                                         : 2
 1-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 71
 Flip-Flops                                            : 71
# Comparators                                          : 2
 32-bit comparator lessequal                           : 2
# Multiplexers                                         : 2
 1-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <system_testing_adcsnap0_trig_offset_wrapper> ...

Optimizing unit <opb_register_ppc2simulink> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system_testing_adcsnap0_trig_offset_wrapper, actual ratio is 0.
FlipFlop testing_adcsnap0_trig_offset/register_readyRR has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <system_testing_adcsnap0_trig_offset_wrapper> :
	Found 2-bit shift register for signal <testing_adcsnap0_trig_offset/register_doneRR>.
Unit <system_testing_adcsnap0_trig_offset_wrapper> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 70
 Flip-Flops                                            : 70
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system_testing_adcsnap0_trig_offset_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 97
#      GND                         : 1
#      LUT2                        : 34
#      LUT3                        : 1
#      LUT4                        : 39
#      LUT5                        : 11
#      LUT6                        : 1
#      MUXCY                       : 9
#      VCC                         : 1
# FlipFlops/Latches                : 71
#      FD                          : 36
#      FDE                         : 33
#      FDR                         : 1
#      FDS                         : 1
# Shift Registers                  : 1
#      SRLC16E                     : 1

Device utilization summary:
---------------------------

Selected Device : 6vsx475tff1759-1 


Slice Logic Utilization: 
 Number of Slice Registers:              71  out of  595200     0%  
 Number of Slice LUTs:                   87  out of  297600     0%  
    Number used as Logic:                86  out of  297600     0%  
    Number used as Memory:                1  out of  122240     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    105
   Number with an unused Flip Flop:      34  out of    105    32%  
   Number with an unused LUT:            18  out of    105    17%  
   Number of fully used LUT-FF pairs:    53  out of    105    50%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                         142
 Number of bonded IOBs:                   0  out of    840     0%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                  | Load  |
-----------------------------------+--------------------------------------------------------+-------+
user_clk                           | NONE(testing_adcsnap0_trig_offset/user_data_out_reg_31)| 36    |
OPB_Clk                            | NONE(testing_adcsnap0_trig_offset/register_ready)      | 36    |
-----------------------------------+--------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 1.695ns (Maximum Frequency: 589.970MHz)
   Minimum input arrival time before clock: 2.953ns
   Maximum output required time after clock: 1.094ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'user_clk'
  Clock period: 1.208ns (frequency: 827.815MHz)
  Total number of paths / destination ports: 37 / 36
-------------------------------------------------------------------------
Delay:               1.208ns (Levels of Logic = 0)
  Source:            testing_adcsnap0_trig_offset/register_readyRR_1 (FF)
  Destination:       testing_adcsnap0_trig_offset/register_done (FF)
  Source Clock:      user_clk rising
  Destination Clock: user_clk rising

  Data Path: testing_adcsnap0_trig_offset/register_readyRR_1 to testing_adcsnap0_trig_offset/register_done
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.375   0.399  testing_adcsnap0_trig_offset/register_readyRR_1 (testing_adcsnap0_trig_offset/register_readyRR_1)
     FDS:S                     0.434          testing_adcsnap0_trig_offset/register_done
    ----------------------------------------
    Total                      1.208ns (0.809ns logic, 0.399ns route)
                                       (67.0% logic, 33.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'OPB_Clk'
  Clock period: 1.695ns (frequency: 589.970MHz)
  Total number of paths / destination ports: 69 / 36
-------------------------------------------------------------------------
Delay:               1.695ns (Levels of Logic = 0)
  Source:            testing_adcsnap0_trig_offset/Mshreg_register_doneRR (FF)
  Destination:       testing_adcsnap0_trig_offset/register_doneRR (FF)
  Source Clock:      OPB_Clk rising
  Destination Clock: OPB_Clk rising

  Data Path: testing_adcsnap0_trig_offset/Mshreg_register_doneRR to testing_adcsnap0_trig_offset/register_doneRR
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRLC16E:CLK->Q        1   1.684   0.000  testing_adcsnap0_trig_offset/Mshreg_register_doneRR (testing_adcsnap0_trig_offset/Mshreg_register_doneRR)
     FDE:D                     0.011          testing_adcsnap0_trig_offset/register_doneRR
    ----------------------------------------
    Total                      1.695ns (1.695ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'OPB_Clk'
  Total number of paths / destination ports: 2683 / 34
-------------------------------------------------------------------------
Offset:              2.953ns (Levels of Logic = 8)
  Source:            OPB_ABus<21> (PAD)
  Destination:       testing_adcsnap0_trig_offset/reg_buffer_31 (FF)
  Destination Clock: OPB_Clk rising

  Data Path: OPB_ABus<21> to testing_adcsnap0_trig_offset/reg_buffer_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT5:I0->O            1   0.068   0.000  testing_adcsnap0_trig_offset/Mcompar_GND_2_o_OPB_ABus[0]_LessThan_1_o_lut<0> (testing_adcsnap0_trig_offset/Mcompar_GND_2_o_OPB_ABus[0]_LessThan_1_o_lut<0>)
     MUXCY:S->O            1   0.290   0.000  testing_adcsnap0_trig_offset/Mcompar_GND_2_o_OPB_ABus[0]_LessThan_1_o_cy<0> (testing_adcsnap0_trig_offset/Mcompar_GND_2_o_OPB_ABus[0]_LessThan_1_o_cy<0>)
     MUXCY:CI->O           1   0.020   0.000  testing_adcsnap0_trig_offset/Mcompar_GND_2_o_OPB_ABus[0]_LessThan_1_o_cy<1> (testing_adcsnap0_trig_offset/Mcompar_GND_2_o_OPB_ABus[0]_LessThan_1_o_cy<1>)
     MUXCY:CI->O           1   0.020   0.000  testing_adcsnap0_trig_offset/Mcompar_GND_2_o_OPB_ABus[0]_LessThan_1_o_cy<2> (testing_adcsnap0_trig_offset/Mcompar_GND_2_o_OPB_ABus[0]_LessThan_1_o_cy<2>)
     MUXCY:CI->O           1   0.220   0.417  testing_adcsnap0_trig_offset/Mcompar_GND_2_o_OPB_ABus[0]_LessThan_1_o_cy<3> (testing_adcsnap0_trig_offset/Mcompar_GND_2_o_OPB_ABus[0]_LessThan_1_o_cy<3>)
     LUT4:I3->O            3   0.068   0.595  testing_adcsnap0_trig_offset/Mcompar_GND_2_o_OPB_ABus[0]_LessThan_1_o_cy<4> (testing_adcsnap0_trig_offset/GND_2_o_OPB_ABus[0]_LessThan_1_o)
     LUT5:I2->O           32   0.068   0.734  testing_adcsnap0_trig_offset/_n005311_rstpot (testing_adcsnap0_trig_offset/_n005311_rstpot)
     LUT4:I1->O            1   0.068   0.000  testing_adcsnap0_trig_offset/reg_buffer_31_rstpot (testing_adcsnap0_trig_offset/reg_buffer_31_rstpot)
     FD:D                      0.011          testing_adcsnap0_trig_offset/reg_buffer_31
    ----------------------------------------
    Total                      2.953ns (1.208ns logic, 1.746ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'OPB_Clk'
  Total number of paths / destination ports: 65 / 33
-------------------------------------------------------------------------
Offset:              1.094ns (Levels of Logic = 1)
  Source:            testing_adcsnap0_trig_offset/Sl_xferAck_reg (FF)
  Destination:       Sl_DBus<0> (PAD)
  Source Clock:      OPB_Clk rising

  Data Path: testing_adcsnap0_trig_offset/Sl_xferAck_reg to Sl_DBus<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              66   0.375   0.651  testing_adcsnap0_trig_offset/Sl_xferAck_reg (testing_adcsnap0_trig_offset/Sl_xferAck_reg)
     LUT2:I0->O            0   0.068   0.000  testing_adcsnap0_trig_offset/Mmux_Sl_DBus_reg110 (Sl_DBus<0>)
    ----------------------------------------
    Total                      1.094ns (0.443ns logic, 0.651ns route)
                                       (40.5% logic, 59.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'user_clk'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              0.375ns (Levels of Logic = 0)
  Source:            testing_adcsnap0_trig_offset/user_data_out_reg_31 (FF)
  Destination:       user_data_out<31> (PAD)
  Source Clock:      user_clk rising

  Data Path: testing_adcsnap0_trig_offset/user_data_out_reg_31 to user_data_out<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              0   0.375   0.000  testing_adcsnap0_trig_offset/user_data_out_reg_31 (testing_adcsnap0_trig_offset/user_data_out_reg_31)
    ----------------------------------------
    Total                      0.375ns (0.375ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock OPB_Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OPB_Clk        |    1.695|         |         |         |
user_clk       |    1.064|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock user_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OPB_Clk        |    0.799|         |         |         |
user_clk       |    1.208|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.12 secs
 
--> 


Total memory usage is 410588 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    1 (   0 filtered)

