{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1443795195222 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Full Version " "Version 13.1.4 Build 182 03/12/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1443795195224 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct  2 15:13:14 2015 " "Processing started: Fri Oct  2 15:13:14 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1443795195224 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1443795195224 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Scrambler -c Scrambler " "Command: quartus_map --read_settings_files=on --write_settings_files=off Scrambler -c Scrambler" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1443795195225 ""}
{ "Info" "IQCU_AUTO_DEVICE_REPLACED" "Stratix V 5SGXEA7H3F35C3 " "Auto device selection is not supported for Stratix V device family. The default device, 5SGXEA7H3F35C3, is set." {  } {  } 0 20034 "Auto device selection is not supported for %1!s! device family. The default device, %2!s!, is set." 0 0 "Quartus II" 0 -1 1443795195467 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1443795195538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gwt_rx_descrambler_30bit_new.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gwt_rx_descrambler_30bit_new.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gwt_rx_descrambler_30bit_new-behavioral " "Found design unit 1: gwt_rx_descrambler_30bit_new-behavioral" {  } { { "gwt_rx_descrambler_30bit_new.vhd" "" { Text "/home/velo/Documents/new_scrambler/quartus/gwt_rx_descrambler_30bit_new.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443795195960 ""} { "Info" "ISGN_ENTITY_NAME" "1 gwt_rx_descrambler_30bit_new " "Found entity 1: gwt_rx_descrambler_30bit_new" {  } { { "gwt_rx_descrambler_30bit_new.vhd" "" { Text "/home/velo/Documents/new_scrambler/quartus/gwt_rx_descrambler_30bit_new.vhd" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443795195960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443795195960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gwt_tx_scrambler_30bit_new.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gwt_tx_scrambler_30bit_new.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gwt_tx_scrambler_30bit_new-behavioral " "Found design unit 1: gwt_tx_scrambler_30bit_new-behavioral" {  } { { "gwt_tx_scrambler_30bit_new.vhd" "" { Text "/home/velo/Documents/new_scrambler/quartus/gwt_tx_scrambler_30bit_new.vhd" 104 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443795195962 ""} { "Info" "ISGN_ENTITY_NAME" "1 gwt_tx_scrambler_30bit_new " "Found entity 1: gwt_tx_scrambler_30bit_new" {  } { { "gwt_tx_scrambler_30bit_new.vhd" "" { Text "/home/velo/Documents/new_scrambler/quartus/gwt_tx_scrambler_30bit_new.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443795195962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443795195962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Scrambler.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Scrambler.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Scrambler " "Found entity 1: Scrambler" {  } { { "Scrambler.bdf" "" { Schematic "/home/velo/Documents/new_scrambler/quartus/Scrambler.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443795195963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443795195963 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Scrambler " "Elaborating entity \"Scrambler\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1443795196011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gwt_rx_descrambler_30bit_new gwt_rx_descrambler_30bit_new:inst " "Elaborating entity \"gwt_rx_descrambler_30bit_new\" for hierarchy \"gwt_rx_descrambler_30bit_new:inst\"" {  } { { "Scrambler.bdf" "inst" { Schematic "/home/velo/Documents/new_scrambler/quartus/Scrambler.bdf" { { 144 160 488 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443795196054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gwt_tx_scrambler_30bit_new gwt_tx_scrambler_30bit_new:inst2 " "Elaborating entity \"gwt_tx_scrambler_30bit_new\" for hierarchy \"gwt_tx_scrambler_30bit_new:inst2\"" {  } { { "Scrambler.bdf" "inst2" { Schematic "/home/velo/Documents/new_scrambler/quartus/Scrambler.bdf" { { 280 160 528 392 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443795196088 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[29\] gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[29\]~_emulated gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[29\]~1 " "Register \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[29\]\" is converted into an equivalent circuit using register \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[29\]~_emulated\" and latch \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[29\]~1\"" {  } { { "gwt_tx_scrambler_30bit_new.vhd" "" { Text "/home/velo/Documents/new_scrambler/quartus/gwt_tx_scrambler_30bit_new.vhd" 120 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1443795196774 "|Scrambler|gwt_tx_scrambler_30bit_new:inst2|feedbackRegister[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[28\] gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[28\]~_emulated gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[28\]~5 " "Register \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[28\]\" is converted into an equivalent circuit using register \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[28\]~_emulated\" and latch \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[28\]~5\"" {  } { { "gwt_tx_scrambler_30bit_new.vhd" "" { Text "/home/velo/Documents/new_scrambler/quartus/gwt_tx_scrambler_30bit_new.vhd" 120 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1443795196774 "|Scrambler|gwt_tx_scrambler_30bit_new:inst2|feedbackRegister[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[27\] gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[27\]~_emulated gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[27\]~9 " "Register \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[27\]\" is converted into an equivalent circuit using register \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[27\]~_emulated\" and latch \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[27\]~9\"" {  } { { "gwt_tx_scrambler_30bit_new.vhd" "" { Text "/home/velo/Documents/new_scrambler/quartus/gwt_tx_scrambler_30bit_new.vhd" 120 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1443795196774 "|Scrambler|gwt_tx_scrambler_30bit_new:inst2|feedbackRegister[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[26\] gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[26\]~_emulated gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[26\]~13 " "Register \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[26\]\" is converted into an equivalent circuit using register \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[26\]~_emulated\" and latch \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[26\]~13\"" {  } { { "gwt_tx_scrambler_30bit_new.vhd" "" { Text "/home/velo/Documents/new_scrambler/quartus/gwt_tx_scrambler_30bit_new.vhd" 120 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1443795196774 "|Scrambler|gwt_tx_scrambler_30bit_new:inst2|feedbackRegister[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[25\] gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[25\]~_emulated gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[25\]~17 " "Register \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[25\]\" is converted into an equivalent circuit using register \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[25\]~_emulated\" and latch \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[25\]~17\"" {  } { { "gwt_tx_scrambler_30bit_new.vhd" "" { Text "/home/velo/Documents/new_scrambler/quartus/gwt_tx_scrambler_30bit_new.vhd" 120 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1443795196774 "|Scrambler|gwt_tx_scrambler_30bit_new:inst2|feedbackRegister[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[24\] gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[24\]~_emulated gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[24\]~21 " "Register \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[24\]\" is converted into an equivalent circuit using register \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[24\]~_emulated\" and latch \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[24\]~21\"" {  } { { "gwt_tx_scrambler_30bit_new.vhd" "" { Text "/home/velo/Documents/new_scrambler/quartus/gwt_tx_scrambler_30bit_new.vhd" 120 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1443795196774 "|Scrambler|gwt_tx_scrambler_30bit_new:inst2|feedbackRegister[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[23\] gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[23\]~_emulated gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[23\]~25 " "Register \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[23\]\" is converted into an equivalent circuit using register \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[23\]~_emulated\" and latch \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[23\]~25\"" {  } { { "gwt_tx_scrambler_30bit_new.vhd" "" { Text "/home/velo/Documents/new_scrambler/quartus/gwt_tx_scrambler_30bit_new.vhd" 120 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1443795196774 "|Scrambler|gwt_tx_scrambler_30bit_new:inst2|feedbackRegister[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[22\] gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[22\]~_emulated gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[22\]~29 " "Register \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[22\]\" is converted into an equivalent circuit using register \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[22\]~_emulated\" and latch \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[22\]~29\"" {  } { { "gwt_tx_scrambler_30bit_new.vhd" "" { Text "/home/velo/Documents/new_scrambler/quartus/gwt_tx_scrambler_30bit_new.vhd" 120 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1443795196774 "|Scrambler|gwt_tx_scrambler_30bit_new:inst2|feedbackRegister[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[21\] gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[21\]~_emulated gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[21\]~33 " "Register \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[21\]\" is converted into an equivalent circuit using register \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[21\]~_emulated\" and latch \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[21\]~33\"" {  } { { "gwt_tx_scrambler_30bit_new.vhd" "" { Text "/home/velo/Documents/new_scrambler/quartus/gwt_tx_scrambler_30bit_new.vhd" 120 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1443795196774 "|Scrambler|gwt_tx_scrambler_30bit_new:inst2|feedbackRegister[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[20\] gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[20\]~_emulated gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[20\]~37 " "Register \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[20\]\" is converted into an equivalent circuit using register \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[20\]~_emulated\" and latch \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[20\]~37\"" {  } { { "gwt_tx_scrambler_30bit_new.vhd" "" { Text "/home/velo/Documents/new_scrambler/quartus/gwt_tx_scrambler_30bit_new.vhd" 120 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1443795196774 "|Scrambler|gwt_tx_scrambler_30bit_new:inst2|feedbackRegister[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[19\] gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[19\]~_emulated gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[19\]~41 " "Register \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[19\]\" is converted into an equivalent circuit using register \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[19\]~_emulated\" and latch \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[19\]~41\"" {  } { { "gwt_tx_scrambler_30bit_new.vhd" "" { Text "/home/velo/Documents/new_scrambler/quartus/gwt_tx_scrambler_30bit_new.vhd" 120 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1443795196774 "|Scrambler|gwt_tx_scrambler_30bit_new:inst2|feedbackRegister[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[18\] gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[18\]~_emulated gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[18\]~45 " "Register \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[18\]\" is converted into an equivalent circuit using register \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[18\]~_emulated\" and latch \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[18\]~45\"" {  } { { "gwt_tx_scrambler_30bit_new.vhd" "" { Text "/home/velo/Documents/new_scrambler/quartus/gwt_tx_scrambler_30bit_new.vhd" 120 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1443795196774 "|Scrambler|gwt_tx_scrambler_30bit_new:inst2|feedbackRegister[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[17\] gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[17\]~_emulated gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[17\]~49 " "Register \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[17\]\" is converted into an equivalent circuit using register \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[17\]~_emulated\" and latch \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[17\]~49\"" {  } { { "gwt_tx_scrambler_30bit_new.vhd" "" { Text "/home/velo/Documents/new_scrambler/quartus/gwt_tx_scrambler_30bit_new.vhd" 120 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1443795196774 "|Scrambler|gwt_tx_scrambler_30bit_new:inst2|feedbackRegister[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[16\] gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[16\]~_emulated gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[16\]~53 " "Register \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[16\]\" is converted into an equivalent circuit using register \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[16\]~_emulated\" and latch \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[16\]~53\"" {  } { { "gwt_tx_scrambler_30bit_new.vhd" "" { Text "/home/velo/Documents/new_scrambler/quartus/gwt_tx_scrambler_30bit_new.vhd" 120 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1443795196774 "|Scrambler|gwt_tx_scrambler_30bit_new:inst2|feedbackRegister[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[15\] gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[15\]~_emulated gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[15\]~57 " "Register \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[15\]\" is converted into an equivalent circuit using register \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[15\]~_emulated\" and latch \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[15\]~57\"" {  } { { "gwt_tx_scrambler_30bit_new.vhd" "" { Text "/home/velo/Documents/new_scrambler/quartus/gwt_tx_scrambler_30bit_new.vhd" 120 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1443795196774 "|Scrambler|gwt_tx_scrambler_30bit_new:inst2|feedbackRegister[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[14\] gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[14\]~_emulated gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[14\]~61 " "Register \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[14\]\" is converted into an equivalent circuit using register \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[14\]~_emulated\" and latch \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[14\]~61\"" {  } { { "gwt_tx_scrambler_30bit_new.vhd" "" { Text "/home/velo/Documents/new_scrambler/quartus/gwt_tx_scrambler_30bit_new.vhd" 120 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1443795196774 "|Scrambler|gwt_tx_scrambler_30bit_new:inst2|feedbackRegister[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[13\] gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[13\]~_emulated gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[13\]~65 " "Register \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[13\]\" is converted into an equivalent circuit using register \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[13\]~_emulated\" and latch \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[13\]~65\"" {  } { { "gwt_tx_scrambler_30bit_new.vhd" "" { Text "/home/velo/Documents/new_scrambler/quartus/gwt_tx_scrambler_30bit_new.vhd" 120 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1443795196774 "|Scrambler|gwt_tx_scrambler_30bit_new:inst2|feedbackRegister[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[12\] gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[12\]~_emulated gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[12\]~69 " "Register \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[12\]\" is converted into an equivalent circuit using register \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[12\]~_emulated\" and latch \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[12\]~69\"" {  } { { "gwt_tx_scrambler_30bit_new.vhd" "" { Text "/home/velo/Documents/new_scrambler/quartus/gwt_tx_scrambler_30bit_new.vhd" 120 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1443795196774 "|Scrambler|gwt_tx_scrambler_30bit_new:inst2|feedbackRegister[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[11\] gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[11\]~_emulated gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[11\]~73 " "Register \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[11\]\" is converted into an equivalent circuit using register \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[11\]~_emulated\" and latch \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[11\]~73\"" {  } { { "gwt_tx_scrambler_30bit_new.vhd" "" { Text "/home/velo/Documents/new_scrambler/quartus/gwt_tx_scrambler_30bit_new.vhd" 120 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1443795196774 "|Scrambler|gwt_tx_scrambler_30bit_new:inst2|feedbackRegister[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[10\] gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[10\]~_emulated gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[10\]~77 " "Register \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[10\]\" is converted into an equivalent circuit using register \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[10\]~_emulated\" and latch \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[10\]~77\"" {  } { { "gwt_tx_scrambler_30bit_new.vhd" "" { Text "/home/velo/Documents/new_scrambler/quartus/gwt_tx_scrambler_30bit_new.vhd" 120 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1443795196774 "|Scrambler|gwt_tx_scrambler_30bit_new:inst2|feedbackRegister[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[9\] gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[9\]~_emulated gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[9\]~81 " "Register \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[9\]\" is converted into an equivalent circuit using register \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[9\]~_emulated\" and latch \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[9\]~81\"" {  } { { "gwt_tx_scrambler_30bit_new.vhd" "" { Text "/home/velo/Documents/new_scrambler/quartus/gwt_tx_scrambler_30bit_new.vhd" 120 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1443795196774 "|Scrambler|gwt_tx_scrambler_30bit_new:inst2|feedbackRegister[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[8\] gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[8\]~_emulated gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[8\]~85 " "Register \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[8\]\" is converted into an equivalent circuit using register \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[8\]~_emulated\" and latch \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[8\]~85\"" {  } { { "gwt_tx_scrambler_30bit_new.vhd" "" { Text "/home/velo/Documents/new_scrambler/quartus/gwt_tx_scrambler_30bit_new.vhd" 120 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1443795196774 "|Scrambler|gwt_tx_scrambler_30bit_new:inst2|feedbackRegister[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[7\] gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[7\]~_emulated gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[7\]~89 " "Register \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[7\]\" is converted into an equivalent circuit using register \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[7\]~_emulated\" and latch \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[7\]~89\"" {  } { { "gwt_tx_scrambler_30bit_new.vhd" "" { Text "/home/velo/Documents/new_scrambler/quartus/gwt_tx_scrambler_30bit_new.vhd" 120 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1443795196774 "|Scrambler|gwt_tx_scrambler_30bit_new:inst2|feedbackRegister[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[6\] gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[6\]~_emulated gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[6\]~93 " "Register \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[6\]\" is converted into an equivalent circuit using register \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[6\]~_emulated\" and latch \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[6\]~93\"" {  } { { "gwt_tx_scrambler_30bit_new.vhd" "" { Text "/home/velo/Documents/new_scrambler/quartus/gwt_tx_scrambler_30bit_new.vhd" 120 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1443795196774 "|Scrambler|gwt_tx_scrambler_30bit_new:inst2|feedbackRegister[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[5\] gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[5\]~_emulated gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[5\]~97 " "Register \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[5\]\" is converted into an equivalent circuit using register \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[5\]~_emulated\" and latch \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[5\]~97\"" {  } { { "gwt_tx_scrambler_30bit_new.vhd" "" { Text "/home/velo/Documents/new_scrambler/quartus/gwt_tx_scrambler_30bit_new.vhd" 120 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1443795196774 "|Scrambler|gwt_tx_scrambler_30bit_new:inst2|feedbackRegister[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[4\] gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[4\]~_emulated gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[4\]~101 " "Register \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[4\]\" is converted into an equivalent circuit using register \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[4\]~_emulated\" and latch \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[4\]~101\"" {  } { { "gwt_tx_scrambler_30bit_new.vhd" "" { Text "/home/velo/Documents/new_scrambler/quartus/gwt_tx_scrambler_30bit_new.vhd" 120 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1443795196774 "|Scrambler|gwt_tx_scrambler_30bit_new:inst2|feedbackRegister[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[3\] gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[3\]~_emulated gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[3\]~105 " "Register \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[3\]\" is converted into an equivalent circuit using register \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[3\]~_emulated\" and latch \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[3\]~105\"" {  } { { "gwt_tx_scrambler_30bit_new.vhd" "" { Text "/home/velo/Documents/new_scrambler/quartus/gwt_tx_scrambler_30bit_new.vhd" 120 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1443795196774 "|Scrambler|gwt_tx_scrambler_30bit_new:inst2|feedbackRegister[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[2\] gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[2\]~_emulated gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[2\]~109 " "Register \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[2\]\" is converted into an equivalent circuit using register \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[2\]~_emulated\" and latch \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[2\]~109\"" {  } { { "gwt_tx_scrambler_30bit_new.vhd" "" { Text "/home/velo/Documents/new_scrambler/quartus/gwt_tx_scrambler_30bit_new.vhd" 120 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1443795196774 "|Scrambler|gwt_tx_scrambler_30bit_new:inst2|feedbackRegister[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[1\] gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[1\]~_emulated gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[1\]~113 " "Register \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[1\]\" is converted into an equivalent circuit using register \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[1\]~_emulated\" and latch \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[1\]~113\"" {  } { { "gwt_tx_scrambler_30bit_new.vhd" "" { Text "/home/velo/Documents/new_scrambler/quartus/gwt_tx_scrambler_30bit_new.vhd" 120 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1443795196774 "|Scrambler|gwt_tx_scrambler_30bit_new:inst2|feedbackRegister[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[0\] gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[0\]~_emulated gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[0\]~117 " "Register \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[0\]\" is converted into an equivalent circuit using register \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[0\]~_emulated\" and latch \"gwt_tx_scrambler_30bit_new:inst2\|feedbackRegister\[0\]~117\"" {  } { { "gwt_tx_scrambler_30bit_new.vhd" "" { Text "/home/velo/Documents/new_scrambler/quartus/gwt_tx_scrambler_30bit_new.vhd" 120 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1443795196774 "|Scrambler|gwt_tx_scrambler_30bit_new:inst2|feedbackRegister[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1443795196774 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1443795196945 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1443795197416 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443795197416 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "304 " "Implemented 304 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "94 " "Implemented 94 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1443795198085 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1443795198085 ""} { "Info" "ICUT_CUT_TM_LCELLS" "150 " "Implemented 150 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1443795198085 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1443795198085 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "860 " "Peak virtual memory: 860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1443795198097 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct  2 15:13:18 2015 " "Processing ended: Fri Oct  2 15:13:18 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1443795198097 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1443795198097 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1443795198097 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1443795198097 ""}
