
*** Running vivado
    with args -log design_2_axi_smc_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2_axi_smc_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_2_axi_smc_0.tcl -notrace
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2017.3/data/boards/board_files/zybo-z7-10/board.xml, Invalid xml file C:/Xilinx/Vivado/2017.3/data/boards/board_files/zybo-z7-10/board.xml: equal sign expected
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 392.844 ; gain = 103.262
INFO: [Synth 8-638] synthesizing module 'design_2_axi_smc_0' [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/synth/design_2_axi_smc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_ebcc' [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/bd_ebcc.v:10]
INFO: [Synth 8-638] synthesizing module 'clk_map_imp_1WDPOJN' [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/bd_ebcc.v:1392]
INFO: [Synth 8-638] synthesizing module 'bd_ebcc_one_0' [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_0/synth/bd_ebcc_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconstant_v1_1_3_xlconstant' [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ipshared/0750/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant_v1_1_3_xlconstant' (1#1) [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ipshared/0750/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'bd_ebcc_one_0' (2#1) [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_0/synth/bd_ebcc_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_ebcc_psr_aclk_0' [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_1/synth/bd_ebcc_psr_aclk_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'lpf' [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50689]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (3#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50689]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (4#1) [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (5#1) [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (6#1) [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (7#1) [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (8#1) [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_ebcc_psr_aclk_0' (9#1) [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_1/synth/bd_ebcc_psr_aclk_0.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'clk_map_imp_1WDPOJN' (10#1) [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/bd_ebcc.v:1392]
INFO: [Synth 8-638] synthesizing module 'm00_exit_pipeline_imp_44FLG8' [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/bd_ebcc.v:1448]
INFO: [Synth 8-638] synthesizing module 'bd_ebcc_m00e_0' [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_35/synth/bd_ebcc_m00e_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_ebcc_m00e_0' (24#1) [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_35/synth/bd_ebcc_m00e_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'm00_exit_pipeline_imp_44FLG8' (25#1) [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/bd_ebcc.v:1448]
INFO: [Synth 8-638] synthesizing module 'm00_nodes_imp_QC1J78' [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/bd_ebcc.v:1819]
INFO: [Synth 8-638] synthesizing module 'bd_ebcc_m00arn_0' [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_30/synth/bd_ebcc_m00arn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base' (31#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized0' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized0' (34#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_ebcc_m00arn_0' (40#1) [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_30/synth/bd_ebcc_m00arn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_ebcc_m00awn_0' [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_32/synth/bd_ebcc_m00awn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_ebcc_m00awn_0' (41#1) [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_32/synth/bd_ebcc_m00awn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_ebcc_m00bn_0' [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_34/synth/bd_ebcc_m00bn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized1' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized1' (41#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized2' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized2' (41#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_ebcc_m00bn_0' (42#1) [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_34/synth/bd_ebcc_m00bn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_ebcc_m00rn_0' [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_31/synth/bd_ebcc_m00rn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized3' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized3' (42#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_ebcc_m00rn_0' (43#1) [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_31/synth/bd_ebcc_m00rn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_ebcc_m00wn_0' [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_33/synth/bd_ebcc_m00wn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized4' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized4' (43#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized5' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized5' (43#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_ebcc_m00wn_0' (44#1) [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_33/synth/bd_ebcc_m00wn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'm00_nodes_imp_QC1J78' (45#1) [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/bd_ebcc.v:1819]
INFO: [Synth 8-638] synthesizing module 'bd_ebcc_m00s2a_0' [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_29/synth/bd_ebcc_m00s2a_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_ebcc_m00s2a_0' (47#1) [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_29/synth/bd_ebcc_m00s2a_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_ebcc_s00a2s_0' [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_10/synth/bd_ebcc_s00a2s_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_ebcc_s00a2s_0' (49#1) [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_10/synth/bd_ebcc_s00a2s_0.sv:58]
INFO: [Synth 8-638] synthesizing module 's00_entry_pipeline_imp_13E00UZ' [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/bd_ebcc.v:2124]
INFO: [Synth 8-638] synthesizing module 'bd_ebcc_s00mmu_0' [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_7/synth/bd_ebcc_s00mmu_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_ebcc_s00mmu_0' (53#1) [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_7/synth/bd_ebcc_s00mmu_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_ebcc_s00sic_0' [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_9/synth/bd_ebcc_s00sic_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_ebcc_s00sic_0' (56#1) [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_9/synth/bd_ebcc_s00sic_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_ebcc_s00tr_0' [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_8/synth/bd_ebcc_s00tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_ebcc_s00tr_0' (59#1) [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_8/synth/bd_ebcc_s00tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 's00_entry_pipeline_imp_13E00UZ' (60#1) [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/bd_ebcc.v:2124]
INFO: [Synth 8-638] synthesizing module 's00_nodes_imp_1699R9D' [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/bd_ebcc.v:2729]
INFO: [Synth 8-638] synthesizing module 'bd_ebcc_sarn_0' [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_11/synth/bd_ebcc_sarn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized6' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized6' (60#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized7' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized7' (60#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_ebcc_sarn_0' (61#1) [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_11/synth/bd_ebcc_sarn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_ebcc_sawn_0' [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_13/synth/bd_ebcc_sawn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_ebcc_sawn_0' (62#1) [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_13/synth/bd_ebcc_sawn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_ebcc_sbn_0' [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_15/synth/bd_ebcc_sbn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized8' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized8' (62#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_ebcc_sbn_0' (63#1) [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_15/synth/bd_ebcc_sbn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_ebcc_srn_0' [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_12/synth/bd_ebcc_srn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized9' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized9' (64#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_ebcc_srn_0' (65#1) [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_12/synth/bd_ebcc_srn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_ebcc_swn_0' [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_14/synth/bd_ebcc_swn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized10' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized10' (67#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_ebcc_swn_0' (68#1) [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_14/synth/bd_ebcc_swn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 's00_nodes_imp_1699R9D' (69#1) [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/bd_ebcc.v:2729]
INFO: [Synth 8-638] synthesizing module 'bd_ebcc_s01a2s_0' [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_19/synth/bd_ebcc_s01a2s_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_ebcc_s01a2s_0' (70#1) [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_19/synth/bd_ebcc_s01a2s_0.sv:58]
INFO: [Synth 8-638] synthesizing module 's01_entry_pipeline_imp_68ZHQN' [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/bd_ebcc.v:3025]
INFO: [Synth 8-638] synthesizing module 'bd_ebcc_s01mmu_0' [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_16/synth/bd_ebcc_s01mmu_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_ebcc_s01mmu_0' (71#1) [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_16/synth/bd_ebcc_s01mmu_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_ebcc_s01sic_0' [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_18/synth/bd_ebcc_s01sic_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_ebcc_s01sic_0' (72#1) [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_18/synth/bd_ebcc_s01sic_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_ebcc_s01tr_0' [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_17/synth/bd_ebcc_s01tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_ebcc_s01tr_0' (73#1) [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_17/synth/bd_ebcc_s01tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 's01_entry_pipeline_imp_68ZHQN' (74#1) [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/bd_ebcc.v:3025]
INFO: [Synth 8-638] synthesizing module 's01_nodes_imp_1GKMD3' [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/bd_ebcc.v:3309]
INFO: [Synth 8-638] synthesizing module 'bd_ebcc_sarn_1' [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_20/synth/bd_ebcc_sarn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_ebcc_sarn_1' (75#1) [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_20/synth/bd_ebcc_sarn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_ebcc_srn_1' [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_21/synth/bd_ebcc_srn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_ebcc_srn_1' (76#1) [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_21/synth/bd_ebcc_srn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 's01_nodes_imp_1GKMD3' (77#1) [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/bd_ebcc.v:3309]
INFO: [Synth 8-638] synthesizing module 'bd_ebcc_s02a2s_0' [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_25/synth/bd_ebcc_s02a2s_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_ebcc_s02a2s_0' (78#1) [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_25/synth/bd_ebcc_s02a2s_0.sv:58]
INFO: [Synth 8-638] synthesizing module 's02_entry_pipeline_imp_QQS8TU' [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/bd_ebcc.v:3440]
INFO: [Synth 8-638] synthesizing module 'bd_ebcc_s02mmu_0' [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_22/synth/bd_ebcc_s02mmu_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_ebcc_s02mmu_0' (79#1) [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_22/synth/bd_ebcc_s02mmu_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_ebcc_s02sic_0' [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_24/synth/bd_ebcc_s02sic_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_ebcc_s02sic_0' (80#1) [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_24/synth/bd_ebcc_s02sic_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_ebcc_s02tr_0' [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_23/synth/bd_ebcc_s02tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_ebcc_s02tr_0' (81#1) [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_23/synth/bd_ebcc_s02tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 's02_entry_pipeline_imp_QQS8TU' (82#1) [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/bd_ebcc.v:3440]
INFO: [Synth 8-638] synthesizing module 's02_nodes_imp_XLZ0TO' [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/bd_ebcc.v:3783]
INFO: [Synth 8-638] synthesizing module 'bd_ebcc_sawn_1' [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_26/synth/bd_ebcc_sawn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_ebcc_sawn_1' (83#1) [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_26/synth/bd_ebcc_sawn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_ebcc_sbn_1' [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_28/synth/bd_ebcc_sbn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_ebcc_sbn_1' (84#1) [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_28/synth/bd_ebcc_sbn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_ebcc_swn_1' [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_27/synth/bd_ebcc_swn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_ebcc_swn_1' (85#1) [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_27/synth/bd_ebcc_swn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 's02_nodes_imp_XLZ0TO' (86#1) [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/bd_ebcc.v:3783]
INFO: [Synth 8-638] synthesizing module 'switchboards_imp_1VMK311' [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/bd_ebcc.v:3969]
INFO: [Synth 8-638] synthesizing module 'bd_ebcc_arsw_0' [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_2/synth/bd_ebcc_arsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_ebcc_arsw_0' (89#1) [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_2/synth/bd_ebcc_arsw_0.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_ebcc_awsw_0' [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_4/synth/bd_ebcc_awsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_ebcc_awsw_0' (90#1) [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_4/synth/bd_ebcc_awsw_0.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_ebcc_bsw_0' [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_6/synth/bd_ebcc_bsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_ebcc_bsw_0' (91#1) [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_6/synth/bd_ebcc_bsw_0.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_ebcc_rsw_0' [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_3/synth/bd_ebcc_rsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_ebcc_rsw_0' (92#1) [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_3/synth/bd_ebcc_rsw_0.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_ebcc_wsw_0' [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_5/synth/bd_ebcc_wsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_ebcc_wsw_0' (93#1) [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_5/synth/bd_ebcc_wsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'switchboards_imp_1VMK311' (94#1) [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/bd_ebcc.v:3969]
INFO: [Synth 8-256] done synthesizing module 'bd_ebcc' (95#1) [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/bd_ebcc.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_2_axi_smc_0' (96#1) [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/synth/design_2_axi_smc_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 589.293 ; gain = 299.711
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 589.293 ; gain = 299.711
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1455.828 ; gain = 66.695
Finished Constraint Validation : Time (s): cpu = 00:01:19 ; elapsed = 00:01:37 . Memory (MB): peak = 1455.828 ; gain = 1166.246
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:19 ; elapsed = 00:01:37 . Memory (MB): peak = 1455.828 ; gain = 1166.246
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:19 ; elapsed = 00:01:37 . Memory (MB): peak = 1455.828 ; gain = 1166.246
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:23 ; elapsed = 00:01:41 . Memory (MB): peak = 1455.828 ; gain = 1166.246
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:50 ; elapsed = 00:02:11 . Memory (MB): peak = 1455.828 ; gain = 1166.246
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                        | RTL Object                       | Inference      | Size (Depth x Width) | Primitives     | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|inst/i_3/\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 159             | RAM32M x 27    | 
|inst/i_3/\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 159             | RAM32M x 27    | 
|inst/i_3/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 20              | RAM32M x 4     | 
|inst/i_3/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 8               | RAM32M x 2     | 
|inst/i_3/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 20              | RAM32M x 4     | 
|inst/i_3/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 86              | RAM32M x 15    | 
|inst/i_3/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|inst/i_3/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|inst/i_3/\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 107             | RAM32M x 18    | 
|inst/i_3/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 140             | RAM32M x 24    | 
|inst/i_3/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 140             | RAM32M x 24    | 
|inst/i_3/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 26              | RAM32M x 5     | 
|inst/i_3/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 104             | RAM32M x 18    | 
|inst/i_3/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|inst/i_3/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 88              | RAM32M x 15    | 
|inst/i_3/\s01_nodes/s01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 140             | RAM32M x 24    | 
|inst/i_3/\s01_nodes/s01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 104             | RAM32M x 18    | 
|inst/i_3/\s02_nodes/s02_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 140             | RAM32M x 24    | 
|inst/i_3/\s02_nodes/s02_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 26              | RAM32M x 5     | 
|inst/i_3/\s02_nodes/s02_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|inst/i_3/\s02_nodes/s02_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 88              | RAM32M x 15    | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:00 ; elapsed = 00:02:21 . Memory (MB): peak = 1455.828 ; gain = 1166.246
Finished Timing Optimization : Time (s): cpu = 00:02:07 ; elapsed = 00:02:29 . Memory (MB): peak = 1455.828 ; gain = 1166.246
Finished Technology Mapping : Time (s): cpu = 00:02:12 ; elapsed = 00:02:35 . Memory (MB): peak = 1455.828 ; gain = 1166.246
Finished IO Insertion : Time (s): cpu = 00:02:13 ; elapsed = 00:02:36 . Memory (MB): peak = 1455.828 ; gain = 1166.246
Finished Renaming Generated Instances : Time (s): cpu = 00:02:13 ; elapsed = 00:02:36 . Memory (MB): peak = 1455.828 ; gain = 1166.246
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:14 ; elapsed = 00:02:37 . Memory (MB): peak = 1455.828 ; gain = 1166.246
Finished Renaming Generated Ports : Time (s): cpu = 00:02:14 ; elapsed = 00:02:37 . Memory (MB): peak = 1455.828 ; gain = 1166.246
Finished Handling Custom Attributes : Time (s): cpu = 00:02:14 ; elapsed = 00:02:38 . Memory (MB): peak = 1455.828 ; gain = 1166.246
Finished Renaming Generated Nets : Time (s): cpu = 00:02:14 ; elapsed = 00:02:38 . Memory (MB): peak = 1455.828 ; gain = 1166.246

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    16|
|2     |LUT1     |   181|
|3     |LUT2     |   403|
|4     |LUT3     |   253|
|5     |LUT4     |  1391|
|6     |LUT5     |   416|
|7     |LUT6     |   866|
|8     |MUXF7    |     2|
|9     |RAM16X1D |     2|
|10    |RAM32M   |   155|
|11    |SRL16    |     1|
|12    |SRLC32E  |    39|
|13    |FDR      |     4|
|14    |FDRE     |  3281|
|15    |FDSE     |   123|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:14 ; elapsed = 00:02:38 . Memory (MB): peak = 1455.828 ; gain = 1166.246
synth_design: Time (s): cpu = 00:02:19 ; elapsed = 00:02:43 . Memory (MB): peak = 1455.828 ; gain = 1177.770
write_checkpoint: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1455.828 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1455.828 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1455.828 ; gain = 0.000
