$date
	Sun Oct 23 01:31:50 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#63804
b1100 !
1"
#63806
b1100 &
b1100 %
1$
#63807
0"
#63810
b110 &
b110 %
#63814
b11 &
b11 %
#63818
b1010 &
b1010 %
#63822
b101 &
b101 %
#63826
b10000 &
b10000 %
#63830
b1000 &
b1000 %
#63834
b100 &
b100 %
#63838
b10 &
b10 %
#63842
b1 &
b1 %
1#
#63846
b0 &
0#
b0 %
0$
#1107205
b1000 !
1"
#1107206
b1000 &
b1000 %
1$
#1107207
0"
#1107210
b100 &
b100 %
#1107214
b10 &
b10 %
#1107218
b1 &
b1 %
1#
#1107222
b0 &
0#
b0 %
0$
#2116455
b1111 !
1"
#2116458
b1111 &
b1111 %
1$
#2116459
0"
#2116462
b101110 &
b101110 %
#2116466
b10111 &
b10111 %
#2116470
b1000110 &
b1000110 %
#2116474
b100011 &
b100011 %
#2116478
b1101010 &
b1101010 %
#2116482
b110101 &
b110101 %
#2116486
b10100000 &
b10100000 %
#2116490
b1010000 &
b1010000 %
#2116494
b101000 &
b101000 %
#2116498
b10100 &
b10100 %
#2116502
b1010 &
b1010 %
#2116506
b101 &
b101 %
#2116510
b10000 &
b10000 %
#2116514
b1000 &
b1000 %
#2116518
b100 &
b100 %
#2116522
b10 &
b10 %
#2116526
b1 &
1#
b1 %
#2116530
b0 &
b0 %
0#
0$
#4500012
