[{"id": "1", "content": "Define the module named TopModule with input ports clk and reset, and output port q which is 4 bits.", "source": "I would like you to implement a module named TopModule with the following interface. All input and output ports are one bit unless otherwise specified. - input  clk - input  reset - output q (4 bits)", "parent_tasks": []}, {"id": "2", "content": "Implement a 4-bit register to hold the current count value. This register should be updated on the positive edge of the clock.", "source": "Assume all sequential logic is triggered on the positive edge of the clock.", "parent_tasks": ["1"]}, {"id": "3", "content": "Implement synchronous reset logic to reset the counter to 1 when the reset signal is active high.", "source": "The reset input is active high synchronous, and should reset the counter to 1.", "parent_tasks": ["2"]}, {"id": "4", "content": "Implement the logic to increment the counter value by 1 on each clock cycle, and reset to 1 when the count reaches 10.", "source": "The module should implement a decade counter that counts 1 through 10, inclusive.", "parent_tasks": ["3"]}, {"id": "5", "content": "Assign the current count value to the output port q.", "source": "output q (4 bits)", "parent_tasks": ["4"]}]