// Seed: 3945584680
module module_0 (
    input tri id_0,
    input supply0 id_1,
    input tri0 id_2,
    output wire id_3,
    input wor id_4,
    input wor id_5,
    input wand id_6,
    output supply1 id_7,
    input supply1 id_8,
    input tri id_9,
    input tri1 id_10,
    input tri0 id_11,
    input wor id_12,
    input supply1 id_13,
    output wire id_14,
    input wand id_15,
    output wor id_16,
    output wor id_17,
    output tri0 id_18,
    input tri0 id_19
    , id_25,
    input wire id_20,
    output uwire id_21,
    output wire id_22,
    output supply1 id_23
);
  assign id_21 = 1;
endmodule
module module_1 (
    output wire  id_0,
    output uwire id_1,
    input  tri1  id_2,
    input  wire  id_3,
    input  wand  id_4
);
  wire id_6;
  module_0(
      id_2,
      id_4,
      id_2,
      id_1,
      id_2,
      id_3,
      id_4,
      id_0,
      id_2,
      id_3,
      id_4,
      id_3,
      id_2,
      id_3,
      id_0,
      id_4,
      id_0,
      id_0,
      id_1,
      id_3,
      id_3,
      id_0,
      id_0,
      id_1
  );
endmodule
