\hypertarget{group___d_b_g_m_c_u___freeze___unfreeze}{}\doxysection{Freeze Unfreeze Peripherals in Debug mode}
\label{group___d_b_g_m_c_u___freeze___unfreeze}\index{Freeze Unfreeze Peripherals in Debug mode@{Freeze Unfreeze Peripherals in Debug mode}}


Freeze/\+Unfreeze Peripherals in Debug mode Note\+: On devices STM32\+F10xx8 and STM32\+F10xxB, STM32\+F101x\+C/\+D/E and STM32\+F103x\+C/\+D/E, STM32\+F101x\+F/G and STM32\+F103x\+F/G STM32\+F10xx4 and STM32\+F10xx6 Debug registers DBGMCU\+\_\+\+IDCODE and DBGMCU\+\_\+\+CR are accessible only in debug mode (not accessible by the user software in normal mode). Refer to errata sheet of these devices for more details.  


Collaboration diagram for Freeze Unfreeze Peripherals in Debug mode\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___d_b_g_m_c_u___freeze___unfreeze}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___d_b_g_m_c_u___freeze___unfreeze_ga4a466905a367266e7c23417248dc741d}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM2}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa1ee73c14e640c4e97041a9ce3e221a}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP}})
\begin{DoxyCompactList}\small\item\em TIM2 Peripherals Debug mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___d_b_g_m_c_u___freeze___unfreeze_gafd40134436233985a840e1cd8eb6c4c3}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM2}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa1ee73c14e640c4e97041a9ce3e221a}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP}})
\item 
\#define \mbox{\hyperlink{group___d_b_g_m_c_u___freeze___unfreeze_gaf2fe2b6d0a5e8df4ebb38020acf210d9}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM3}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6801756368b597301f4098b69bce4e7}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP}})
\begin{DoxyCompactList}\small\item\em TIM3 Peripherals Debug mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___d_b_g_m_c_u___freeze___unfreeze_ga5aecefa008a37ef7c6489a2e29415e69}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM3}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6801756368b597301f4098b69bce4e7}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP}})
\item 
\#define \mbox{\hyperlink{group___d_b_g_m_c_u___freeze___unfreeze_ga81215154725c479c67fb1adac906fbd9}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+WWDG}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga626bea771c7fdb87e515685104d3a562}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP}})
\begin{DoxyCompactList}\small\item\em WWDG Peripherals Debug mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___d_b_g_m_c_u___freeze___unfreeze_gaa14c8a2e8911976b8c8ce6ca278372a2}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+WWDG}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga626bea771c7fdb87e515685104d3a562}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP}})
\item 
\#define \mbox{\hyperlink{group___d_b_g_m_c_u___freeze___unfreeze_gabab7ab631ba58fb6246a9385e8af9d0d}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+IWDG}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06e02885e11d05135dd967b33fad68f1}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP}})
\begin{DoxyCompactList}\small\item\em IWDG Peripherals Debug mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___d_b_g_m_c_u___freeze___unfreeze_gab29a88ef9c31cbe107c58b9ecc3bdf79}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+IWDG}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06e02885e11d05135dd967b33fad68f1}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP}})
\item 
\#define \mbox{\hyperlink{group___d_b_g_m_c_u___freeze___unfreeze_ga6160f642dcff812be3a04c5b5c66e31d}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+I2\+C1\+\_\+\+TIMEOUT}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74c71dedb4221750d7e3d8237c8b7846}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+SMBUS\+\_\+\+TIMEOUT}})
\begin{DoxyCompactList}\small\item\em I2\+C1 Peripherals Debug mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___d_b_g_m_c_u___freeze___unfreeze_ga636083d6b6931b1cf35e7c39aebf0723}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+I2\+C1\+\_\+\+TIMEOUT}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74c71dedb4221750d7e3d8237c8b7846}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+SMBUS\+\_\+\+TIMEOUT}})
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Freeze/\+Unfreeze Peripherals in Debug mode Note\+: On devices STM32\+F10xx8 and STM32\+F10xxB, STM32\+F101x\+C/\+D/E and STM32\+F103x\+C/\+D/E, STM32\+F101x\+F/G and STM32\+F103x\+F/G STM32\+F10xx4 and STM32\+F10xx6 Debug registers DBGMCU\+\_\+\+IDCODE and DBGMCU\+\_\+\+CR are accessible only in debug mode (not accessible by the user software in normal mode). Refer to errata sheet of these devices for more details. 



\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___d_b_g_m_c_u___freeze___unfreeze_ga6160f642dcff812be3a04c5b5c66e31d}\label{group___d_b_g_m_c_u___freeze___unfreeze_ga6160f642dcff812be3a04c5b5c66e31d}} 
\index{Freeze Unfreeze Peripherals in Debug mode@{Freeze Unfreeze Peripherals in Debug mode}!\_\_HAL\_DBGMCU\_FREEZE\_I2C1\_TIMEOUT@{\_\_HAL\_DBGMCU\_FREEZE\_I2C1\_TIMEOUT}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_I2C1\_TIMEOUT@{\_\_HAL\_DBGMCU\_FREEZE\_I2C1\_TIMEOUT}!Freeze Unfreeze Peripherals in Debug mode@{Freeze Unfreeze Peripherals in Debug mode}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_FREEZE\_I2C1\_TIMEOUT}{\_\_HAL\_DBGMCU\_FREEZE\_I2C1\_TIMEOUT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+I2\+C1\+\_\+\+TIMEOUT(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74c71dedb4221750d7e3d8237c8b7846}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+SMBUS\+\_\+\+TIMEOUT}})}



I2\+C1 Peripherals Debug mode. 



Definition at line 168 of file stm32f1xx\+\_\+hal.\+h.

\mbox{\Hypertarget{group___d_b_g_m_c_u___freeze___unfreeze_gabab7ab631ba58fb6246a9385e8af9d0d}\label{group___d_b_g_m_c_u___freeze___unfreeze_gabab7ab631ba58fb6246a9385e8af9d0d}} 
\index{Freeze Unfreeze Peripherals in Debug mode@{Freeze Unfreeze Peripherals in Debug mode}!\_\_HAL\_DBGMCU\_FREEZE\_IWDG@{\_\_HAL\_DBGMCU\_FREEZE\_IWDG}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_IWDG@{\_\_HAL\_DBGMCU\_FREEZE\_IWDG}!Freeze Unfreeze Peripherals in Debug mode@{Freeze Unfreeze Peripherals in Debug mode}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_FREEZE\_IWDG}{\_\_HAL\_DBGMCU\_FREEZE\_IWDG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+IWDG(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06e02885e11d05135dd967b33fad68f1}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP}})}



IWDG Peripherals Debug mode. 



Definition at line 162 of file stm32f1xx\+\_\+hal.\+h.

\mbox{\Hypertarget{group___d_b_g_m_c_u___freeze___unfreeze_ga4a466905a367266e7c23417248dc741d}\label{group___d_b_g_m_c_u___freeze___unfreeze_ga4a466905a367266e7c23417248dc741d}} 
\index{Freeze Unfreeze Peripherals in Debug mode@{Freeze Unfreeze Peripherals in Debug mode}!\_\_HAL\_DBGMCU\_FREEZE\_TIM2@{\_\_HAL\_DBGMCU\_FREEZE\_TIM2}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_TIM2@{\_\_HAL\_DBGMCU\_FREEZE\_TIM2}!Freeze Unfreeze Peripherals in Debug mode@{Freeze Unfreeze Peripherals in Debug mode}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_FREEZE\_TIM2}{\_\_HAL\_DBGMCU\_FREEZE\_TIM2}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM2(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa1ee73c14e640c4e97041a9ce3e221a}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP}})}



TIM2 Peripherals Debug mode. 



Definition at line 88 of file stm32f1xx\+\_\+hal.\+h.

\mbox{\Hypertarget{group___d_b_g_m_c_u___freeze___unfreeze_gaf2fe2b6d0a5e8df4ebb38020acf210d9}\label{group___d_b_g_m_c_u___freeze___unfreeze_gaf2fe2b6d0a5e8df4ebb38020acf210d9}} 
\index{Freeze Unfreeze Peripherals in Debug mode@{Freeze Unfreeze Peripherals in Debug mode}!\_\_HAL\_DBGMCU\_FREEZE\_TIM3@{\_\_HAL\_DBGMCU\_FREEZE\_TIM3}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_TIM3@{\_\_HAL\_DBGMCU\_FREEZE\_TIM3}!Freeze Unfreeze Peripherals in Debug mode@{Freeze Unfreeze Peripherals in Debug mode}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_FREEZE\_TIM3}{\_\_HAL\_DBGMCU\_FREEZE\_TIM3}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM3(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6801756368b597301f4098b69bce4e7}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP}})}



TIM3 Peripherals Debug mode. 



Definition at line 94 of file stm32f1xx\+\_\+hal.\+h.

\mbox{\Hypertarget{group___d_b_g_m_c_u___freeze___unfreeze_ga81215154725c479c67fb1adac906fbd9}\label{group___d_b_g_m_c_u___freeze___unfreeze_ga81215154725c479c67fb1adac906fbd9}} 
\index{Freeze Unfreeze Peripherals in Debug mode@{Freeze Unfreeze Peripherals in Debug mode}!\_\_HAL\_DBGMCU\_FREEZE\_WWDG@{\_\_HAL\_DBGMCU\_FREEZE\_WWDG}}
\index{\_\_HAL\_DBGMCU\_FREEZE\_WWDG@{\_\_HAL\_DBGMCU\_FREEZE\_WWDG}!Freeze Unfreeze Peripherals in Debug mode@{Freeze Unfreeze Peripherals in Debug mode}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_FREEZE\_WWDG}{\_\_HAL\_DBGMCU\_FREEZE\_WWDG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+WWDG(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga626bea771c7fdb87e515685104d3a562}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP}})}



WWDG Peripherals Debug mode. 



Definition at line 156 of file stm32f1xx\+\_\+hal.\+h.

\mbox{\Hypertarget{group___d_b_g_m_c_u___freeze___unfreeze_ga636083d6b6931b1cf35e7c39aebf0723}\label{group___d_b_g_m_c_u___freeze___unfreeze_ga636083d6b6931b1cf35e7c39aebf0723}} 
\index{Freeze Unfreeze Peripherals in Debug mode@{Freeze Unfreeze Peripherals in Debug mode}!\_\_HAL\_DBGMCU\_UNFREEZE\_I2C1\_TIMEOUT@{\_\_HAL\_DBGMCU\_UNFREEZE\_I2C1\_TIMEOUT}}
\index{\_\_HAL\_DBGMCU\_UNFREEZE\_I2C1\_TIMEOUT@{\_\_HAL\_DBGMCU\_UNFREEZE\_I2C1\_TIMEOUT}!Freeze Unfreeze Peripherals in Debug mode@{Freeze Unfreeze Peripherals in Debug mode}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_UNFREEZE\_I2C1\_TIMEOUT}{\_\_HAL\_DBGMCU\_UNFREEZE\_I2C1\_TIMEOUT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+I2\+C1\+\_\+\+TIMEOUT(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74c71dedb4221750d7e3d8237c8b7846}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+SMBUS\+\_\+\+TIMEOUT}})}



Definition at line 169 of file stm32f1xx\+\_\+hal.\+h.

\mbox{\Hypertarget{group___d_b_g_m_c_u___freeze___unfreeze_gab29a88ef9c31cbe107c58b9ecc3bdf79}\label{group___d_b_g_m_c_u___freeze___unfreeze_gab29a88ef9c31cbe107c58b9ecc3bdf79}} 
\index{Freeze Unfreeze Peripherals in Debug mode@{Freeze Unfreeze Peripherals in Debug mode}!\_\_HAL\_DBGMCU\_UNFREEZE\_IWDG@{\_\_HAL\_DBGMCU\_UNFREEZE\_IWDG}}
\index{\_\_HAL\_DBGMCU\_UNFREEZE\_IWDG@{\_\_HAL\_DBGMCU\_UNFREEZE\_IWDG}!Freeze Unfreeze Peripherals in Debug mode@{Freeze Unfreeze Peripherals in Debug mode}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_UNFREEZE\_IWDG}{\_\_HAL\_DBGMCU\_UNFREEZE\_IWDG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+IWDG(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06e02885e11d05135dd967b33fad68f1}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP}})}



Definition at line 163 of file stm32f1xx\+\_\+hal.\+h.

\mbox{\Hypertarget{group___d_b_g_m_c_u___freeze___unfreeze_gafd40134436233985a840e1cd8eb6c4c3}\label{group___d_b_g_m_c_u___freeze___unfreeze_gafd40134436233985a840e1cd8eb6c4c3}} 
\index{Freeze Unfreeze Peripherals in Debug mode@{Freeze Unfreeze Peripherals in Debug mode}!\_\_HAL\_DBGMCU\_UNFREEZE\_TIM2@{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM2}}
\index{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM2@{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM2}!Freeze Unfreeze Peripherals in Debug mode@{Freeze Unfreeze Peripherals in Debug mode}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM2}{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM2}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM2(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa1ee73c14e640c4e97041a9ce3e221a}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP}})}



Definition at line 89 of file stm32f1xx\+\_\+hal.\+h.

\mbox{\Hypertarget{group___d_b_g_m_c_u___freeze___unfreeze_ga5aecefa008a37ef7c6489a2e29415e69}\label{group___d_b_g_m_c_u___freeze___unfreeze_ga5aecefa008a37ef7c6489a2e29415e69}} 
\index{Freeze Unfreeze Peripherals in Debug mode@{Freeze Unfreeze Peripherals in Debug mode}!\_\_HAL\_DBGMCU\_UNFREEZE\_TIM3@{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM3}}
\index{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM3@{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM3}!Freeze Unfreeze Peripherals in Debug mode@{Freeze Unfreeze Peripherals in Debug mode}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM3}{\_\_HAL\_DBGMCU\_UNFREEZE\_TIM3}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM3(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6801756368b597301f4098b69bce4e7}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP}})}



Definition at line 95 of file stm32f1xx\+\_\+hal.\+h.

\mbox{\Hypertarget{group___d_b_g_m_c_u___freeze___unfreeze_gaa14c8a2e8911976b8c8ce6ca278372a2}\label{group___d_b_g_m_c_u___freeze___unfreeze_gaa14c8a2e8911976b8c8ce6ca278372a2}} 
\index{Freeze Unfreeze Peripherals in Debug mode@{Freeze Unfreeze Peripherals in Debug mode}!\_\_HAL\_DBGMCU\_UNFREEZE\_WWDG@{\_\_HAL\_DBGMCU\_UNFREEZE\_WWDG}}
\index{\_\_HAL\_DBGMCU\_UNFREEZE\_WWDG@{\_\_HAL\_DBGMCU\_UNFREEZE\_WWDG}!Freeze Unfreeze Peripherals in Debug mode@{Freeze Unfreeze Peripherals in Debug mode}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_DBGMCU\_UNFREEZE\_WWDG}{\_\_HAL\_DBGMCU\_UNFREEZE\_WWDG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+WWDG(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga626bea771c7fdb87e515685104d3a562}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP}})}



Definition at line 157 of file stm32f1xx\+\_\+hal.\+h.

