{
    "code": "```verilog\nmodule TopModule(\n    input logic signed [7:0] in_data,\n    output logic [31:0] out_data\n);\n    assign out_data = {{24{in_data[7]}}, in_data};\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}