$date
	Sat Oct 22 22:31:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#454330
b11000 &
b11000 %
1$
b11000 !
1"
#454331
0"
#454334
b1100 &
b1100 %
#454338
b110 &
b110 %
#454342
b11 &
b11 %
#454346
b1010 &
b1010 %
#454350
b101 &
b101 %
#454354
b10000 &
b10000 %
#454358
b1000 &
b1000 %
#454362
b100 &
b100 %
#454366
b10 &
b10 %
#454370
b1 &
b1 %
1#
#454374
b0 &
0#
b0 %
0$
#1484079
b11 !
1"
#1484082
b11 &
b11 %
1$
#1484083
0"
#1484086
b1010 &
b1010 %
#1484090
b101 &
b101 %
#1484094
b10000 &
b10000 %
#1484098
b1000 &
b1000 %
#1484102
b100 &
b100 %
#1484106
b10 &
b10 %
#1484110
b1 &
1#
b1 %
#1484114
b0 &
b0 %
0#
0$
#2469322
b101 &
b101 %
1$
b101 !
1"
#2469323
0"
#2469326
b10000 &
b10000 %
#2469330
b1000 &
b1000 %
#2469334
b100 &
b100 %
#2469338
b10 &
b10 %
#2469342
b1 &
1#
b1 %
#2469346
b0 &
b0 %
0#
0$
#4500012
