verilog xil_defaultlib --include "D:/2024_2/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/6f8f/hdl" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/814a/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/1017/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/52c0/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/2276/hdl/verilog" \
"../../../bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/design_1/ip/design_1_fso_rx_top_0_0/sim/design_1_fso_rx_top_0_0.v" \
"../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/sim/bd_6e42.v" \
"../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_0/sim/bd_6e42_one_0.v" \

sv xil_defaultlib --include "D:/2024_2/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/6f8f/hdl" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/814a/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/1017/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/52c0/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/2276/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_2/sim/bd_6e42_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_3/sim/bd_6e42_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_4/sim/bd_6e42_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_5/sim/bd_6e42_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_6/sim/bd_6e42_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_7/sim/bd_6e42_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_8/sim/bd_6e42_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_9/sim/bd_6e42_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_10/sim/bd_6e42_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_11/sim/bd_6e42_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_12/sim/bd_6e42_m00e_0.sv" \

verilog xil_defaultlib --include "D:/2024_2/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/6f8f/hdl" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/814a/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/1017/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/52c0/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/2276/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_2/sim/design_1_axi_smc_2.v" \
"../../../bd/design_1/ip/design_1_ila_0_0/sim/design_1_ila_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
