Analysis & Synthesis report for top_level
Tue Feb 15 13:42:51 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |project_1|state_ul_sig
 11. State Machine - |project_1|sram_controller:inst_sram_controller|rw_state
 12. State Machine - |project_1|sram_controller:inst_sram_controller|fstate_read
 13. State Machine - |project_1|sram_controller:inst_sram_controller|fstate_write
 14. State Machine - |project_1|i2c_user_level:inst_i2c_user_level2|state
 15. State Machine - |project_1|i2c_user_level:inst_i2c_user_level2|i2c_master_2:inst_i2c|state
 16. State Machine - |project_1|i2c_user_level:inst_i2c_user_level|state
 17. State Machine - |project_1|i2c_user_level:inst_i2c_user_level|i2c_master_2:inst_i2c|state
 18. State Machine - |project_1|LCD_Parallel_user_logic:inst_lcd_user_logic|state
 19. State Machine - |project_1|LCD_Parallel_user_logic:inst_lcd_user_logic|LCD_Parallel:Inst_LCD_Parallel|state
 20. User-Specified and Inferred Latches
 21. Registers Removed During Synthesis
 22. Removed Registers Triggering Further Register Optimizations
 23. General Register Statistics
 24. Inverted Register Statistics
 25. Multiplexer Restructuring Statistics (Restructuring Performed)
 26. Source assignments for rom:inst_rom|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated
 27. Parameter Settings for User Entity Instance: Top-level Entity: |project_1
 28. Parameter Settings for User Entity Instance: LCD_Parallel_user_logic:inst_lcd_user_logic
 29. Parameter Settings for User Entity Instance: LCD_Parallel_user_logic:inst_lcd_user_logic|LCD_Parallel:Inst_LCD_Parallel
 30. Parameter Settings for User Entity Instance: i2c_user_level:inst_i2c_user_level|i2c_master_2:inst_i2c
 31. Parameter Settings for User Entity Instance: i2c_user_level:inst_i2c_user_level2|i2c_master_2:inst_i2c
 32. Parameter Settings for User Entity Instance: reset_delay:inst_reset_delay
 33. Parameter Settings for User Entity Instance: rom:inst_rom|altsyncram:altsyncram_component
 34. Parameter Settings for User Entity Instance: univ_bin_counter:init_univ_bin_counter
 35. Parameter Settings for User Entity Instance: univ_bin_counter:functional_univ_bin_counter
 36. Parameter Settings for User Entity Instance: btn_debounce_toggle:inst_btn_debounce_toggle
 37. Parameter Settings for User Entity Instance: btn_debounce_toggle:inst_btn_debounce_toggle1
 38. Parameter Settings for User Entity Instance: btn_debounce_toggle:inst_btn_debounce_toggle2
 39. Parameter Settings for User Entity Instance: btn_debounce_toggle:inst_btn_debounce_toggle_sw
 40. Parameter Settings for User Entity Instance: btn_debounce_toggle:inst_btn_debounce_toggle_sw1
 41. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 42. altsyncram Parameter Settings by Entity Instance
 43. Port Connectivity Checks: "btn_debounce_toggle:inst_btn_debounce_toggle_sw1"
 44. Port Connectivity Checks: "btn_debounce_toggle:inst_btn_debounce_toggle_sw"
 45. Port Connectivity Checks: "btn_debounce_toggle:inst_btn_debounce_toggle2"
 46. Port Connectivity Checks: "btn_debounce_toggle:inst_btn_debounce_toggle1"
 47. Port Connectivity Checks: "btn_debounce_toggle:inst_btn_debounce_toggle"
 48. Port Connectivity Checks: "univ_bin_counter:functional_univ_bin_counter"
 49. Port Connectivity Checks: "univ_bin_counter:init_univ_bin_counter"
 50. Port Connectivity Checks: "sram_controller:inst_sram_controller"
 51. Port Connectivity Checks: "PWM_Generator:inst_PWM_Generator"
 52. Port Connectivity Checks: "i2c_user_level:inst_i2c_user_level2"
 53. Port Connectivity Checks: "i2c_user_level:inst_i2c_user_level|i2c_master_2:inst_i2c"
 54. Port Connectivity Checks: "i2c_user_level:inst_i2c_user_level"
 55. Port Connectivity Checks: "LCD_Parallel_user_logic:inst_lcd_user_logic"
 56. SignalTap II Logic Analyzer Settings
 57. Elapsed Time Per Partition
 58. Connections to In-System Debugging Instance "auto_signaltap_0"
 59. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Feb 15 13:42:51 2022            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; top_level                                        ;
; Top-level Entity Name              ; project_1                                        ;
; Family                             ; Cyclone IV E                                     ;
; Total logic elements               ; 1,867                                            ;
;     Total combinational functions  ; 1,401                                            ;
;     Dedicated logic registers      ; 1,173                                            ;
; Total registers                    ; 1173                                             ;
; Total pins                         ; 304                                              ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 397,312                                          ;
; Embedded Multiplier 9-bit elements ; 0                                                ;
; Total PLLs                         ; 0                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; project_1          ; top_level          ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ; < 0.1%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                 ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+---------+
; LCD_Parallel_user_logic.vhd      ; yes             ; User VHDL File                         ; C:/Users/nicks/Documents/PWMGenerator/LCD_Parallel_user_logic.vhd              ;         ;
; LCD_Parallel.vhd                 ; yes             ; User VHDL File                         ; C:/Users/nicks/Documents/PWMGenerator/LCD_Parallel.vhd                         ;         ;
; i2c_user_level.vhd               ; yes             ; User VHDL File                         ; C:/Users/nicks/Documents/PWMGenerator/i2c_user_level.vhd                       ;         ;
; i2c_master_2.vhd                 ; yes             ; User VHDL File                         ; C:/Users/nicks/Documents/PWMGenerator/i2c_master_2.vhd                         ;         ;
; univ_bin_counter.vhd             ; yes             ; User VHDL File                         ; C:/Users/nicks/Documents/PWMGenerator/univ_bin_counter.vhd                     ;         ;
; sram_controller.vhd              ; yes             ; User VHDL File                         ; C:/Users/nicks/Documents/PWMGenerator/sram_controller.vhd                      ;         ;
; reset_delay.vhd                  ; yes             ; User VHDL File                         ; C:/Users/nicks/Documents/PWMGenerator/reset_delay.vhd                          ;         ;
; project_1.vhd                    ; yes             ; User VHDL File                         ; C:/Users/nicks/Documents/PWMGenerator/project_1.vhd                            ;         ;
; debounce.vhd                     ; yes             ; User VHDL File                         ; C:/Users/nicks/Documents/PWMGenerator/debounce.vhd                             ;         ;
; Common.vhd                       ; yes             ; User VHDL File                         ; C:/Users/nicks/Documents/PWMGenerator/Common.vhd                               ;         ;
; PWM_Generator.vhd                ; yes             ; User VHDL File                         ; C:/Users/nicks/Documents/PWMGenerator/PWM_Generator.vhd                        ;         ;
; rom.vhd                          ; yes             ; User Wizard-Generated File             ; C:/Users/nicks/Documents/PWMGenerator/rom.vhd                                  ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc               ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_jp91.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/nicks/Documents/PWMGenerator/db/altsyncram_jp91.tdf                   ;         ;
; sine.mif                         ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/nicks/Documents/PWMGenerator/sine.mif                                 ;         ;
; sld_signaltap.vhd                ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd           ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; db/altsyncram_9124.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/nicks/Documents/PWMGenerator/db/altsyncram_9124.tdf                   ;         ;
; db/decode_jsa.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/nicks/Documents/PWMGenerator/db/decode_jsa.tdf                        ;         ;
; db/mux_hob.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/nicks/Documents/PWMGenerator/db/mux_hob.tdf                           ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_1tc.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/nicks/Documents/PWMGenerator/db/mux_1tc.tdf                           ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_dvf.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/nicks/Documents/PWMGenerator/db/decode_dvf.tdf                        ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_fgi.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/nicks/Documents/PWMGenerator/db/cntr_fgi.tdf                          ;         ;
; db/cmpr_rgc.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/nicks/Documents/PWMGenerator/db/cmpr_rgc.tdf                          ;         ;
; db/cntr_bbj.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/nicks/Documents/PWMGenerator/db/cntr_bbj.tdf                          ;         ;
; db/cntr_lgi.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/nicks/Documents/PWMGenerator/db/cntr_lgi.tdf                          ;         ;
; db/cntr_23j.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/nicks/Documents/PWMGenerator/db/cntr_23j.tdf                          ;         ;
; db/cmpr_ngc.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/nicks/Documents/PWMGenerator/db/cmpr_ngc.tdf                          ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 1,867          ;
;                                             ;                ;
; Total combinational functions               ; 1401           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 606            ;
;     -- 3 input functions                    ; 344            ;
;     -- <=2 input functions                  ; 451            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 1089           ;
;     -- arithmetic mode                      ; 312            ;
;                                             ;                ;
; Total registers                             ; 1173           ;
;     -- Dedicated logic registers            ; 1173           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 304            ;
; Total memory bits                           ; 397312         ;
; Embedded Multiplier 9-bit elements          ; 0              ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 886            ;
; Total fan-out                               ; 9872           ;
; Average fan-out                             ; 2.99           ;
+---------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |project_1                                                                                              ; 1401 (236)        ; 1173 (86)    ; 397312      ; 0            ; 0       ; 0         ; 304  ; 0            ; |project_1                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |LCD_Parallel_user_logic:inst_lcd_user_logic|                                                        ; 135 (97)          ; 64 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|LCD_Parallel_user_logic:inst_lcd_user_logic                                                                                                                                                                                                                                                                                          ; work         ;
;       |LCD_Parallel:Inst_LCD_Parallel|                                                                  ; 38 (38)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|LCD_Parallel_user_logic:inst_lcd_user_logic|LCD_Parallel:Inst_LCD_Parallel                                                                                                                                                                                                                                                           ; work         ;
;    |PWM_Generator:inst_PWM_Generator|                                                                   ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|PWM_Generator:inst_PWM_Generator                                                                                                                                                                                                                                                                                                     ; work         ;
;    |btn_debounce_toggle:inst_btn_debounce_toggle1|                                                      ; 23 (23)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|btn_debounce_toggle:inst_btn_debounce_toggle1                                                                                                                                                                                                                                                                                        ; work         ;
;    |btn_debounce_toggle:inst_btn_debounce_toggle2|                                                      ; 23 (23)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|btn_debounce_toggle:inst_btn_debounce_toggle2                                                                                                                                                                                                                                                                                        ; work         ;
;    |btn_debounce_toggle:inst_btn_debounce_toggle_sw1|                                                   ; 23 (23)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|btn_debounce_toggle:inst_btn_debounce_toggle_sw1                                                                                                                                                                                                                                                                                     ; work         ;
;    |btn_debounce_toggle:inst_btn_debounce_toggle_sw|                                                    ; 23 (23)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|btn_debounce_toggle:inst_btn_debounce_toggle_sw                                                                                                                                                                                                                                                                                      ; work         ;
;    |btn_debounce_toggle:inst_btn_debounce_toggle|                                                       ; 23 (23)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|btn_debounce_toggle:inst_btn_debounce_toggle                                                                                                                                                                                                                                                                                         ; work         ;
;    |i2c_user_level:inst_i2c_user_level2|                                                                ; 149 (58)          ; 65 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|i2c_user_level:inst_i2c_user_level2                                                                                                                                                                                                                                                                                                  ; work         ;
;       |i2c_master_2:inst_i2c|                                                                           ; 91 (91)           ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|i2c_user_level:inst_i2c_user_level2|i2c_master_2:inst_i2c                                                                                                                                                                                                                                                                            ; work         ;
;    |i2c_user_level:inst_i2c_user_level|                                                                 ; 155 (64)          ; 65 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|i2c_user_level:inst_i2c_user_level                                                                                                                                                                                                                                                                                                   ; work         ;
;       |i2c_master_2:inst_i2c|                                                                           ; 91 (91)           ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|i2c_user_level:inst_i2c_user_level|i2c_master_2:inst_i2c                                                                                                                                                                                                                                                                             ; work         ;
;    |reset_delay:inst_reset_delay|                                                                       ; 28 (28)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|reset_delay:inst_reset_delay                                                                                                                                                                                                                                                                                                         ; work         ;
;    |rom:inst_rom|                                                                                       ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|rom:inst_rom                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |altsyncram:altsyncram_component|                                                                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|rom:inst_rom|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                         ; work         ;
;          |altsyncram_jp91:auto_generated|                                                               ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|rom:inst_rom|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated                                                                                                                                                                                                                                                          ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 119 (1)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 118 (80)          ; 86 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 377 (1)           ; 634 (48)     ; 393216      ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 376 (0)           ; 586 (0)      ; 393216      ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 376 (20)          ; 586 (136)    ; 393216      ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 31 (0)            ; 88 (88)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 29 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_1tc:auto_generated|                                                              ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_1tc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 2 (0)             ; 1 (0)        ; 393216      ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_9124:auto_generated|                                                         ; 2 (0)             ; 1 (1)        ; 393216      ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9124:auto_generated                                                                                                                                           ; work         ;
;                   |decode_jsa:decode2|                                                                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9124:auto_generated|decode_jsa:decode2                                                                                                                        ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 106 (106)         ; 79 (79)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 58 (1)            ; 136 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 48 (0)            ; 120 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 72 (72)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 48 (0)            ; 48 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 9 (9)             ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 122 (9)           ; 107 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_fgi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fgi:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 14 (0)            ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_bbj:auto_generated|                                                             ; 14 (14)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_lgi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_lgi:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 29 (29)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 24 (24)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 29 (29)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 20 (20)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
;    |sram_controller:inst_sram_controller|                                                               ; 51 (51)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|sram_controller:inst_sram_controller                                                                                                                                                                                                                                                                                                 ; work         ;
;    |univ_bin_counter:functional_univ_bin_counter|                                                       ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|univ_bin_counter:functional_univ_bin_counter                                                                                                                                                                                                                                                                                         ; work         ;
;    |univ_bin_counter:init_univ_bin_counter|                                                             ; 11 (11)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project_1|univ_bin_counter:init_univ_bin_counter                                                                                                                                                                                                                                                                                               ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------+
; rom:inst_rom|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ALTSYNCRAM                                                                                                                ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096   ; sine.mif ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9124:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16384        ; 24           ; 16384        ; 24           ; 393216 ; None     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                   ;
+--------+--------------+---------+--------------+--------------+-------------------------+-----------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance         ; IP Include File                               ;
+--------+--------------+---------+--------------+--------------+-------------------------+-----------------------------------------------+
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |project_1|rom:inst_rom ; C:/Users/nicks/Documents/PWMGenerator/rom.vhd ;
+--------+--------------+---------+--------------+--------------+-------------------------+-----------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |project_1|state_ul_sig                                                                                             ;
+-----------------------------+-----------------------------+------------------------+-----------------------------+------------------+
; Name                        ; state_ul_sig.PWM_GENERATION ; state_ul_sig.TEST_MODE ; state_ul_sig.INITIALIZATION ; state_ul_sig.RST ;
+-----------------------------+-----------------------------+------------------------+-----------------------------+------------------+
; state_ul_sig.RST            ; 0                           ; 0                      ; 0                           ; 0                ;
; state_ul_sig.INITIALIZATION ; 0                           ; 0                      ; 1                           ; 1                ;
; state_ul_sig.TEST_MODE      ; 0                           ; 1                      ; 0                           ; 1                ;
; state_ul_sig.PWM_GENERATION ; 1                           ; 0                      ; 0                           ; 1                ;
+-----------------------------+-----------------------------+------------------------+-----------------------------+------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |project_1|sram_controller:inst_sram_controller|rw_state ;
+--------------+-------------+-------------+-------------------------------+
; Name         ; rw_state.WT ; rw_state.RD ; rw_state.RST                  ;
+--------------+-------------+-------------+-------------------------------+
; rw_state.RST ; 0           ; 0           ; 0                             ;
; rw_state.RD  ; 0           ; 1           ; 1                             ;
; rw_state.WT  ; 1           ; 0           ; 1                             ;
+--------------+-------------+-------------+-------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------+
; State Machine - |project_1|sram_controller:inst_sram_controller|fstate_read                                              ;
+---------------------+--------------------+------------------+-------------------+------------------+---------------------+
; Name                ; fstate_read.FINISH ; fstate_read.LOAD ; fstate_read.PULSE ; fstate_read.INIT ; fstate_read.STANDBY ;
+---------------------+--------------------+------------------+-------------------+------------------+---------------------+
; fstate_read.STANDBY ; 0                  ; 0                ; 0                 ; 0                ; 0                   ;
; fstate_read.INIT    ; 0                  ; 0                ; 0                 ; 1                ; 1                   ;
; fstate_read.PULSE   ; 0                  ; 0                ; 1                 ; 0                ; 1                   ;
; fstate_read.LOAD    ; 0                  ; 1                ; 0                 ; 0                ; 1                   ;
; fstate_read.FINISH  ; 1                  ; 0                ; 0                 ; 0                ; 1                   ;
+---------------------+--------------------+------------------+-------------------+------------------+---------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------+
; State Machine - |project_1|sram_controller:inst_sram_controller|fstate_write                               ;
+----------------------+---------------------+--------------------+-------------------+----------------------+
; Name                 ; fstate_write.FINISH ; fstate_write.PULSE ; fstate_write.INIT ; fstate_write.STANDBY ;
+----------------------+---------------------+--------------------+-------------------+----------------------+
; fstate_write.STANDBY ; 0                   ; 0                  ; 0                 ; 0                    ;
; fstate_write.INIT    ; 0                   ; 0                  ; 1                 ; 1                    ;
; fstate_write.PULSE   ; 0                   ; 1                  ; 0                 ; 1                    ;
; fstate_write.FINISH  ; 1                   ; 0                  ; 0                 ; 1                    ;
+----------------------+---------------------+--------------------+-------------------+----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |project_1|i2c_user_level:inst_i2c_user_level2|state                         ;
+---------------------+---------------------+-----------------+------------------+-------------+
; Name                ; state.wait_for_stop ; state.start_i2c ; state.data_ready ; state.start ;
+---------------------+---------------------+-----------------+------------------+-------------+
; state.start         ; 0                   ; 0               ; 0                ; 0           ;
; state.data_ready    ; 0                   ; 0               ; 1                ; 1           ;
; state.start_i2c     ; 0                   ; 1               ; 0                ; 1           ;
; state.wait_for_stop ; 1                   ; 0               ; 0                ; 1           ;
+---------------------+---------------------+-----------------+------------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |project_1|i2c_user_level:inst_i2c_user_level2|i2c_master_2:inst_i2c|state                                                       ;
+----------------+------------+----------------+----------------+----------+----------+----------------+---------------+-------------+-------------+
; Name           ; state.stop ; state.mstr_ack ; state.slv_ack2 ; state.rd ; state.wr ; state.slv_ack1 ; state.command ; state.start ; state.ready ;
+----------------+------------+----------------+----------------+----------+----------+----------------+---------------+-------------+-------------+
; state.ready    ; 0          ; 0              ; 0              ; 0        ; 0        ; 0              ; 0             ; 0           ; 0           ;
; state.start    ; 0          ; 0              ; 0              ; 0        ; 0        ; 0              ; 0             ; 1           ; 1           ;
; state.command  ; 0          ; 0              ; 0              ; 0        ; 0        ; 0              ; 1             ; 0           ; 1           ;
; state.slv_ack1 ; 0          ; 0              ; 0              ; 0        ; 0        ; 1              ; 0             ; 0           ; 1           ;
; state.wr       ; 0          ; 0              ; 0              ; 0        ; 1        ; 0              ; 0             ; 0           ; 1           ;
; state.rd       ; 0          ; 0              ; 0              ; 1        ; 0        ; 0              ; 0             ; 0           ; 1           ;
; state.slv_ack2 ; 0          ; 0              ; 1              ; 0        ; 0        ; 0              ; 0             ; 0           ; 1           ;
; state.mstr_ack ; 0          ; 1              ; 0              ; 0        ; 0        ; 0              ; 0             ; 0           ; 1           ;
; state.stop     ; 1          ; 0              ; 0              ; 0        ; 0        ; 0              ; 0             ; 0           ; 1           ;
+----------------+------------+----------------+----------------+----------+----------+----------------+---------------+-------------+-------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |project_1|i2c_user_level:inst_i2c_user_level|state                          ;
+---------------------+---------------------+-----------------+------------------+-------------+
; Name                ; state.wait_for_stop ; state.start_i2c ; state.data_ready ; state.start ;
+---------------------+---------------------+-----------------+------------------+-------------+
; state.start         ; 0                   ; 0               ; 0                ; 0           ;
; state.data_ready    ; 0                   ; 0               ; 1                ; 1           ;
; state.start_i2c     ; 0                   ; 1               ; 0                ; 1           ;
; state.wait_for_stop ; 1                   ; 0               ; 0                ; 1           ;
+---------------------+---------------------+-----------------+------------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |project_1|i2c_user_level:inst_i2c_user_level|i2c_master_2:inst_i2c|state                                                        ;
+----------------+------------+----------------+----------------+----------+----------+----------------+---------------+-------------+-------------+
; Name           ; state.stop ; state.mstr_ack ; state.slv_ack2 ; state.rd ; state.wr ; state.slv_ack1 ; state.command ; state.start ; state.ready ;
+----------------+------------+----------------+----------------+----------+----------+----------------+---------------+-------------+-------------+
; state.ready    ; 0          ; 0              ; 0              ; 0        ; 0        ; 0              ; 0             ; 0           ; 0           ;
; state.start    ; 0          ; 0              ; 0              ; 0        ; 0        ; 0              ; 0             ; 1           ; 1           ;
; state.command  ; 0          ; 0              ; 0              ; 0        ; 0        ; 0              ; 1             ; 0           ; 1           ;
; state.slv_ack1 ; 0          ; 0              ; 0              ; 0        ; 0        ; 1              ; 0             ; 0           ; 1           ;
; state.wr       ; 0          ; 0              ; 0              ; 0        ; 1        ; 0              ; 0             ; 0           ; 1           ;
; state.rd       ; 0          ; 0              ; 0              ; 1        ; 0        ; 0              ; 0             ; 0           ; 1           ;
; state.slv_ack2 ; 0          ; 0              ; 1              ; 0        ; 0        ; 0              ; 0             ; 0           ; 1           ;
; state.mstr_ack ; 0          ; 1              ; 0              ; 0        ; 0        ; 0              ; 0             ; 0           ; 1           ;
; state.stop     ; 1          ; 0              ; 0              ; 0        ; 0        ; 0              ; 0             ; 0           ; 1           ;
+----------------+------------+----------------+----------------+----------+----------+----------------+---------------+-------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------+
; State Machine - |project_1|LCD_Parallel_user_logic:inst_lcd_user_logic|state                     ;
+------------------+--------------+-----------------+------------------+-------------+-------------+
; Name             ; state.repeat ; state.busy_high ; state.data_valid ; state.ready ; state.start ;
+------------------+--------------+-----------------+------------------+-------------+-------------+
; state.start      ; 0            ; 0               ; 0                ; 0           ; 0           ;
; state.ready      ; 0            ; 0               ; 0                ; 1           ; 1           ;
; state.data_valid ; 0            ; 0               ; 1                ; 0           ; 1           ;
; state.busy_high  ; 0            ; 1               ; 0                ; 0           ; 1           ;
; state.repeat     ; 1            ; 0               ; 0                ; 0           ; 1           ;
+------------------+--------------+-----------------+------------------+-------------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------+
; State Machine - |project_1|LCD_Parallel_user_logic:inst_lcd_user_logic|LCD_Parallel:Inst_LCD_Parallel|state ;
+--------------+--------------+--------------+----------------------------------------------------------------+
; Name         ; state.enlow2 ; state.enhigh ; state.enlow                                                    ;
+--------------+--------------+--------------+----------------------------------------------------------------+
; state.enlow  ; 0            ; 0            ; 0                                                              ;
; state.enhigh ; 0            ; 1            ; 1                                                              ;
; state.enlow2 ; 1            ; 0            ; 1                                                              ;
+--------------+--------------+--------------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; LCD_iData_sig[0]                                   ; LCD_iData_sig[7]    ; yes                    ;
; LCD_iData_sig[1]                                   ; LCD_iData_sig[7]    ; yes                    ;
; LCD_iData_sig[2]                                   ; LCD_iData_sig[7]    ; yes                    ;
; LCD_iData_sig[3]                                   ; LCD_iData_sig[7]    ; yes                    ;
; LCD_iData_sig[4]                                   ; LCD_iData_sig[7]    ; yes                    ;
; LCD_iData_sig[5]                                   ; LCD_iData_sig[7]    ; yes                    ;
; LCD_iData_sig[6]                                   ; LCD_iData_sig[7]    ; yes                    ;
; Number of user-specified and inferred latches = 7  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                       ;
+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; Register name                                                                         ; Reason for Removal                                                               ;
+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; FC_up_sig                                                                             ; Stuck at VCC due to stuck port data_in                                           ;
; LEDG[0]~reg0                                                                          ; Stuck at GND due to stuck port data_in                                           ;
; FUNCTIONAL_COUNTER_CLK_EN_MAX_sig[1]                                                  ; Merged with FUNCTIONAL_COUNTER_CLK_EN_MAX_sig[0]                                 ;
; SRAM_address_sig[9..19]                                                               ; Merged with SRAM_address_sig[8]                                                  ;
; FUNCTIONAL_COUNTER_CLK_EN_MAX_sig[4,10]                                               ; Merged with FUNCTIONAL_COUNTER_CLK_EN_MAX_sig[2]                                 ;
; FUNCTIONAL_COUNTER_CLK_EN_MAX_sig[9]                                                  ; Merged with FUNCTIONAL_COUNTER_CLK_EN_MAX_sig[3]                                 ;
; FUNCTIONAL_COUNTER_CLK_EN_MAX_sig[11]                                                 ; Merged with FUNCTIONAL_COUNTER_CLK_EN_MAX_sig[5]                                 ;
; FUNCTIONAL_COUNTER_CLK_EN_MAX_sig[16,18,24,26,27]                                     ; Merged with FUNCTIONAL_COUNTER_CLK_EN_MAX_sig[8]                                 ;
; FUNCTIONAL_COUNTER_CLK_EN_MAX_sig[13..15,17,19..23,25]                                ; Merged with FUNCTIONAL_COUNTER_CLK_EN_MAX_sig[12]                                ;
; sram_controller:inst_sram_controller|oUB                                              ; Merged with sram_controller:inst_sram_controller|oLB                             ;
; sram_controller:inst_sram_controller|oCE                                              ; Merged with sram_controller:inst_sram_controller|oLB                             ;
; sram_controller:inst_sram_controller|oAddress[9..19]                                  ; Merged with sram_controller:inst_sram_controller|oAddress[8]                     ;
; SS_ADDR_SIG[8,9,11..15]                                                               ; Merged with SS_ADDR_SIG[10]                                                      ;
; i2c_user_level:inst_i2c_user_level2|data_wr_sig[5,6]                                  ; Merged with i2c_user_level:inst_i2c_user_level2|data_wr_sig[4]                   ;
; i2c_user_level:inst_i2c_user_level2|i2c_master_2:inst_i2c|addr_rw[5..7]               ; Merged with i2c_user_level:inst_i2c_user_level2|i2c_master_2:inst_i2c|addr_rw[1] ;
; i2c_user_level:inst_i2c_user_level2|i2c_master_2:inst_i2c|addr_rw[2..4]               ; Merged with i2c_user_level:inst_i2c_user_level2|i2c_master_2:inst_i2c|addr_rw[0] ;
; i2c_user_level:inst_i2c_user_level2|i2c_master_2:inst_i2c|data_tx[5,6]                ; Merged with i2c_user_level:inst_i2c_user_level2|i2c_master_2:inst_i2c|data_tx[4] ;
; i2c_user_level:inst_i2c_user_level|data_wr_sig[5,6]                                   ; Merged with i2c_user_level:inst_i2c_user_level|data_wr_sig[4]                    ;
; i2c_user_level:inst_i2c_user_level|i2c_master_2:inst_i2c|addr_rw[5..7]                ; Merged with i2c_user_level:inst_i2c_user_level|i2c_master_2:inst_i2c|addr_rw[1]  ;
; i2c_user_level:inst_i2c_user_level|i2c_master_2:inst_i2c|addr_rw[2..4]                ; Merged with i2c_user_level:inst_i2c_user_level|i2c_master_2:inst_i2c|addr_rw[0]  ;
; i2c_user_level:inst_i2c_user_level|i2c_master_2:inst_i2c|data_tx[5,6]                 ; Merged with i2c_user_level:inst_i2c_user_level|i2c_master_2:inst_i2c|data_tx[4]  ;
; SRAM_address_sig[8]                                                                   ; Stuck at GND due to stuck port data_in                                           ;
; FUNCTIONAL_COUNTER_CLK_EN_MAX_sig[8]                                                  ; Stuck at GND due to stuck port data_in                                           ;
; SS_ADDR_SIG[10]                                                                       ; Stuck at GND due to stuck port data_in                                           ;
; i2c_user_level:inst_i2c_user_level2|i2c_master_2:inst_i2c|addr_rw[0]                  ; Stuck at GND due to stuck port data_in                                           ;
; i2c_user_level:inst_i2c_user_level|i2c_master_2:inst_i2c|addr_rw[0]                   ; Stuck at GND due to stuck port data_in                                           ;
; i2c_user_level:inst_i2c_user_level2|i2c_master_2:inst_i2c|addr_rw[1]                  ; Stuck at VCC due to stuck port data_in                                           ;
; i2c_user_level:inst_i2c_user_level|i2c_master_2:inst_i2c|addr_rw[1]                   ; Stuck at VCC due to stuck port data_in                                           ;
; sram_controller:inst_sram_controller|oAddress[8]                                      ; Stuck at GND due to stuck port data_in                                           ;
; IC_en_sig                                                                             ; Merged with SRAM_rw_sig                                                          ;
; sram_controller:inst_sram_controller|rw_state.RST                                     ; Lost fanout                                                                      ;
; sram_controller:inst_sram_controller|rw_state.RD                                      ; Lost fanout                                                                      ;
; sram_controller:inst_sram_controller|fstate_read.PULSE                                ; Lost fanout                                                                      ;
; sram_controller:inst_sram_controller|fstate_read.LOAD                                 ; Lost fanout                                                                      ;
; sram_controller:inst_sram_controller|fstate_read.FINISH                               ; Lost fanout                                                                      ;
; sram_controller:inst_sram_controller|fstate_write.FINISH                              ; Lost fanout                                                                      ;
; LCD_Parallel_user_logic:inst_lcd_user_logic|LCD_Parallel:Inst_LCD_Parallel|clk_cnt[0] ; Merged with PWM_Generator:inst_PWM_Generator|counter[0]                          ;
; Total Number of Removed Registers = 89                                                ;                                                                                  ;
+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                         ;
+---------------------+---------------------------+-------------------------------------------------------------------+
; Register name       ; Reason for Removal        ; Registers Removed due to This Register                            ;
+---------------------+---------------------------+-------------------------------------------------------------------+
; SRAM_address_sig[8] ; Stuck at GND              ; SS_ADDR_SIG[10], sram_controller:inst_sram_controller|oAddress[8] ;
;                     ; due to stuck port data_in ;                                                                   ;
+---------------------+---------------------------+-------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1173  ;
; Number of registers using Synchronous Clear  ; 131   ;
; Number of registers using Synchronous Load   ; 65    ;
; Number of registers using Asynchronous Clear ; 347   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 583   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; reset_delay:inst_reset_delay|oRESET                                                                                                                                            ; 9       ;
; SRAM_rw_sig                                                                                                                                                                    ; 7       ;
; LCD_Parallel_user_logic:inst_lcd_user_logic|LCD_Parallel:Inst_LCD_Parallel|busy                                                                                                ; 6       ;
; LCD_Parallel_user_logic:inst_lcd_user_logic|count[3]                                                                                                                           ; 2       ;
; LCD_Parallel_user_logic:inst_lcd_user_logic|count[2]                                                                                                                           ; 2       ;
; LCD_Parallel_user_logic:inst_lcd_user_logic|count[1]                                                                                                                           ; 2       ;
; LCD_Parallel_user_logic:inst_lcd_user_logic|count[0]                                                                                                                           ; 3       ;
; i2c_user_level:inst_i2c_user_level|i2c_master_2:inst_i2c|sda_int                                                                                                               ; 3       ;
; i2c_user_level:inst_i2c_user_level2|i2c_master_2:inst_i2c|sda_int                                                                                                              ; 3       ;
; FC_en_sig                                                                                                                                                                      ; 30      ;
; i2c_user_level:inst_i2c_user_level|i2c_master_2:inst_i2c|bit_cnt[1]                                                                                                            ; 13      ;
; i2c_user_level:inst_i2c_user_level|i2c_master_2:inst_i2c|bit_cnt[2]                                                                                                            ; 10      ;
; i2c_user_level:inst_i2c_user_level|i2c_master_2:inst_i2c|bit_cnt[0]                                                                                                            ; 15      ;
; i2c_user_level:inst_i2c_user_level2|i2c_master_2:inst_i2c|bit_cnt[1]                                                                                                           ; 13      ;
; i2c_user_level:inst_i2c_user_level2|i2c_master_2:inst_i2c|bit_cnt[2]                                                                                                           ; 10      ;
; i2c_user_level:inst_i2c_user_level2|i2c_master_2:inst_i2c|bit_cnt[0]                                                                                                           ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[14] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; Total number of inverted registers = 35                                                                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 0 LEs                ; 12 LEs                 ; Yes        ; |project_1|i2c_user_level:inst_i2c_user_level2|i2c_master_2:inst_i2c|data_tx[2]                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 0 LEs                ; 12 LEs                 ; Yes        ; |project_1|i2c_user_level:inst_i2c_user_level|i2c_master_2:inst_i2c|data_tx[4]                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |project_1|btn_debounce_toggle:inst_btn_debounce_toggle_sw1|btn_cntr[3]                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |project_1|btn_debounce_toggle:inst_btn_debounce_toggle_sw|btn_cntr[8]                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |project_1|btn_debounce_toggle:inst_btn_debounce_toggle1|btn_cntr[10]                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |project_1|btn_debounce_toggle:inst_btn_debounce_toggle|btn_cntr[14]                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |project_1|btn_debounce_toggle:inst_btn_debounce_toggle2|btn_cntr[3]                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |project_1|IC_en_sig                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |project_1|SRAM_address_sig[7]                                                                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |project_1|FUNCTIONAL_COUNTER_CLK_EN_MAX_sig[7]                                                                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |project_1|LCD_Parallel_user_logic:inst_lcd_user_logic|byteSel[0]                                                ;
; 16:1               ; 4 bits    ; 40 LEs        ; 28 LEs               ; 12 LEs                 ; Yes        ; |project_1|i2c_user_level:inst_i2c_user_level2|data_wr_sig[3]                                                    ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |project_1|i2c_user_level:inst_i2c_user_level|data_wr_sig[0]                                                     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |project_1|FUNCTIONAL_COUNTER_CLK_EN_MAX_sig[5]                                                                  ;
; 4:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |project_1|sram_controller:inst_sram_controller|oData[14]                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |project_1|i2c_user_level:inst_i2c_user_level2|i2c_master_2:inst_i2c|bit_cnt[0]                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |project_1|i2c_user_level:inst_i2c_user_level|i2c_master_2:inst_i2c|bit_cnt[1]                                   ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |project_1|state_ul_sig                                                                                          ;
; 64:1               ; 7 bits    ; 294 LEs       ; 42 LEs               ; 252 LEs                ; No         ; |project_1|LCD_Parallel_user_logic:inst_lcd_user_logic|Mux8                                                      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |project_1|i2c_user_level:inst_i2c_user_level2|Selector6                                                         ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |project_1|i2c_user_level:inst_i2c_user_level2|Selector7                                                         ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |project_1|i2c_user_level:inst_i2c_user_level|Selector6                                                          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |project_1|i2c_user_level:inst_i2c_user_level|Selector5                                                          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |project_1|sram_controller:inst_sram_controller|fstate_write                                                     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |project_1|sram_controller:inst_sram_controller|fstate_write                                                     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |project_1|LCD_Parallel_user_logic:inst_lcd_user_logic|state                                                     ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |project_1|LCD_Parallel_user_logic:inst_lcd_user_logic|state                                                     ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; No         ; |project_1|sram_controller:inst_sram_controller|fstate_read                                                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |project_1|sram_controller:inst_sram_controller|fstate_read                                                      ;
; 22:1               ; 2 bits    ; 28 LEs        ; 18 LEs               ; 10 LEs                 ; No         ; |project_1|LCD_iData_sig[3]                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |project_1|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |project_1|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |project_1|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |project_1|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |project_1|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |project_1|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for rom:inst_rom|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |project_1             ;
+--------------------------------------+------------------------------+-----------------+
; Parameter Name                       ; Value                        ; Type            ;
+--------------------------------------+------------------------------+-----------------+
; COUNTER_N                            ; 8                            ; Signed Integer  ;
; INIT_COUNTER_CLK_EN_MAX              ; 100                          ; Unsigned Binary ;
; FUNCTIONAL_COUNTER_CLK_EN_MAX_1hz    ; 0010111110101111000010000000 ; Unsigned Binary ;
; FUNCTIONAL_COUNTER_CLK_EN_MAX_60hz   ; 0000000000000000110010110111 ; Unsigned Binary ;
; FUNCTIONAL_COUNTER_CLK_EN_MAX_120hz  ; 0000000000000000011001011100 ; Unsigned Binary ;
; FUNCTIONAL_COUNTER_CLK_EN_MAX_1000hz ; 0000000000000000000011000011 ; Unsigned Binary ;
; RESET_DELAY_DELAY                    ; 11111111111111111111         ; Unsigned Binary ;
+--------------------------------------+------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LCD_Parallel_user_logic:inst_lcd_user_logic ;
+----------------+--------+----------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                           ;
+----------------+--------+----------------------------------------------------------------+
; cnt_max        ; 208333 ; Signed Integer                                                 ;
+----------------+--------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LCD_Parallel_user_logic:inst_lcd_user_logic|LCD_Parallel:Inst_LCD_Parallel ;
+----------------+--------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------+
; cnt_max        ; 208333 ; Signed Integer                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_user_level:inst_i2c_user_level|i2c_master_2:inst_i2c ;
+----------------+----------+---------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                      ;
+----------------+----------+---------------------------------------------------------------------------+
; input_clk      ; 50000000 ; Signed Integer                                                            ;
; bus_clk        ; 20000    ; Signed Integer                                                            ;
+----------------+----------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_user_level:inst_i2c_user_level2|i2c_master_2:inst_i2c ;
+----------------+----------+----------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                       ;
+----------------+----------+----------------------------------------------------------------------------+
; input_clk      ; 50000000 ; Signed Integer                                                             ;
; bus_clk        ; 20000    ; Signed Integer                                                             ;
+----------------+----------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reset_delay:inst_reset_delay ;
+----------------+----------------------+-----------------------------------+
; Parameter Name ; Value                ; Type                              ;
+----------------+----------------------+-----------------------------------+
; delay_length   ; 11111111111111111111 ; Unsigned Binary                   ;
+----------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:inst_rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                       ;
; WIDTH_A                            ; 16                   ; Signed Integer                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; sine.mif             ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_jp91      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: univ_bin_counter:init_univ_bin_counter ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: univ_bin_counter:functional_univ_bin_counter ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: btn_debounce_toggle:inst_btn_debounce_toggle ;
+----------------+------------------+-------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                  ;
+----------------+------------------+-------------------------------------------------------+
; cntr_max       ; 1111111111111111 ; Unsigned Binary                                       ;
+----------------+------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: btn_debounce_toggle:inst_btn_debounce_toggle1 ;
+----------------+------------------+--------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                   ;
+----------------+------------------+--------------------------------------------------------+
; cntr_max       ; 1111111111111111 ; Unsigned Binary                                        ;
+----------------+------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: btn_debounce_toggle:inst_btn_debounce_toggle2 ;
+----------------+------------------+--------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                   ;
+----------------+------------------+--------------------------------------------------------+
; cntr_max       ; 1111111111111111 ; Unsigned Binary                                        ;
+----------------+------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: btn_debounce_toggle:inst_btn_debounce_toggle_sw ;
+----------------+------------------+----------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                     ;
+----------------+------------------+----------------------------------------------------------+
; cntr_max       ; 1111111111111111 ; Unsigned Binary                                          ;
+----------------+------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: btn_debounce_toggle:inst_btn_debounce_toggle_sw1 ;
+----------------+------------------+-----------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                      ;
+----------------+------------------+-----------------------------------------------------------+
; cntr_max       ; 1111111111111111 ; Unsigned Binary                                           ;
+----------------+------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                         ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                ; Type           ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                        ; String         ;
; sld_node_info                                   ; 805334528                                                                                            ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                    ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                    ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                    ; Signed Integer ;
; sld_data_bits                                   ; 24                                                                                                   ; Untyped        ;
; sld_trigger_bits                                ; 24                                                                                                   ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                   ; Signed Integer ;
; sld_node_crc_hiword                             ; 19055                                                                                                ; Untyped        ;
; sld_node_crc_loword                             ; 15179                                                                                                ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                    ; Signed Integer ;
; sld_sample_depth                                ; 16384                                                                                                ; Untyped        ;
; sld_segment_size                                ; 16384                                                                                                ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                 ; String         ;
; sld_state_bits                                  ; 11                                                                                                   ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                    ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                    ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                    ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                    ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                    ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                    ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                    ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                    ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                    ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                             ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                    ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                    ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                 ; String         ;
; sld_inversion_mask_length                       ; 100                                                                                                  ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                    ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                            ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                    ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                    ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                    ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                    ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                    ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                    ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                         ;
+-------------------------------------------+----------------------------------------------+
; Name                                      ; Value                                        ;
+-------------------------------------------+----------------------------------------------+
; Number of entity instances                ; 1                                            ;
; Entity Instance                           ; rom:inst_rom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                          ;
;     -- WIDTH_A                            ; 16                                           ;
;     -- NUMWORDS_A                         ; 256                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 1                                            ;
;     -- NUMWORDS_B                         ; 1                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
+-------------------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "btn_debounce_toggle:inst_btn_debounce_toggle_sw1"                                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; toggle_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "btn_debounce_toggle:inst_btn_debounce_toggle_sw"                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; toggle_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "btn_debounce_toggle:inst_btn_debounce_toggle2"                                          ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; toggle_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "btn_debounce_toggle:inst_btn_debounce_toggle1"                                          ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; toggle_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "btn_debounce_toggle:inst_btn_debounce_toggle"                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; toggle_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "univ_bin_counter:functional_univ_bin_counter"                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; load     ; Input  ; Info     ; Stuck at GND                                                                        ;
; d        ; Input  ; Info     ; Stuck at GND                                                                        ;
; max_tick ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; min_tick ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "univ_bin_counter:init_univ_bin_counter"                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; syn_clr  ; Input  ; Info     ; Stuck at GND                                                                        ;
; load     ; Input  ; Info     ; Stuck at GND                                                                        ;
; up       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; d        ; Input  ; Info     ; Stuck at GND                                                                        ;
; min_tick ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sram_controller:inst_sram_controller"                                                        ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; orw_state     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ofstate_write ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ofstate_read  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "PWM_Generator:inst_PWM_Generator" ;
+---------+-------+----------+---------------------------------+
; Port    ; Type  ; Severity ; Details                         ;
+---------+-------+----------+---------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                    ;
+---------+-------+----------+---------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "i2c_user_level:inst_i2c_user_level2" ;
+---------+-------+----------+------------------------------------+
; Port    ; Type  ; Severity ; Details                            ;
+---------+-------+----------+------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                       ;
+---------+-------+----------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_user_level:inst_i2c_user_level|i2c_master_2:inst_i2c"                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; addr[6..4] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; addr[3..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; addr[0]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rw         ; Input  ; Info     ; Stuck at GND                                                                        ;
; busy       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_rd    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ack_error  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "i2c_user_level:inst_i2c_user_level" ;
+---------+-------+----------+-----------------------------------+
; Port    ; Type  ; Severity ; Details                           ;
+---------+-------+----------+-----------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                      ;
+---------+-------+----------+-----------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "LCD_Parallel_user_logic:inst_lcd_user_logic" ;
+----------+-------+----------+-------------------------------------------+
; Port     ; Type  ; Severity ; Details                                   ;
+----------+-------+----------+-------------------------------------------+
; idata[7] ; Input ; Info     ; Stuck at GND                              ;
+----------+-------+----------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 24                  ; 24               ; 16384        ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:02     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------+---------------+-----------+----------------+-------------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                          ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                     ; Details                                                                                                                                                        ;
+-----------------------------------------------+---------------+-----------+----------------+-------------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLOCK_50                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CLOCK_50                                              ; N/A                                                                                                                                                            ;
; PWM_Generator:inst_PWM_Generator|PWM_out      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PWM_Generator:inst_PWM_Generator|PWM_out              ; N/A                                                                                                                                                            ;
; PWM_Generator:inst_PWM_Generator|PWM_out      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PWM_Generator:inst_PWM_Generator|PWM_out              ; N/A                                                                                                                                                            ;
; PWM_Generator:inst_PWM_Generator|duty_load    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_trigger_sig                                      ; N/A                                                                                                                                                            ;
; PWM_Generator:inst_PWM_Generator|duty_load    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_trigger_sig                                      ; N/A                                                                                                                                                            ;
; PWM_Generator:inst_PWM_Generator|duty_reg[0]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; PWM_Generator:inst_PWM_Generator|duty_reg[0]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; PWM_Generator:inst_PWM_Generator|duty_reg[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PWM_Generator:inst_PWM_Generator|duty_reg[10]         ; N/A                                                                                                                                                            ;
; PWM_Generator:inst_PWM_Generator|duty_reg[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PWM_Generator:inst_PWM_Generator|duty_reg[10]         ; N/A                                                                                                                                                            ;
; PWM_Generator:inst_PWM_Generator|duty_reg[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PWM_Generator:inst_PWM_Generator|duty_reg[11]         ; N/A                                                                                                                                                            ;
; PWM_Generator:inst_PWM_Generator|duty_reg[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PWM_Generator:inst_PWM_Generator|duty_reg[11]         ; N/A                                                                                                                                                            ;
; PWM_Generator:inst_PWM_Generator|duty_reg[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PWM_Generator:inst_PWM_Generator|duty_reg[12]         ; N/A                                                                                                                                                            ;
; PWM_Generator:inst_PWM_Generator|duty_reg[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PWM_Generator:inst_PWM_Generator|duty_reg[12]         ; N/A                                                                                                                                                            ;
; PWM_Generator:inst_PWM_Generator|duty_reg[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PWM_Generator:inst_PWM_Generator|duty_reg[13]         ; N/A                                                                                                                                                            ;
; PWM_Generator:inst_PWM_Generator|duty_reg[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PWM_Generator:inst_PWM_Generator|duty_reg[13]         ; N/A                                                                                                                                                            ;
; PWM_Generator:inst_PWM_Generator|duty_reg[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PWM_Generator:inst_PWM_Generator|duty_reg[14]         ; N/A                                                                                                                                                            ;
; PWM_Generator:inst_PWM_Generator|duty_reg[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PWM_Generator:inst_PWM_Generator|duty_reg[14]         ; N/A                                                                                                                                                            ;
; PWM_Generator:inst_PWM_Generator|duty_reg[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PWM_Generator:inst_PWM_Generator|duty_reg[15]         ; N/A                                                                                                                                                            ;
; PWM_Generator:inst_PWM_Generator|duty_reg[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PWM_Generator:inst_PWM_Generator|duty_reg[15]         ; N/A                                                                                                                                                            ;
; PWM_Generator:inst_PWM_Generator|duty_reg[1]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; PWM_Generator:inst_PWM_Generator|duty_reg[1]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; PWM_Generator:inst_PWM_Generator|duty_reg[2]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; PWM_Generator:inst_PWM_Generator|duty_reg[2]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; PWM_Generator:inst_PWM_Generator|duty_reg[3]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; PWM_Generator:inst_PWM_Generator|duty_reg[3]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; PWM_Generator:inst_PWM_Generator|duty_reg[4]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; PWM_Generator:inst_PWM_Generator|duty_reg[4]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; PWM_Generator:inst_PWM_Generator|duty_reg[5]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; PWM_Generator:inst_PWM_Generator|duty_reg[5]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; PWM_Generator:inst_PWM_Generator|duty_reg[6]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; PWM_Generator:inst_PWM_Generator|duty_reg[6]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; PWM_Generator:inst_PWM_Generator|duty_reg[7]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; PWM_Generator:inst_PWM_Generator|duty_reg[7]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; PWM_Generator:inst_PWM_Generator|duty_reg[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PWM_Generator:inst_PWM_Generator|duty_reg[8]          ; N/A                                                                                                                                                            ;
; PWM_Generator:inst_PWM_Generator|duty_reg[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PWM_Generator:inst_PWM_Generator|duty_reg[8]          ; N/A                                                                                                                                                            ;
; PWM_Generator:inst_PWM_Generator|duty_reg[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PWM_Generator:inst_PWM_Generator|duty_reg[9]          ; N/A                                                                                                                                                            ;
; PWM_Generator:inst_PWM_Generator|duty_reg[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PWM_Generator:inst_PWM_Generator|duty_reg[9]          ; N/A                                                                                                                                                            ;
; PWM_Generator:inst_PWM_Generator|reset_n      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                   ; N/A                                                                                                                                                            ;
; PWM_Generator:inst_PWM_Generator|reset_n      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                   ; N/A                                                                                                                                                            ;
; reset_sig                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; LCD_Parallel_user_logic:inst_lcd_user_logic|byteSel~4 ; N/A                                                                                                                                                            ;
; reset_sig                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; LCD_Parallel_user_logic:inst_lcd_user_logic|byteSel~4 ; N/A                                                                                                                                                            ;
; state_ul_sig.INITIALIZATION                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; state_ul_sig.INITIALIZATION                           ; N/A                                                                                                                                                            ;
; state_ul_sig.INITIALIZATION                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; state_ul_sig.INITIALIZATION                           ; N/A                                                                                                                                                            ;
; state_ul_sig.PWM_GENERATION                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; state_ul_sig.PWM_GENERATION                           ; N/A                                                                                                                                                            ;
; state_ul_sig.PWM_GENERATION                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; state_ul_sig.PWM_GENERATION                           ; N/A                                                                                                                                                            ;
; state_ul_sig.RST                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; state_ul_sig.RST~_wirecell                            ; N/A                                                                                                                                                            ;
; state_ul_sig.RST                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; state_ul_sig.RST~_wirecell                            ; N/A                                                                                                                                                            ;
; state_ul_sig.TEST_MODE                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; state_ul_sig.TEST_MODE                                ; N/A                                                                                                                                                            ;
; state_ul_sig.TEST_MODE                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; state_ul_sig.TEST_MODE                                ; N/A                                                                                                                                                            ;
+-----------------------------------------------+---------------+-----------+----------------+-------------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Feb 15 13:42:31 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level
Info (11104): Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file lcd_parallel_user_logic.vhd
    Info (12022): Found design unit 1: LCD_Parallel_user_logic-user_logic
    Info (12023): Found entity 1: LCD_Parallel_user_logic
Info (12021): Found 2 design units, including 1 entities, in source file lcd_parallel.vhd
    Info (12022): Found design unit 1: LCD_Parallel-state_machine
    Info (12023): Found entity 1: LCD_Parallel
Info (12021): Found 2 design units, including 1 entities, in source file i2c_user_logic.vhd
    Info (12022): Found design unit 1: i2c_user_logic-user_logic
    Info (12023): Found entity 1: i2c_user_logic
Info (12021): Found 2 design units, including 1 entities, in source file i2c_user_level.vhd
    Info (12022): Found design unit 1: i2c_user_level-Structural
    Info (12023): Found entity 1: i2c_user_level
Info (12021): Found 2 design units, including 1 entities, in source file i2c_master_2.vhd
    Info (12022): Found design unit 1: i2c_master_2-logic
    Info (12023): Found entity 1: i2c_master_2
Info (12021): Found 2 design units, including 1 entities, in source file univ_bin_counter.vhd
    Info (12022): Found design unit 1: univ_bin_counter-arch
    Info (12023): Found entity 1: univ_bin_counter
Info (12021): Found 2 design units, including 1 entities, in source file sram_controller.vhd
    Info (12022): Found design unit 1: sram_controller-Behavioral
    Info (12023): Found entity 1: sram_controller
Info (12021): Found 2 design units, including 1 entities, in source file seven_seg_controller.vhd
    Info (12022): Found design unit 1: seven_seg_controller-Structural
    Info (12023): Found entity 1: seven_seg_controller
Info (12021): Found 2 design units, including 1 entities, in source file reset_delay.vhd
    Info (12022): Found design unit 1: reset_delay-Arch
    Info (12023): Found entity 1: reset_delay
Info (12021): Found 2 design units, including 1 entities, in source file project_1.vhd
    Info (12022): Found design unit 1: project_1-Structural
    Info (12023): Found entity 1: project_1
Info (12021): Found 2 design units, including 1 entities, in source file debounce.vhd
    Info (12022): Found design unit 1: btn_debounce_toggle-Behavioral
    Info (12023): Found entity 1: btn_debounce_toggle
Info (12021): Found 2 design units, including 0 entities, in source file common.vhd
    Info (12022): Found design unit 1: Common
    Info (12022): Found design unit 2: Common-body
Info (12021): Found 2 design units, including 1 entities, in source file pwm_generator.vhd
    Info (12022): Found design unit 1: PWM_Generator-struct
    Info (12023): Found entity 1: PWM_Generator
Info (12021): Found 2 design units, including 1 entities, in source file rom.vhd
    Info (12022): Found design unit 1: rom-SYN
    Info (12023): Found entity 1: rom
Info (12127): Elaborating entity "project_1" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at project_1.vhd(21): used implicit default value for signal "LEDR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at project_1.vhd(37): used implicit default value for signal "oreset_sig" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at project_1.vhd(38): used implicit default value for signal "oKP_value_sig" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at project_1.vhd(39): used implicit default value for signal "oRD_reset_sig" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at project_1.vhd(40): used implicit default value for signal "oDB_reset_sig" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at project_1.vhd(42): used implicit default value for signal "ostate_ul_sig" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at project_1.vhd(43): used implicit default value for signal "ostate_ul_program_sig" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at project_1.vhd(44): used implicit default value for signal "ostate_ul_program_data_sig" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at project_1.vhd(45): used implicit default value for signal "ostate_ul_program_address_sig" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at project_1.vhd(46): used implicit default value for signal "odigit_count_sig" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10540): VHDL Signal Declaration warning at project_1.vhd(47): used explicit default value for signal "oload_complete_sig" because signal was never assigned a value
Warning (10541): VHDL Signal Declaration warning at project_1.vhd(48): used implicit default value for signal "otriggered_sig" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at project_1.vhd(51): used implicit default value for signal "oSRAM_iData_sig" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at project_1.vhd(52): used implicit default value for signal "oSRAM_iData_buffer_sig" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at project_1.vhd(53): used implicit default value for signal "oSRAM_oData_sig" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at project_1.vhd(54): used implicit default value for signal "oSRAM_address_sig" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at project_1.vhd(55): used implicit default value for signal "oSRAM_rw_sig" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at project_1.vhd(56): used implicit default value for signal "oSRAM_trigger_sig" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at project_1.vhd(57): used implicit default value for signal "oSRAM_ready_sig" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at project_1.vhd(60): used implicit default value for signal "oROM_address_sig" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at project_1.vhd(61): used implicit default value for signal "oROM_q_sig" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at project_1.vhd(64): used implicit default value for signal "oIC_clear_sig" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at project_1.vhd(65): used implicit default value for signal "oIC_en_sig" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at project_1.vhd(66): used implicit default value for signal "oIC_max_tick_sig" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at project_1.vhd(67): used implicit default value for signal "oIC_q_sig" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at project_1.vhd(68): used implicit default value for signal "oIC_clk_en_sig" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10540): VHDL Signal Declaration warning at project_1.vhd(69): used explicit default value for signal "oIC_clk_en_count_sig" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at project_1.vhd(70): used explicit default value for signal "oIC_q_old_sig" because signal was never assigned a value
Warning (10541): VHDL Signal Declaration warning at project_1.vhd(73): used implicit default value for signal "oFC_clear_sig" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at project_1.vhd(74): used implicit default value for signal "oFC_en_sig" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at project_1.vhd(75): used implicit default value for signal "oFC_up_sig" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at project_1.vhd(76): used implicit default value for signal "oFC_max_tick_sig" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at project_1.vhd(77): used implicit default value for signal "oFC_q_sig" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at project_1.vhd(78): used implicit default value for signal "oFC_clk_en_sig" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10540): VHDL Signal Declaration warning at project_1.vhd(79): used explicit default value for signal "oFC_clk_en_count_sig" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at project_1.vhd(80): used explicit default value for signal "oFC_q_old_sig" because signal was never assigned a value
Warning (10036): Verilog HDL or VHDL warning at project_1.vhd(218): object "SRAM_iData_buffer_sig" assigned a value but never read
Warning (10540): VHDL Signal Declaration warning at project_1.vhd(230): used explicit default value for signal "IC_clear_sig" because signal was never assigned a value
Warning (10036): Verilog HDL or VHDL warning at project_1.vhd(236): object "IC_q_old_sig" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at project_1.vhd(242): object "FC_max_tick_sig" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at project_1.vhd(291): used implicit default value for signal "user_input_data_sig" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10492): VHDL Process Statement warning at project_1.vhd(379): signal "DB_reset_sig" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at project_1.vhd(425): signal "SRAM_address_sig" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at project_1.vhd(426): signal "SRAM_address_sig" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at project_1.vhd(427): signal "SRAM_oData_sig" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at project_1.vhd(428): signal "SRAM_oData_sig" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at project_1.vhd(429): signal "SRAM_oData_sig" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at project_1.vhd(430): signal "SRAM_oData_sig" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at project_1.vhd(434): signal "FC_clear_sig" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at project_1.vhd(440): signal "FUNCTIONAL_COUNTER_CLK_EN_MAX_sig" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at project_1.vhd(448): signal "FUNCTIONAL_COUNTER_CLK_EN_MAX_sig" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at project_1.vhd(412): inferring latch(es) for signal or variable "LCD_iData_sig", which holds its previous value in one or more paths through the process
Warning (10873): Using initial value X (don't care) for net "LEDG[2..1]" at project_1.vhd(22)
Info (10041): Inferred latch for "LCD_iData_sig[0]" at project_1.vhd(412)
Info (10041): Inferred latch for "LCD_iData_sig[1]" at project_1.vhd(412)
Info (10041): Inferred latch for "LCD_iData_sig[2]" at project_1.vhd(412)
Info (10041): Inferred latch for "LCD_iData_sig[3]" at project_1.vhd(412)
Info (10041): Inferred latch for "LCD_iData_sig[4]" at project_1.vhd(412)
Info (10041): Inferred latch for "LCD_iData_sig[5]" at project_1.vhd(412)
Info (10041): Inferred latch for "LCD_iData_sig[6]" at project_1.vhd(412)
Info (10041): Inferred latch for "LCD_iData_sig[7]" at project_1.vhd(412)
Info (12128): Elaborating entity "LCD_Parallel_user_logic" for hierarchy "LCD_Parallel_user_logic:inst_lcd_user_logic"
Warning (10492): VHDL Process Statement warning at LCD_Parallel_user_logic.vhd(76): signal "iData" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "LCD_Parallel" for hierarchy "LCD_Parallel_user_logic:inst_lcd_user_logic|LCD_Parallel:Inst_LCD_Parallel"
Warning (10492): VHDL Process Statement warning at LCD_Parallel.vhd(55): signal "clk_en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "i2c_user_level" for hierarchy "i2c_user_level:inst_i2c_user_level"
Warning (10036): Verilog HDL or VHDL warning at i2c_user_level.vhd(37): object "busy_sig" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at i2c_user_level.vhd(39): object "ack_error" assigned a value but never read
Info (12128): Elaborating entity "i2c_master_2" for hierarchy "i2c_user_level:inst_i2c_user_level|i2c_master_2:inst_i2c"
Warning (10036): Verilog HDL or VHDL warning at i2c_master_2.vhd(59): object "data_clk_m" assigned a value but never read
Info (12128): Elaborating entity "PWM_Generator" for hierarchy "PWM_Generator:inst_PWM_Generator"
Info (12128): Elaborating entity "reset_delay" for hierarchy "reset_delay:inst_reset_delay"
Info (12128): Elaborating entity "sram_controller" for hierarchy "sram_controller:inst_sram_controller"
Info (12128): Elaborating entity "rom" for hierarchy "rom:inst_rom"
Info (12128): Elaborating entity "altsyncram" for hierarchy "rom:inst_rom|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "rom:inst_rom|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "rom:inst_rom|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "sine.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jp91.tdf
    Info (12023): Found entity 1: altsyncram_jp91
Info (12128): Elaborating entity "altsyncram_jp91" for hierarchy "rom:inst_rom|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated"
Info (12128): Elaborating entity "univ_bin_counter" for hierarchy "univ_bin_counter:init_univ_bin_counter"
Warning (10492): VHDL Process Statement warning at univ_bin_counter.vhd(30): signal "clk_en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "btn_debounce_toggle" for hierarchy "btn_debounce_toggle:inst_btn_debounce_toggle"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9124.tdf
    Info (12023): Found entity 1: altsyncram_9124
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info (12023): Found entity 1: decode_jsa
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_hob.tdf
    Info (12023): Found entity 1: mux_hob
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_1tc.tdf
    Info (12023): Found entity 1: mux_1tc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf
    Info (12023): Found entity 1: cntr_fgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_bbj.tdf
    Info (12023): Found entity 1: cntr_bbj
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_lgi.tdf
    Info (12023): Found entity 1: cntr_lgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[16]" and its non-tri-state driver.
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "GPIO[0]" has no driver
    Warning (13040): Bidir "GPIO[1]" has no driver
    Warning (13040): Bidir "GPIO[2]" has no driver
    Warning (13040): Bidir "GPIO[3]" has no driver
    Warning (13040): Bidir "GPIO[4]" has no driver
    Warning (13040): Bidir "GPIO[5]" has no driver
    Warning (13040): Bidir "GPIO[6]" has no driver
    Warning (13040): Bidir "GPIO[8]" has no driver
    Warning (13040): Bidir "GPIO[11]" has no driver
    Warning (13040): Bidir "GPIO[13]" has no driver
    Warning (13040): Bidir "GPIO[14]" has no driver
    Warning (13040): Bidir "GPIO[15]" has no driver
    Warning (13040): Bidir "GPIO[17]" has no driver
    Warning (13040): Bidir "GPIO[18]" has no driver
    Warning (13040): Bidir "GPIO[19]" has no driver
    Warning (13040): Bidir "GPIO[20]" has no driver
    Warning (13040): Bidir "GPIO[21]" has no driver
    Warning (13040): Bidir "GPIO[22]" has no driver
    Warning (13040): Bidir "GPIO[23]" has no driver
    Warning (13040): Bidir "GPIO[24]" has no driver
    Warning (13040): Bidir "GPIO[25]" has no driver
    Warning (13040): Bidir "GPIO[26]" has no driver
    Warning (13040): Bidir "GPIO[27]" has no driver
    Warning (13040): Bidir "GPIO[28]" has no driver
    Warning (13040): Bidir "GPIO[29]" has no driver
    Warning (13040): Bidir "GPIO[30]" has no driver
    Warning (13040): Bidir "GPIO[31]" has no driver
    Warning (13040): Bidir "GPIO[32]" has no driver
    Warning (13040): Bidir "GPIO[33]" has no driver
    Warning (13040): Bidir "GPIO[34]" has no driver
    Warning (13040): Bidir "GPIO[35]" has no driver
Info (13060): One or more bidirs are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "GPIO[16]" is moved to its source
Warning (13012): Latch LCD_iData_sig[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_ul_sig.INITIALIZATION
Warning (13012): Latch LCD_iData_sig[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_ul_sig.INITIALIZATION
Warning (13012): Latch LCD_iData_sig[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_ul_sig.INITIALIZATION
Warning (13012): Latch LCD_iData_sig[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_ul_sig.INITIALIZATION
Warning (13012): Latch LCD_iData_sig[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_ul_sig.INITIALIZATION
Warning (13012): Latch LCD_iData_sig[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_ul_sig.INITIALIZATION
Warning (13012): Latch LCD_iData_sig[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_ul_sig.INITIALIZATION
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO[16]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "LEDR[10]" is stuck at GND
    Warning (13410): Pin "LEDR[11]" is stuck at GND
    Warning (13410): Pin "LEDR[12]" is stuck at GND
    Warning (13410): Pin "LEDR[13]" is stuck at GND
    Warning (13410): Pin "LEDR[14]" is stuck at GND
    Warning (13410): Pin "LEDR[15]" is stuck at GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[13]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[14]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[18]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[19]" is stuck at GND
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "oreset_sig" is stuck at GND
    Warning (13410): Pin "oKP_value_sig[0]" is stuck at GND
    Warning (13410): Pin "oKP_value_sig[1]" is stuck at GND
    Warning (13410): Pin "oKP_value_sig[2]" is stuck at GND
    Warning (13410): Pin "oKP_value_sig[3]" is stuck at GND
    Warning (13410): Pin "oKP_value_sig[4]" is stuck at GND
    Warning (13410): Pin "oRD_reset_sig" is stuck at GND
    Warning (13410): Pin "oDB_reset_sig" is stuck at GND
    Warning (13410): Pin "ostate_ul_sig.RST" is stuck at VCC
    Warning (13410): Pin "ostate_ul_sig.INITIALIZATION" is stuck at GND
    Warning (13410): Pin "ostate_ul_sig.TEST_MODE" is stuck at GND
    Warning (13410): Pin "ostate_ul_sig.PWM_GENERATION" is stuck at GND
    Warning (13410): Pin "ostate_ul_program_sig.SIXTY" is stuck at VCC
    Warning (13410): Pin "ostate_ul_program_sig.ONE20" is stuck at GND
    Warning (13410): Pin "ostate_ul_program_sig.ONE000" is stuck at GND
    Warning (13410): Pin "ostate_ul_program_data_sig" is stuck at GND
    Warning (13410): Pin "ostate_ul_program_address_sig" is stuck at GND
    Warning (13410): Pin "odigit_count_sig[0]" is stuck at GND
    Warning (13410): Pin "odigit_count_sig[1]" is stuck at GND
    Warning (13410): Pin "odigit_count_sig[2]" is stuck at GND
    Warning (13410): Pin "oload_complete_sig" is stuck at GND
    Warning (13410): Pin "otriggered_sig[0]" is stuck at GND
    Warning (13410): Pin "otriggered_sig[1]" is stuck at GND
    Warning (13410): Pin "oSRAM_iData_sig[0]" is stuck at GND
    Warning (13410): Pin "oSRAM_iData_sig[1]" is stuck at GND
    Warning (13410): Pin "oSRAM_iData_sig[2]" is stuck at GND
    Warning (13410): Pin "oSRAM_iData_sig[3]" is stuck at GND
    Warning (13410): Pin "oSRAM_iData_sig[4]" is stuck at GND
    Warning (13410): Pin "oSRAM_iData_sig[5]" is stuck at GND
    Warning (13410): Pin "oSRAM_iData_sig[6]" is stuck at GND
    Warning (13410): Pin "oSRAM_iData_sig[7]" is stuck at GND
    Warning (13410): Pin "oSRAM_iData_sig[8]" is stuck at GND
    Warning (13410): Pin "oSRAM_iData_sig[9]" is stuck at GND
    Warning (13410): Pin "oSRAM_iData_sig[10]" is stuck at GND
    Warning (13410): Pin "oSRAM_iData_sig[11]" is stuck at GND
    Warning (13410): Pin "oSRAM_iData_sig[12]" is stuck at GND
    Warning (13410): Pin "oSRAM_iData_sig[13]" is stuck at GND
    Warning (13410): Pin "oSRAM_iData_sig[14]" is stuck at GND
    Warning (13410): Pin "oSRAM_iData_sig[15]" is stuck at GND
    Warning (13410): Pin "oSRAM_iData_buffer_sig[0]" is stuck at GND
    Warning (13410): Pin "oSRAM_iData_buffer_sig[1]" is stuck at GND
    Warning (13410): Pin "oSRAM_iData_buffer_sig[2]" is stuck at GND
    Warning (13410): Pin "oSRAM_iData_buffer_sig[3]" is stuck at GND
    Warning (13410): Pin "oSRAM_iData_buffer_sig[4]" is stuck at GND
    Warning (13410): Pin "oSRAM_iData_buffer_sig[5]" is stuck at GND
    Warning (13410): Pin "oSRAM_iData_buffer_sig[6]" is stuck at GND
    Warning (13410): Pin "oSRAM_iData_buffer_sig[7]" is stuck at GND
    Warning (13410): Pin "oSRAM_iData_buffer_sig[8]" is stuck at GND
    Warning (13410): Pin "oSRAM_iData_buffer_sig[9]" is stuck at GND
    Warning (13410): Pin "oSRAM_iData_buffer_sig[10]" is stuck at GND
    Warning (13410): Pin "oSRAM_iData_buffer_sig[11]" is stuck at GND
    Warning (13410): Pin "oSRAM_iData_buffer_sig[12]" is stuck at GND
    Warning (13410): Pin "oSRAM_iData_buffer_sig[13]" is stuck at GND
    Warning (13410): Pin "oSRAM_iData_buffer_sig[14]" is stuck at GND
    Warning (13410): Pin "oSRAM_iData_buffer_sig[15]" is stuck at GND
    Warning (13410): Pin "oSRAM_oData_sig[0]" is stuck at GND
    Warning (13410): Pin "oSRAM_oData_sig[1]" is stuck at GND
    Warning (13410): Pin "oSRAM_oData_sig[2]" is stuck at GND
    Warning (13410): Pin "oSRAM_oData_sig[3]" is stuck at GND
    Warning (13410): Pin "oSRAM_oData_sig[4]" is stuck at GND
    Warning (13410): Pin "oSRAM_oData_sig[5]" is stuck at GND
    Warning (13410): Pin "oSRAM_oData_sig[6]" is stuck at GND
    Warning (13410): Pin "oSRAM_oData_sig[7]" is stuck at GND
    Warning (13410): Pin "oSRAM_oData_sig[8]" is stuck at GND
    Warning (13410): Pin "oSRAM_oData_sig[9]" is stuck at GND
    Warning (13410): Pin "oSRAM_oData_sig[10]" is stuck at GND
    Warning (13410): Pin "oSRAM_oData_sig[11]" is stuck at GND
    Warning (13410): Pin "oSRAM_oData_sig[12]" is stuck at GND
    Warning (13410): Pin "oSRAM_oData_sig[13]" is stuck at GND
    Warning (13410): Pin "oSRAM_oData_sig[14]" is stuck at GND
    Warning (13410): Pin "oSRAM_oData_sig[15]" is stuck at GND
    Warning (13410): Pin "oSRAM_address_sig[0]" is stuck at GND
    Warning (13410): Pin "oSRAM_address_sig[1]" is stuck at GND
    Warning (13410): Pin "oSRAM_address_sig[2]" is stuck at GND
    Warning (13410): Pin "oSRAM_address_sig[3]" is stuck at GND
    Warning (13410): Pin "oSRAM_address_sig[4]" is stuck at GND
    Warning (13410): Pin "oSRAM_address_sig[5]" is stuck at GND
    Warning (13410): Pin "oSRAM_address_sig[6]" is stuck at GND
    Warning (13410): Pin "oSRAM_address_sig[7]" is stuck at GND
    Warning (13410): Pin "oSRAM_address_sig[8]" is stuck at GND
    Warning (13410): Pin "oSRAM_address_sig[9]" is stuck at GND
    Warning (13410): Pin "oSRAM_address_sig[10]" is stuck at GND
    Warning (13410): Pin "oSRAM_address_sig[11]" is stuck at GND
    Warning (13410): Pin "oSRAM_address_sig[12]" is stuck at GND
    Warning (13410): Pin "oSRAM_address_sig[13]" is stuck at GND
    Warning (13410): Pin "oSRAM_address_sig[14]" is stuck at GND
    Warning (13410): Pin "oSRAM_address_sig[15]" is stuck at GND
    Warning (13410): Pin "oSRAM_address_sig[16]" is stuck at GND
    Warning (13410): Pin "oSRAM_address_sig[17]" is stuck at GND
    Warning (13410): Pin "oSRAM_address_sig[18]" is stuck at GND
    Warning (13410): Pin "oSRAM_address_sig[19]" is stuck at GND
    Warning (13410): Pin "oSRAM_rw_sig" is stuck at GND
    Warning (13410): Pin "oSRAM_trigger_sig" is stuck at GND
    Warning (13410): Pin "oSRAM_ready_sig" is stuck at GND
    Warning (13410): Pin "oROM_address_sig[0]" is stuck at GND
    Warning (13410): Pin "oROM_address_sig[1]" is stuck at GND
    Warning (13410): Pin "oROM_address_sig[2]" is stuck at GND
    Warning (13410): Pin "oROM_address_sig[3]" is stuck at GND
    Warning (13410): Pin "oROM_address_sig[4]" is stuck at GND
    Warning (13410): Pin "oROM_address_sig[5]" is stuck at GND
    Warning (13410): Pin "oROM_address_sig[6]" is stuck at GND
    Warning (13410): Pin "oROM_address_sig[7]" is stuck at GND
    Warning (13410): Pin "oROM_q_sig[0]" is stuck at GND
    Warning (13410): Pin "oROM_q_sig[1]" is stuck at GND
    Warning (13410): Pin "oROM_q_sig[2]" is stuck at GND
    Warning (13410): Pin "oROM_q_sig[3]" is stuck at GND
    Warning (13410): Pin "oROM_q_sig[4]" is stuck at GND
    Warning (13410): Pin "oROM_q_sig[5]" is stuck at GND
    Warning (13410): Pin "oROM_q_sig[6]" is stuck at GND
    Warning (13410): Pin "oROM_q_sig[7]" is stuck at GND
    Warning (13410): Pin "oROM_q_sig[8]" is stuck at GND
    Warning (13410): Pin "oROM_q_sig[9]" is stuck at GND
    Warning (13410): Pin "oROM_q_sig[10]" is stuck at GND
    Warning (13410): Pin "oROM_q_sig[11]" is stuck at GND
    Warning (13410): Pin "oROM_q_sig[12]" is stuck at GND
    Warning (13410): Pin "oROM_q_sig[13]" is stuck at GND
    Warning (13410): Pin "oROM_q_sig[14]" is stuck at GND
    Warning (13410): Pin "oROM_q_sig[15]" is stuck at GND
    Warning (13410): Pin "oIC_clear_sig" is stuck at GND
    Warning (13410): Pin "oIC_en_sig" is stuck at GND
    Warning (13410): Pin "oIC_max_tick_sig" is stuck at GND
    Warning (13410): Pin "oIC_q_sig[0]" is stuck at GND
    Warning (13410): Pin "oIC_q_sig[1]" is stuck at GND
    Warning (13410): Pin "oIC_q_sig[2]" is stuck at GND
    Warning (13410): Pin "oIC_q_sig[3]" is stuck at GND
    Warning (13410): Pin "oIC_q_sig[4]" is stuck at GND
    Warning (13410): Pin "oIC_q_sig[5]" is stuck at GND
    Warning (13410): Pin "oIC_q_sig[6]" is stuck at GND
    Warning (13410): Pin "oIC_q_sig[7]" is stuck at GND
    Warning (13410): Pin "oIC_clk_en_sig" is stuck at GND
    Warning (13410): Pin "oIC_clk_en_count_sig[0]" is stuck at GND
    Warning (13410): Pin "oIC_clk_en_count_sig[1]" is stuck at GND
    Warning (13410): Pin "oIC_clk_en_count_sig[2]" is stuck at GND
    Warning (13410): Pin "oIC_q_old_sig[0]" is stuck at GND
    Warning (13410): Pin "oIC_q_old_sig[1]" is stuck at VCC
    Warning (13410): Pin "oIC_q_old_sig[2]" is stuck at GND
    Warning (13410): Pin "oIC_q_old_sig[3]" is stuck at GND
    Warning (13410): Pin "oIC_q_old_sig[4]" is stuck at GND
    Warning (13410): Pin "oIC_q_old_sig[5]" is stuck at GND
    Warning (13410): Pin "oIC_q_old_sig[6]" is stuck at GND
    Warning (13410): Pin "oIC_q_old_sig[7]" is stuck at GND
    Warning (13410): Pin "oFC_clear_sig" is stuck at GND
    Warning (13410): Pin "oFC_en_sig" is stuck at GND
    Warning (13410): Pin "oFC_up_sig" is stuck at GND
    Warning (13410): Pin "oFC_max_tick_sig" is stuck at GND
    Warning (13410): Pin "oFC_q_sig[0]" is stuck at GND
    Warning (13410): Pin "oFC_q_sig[1]" is stuck at GND
    Warning (13410): Pin "oFC_q_sig[2]" is stuck at GND
    Warning (13410): Pin "oFC_q_sig[3]" is stuck at GND
    Warning (13410): Pin "oFC_q_sig[4]" is stuck at GND
    Warning (13410): Pin "oFC_q_sig[5]" is stuck at GND
    Warning (13410): Pin "oFC_q_sig[6]" is stuck at GND
    Warning (13410): Pin "oFC_q_sig[7]" is stuck at GND
    Warning (13410): Pin "oFC_clk_en_sig" is stuck at GND
    Warning (13410): Pin "oFC_clk_en_count_sig[0]" is stuck at GND
    Warning (13410): Pin "oFC_clk_en_count_sig[1]" is stuck at GND
    Warning (13410): Pin "oFC_clk_en_count_sig[2]" is stuck at GND
    Warning (13410): Pin "oFC_clk_en_count_sig[3]" is stuck at GND
    Warning (13410): Pin "oFC_clk_en_count_sig[4]" is stuck at GND
    Warning (13410): Pin "oFC_clk_en_count_sig[5]" is stuck at GND
    Warning (13410): Pin "oFC_clk_en_count_sig[6]" is stuck at GND
    Warning (13410): Pin "oFC_clk_en_count_sig[7]" is stuck at GND
    Warning (13410): Pin "oFC_clk_en_count_sig[8]" is stuck at GND
    Warning (13410): Pin "oFC_clk_en_count_sig[9]" is stuck at GND
    Warning (13410): Pin "oFC_clk_en_count_sig[10]" is stuck at GND
    Warning (13410): Pin "oFC_clk_en_count_sig[11]" is stuck at GND
    Warning (13410): Pin "oFC_clk_en_count_sig[12]" is stuck at GND
    Warning (13410): Pin "oFC_clk_en_count_sig[13]" is stuck at GND
    Warning (13410): Pin "oFC_clk_en_count_sig[14]" is stuck at GND
    Warning (13410): Pin "oFC_clk_en_count_sig[15]" is stuck at GND
    Warning (13410): Pin "oFC_clk_en_count_sig[16]" is stuck at GND
    Warning (13410): Pin "oFC_clk_en_count_sig[17]" is stuck at GND
    Warning (13410): Pin "oFC_clk_en_count_sig[18]" is stuck at GND
    Warning (13410): Pin "oFC_clk_en_count_sig[19]" is stuck at GND
    Warning (13410): Pin "oFC_clk_en_count_sig[20]" is stuck at GND
    Warning (13410): Pin "oFC_clk_en_count_sig[21]" is stuck at GND
    Warning (13410): Pin "oFC_clk_en_count_sig[22]" is stuck at GND
    Warning (13410): Pin "oFC_clk_en_count_sig[23]" is stuck at GND
    Warning (13410): Pin "oFC_clk_en_count_sig[24]" is stuck at GND
    Warning (13410): Pin "oFC_clk_en_count_sig[25]" is stuck at GND
    Warning (13410): Pin "oFC_clk_en_count_sig[26]" is stuck at GND
    Warning (13410): Pin "oFC_clk_en_count_sig[27]" is stuck at GND
    Warning (13410): Pin "oFC_q_old_sig[0]" is stuck at GND
    Warning (13410): Pin "oFC_q_old_sig[1]" is stuck at VCC
    Warning (13410): Pin "oFC_q_old_sig[2]" is stuck at GND
    Warning (13410): Pin "oFC_q_old_sig[3]" is stuck at GND
    Warning (13410): Pin "oFC_q_old_sig[4]" is stuck at GND
    Warning (13410): Pin "oFC_q_old_sig[5]" is stuck at GND
    Warning (13410): Pin "oFC_q_old_sig[6]" is stuck at GND
    Warning (13410): Pin "oFC_q_old_sig[7]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 33 of its 49 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 16 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]"
Info (21057): Implemented 2287 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 246 output pins
    Info (21060): Implemented 52 bidirectional pins
    Info (21061): Implemented 1914 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 337 warnings
    Info: Peak virtual memory: 4737 megabytes
    Info: Processing ended: Tue Feb 15 13:42:51 2022
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:13


