#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55f456680950 .scope module, "alu_tb" "alu_tb" 2 3;
 .timescale -9 -11;
v0x55f4566b8ba0_0 .var "error", 0 0;
v0x55f4566b8c80_0 .var "error_R", 0 0;
v0x55f4566b8d40_0 .var "error_c", 0 0;
v0x55f4566b8de0_0 .var "error_s", 0 0;
v0x55f4566b8ea0_0 .var "error_z", 0 0;
v0x55f4566b8f60_0 .var/i "errores", 31 0;
v0x55f4566b9040_0 .var "t_A", 3 0;
v0x55f4566b9100_0 .var "t_B", 3 0;
v0x55f4566b9210_0 .var "t_Op", 1 0;
v0x55f4566b92d0_0 .net "t_R", 3 0, L_0x55f4566bcc80;  1 drivers
v0x55f4566b9390_0 .net "t_c", 0 0, L_0x55f4566bad40;  1 drivers
v0x55f4566b9430_0 .var "t_cin", 0 0;
v0x55f4566b9520_0 .var "t_l", 0 0;
v0x55f4566b9610_0 .net "t_s", 0 0, v0x55f4566b70c0_0;  1 drivers
v0x55f4566b9700_0 .net "t_z", 0 0, v0x55f4566b7160_0;  1 drivers
S_0x55f456684e90 .scope task, "check" "check" 2 59, 2 59 0, S_0x55f456680950;
 .timescale -9 -11;
v0x55f4566844c0_0 .var "expected_R", 4 0;
v0x55f4566ae290_0 .var "expected_c", 0 0;
v0x55f4566ae350_0 .var "expected_s", 0 0;
v0x55f4566ae3f0_0 .var "expected_z", 0 0;
TD_alu_tb.check ;
    %vpi_call 2 64 "$write", "tiempo=%0d A=%b B=%b c_in=%b L=%b OP=%b R=%b, Z=%b, C=%b, S=%b.", $time, v0x55f4566b9040_0, v0x55f4566b9100_0, v0x55f4566b9430_0, v0x55f4566b9520_0, v0x55f4566b9210_0, v0x55f4566b92d0_0, v0x55f4566b9700_0, v0x55f4566b9390_0, v0x55f4566b9610_0 {0 0 0};
    %load/vec4 v0x55f4566b9520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x55f4566b9210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %vpi_call 2 74 "$display", "ERROR. Valor no esperado para t_Op: %b", v0x55f4566b9210_0 {0 0 0};
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v0x55f4566b9040_0;
    %load/vec4 v0x55f4566b9100_0;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f4566844c0_0, 4, 4;
    %jmp T_0.7;
T_0.3 ;
    %load/vec4 v0x55f4566b9040_0;
    %load/vec4 v0x55f4566b9100_0;
    %or;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f4566844c0_0, 4, 4;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v0x55f4566b9040_0;
    %load/vec4 v0x55f4566b9100_0;
    %xor;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f4566844c0_0, 4, 4;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v0x55f4566b9040_0;
    %inv;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f4566844c0_0, 4, 4;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f4566ae290_0, 0, 1;
    %load/vec4 v0x55f4566844c0_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x55f4566ae350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f4566b8de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f4566b8d40_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55f4566b9210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %vpi_call 2 91 "$display", "ERROR. Valor no esperado para t_Op: %b", v0x55f4566b9210_0 {0 0 0};
    %jmp T_0.13;
T_0.8 ;
    %load/vec4 v0x55f4566b9040_0;
    %pad/u 5;
    %load/vec4 v0x55f4566b9430_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x55f4566844c0_0, 0, 5;
    %jmp T_0.13;
T_0.9 ;
    %load/vec4 v0x55f4566b9040_0;
    %pad/u 5;
    %pushi/vec4 15, 0, 5;
    %xor;
    %addi 1, 0, 5;
    %load/vec4 v0x55f4566b9430_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x55f4566844c0_0, 0, 5;
    %jmp T_0.13;
T_0.10 ;
    %load/vec4 v0x55f4566b9040_0;
    %pad/u 5;
    %load/vec4 v0x55f4566b9100_0;
    %pad/u 5;
    %add;
    %load/vec4 v0x55f4566b9430_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x55f4566844c0_0, 0, 5;
    %jmp T_0.13;
T_0.11 ;
    %load/vec4 v0x55f4566b9100_0;
    %pad/u 5;
    %pushi/vec4 15, 0, 5;
    %xor;
    %load/vec4 v0x55f4566b9430_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x55f4566844c0_0, 0, 5;
    %jmp T_0.13;
T_0.13 ;
    %pop/vec4 1;
    %load/vec4 v0x55f4566844c0_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0x55f4566ae290_0, 0, 1;
    %load/vec4 v0x55f4566844c0_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x55f4566ae350_0, 0, 1;
    %load/vec4 v0x55f4566ae350_0;
    %load/vec4 v0x55f4566b9610_0;
    %cmp/e;
    %flag_get/vec4 6;
    %inv;
    %store/vec4 v0x55f4566b8de0_0, 0, 1;
    %load/vec4 v0x55f4566ae290_0;
    %load/vec4 v0x55f4566b9390_0;
    %cmp/e;
    %flag_get/vec4 6;
    %inv;
    %store/vec4 v0x55f4566b8d40_0, 0, 1;
T_0.1 ;
    %load/vec4 v0x55f4566844c0_0;
    %parti/s 4, 0, 2;
    %nor/r;
    %store/vec4 v0x55f4566ae3f0_0, 0, 1;
    %load/vec4 v0x55f4566844c0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55f4566b92d0_0;
    %cmp/e;
    %flag_get/vec4 6;
    %inv;
    %store/vec4 v0x55f4566b8c80_0, 0, 1;
    %load/vec4 v0x55f4566ae3f0_0;
    %load/vec4 v0x55f4566b9700_0;
    %cmp/e;
    %flag_get/vec4 6;
    %inv;
    %store/vec4 v0x55f4566b8ea0_0, 0, 1;
    %load/vec4 v0x55f4566b8c80_0;
    %load/vec4 v0x55f4566b8ea0_0;
    %or;
    %load/vec4 v0x55f4566b8de0_0;
    %or;
    %load/vec4 v0x55f4566b8d40_0;
    %or;
    %store/vec4 v0x55f4566b8ba0_0, 0, 1;
    %load/vec4 v0x55f4566b8ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %load/vec4 v0x55f4566b8f60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f4566b8f60_0, 0, 32;
    %vpi_call 2 108 "$display", " ---- ERROR" {0 0 0};
    %load/vec4 v0x55f4566b8c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.16, 8;
    %vpi_call 2 110 "$display", "\011Resultado esperado %b, obtenido %b", &PV<v0x55f4566844c0_0, 0, 4>, v0x55f4566b92d0_0 {0 0 0};
T_0.16 ;
    %load/vec4 v0x55f4566b8ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.18, 8;
    %vpi_call 2 112 "$display", "\011Flag de cero esperado %b, obtenido %b", v0x55f4566ae3f0_0, v0x55f4566b9700_0 {0 0 0};
T_0.18 ;
    %load/vec4 v0x55f4566b8de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.20, 8;
    %vpi_call 2 114 "$display", "\011Flag de signo esperado %b, obtenido %b", v0x55f4566ae350_0, v0x55f4566b9610_0 {0 0 0};
T_0.20 ;
    %load/vec4 v0x55f4566b8d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.22, 8;
    %vpi_call 2 116 "$display", "\011Flag de acarreo esperado %b, obtenido %b", v0x55f4566ae290_0, v0x55f4566b9390_0 {0 0 0};
T_0.22 ;
    %jmp T_0.15;
T_0.14 ;
    %vpi_call 2 119 "$display", " ---- OK" {0 0 0};
T_0.15 ;
    %end;
S_0x55f4566ae4b0 .scope module, "mat" "alu" 2 17, 3 3 0, S_0x55f456680950;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "R"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sign"
    .port_info 4 /INPUT 4 "A"
    .port_info 5 /INPUT 4 "B"
    .port_info 6 /INPUT 1 "c_in"
    .port_info 7 /INPUT 2 "ALUOP"
    .port_info 8 /INPUT 1 "l"
L_0x55f4566b9890 .functor NOT 1, L_0x55f4566b97f0, C4<0>, C4<0>, C4<0>;
L_0x55f4566b9a10 .functor AND 1, L_0x55f4566b9890, L_0x55f4566b9970, C4<1>, C4<1>;
L_0x55f4566b9cb0 .functor NOT 1, L_0x55f4566b9c10, C4<0>, C4<0>, C4<0>;
L_0x55f4566b9d70 .functor AND 1, L_0x55f4566b9b70, L_0x55f4566b9cb0, C4<1>, C4<1>;
L_0x55f4566b9eb0 .functor OR 1, v0x55f4566b9520_0, L_0x55f4566b9d70, C4<0>, C4<0>;
L_0x55f4566ba060 .functor OR 1, v0x55f4566b9520_0, L_0x55f4566b9fc0, C4<0>, C4<0>;
L_0x55f4566ba1f0 .functor NOT 1, v0x55f4566b9520_0, C4<0>, C4<0>, C4<0>;
L_0x55f4566ba550 .functor AND 1, L_0x55f4566ba1f0, L_0x55f4566ba260, C4<1>, C4<1>;
v0x55f4566b72b0_0 .net "A", 3 0, v0x55f4566b9040_0;  1 drivers
v0x55f4566b73c0_0 .net "ALUOP", 1 0, v0x55f4566b9210_0;  1 drivers
v0x55f4566b7480_0 .net "B", 3 0, v0x55f4566b9100_0;  1 drivers
v0x55f4566b7550_0 .net "OP1", 3 0, L_0x55f4566bab80;  1 drivers
v0x55f4566b75f0_0 .net "OP2", 3 0, L_0x55f4566ba930;  1 drivers
v0x55f4566b7700_0 .net "R", 3 0, L_0x55f4566bcc80;  alias, 1 drivers
v0x55f4566b7810_0 .net *"_s1", 0 0, L_0x55f4566b97f0;  1 drivers
v0x55f4566b78f0_0 .net *"_s11", 0 0, L_0x55f4566b9c10;  1 drivers
v0x55f4566b79d0_0 .net *"_s12", 0 0, L_0x55f4566b9cb0;  1 drivers
v0x55f4566b7ab0_0 .net *"_s14", 0 0, L_0x55f4566b9d70;  1 drivers
v0x55f4566b7b90_0 .net *"_s19", 0 0, L_0x55f4566b9fc0;  1 drivers
v0x55f4566b7c70_0 .net *"_s2", 0 0, L_0x55f4566b9890;  1 drivers
v0x55f4566b7d50_0 .net *"_s22", 0 0, L_0x55f4566ba1f0;  1 drivers
v0x55f4566b7e30_0 .net *"_s25", 0 0, L_0x55f4566ba260;  1 drivers
v0x55f4566b7f10_0 .net *"_s5", 0 0, L_0x55f4566b9970;  1 drivers
v0x55f4566b7ff0_0 .net *"_s9", 0 0, L_0x55f4566b9b70;  1 drivers
v0x55f4566b80d0_0 .net "add1", 0 0, L_0x55f4566b9a10;  1 drivers
v0x55f4566b8170_0 .net "c_in", 0 0, v0x55f4566b9430_0;  1 drivers
v0x55f4566b8210_0 .net "c_out", 0 0, L_0x55f4566bad40;  alias, 1 drivers
v0x55f4566b82e0_0 .net "cpl", 0 0, L_0x55f4566ba550;  1 drivers
v0x55f4566b83b0_0 .net "l", 0 0, v0x55f4566b9520_0;  1 drivers
v0x55f4566b8480_0 .net "op1_A", 0 0, L_0x55f4566b9eb0;  1 drivers
v0x55f4566b8550_0 .net "op2_B", 0 0, L_0x55f4566ba060;  1 drivers
v0x55f4566b8620_0 .net "out_mux_1", 3 0, L_0x55f4566ba700;  1 drivers
v0x55f4566b86c0_0 .net "out_mux_2", 3 0, L_0x55f4566baaa0;  1 drivers
v0x55f4566b87b0_0 .net "out_sum4_1", 3 0, L_0x55f4566bade0;  1 drivers
v0x55f4566b88a0_0 .net "out_ul4_1", 3 0, L_0x55f4566bc8d0;  1 drivers
v0x55f4566b8990_0 .net "sign", 0 0, v0x55f4566b70c0_0;  alias, 1 drivers
v0x55f4566b8a30_0 .net "zero", 0 0, v0x55f4566b7160_0;  alias, 1 drivers
L_0x55f4566b97f0 .part v0x55f4566b9210_0, 1, 1;
L_0x55f4566b9970 .part v0x55f4566b9210_0, 0, 1;
L_0x55f4566b9b70 .part v0x55f4566b9210_0, 1, 1;
L_0x55f4566b9c10 .part v0x55f4566b9210_0, 0, 1;
L_0x55f4566b9fc0 .part v0x55f4566b9210_0, 1, 1;
L_0x55f4566ba260 .part v0x55f4566b9210_0, 0, 1;
S_0x55f4566ae780 .scope module, "compl" "compl1" 3 21, 4 3 0, S_0x55f4566ae4b0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out"
    .port_info 1 /INPUT 4 "Inp"
    .port_info 2 /INPUT 1 "cpl"
L_0x55f4566ba830 .functor NOT 4, L_0x55f4566ba700, C4<0000>, C4<0000>, C4<0000>;
v0x55f4566ae9c0_0 .net "Inp", 3 0, L_0x55f4566ba700;  alias, 1 drivers
v0x55f4566aeac0_0 .net "Out", 3 0, L_0x55f4566ba930;  alias, 1 drivers
v0x55f4566aeba0_0 .net *"_s0", 3 0, L_0x55f4566ba830;  1 drivers
v0x55f4566aec60_0 .net "cpl", 0 0, L_0x55f4566ba550;  alias, 1 drivers
L_0x55f4566ba930 .functor MUXZ 4, L_0x55f4566ba700, L_0x55f4566ba830, L_0x55f4566ba550, C4<>;
S_0x55f4566aeda0 .scope module, "mux1" "mux2_4" 3 20, 5 3 0, S_0x55f4566ae4b0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out"
    .port_info 1 /INPUT 4 "A"
    .port_info 2 /INPUT 4 "B"
    .port_info 3 /INPUT 1 "s"
v0x55f4566aefe0_0 .net "A", 3 0, v0x55f4566b9040_0;  alias, 1 drivers
v0x55f4566af0c0_0 .net "B", 3 0, v0x55f4566b9100_0;  alias, 1 drivers
v0x55f4566af1a0_0 .net "Out", 3 0, L_0x55f4566ba700;  alias, 1 drivers
v0x55f4566af240_0 .net "s", 0 0, L_0x55f4566ba060;  alias, 1 drivers
L_0x55f4566ba700 .functor MUXZ 4, v0x55f4566b9040_0, v0x55f4566b9100_0, L_0x55f4566ba060, C4<>;
S_0x55f4566af390 .scope module, "mux2" "mux2_4" 3 23, 5 3 0, S_0x55f4566ae4b0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out"
    .port_info 1 /INPUT 4 "A"
    .port_info 2 /INPUT 4 "B"
    .port_info 3 /INPUT 1 "s"
L_0x7feec85fd018 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55f4566af600_0 .net "A", 3 0, L_0x7feec85fd018;  1 drivers
L_0x7feec85fd060 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x55f4566af6e0_0 .net "B", 3 0, L_0x7feec85fd060;  1 drivers
v0x55f4566af7c0_0 .net "Out", 3 0, L_0x55f4566baaa0;  alias, 1 drivers
v0x55f4566af8b0_0 .net "s", 0 0, L_0x55f4566b9a10;  alias, 1 drivers
L_0x55f4566baaa0 .functor MUXZ 4, L_0x7feec85fd018, L_0x7feec85fd060, L_0x55f4566b9a10, C4<>;
S_0x55f4566afa20 .scope module, "mux3" "mux2_4" 3 24, 5 3 0, S_0x55f4566ae4b0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out"
    .port_info 1 /INPUT 4 "A"
    .port_info 2 /INPUT 4 "B"
    .port_info 3 /INPUT 1 "s"
v0x55f4566afc60_0 .net "A", 3 0, L_0x55f4566baaa0;  alias, 1 drivers
v0x55f4566afd70_0 .net "B", 3 0, v0x55f4566b9040_0;  alias, 1 drivers
v0x55f4566afe40_0 .net "Out", 3 0, L_0x55f4566bab80;  alias, 1 drivers
v0x55f4566aff10_0 .net "s", 0 0, L_0x55f4566b9eb0;  alias, 1 drivers
L_0x55f4566bab80 .functor MUXZ 4, L_0x55f4566baaa0, v0x55f4566b9040_0, L_0x55f4566b9eb0, C4<>;
S_0x55f4566b0080 .scope module, "mux4" "mux2_4" 3 29, 5 3 0, S_0x55f4566ae4b0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out"
    .port_info 1 /INPUT 4 "A"
    .port_info 2 /INPUT 4 "B"
    .port_info 3 /INPUT 1 "s"
v0x55f4566b0310_0 .net "A", 3 0, L_0x55f4566bade0;  alias, 1 drivers
v0x55f4566b0410_0 .net "B", 3 0, L_0x55f4566bc8d0;  alias, 1 drivers
v0x55f4566b04f0_0 .net "Out", 3 0, L_0x55f4566bcc80;  alias, 1 drivers
v0x55f4566b05b0_0 .net "s", 0 0, v0x55f4566b9520_0;  alias, 1 drivers
L_0x55f4566bcc80 .functor MUXZ 4, L_0x55f4566bade0, L_0x55f4566bc8d0, v0x55f4566b9520_0, C4<>;
S_0x55f4566b0720 .scope module, "sum" "sum4_v2" 3 27, 6 2 0, S_0x55f4566ae4b0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "S"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 4 "A"
    .port_info 3 /INPUT 4 "B"
    .port_info 4 /INPUT 1 "c_in"
v0x55f4566b08f0_0 .net "A", 3 0, L_0x55f4566bab80;  alias, 1 drivers
v0x55f4566b0a00_0 .net "B", 3 0, L_0x55f4566ba930;  alias, 1 drivers
v0x55f4566b0ad0_0 .net "S", 3 0, L_0x55f4566bade0;  alias, 1 drivers
L_0x7feec85fd0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f4566b0bd0_0 .net *"_s10", 0 0, L_0x7feec85fd0f0;  1 drivers
v0x55f4566b0c70_0 .net *"_s11", 4 0, L_0x55f4566bb010;  1 drivers
v0x55f4566b0da0_0 .net *"_s13", 4 0, L_0x55f4566bb1c0;  1 drivers
L_0x7feec85fd138 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55f4566b0e80_0 .net *"_s16", 3 0, L_0x7feec85fd138;  1 drivers
v0x55f4566b0f60_0 .net *"_s17", 4 0, L_0x55f4566bb340;  1 drivers
v0x55f4566b1040_0 .net *"_s3", 4 0, L_0x55f4566bae80;  1 drivers
L_0x7feec85fd0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f4566b1120_0 .net *"_s6", 0 0, L_0x7feec85fd0a8;  1 drivers
v0x55f4566b1200_0 .net *"_s7", 4 0, L_0x55f4566baf20;  1 drivers
v0x55f4566b12e0_0 .net "c_in", 0 0, v0x55f4566b9430_0;  alias, 1 drivers
v0x55f4566b13a0_0 .net "c_out", 0 0, L_0x55f4566bad40;  alias, 1 drivers
L_0x55f4566bad40 .part L_0x55f4566bb340, 4, 1;
L_0x55f4566bade0 .part L_0x55f4566bb340, 0, 4;
L_0x55f4566bae80 .concat [ 4 1 0 0], L_0x55f4566bab80, L_0x7feec85fd0a8;
L_0x55f4566baf20 .concat [ 4 1 0 0], L_0x55f4566ba930, L_0x7feec85fd0f0;
L_0x55f4566bb010 .arith/sum 5, L_0x55f4566bae80, L_0x55f4566baf20;
L_0x55f4566bb1c0 .concat [ 1 4 0 0], v0x55f4566b9430_0, L_0x7feec85fd138;
L_0x55f4566bb340 .arith/sum 5, L_0x55f4566bb010, L_0x55f4566bb1c0;
S_0x55f4566b1500 .scope module, "ul" "ul4" 3 28, 7 1 0, S_0x55f4566ae4b0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out"
    .port_info 1 /INPUT 4 "A"
    .port_info 2 /INPUT 4 "B"
    .port_info 3 /INPUT 2 "S"
v0x55f4566b6980_0 .net "A", 3 0, L_0x55f4566bab80;  alias, 1 drivers
v0x55f4566b6a90_0 .net "B", 3 0, L_0x55f4566ba930;  alias, 1 drivers
v0x55f4566b6ba0_0 .net "Out", 3 0, L_0x55f4566bc8d0;  alias, 1 drivers
v0x55f4566b6c40_0 .net "S", 1 0, v0x55f4566b9210_0;  alias, 1 drivers
L_0x55f4566bb840 .part L_0x55f4566bab80, 0, 1;
L_0x55f4566bb8e0 .part L_0x55f4566ba930, 0, 1;
L_0x55f4566bbda0 .part L_0x55f4566bab80, 1, 1;
L_0x55f4566bbe40 .part L_0x55f4566ba930, 1, 1;
L_0x55f4566bc300 .part L_0x55f4566bab80, 2, 1;
L_0x55f4566bc3a0 .part L_0x55f4566ba930, 2, 1;
L_0x55f4566bc8d0 .concat8 [ 1 1 1 1], v0x55f4566b2390_0, v0x55f4566b37f0_0, v0x55f4566b4c70_0, v0x55f4566b6120_0;
L_0x55f4566bca60 .part L_0x55f4566bab80, 3, 1;
L_0x55f4566bcb50 .part L_0x55f4566ba930, 3, 1;
S_0x55f4566b16f0 .scope generate, "genblk1[0]" "genblk1[0]" 7 13, 7 13 0, S_0x55f4566b1500;
 .timescale -9 -11;
P_0x55f4566b1900 .param/l "i" 0 7 13, +C4<00>;
S_0x55f4566b19e0 .scope module, "cl_inst" "cl" 7 14, 8 3 0, S_0x55f4566b16f0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "S"
L_0x55f4566bb0b0 .functor AND 1, L_0x55f4566bb840, L_0x55f4566bb8e0, C4<1>, C4<1>;
L_0x55f4566bb4d0 .functor OR 1, L_0x55f4566bb840, L_0x55f4566bb8e0, C4<0>, C4<0>;
L_0x55f4566bb630 .functor XOR 1, L_0x55f4566bb840, L_0x55f4566bb8e0, C4<0>, C4<0>;
L_0x55f4566bb6f0 .functor NOT 1, L_0x55f4566bb840, C4<0>, C4<0>, C4<0>;
v0x55f4566b2510_0 .net "S", 1 0, v0x55f4566b9210_0;  alias, 1 drivers
v0x55f4566b25f0_0 .net "a", 0 0, L_0x55f4566bb840;  1 drivers
v0x55f4566b2690_0 .net "b", 0 0, L_0x55f4566bb8e0;  1 drivers
v0x55f4566b2760_0 .net "out", 0 0, v0x55f4566b2390_0;  1 drivers
v0x55f4566b2830_0 .net "out_and", 0 0, L_0x55f4566bb0b0;  1 drivers
v0x55f4566b2920_0 .net "out_not", 0 0, L_0x55f4566bb6f0;  1 drivers
v0x55f4566b29f0_0 .net "out_or", 0 0, L_0x55f4566bb4d0;  1 drivers
v0x55f4566b2ac0_0 .net "out_xor", 0 0, L_0x55f4566bb630;  1 drivers
S_0x55f4566b1c50 .scope module, "mux1" "mux4_1" 8 15, 9 3 0, S_0x55f4566b19e0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "S"
v0x55f4566b1f30_0 .net "S", 1 0, v0x55f4566b9210_0;  alias, 1 drivers
v0x55f4566b2030_0 .net "a", 0 0, L_0x55f4566bb0b0;  alias, 1 drivers
v0x55f4566b20f0_0 .net "b", 0 0, L_0x55f4566bb4d0;  alias, 1 drivers
v0x55f4566b21c0_0 .net "c", 0 0, L_0x55f4566bb630;  alias, 1 drivers
v0x55f4566b2280_0 .net "d", 0 0, L_0x55f4566bb6f0;  alias, 1 drivers
v0x55f4566b2390_0 .var "out", 0 0;
E_0x55f456655850/0 .event edge, v0x55f4566b1f30_0, v0x55f4566b2030_0, v0x55f4566b20f0_0, v0x55f4566b21c0_0;
E_0x55f456655850/1 .event edge, v0x55f4566b2280_0;
E_0x55f456655850 .event/or E_0x55f456655850/0, E_0x55f456655850/1;
S_0x55f4566b2bc0 .scope generate, "genblk1[1]" "genblk1[1]" 7 13, 7 13 0, S_0x55f4566b1500;
 .timescale -9 -11;
P_0x55f4566b2db0 .param/l "i" 0 7 13, +C4<01>;
S_0x55f4566b2e70 .scope module, "cl_inst" "cl" 7 14, 8 3 0, S_0x55f4566b2bc0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "S"
L_0x55f4566bba10 .functor AND 1, L_0x55f4566bbda0, L_0x55f4566bbe40, C4<1>, C4<1>;
L_0x55f4566bba80 .functor OR 1, L_0x55f4566bbda0, L_0x55f4566bbe40, C4<0>, C4<0>;
L_0x55f4566bbb90 .functor XOR 1, L_0x55f4566bbda0, L_0x55f4566bbe40, C4<0>, C4<0>;
L_0x55f4566bbc50 .functor NOT 1, L_0x55f4566bbda0, C4<0>, C4<0>, C4<0>;
v0x55f4566b3970_0 .net "S", 1 0, v0x55f4566b9210_0;  alias, 1 drivers
v0x55f4566b3a50_0 .net "a", 0 0, L_0x55f4566bbda0;  1 drivers
v0x55f4566b3b10_0 .net "b", 0 0, L_0x55f4566bbe40;  1 drivers
v0x55f4566b3bb0_0 .net "out", 0 0, v0x55f4566b37f0_0;  1 drivers
v0x55f4566b3c80_0 .net "out_and", 0 0, L_0x55f4566bba10;  1 drivers
v0x55f4566b3d70_0 .net "out_not", 0 0, L_0x55f4566bbc50;  1 drivers
v0x55f4566b3e40_0 .net "out_or", 0 0, L_0x55f4566bba80;  1 drivers
v0x55f4566b3f10_0 .net "out_xor", 0 0, L_0x55f4566bbb90;  1 drivers
S_0x55f4566b30b0 .scope module, "mux1" "mux4_1" 8 15, 9 3 0, S_0x55f4566b2e70;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "S"
v0x55f4566b3390_0 .net "S", 1 0, v0x55f4566b9210_0;  alias, 1 drivers
v0x55f4566b34c0_0 .net "a", 0 0, L_0x55f4566bba10;  alias, 1 drivers
v0x55f4566b3580_0 .net "b", 0 0, L_0x55f4566bba80;  alias, 1 drivers
v0x55f4566b3620_0 .net "c", 0 0, L_0x55f4566bbb90;  alias, 1 drivers
v0x55f4566b36e0_0 .net "d", 0 0, L_0x55f4566bbc50;  alias, 1 drivers
v0x55f4566b37f0_0 .var "out", 0 0;
E_0x55f456653910/0 .event edge, v0x55f4566b1f30_0, v0x55f4566b34c0_0, v0x55f4566b3580_0, v0x55f4566b3620_0;
E_0x55f456653910/1 .event edge, v0x55f4566b36e0_0;
E_0x55f456653910 .event/or E_0x55f456653910/0, E_0x55f456653910/1;
S_0x55f4566b4010 .scope generate, "genblk1[2]" "genblk1[2]" 7 13, 7 13 0, S_0x55f4566b1500;
 .timescale -9 -11;
P_0x55f4566b41e0 .param/l "i" 0 7 13, +C4<010>;
S_0x55f4566b42a0 .scope module, "cl_inst" "cl" 7 14, 8 3 0, S_0x55f4566b4010;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "S"
L_0x55f4566bbf70 .functor AND 1, L_0x55f4566bc300, L_0x55f4566bc3a0, C4<1>, C4<1>;
L_0x55f4566bbfe0 .functor OR 1, L_0x55f4566bc300, L_0x55f4566bc3a0, C4<0>, C4<0>;
L_0x55f4566bc0f0 .functor XOR 1, L_0x55f4566bc300, L_0x55f4566bc3a0, C4<0>, C4<0>;
L_0x55f4566bc1b0 .functor NOT 1, L_0x55f4566bc300, C4<0>, C4<0>, C4<0>;
v0x55f4566b4e30_0 .net "S", 1 0, v0x55f4566b9210_0;  alias, 1 drivers
v0x55f4566b4f10_0 .net "a", 0 0, L_0x55f4566bc300;  1 drivers
v0x55f4566b4fd0_0 .net "b", 0 0, L_0x55f4566bc3a0;  1 drivers
v0x55f4566b5070_0 .net "out", 0 0, v0x55f4566b4c70_0;  1 drivers
v0x55f4566b5140_0 .net "out_and", 0 0, L_0x55f4566bbf70;  1 drivers
v0x55f4566b5230_0 .net "out_not", 0 0, L_0x55f4566bc1b0;  1 drivers
v0x55f4566b5300_0 .net "out_or", 0 0, L_0x55f4566bbfe0;  1 drivers
v0x55f4566b53d0_0 .net "out_xor", 0 0, L_0x55f4566bc0f0;  1 drivers
S_0x55f4566b4510 .scope module, "mux1" "mux4_1" 8 15, 9 3 0, S_0x55f4566b42a0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "S"
v0x55f4566b47f0_0 .net "S", 1 0, v0x55f4566b9210_0;  alias, 1 drivers
v0x55f4566b4960_0 .net "a", 0 0, L_0x55f4566bbf70;  alias, 1 drivers
v0x55f4566b4a20_0 .net "b", 0 0, L_0x55f4566bbfe0;  alias, 1 drivers
v0x55f4566b4af0_0 .net "c", 0 0, L_0x55f4566bc0f0;  alias, 1 drivers
v0x55f4566b4bb0_0 .net "d", 0 0, L_0x55f4566bc1b0;  alias, 1 drivers
v0x55f4566b4c70_0 .var "out", 0 0;
E_0x55f456690c90/0 .event edge, v0x55f4566b1f30_0, v0x55f4566b4960_0, v0x55f4566b4a20_0, v0x55f4566b4af0_0;
E_0x55f456690c90/1 .event edge, v0x55f4566b4bb0_0;
E_0x55f456690c90 .event/or E_0x55f456690c90/0, E_0x55f456690c90/1;
S_0x55f4566b54d0 .scope generate, "genblk1[3]" "genblk1[3]" 7 13, 7 13 0, S_0x55f4566b1500;
 .timescale -9 -11;
P_0x55f4566b56a0 .param/l "i" 0 7 13, +C4<011>;
S_0x55f4566b5780 .scope module, "cl_inst" "cl" 7 14, 8 3 0, S_0x55f4566b54d0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "S"
L_0x55f4566bc590 .functor AND 1, L_0x55f4566bca60, L_0x55f4566bcb50, C4<1>, C4<1>;
L_0x55f4566bc600 .functor OR 1, L_0x55f4566bca60, L_0x55f4566bcb50, C4<0>, C4<0>;
L_0x55f4566bc710 .functor XOR 1, L_0x55f4566bca60, L_0x55f4566bcb50, C4<0>, C4<0>;
L_0x55f4566bc7f0 .functor NOT 1, L_0x55f4566bca60, C4<0>, C4<0>, C4<0>;
v0x55f4566b62e0_0 .net "S", 1 0, v0x55f4566b9210_0;  alias, 1 drivers
v0x55f4566b63c0_0 .net "a", 0 0, L_0x55f4566bca60;  1 drivers
v0x55f4566b6480_0 .net "b", 0 0, L_0x55f4566bcb50;  1 drivers
v0x55f4566b6520_0 .net "out", 0 0, v0x55f4566b6120_0;  1 drivers
v0x55f4566b65f0_0 .net "out_and", 0 0, L_0x55f4566bc590;  1 drivers
v0x55f4566b66e0_0 .net "out_not", 0 0, L_0x55f4566bc7f0;  1 drivers
v0x55f4566b67b0_0 .net "out_or", 0 0, L_0x55f4566bc600;  1 drivers
v0x55f4566b6880_0 .net "out_xor", 0 0, L_0x55f4566bc710;  1 drivers
S_0x55f4566b59c0 .scope module, "mux1" "mux4_1" 8 15, 9 3 0, S_0x55f4566b5780;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "S"
v0x55f4566b5ce0_0 .net "S", 1 0, v0x55f4566b9210_0;  alias, 1 drivers
v0x55f4566b5dc0_0 .net "a", 0 0, L_0x55f4566bc590;  alias, 1 drivers
v0x55f4566b5e80_0 .net "b", 0 0, L_0x55f4566bc600;  alias, 1 drivers
v0x55f4566b5f50_0 .net "c", 0 0, L_0x55f4566bc710;  alias, 1 drivers
v0x55f4566b6010_0 .net "d", 0 0, L_0x55f4566bc7f0;  alias, 1 drivers
v0x55f4566b6120_0 .var "out", 0 0;
E_0x55f4566b5c50/0 .event edge, v0x55f4566b1f30_0, v0x55f4566b5dc0_0, v0x55f4566b5e80_0, v0x55f4566b5f50_0;
E_0x55f4566b5c50/1 .event edge, v0x55f4566b6010_0;
E_0x55f4566b5c50 .event/or E_0x55f4566b5c50/0, E_0x55f4566b5c50/1;
S_0x55f4566b6d60 .scope module, "zero_sign" "zs" 3 32, 10 1 0, S_0x55f4566ae4b0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "zero"
    .port_info 1 /OUTPUT 1 "sign"
    .port_info 2 /INPUT 4 "R"
v0x55f4566b6fe0_0 .net "R", 3 0, L_0x55f4566bcc80;  alias, 1 drivers
v0x55f4566b70c0_0 .var "sign", 0 0;
v0x55f4566b7160_0 .var "zero", 0 0;
E_0x55f456655700 .event edge, v0x55f4566b04f0_0;
    .scope S_0x55f4566b1c50;
T_1 ;
    %wait E_0x55f456655850;
    %load/vec4 v0x55f4566b1f30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0x55f4566b2030_0;
    %store/vec4 v0x55f4566b2390_0, 0, 1;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0x55f4566b20f0_0;
    %store/vec4 v0x55f4566b2390_0, 0, 1;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x55f4566b21c0_0;
    %store/vec4 v0x55f4566b2390_0, 0, 1;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v0x55f4566b2280_0;
    %store/vec4 v0x55f4566b2390_0, 0, 1;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55f4566b30b0;
T_2 ;
    %wait E_0x55f456653910;
    %load/vec4 v0x55f4566b3390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0x55f4566b34c0_0;
    %store/vec4 v0x55f4566b37f0_0, 0, 1;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v0x55f4566b3580_0;
    %store/vec4 v0x55f4566b37f0_0, 0, 1;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0x55f4566b3620_0;
    %store/vec4 v0x55f4566b37f0_0, 0, 1;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v0x55f4566b36e0_0;
    %store/vec4 v0x55f4566b37f0_0, 0, 1;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55f4566b4510;
T_3 ;
    %wait E_0x55f456690c90;
    %load/vec4 v0x55f4566b47f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0x55f4566b4960_0;
    %store/vec4 v0x55f4566b4c70_0, 0, 1;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0x55f4566b4a20_0;
    %store/vec4 v0x55f4566b4c70_0, 0, 1;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0x55f4566b4af0_0;
    %store/vec4 v0x55f4566b4c70_0, 0, 1;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v0x55f4566b4bb0_0;
    %store/vec4 v0x55f4566b4c70_0, 0, 1;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55f4566b59c0;
T_4 ;
    %wait E_0x55f4566b5c50;
    %load/vec4 v0x55f4566b5ce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x55f4566b5dc0_0;
    %store/vec4 v0x55f4566b6120_0, 0, 1;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x55f4566b5e80_0;
    %store/vec4 v0x55f4566b6120_0, 0, 1;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x55f4566b5f50_0;
    %store/vec4 v0x55f4566b6120_0, 0, 1;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0x55f4566b6010_0;
    %store/vec4 v0x55f4566b6120_0, 0, 1;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55f4566b6d60;
T_5 ;
    %wait E_0x55f456655700;
    %load/vec4 v0x55f4566b6fe0_0;
    %nor/r;
    %store/vec4 v0x55f4566b7160_0, 0, 1;
    %load/vec4 v0x55f4566b6fe0_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x55f4566b70c0_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55f456680950;
T_6 ;
    %vpi_call 2 22 "$dumpfile", "alu.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f4566b8f60_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f4566b9520_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f4566b9210_0, 0, 2;
    %pushi/vec4 4, 0, 32;
T_6.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.3, 5;
    %jmp/1 T_6.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f4566b9430_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_6.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.5, 5;
    %jmp/1 T_6.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f4566b9040_0, 0, 4;
    %pushi/vec4 16, 0, 32;
T_6.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.7, 5;
    %jmp/1 T_6.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f4566b9100_0, 0, 4;
    %pushi/vec4 16, 0, 32;
T_6.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.9, 5;
    %jmp/1 T_6.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1, 0;
    %fork TD_alu_tb.check, S_0x55f456684e90;
    %join;
    %delay 999, 0;
    %load/vec4 v0x55f4566b9100_0;
    %addi 1, 0, 4;
    %store/vec4 v0x55f4566b9100_0, 0, 4;
    %jmp T_6.8;
T_6.9 ;
    %pop/vec4 1;
    %load/vec4 v0x55f4566b9040_0;
    %addi 1, 0, 4;
    %store/vec4 v0x55f4566b9040_0, 0, 4;
    %jmp T_6.6;
T_6.7 ;
    %pop/vec4 1;
    %load/vec4 v0x55f4566b9430_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %store/vec4 v0x55f4566b9430_0, 0, 1;
    %jmp T_6.4;
T_6.5 ;
    %pop/vec4 1;
    %load/vec4 v0x55f4566b9210_0;
    %addi 1, 0, 2;
    %store/vec4 v0x55f4566b9210_0, 0, 2;
    %jmp T_6.2;
T_6.3 ;
    %pop/vec4 1;
    %load/vec4 v0x55f4566b9520_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %store/vec4 v0x55f4566b9520_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %vpi_call 2 53 "$display", "Encontradas %d operaciones erroneas", v0x55f4566b8f60_0 {0 0 0};
    %vpi_call 2 55 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "alu_mod_tb.v";
    "alu.v";
    "compl1.v";
    "mux2_4.v";
    "sum4_v2.v";
    "ul4.v";
    "cl.v";
    "mux4_1.v";
    "zs.v";
