{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733252578918 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733252578919 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  3 16:02:58 2024 " "Processing started: Tue Dec  3 16:02:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733252578919 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733252578919 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733252578919 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733252579035 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733252579035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733252584110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733252584110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncing.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncing.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncing " "Found entity 1: debouncing" {  } { { "debouncing.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/debouncing.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733252584110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733252584110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Flip_Flop_D.v 1 1 " "Found 1 design units, including 1 entities, in source file Flip_Flop_D.v" { { "Info" "ISGN_ENTITY_NAME" "1 Flip_Flop_D " "Found entity 1: Flip_Flop_D" {  } { { "Flip_Flop_D.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Flip_Flop_D.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733252584111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733252584111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Flip_Flop_T.v 1 1 " "Found 1 design units, including 1 entities, in source file Flip_Flop_T.v" { { "Info" "ISGN_ENTITY_NAME" "1 Flip_Flop_T " "Found entity 1: Flip_Flop_T" {  } { { "Flip_Flop_T.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Flip_Flop_T.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733252584111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733252584111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DivisorFrequencia.v 1 1 " "Found 1 design units, including 1 entities, in source file DivisorFrequencia.v" { { "Info" "ISGN_ENTITY_NAME" "1 DivisorFrequencia " "Found entity 1: DivisorFrequencia" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733252584111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733252584111 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.v " "Entity \"Mux\" obtained from \"Mux.v\" instead of from Quartus Prime megafunction library" {  } { { "Mux.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1733252584112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux.v 1 1 " "Found 1 design units, including 1 entities, in source file Mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733252584112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733252584112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Ma_Es.v 1 1 " "Found 1 design units, including 1 entities, in source file Ma_Es.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ma_Es " "Found entity 1: Ma_Es" {  } { { "Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733252584112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733252584112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Display_Ma_Es.v 1 1 " "Found 1 design units, including 1 entities, in source file Display_Ma_Es.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display_Ma_Es " "Found entity 1: Display_Ma_Es" {  } { { "Display_Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Display_Ma_Es.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733252584113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733252584113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Ma_Es_CE.v 1 1 " "Found 1 design units, including 1 entities, in source file Ma_Es_CE.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ma_Es_CE " "Found entity 1: Ma_Es_CE" {  } { { "Ma_Es_CE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es_CE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733252584113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733252584113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Display_Ma_Es_CE.v 1 1 " "Found 1 design units, including 1 entities, in source file Display_Ma_Es_CE.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display_Ma_Es_CE " "Found entity 1: Display_Ma_Es_CE" {  } { { "Display_Ma_Es_CE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Display_Ma_Es_CE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733252584113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733252584113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Novas_Saidas_ELE.v 1 1 " "Found 1 design units, including 1 entities, in source file Novas_Saidas_ELE.v" { { "Info" "ISGN_ENTITY_NAME" "1 Novas_Saidas_ELE " "Found entity 1: Novas_Saidas_ELE" {  } { { "Novas_Saidas_ELE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Novas_Saidas_ELE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733252584114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733252584114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Barra_e_Matriz_Leds.v 1 1 " "Found 1 design units, including 1 entities, in source file Barra_e_Matriz_Leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 Barra_e_Matriz_Leds " "Found entity 1: Barra_e_Matriz_Leds" {  } { { "Barra_e_Matriz_Leds.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Barra_e_Matriz_Leds.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733252584114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733252584114 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notFS main.v(11) " "Verilog HDL Implicit Net warning at main.v(11): created implicit net for \"notFS\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584114 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FS main.v(11) " "Verilog HDL Implicit Net warning at main.v(11): created implicit net for \"FS\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584114 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notLD main.v(12) " "Verilog HDL Implicit Net warning at main.v(12): created implicit net for \"notLD\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584114 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LD main.v(12) " "Verilog HDL Implicit Net warning at main.v(12): created implicit net for \"LD\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584114 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notBotao main.v(13) " "Verilog HDL Implicit Net warning at main.v(13): created implicit net for \"notBotao\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584114 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Botao main.v(13) " "Verilog HDL Implicit Net warning at main.v(13): created implicit net for \"Botao\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584114 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notIn main.v(14) " "Verilog HDL Implicit Net warning at main.v(14): created implicit net for \"notIn\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584114 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notDe main.v(15) " "Verilog HDL Implicit Net warning at main.v(15): created implicit net for \"notDe\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584114 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F1s main.v(18) " "Verilog HDL Implicit Net warning at main.v(18): created implicit net for \"F1s\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584114 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F8s main.v(18) " "Verilog HDL Implicit Net warning at main.v(18): created implicit net for \"F8s\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584114 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F4s main.v(18) " "Verilog HDL Implicit Net warning at main.v(18): created implicit net for \"F4s\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584114 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F2s main.v(18) " "Verilog HDL Implicit Net warning at main.v(18): created implicit net for \"F2s\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584114 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "In0 main.v(20) " "Verilog HDL Implicit Net warning at main.v(20): created implicit net for \"In0\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584114 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "De0 main.v(21) " "Verilog HDL Implicit Net warning at main.v(21): created implicit net for \"De0\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B1 main.v(24) " "Verilog HDL Implicit Net warning at main.v(24): created implicit net for \"B1\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B0 main.v(24) " "Verilog HDL Implicit Net warning at main.v(24): created implicit net for \"B0\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PA main.v(25) " "Verilog HDL Implicit Net warning at main.v(25): created implicit net for \"PA\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Sub main.v(28) " "Verilog HDL Implicit Net warning at main.v(28): created implicit net for \"Sub\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Des main.v(28) " "Verilog HDL Implicit Net warning at main.v(28): created implicit net for \"Des\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PF main.v(28) " "Verilog HDL Implicit Net warning at main.v(28): created implicit net for \"PF\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MaA7 main.v(34) " "Verilog HDL Implicit Net warning at main.v(34): created implicit net for \"MaA7\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MaB7 main.v(34) " "Verilog HDL Implicit Net warning at main.v(34): created implicit net for \"MaB7\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MaC7 main.v(34) " "Verilog HDL Implicit Net warning at main.v(34): created implicit net for \"MaC7\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MaD7 main.v(34) " "Verilog HDL Implicit Net warning at main.v(34): created implicit net for \"MaD7\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MaE7 main.v(34) " "Verilog HDL Implicit Net warning at main.v(34): created implicit net for \"MaE7\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MaF7 main.v(34) " "Verilog HDL Implicit Net warning at main.v(34): created implicit net for \"MaF7\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MaG7 main.v(34) " "Verilog HDL Implicit Net warning at main.v(34): created implicit net for \"MaG7\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MaP7 main.v(34) " "Verilog HDL Implicit Net warning at main.v(34): created implicit net for \"MaP7\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CeA7 main.v(35) " "Verilog HDL Implicit Net warning at main.v(35): created implicit net for \"CeA7\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CeB7 main.v(35) " "Verilog HDL Implicit Net warning at main.v(35): created implicit net for \"CeB7\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CeC7 main.v(35) " "Verilog HDL Implicit Net warning at main.v(35): created implicit net for \"CeC7\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CeD7 main.v(35) " "Verilog HDL Implicit Net warning at main.v(35): created implicit net for \"CeD7\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CeE7 main.v(35) " "Verilog HDL Implicit Net warning at main.v(35): created implicit net for \"CeE7\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CeF7 main.v(35) " "Verilog HDL Implicit Net warning at main.v(35): created implicit net for \"CeF7\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CeG7 main.v(35) " "Verilog HDL Implicit Net warning at main.v(35): created implicit net for \"CeG7\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CeP7 main.v(35) " "Verilog HDL Implicit Net warning at main.v(35): created implicit net for \"CeP7\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notQ0 debouncing.v(7) " "Verilog HDL Implicit Net warning at debouncing.v(7): created implicit net for \"notQ0\"" {  } { { "debouncing.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/debouncing.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q0 debouncing.v(7) " "Verilog HDL Implicit Net warning at debouncing.v(7): created implicit net for \"Q0\"" {  } { { "debouncing.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/debouncing.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notQ1 debouncing.v(8) " "Verilog HDL Implicit Net warning at debouncing.v(8): created implicit net for \"notQ1\"" {  } { { "debouncing.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/debouncing.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q1 debouncing.v(8) " "Verilog HDL Implicit Net warning at debouncing.v(8): created implicit net for \"Q1\"" {  } { { "debouncing.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/debouncing.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "preset debouncing.v(11) " "Verilog HDL Implicit Net warning at debouncing.v(11): created implicit net for \"preset\"" {  } { { "debouncing.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/debouncing.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset debouncing.v(11) " "Verilog HDL Implicit Net warning at debouncing.v(11): created implicit net for \"reset\"" {  } { { "debouncing.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/debouncing.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q DivisorFrequencia.v(6) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(6): created implicit net for \"Q\"" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q0 DivisorFrequencia.v(7) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(7): created implicit net for \"Q0\"" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q1 DivisorFrequencia.v(8) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(8): created implicit net for \"Q1\"" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q2 DivisorFrequencia.v(9) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(9): created implicit net for \"Q2\"" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q3 DivisorFrequencia.v(10) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(10): created implicit net for \"Q3\"" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q4 DivisorFrequencia.v(11) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(11): created implicit net for \"Q4\"" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q5 DivisorFrequencia.v(12) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(12): created implicit net for \"Q5\"" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q6 DivisorFrequencia.v(13) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(13): created implicit net for \"Q6\"" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q7 DivisorFrequencia.v(14) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(14): created implicit net for \"Q7\"" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q8 DivisorFrequencia.v(15) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(15): created implicit net for \"Q8\"" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q9 DivisorFrequencia.v(16) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(16): created implicit net for \"Q9\"" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q10 DivisorFrequencia.v(17) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(17): created implicit net for \"Q10\"" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q11 DivisorFrequencia.v(18) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(18): created implicit net for \"Q11\"" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q12 DivisorFrequencia.v(19) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(19): created implicit net for \"Q12\"" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584115 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q13 DivisorFrequencia.v(20) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(20): created implicit net for \"Q13\"" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q14 DivisorFrequencia.v(21) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(21): created implicit net for \"Q14\"" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q16 DivisorFrequencia.v(23) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(23): created implicit net for \"Q16\"" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q17 DivisorFrequencia.v(24) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(24): created implicit net for \"Q17\"" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q18 DivisorFrequencia.v(25) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(25): created implicit net for \"Q18\"" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q19 DivisorFrequencia.v(26) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(26): created implicit net for \"Q19\"" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q20 DivisorFrequencia.v(27) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(27): created implicit net for \"Q20\"" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q21 DivisorFrequencia.v(28) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(28): created implicit net for \"Q21\"" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q22 DivisorFrequencia.v(29) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(29): created implicit net for \"Q22\"" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q23 DivisorFrequencia.v(30) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(30): created implicit net for \"Q23\"" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notSeletor Mux.v(9) " "Verilog HDL Implicit Net warning at Mux.v(9): created implicit net for \"notSeletor\"" {  } { { "Mux.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Mux.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aux0 Mux.v(12) " "Verilog HDL Implicit Net warning at Mux.v(12): created implicit net for \"aux0\"" {  } { { "Mux.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Mux.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aux1 Mux.v(13) " "Verilog HDL Implicit Net warning at Mux.v(13): created implicit net for \"aux1\"" {  } { { "Mux.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Mux.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notAt Ma_Es.v(10) " "Verilog HDL Implicit Net warning at Ma_Es.v(10): created implicit net for \"notAt\"" {  } { { "Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notA1 Ma_Es.v(11) " "Verilog HDL Implicit Net warning at Ma_Es.v(11): created implicit net for \"notA1\"" {  } { { "Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notA2 Ma_Es.v(12) " "Verilog HDL Implicit Net warning at Ma_Es.v(12): created implicit net for \"notA2\"" {  } { { "Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notA3 Ma_Es.v(13) " "Verilog HDL Implicit Net warning at Ma_Es.v(13): created implicit net for \"notA3\"" {  } { { "Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notAndarB0 Ma_Es.v(14) " "Verilog HDL Implicit Net warning at Ma_Es.v(14): created implicit net for \"notAndarB0\"" {  } { { "Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notAndarB1 Ma_Es.v(15) " "Verilog HDL Implicit Net warning at Ma_Es.v(15): created implicit net for \"notAndarB1\"" {  } { { "Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notErro Ma_Es.v(16) " "Verilog HDL Implicit Net warning at Ma_Es.v(16): created implicit net for \"notErro\"" {  } { { "Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clkr Ma_Es.v(17) " "Verilog HDL Implicit Net warning at Ma_Es.v(17): created implicit net for \"clkr\"" {  } { { "Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B0 Ma_Es.v(20) " "Verilog HDL Implicit Net warning at Ma_Es.v(20): created implicit net for \"B0\"" {  } { { "Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset Ma_Es.v(20) " "Verilog HDL Implicit Net warning at Ma_Es.v(20): created implicit net for \"reset\"" {  } { { "Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "preset Ma_Es.v(20) " "Verilog HDL Implicit Net warning at Ma_Es.v(20): created implicit net for \"preset\"" {  } { { "Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B1 Ma_Es.v(21) " "Verilog HDL Implicit Net warning at Ma_Es.v(21): created implicit net for \"B1\"" {  } { { "Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and2 Ma_Es.v(27) " "Verilog HDL Implicit Net warning at Ma_Es.v(27): created implicit net for \"and2\"" {  } { { "Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and3 Ma_Es.v(28) " "Verilog HDL Implicit Net warning at Ma_Es.v(28): created implicit net for \"and3\"" {  } { { "Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and4 Ma_Es.v(29) " "Verilog HDL Implicit Net warning at Ma_Es.v(29): created implicit net for \"and4\"" {  } { { "Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and5 Ma_Es.v(30) " "Verilog HDL Implicit Net warning at Ma_Es.v(30): created implicit net for \"and5\"" {  } { { "Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and7 Ma_Es.v(31) " "Verilog HDL Implicit Net warning at Ma_Es.v(31): created implicit net for \"and7\"" {  } { { "Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and8 Ma_Es.v(32) " "Verilog HDL Implicit Net warning at Ma_Es.v(32): created implicit net for \"and8\"" {  } { { "Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and9 Ma_Es.v(33) " "Verilog HDL Implicit Net warning at Ma_Es.v(33): created implicit net for \"and9\"" {  } { { "Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and9_0 Ma_Es.v(34) " "Verilog HDL Implicit Net warning at Ma_Es.v(34): created implicit net for \"and9_0\"" {  } { { "Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and6 Ma_Es.v(36) " "Verilog HDL Implicit Net warning at Ma_Es.v(36): created implicit net for \"and6\"" {  } { { "Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and10 Ma_Es.v(39) " "Verilog HDL Implicit Net warning at Ma_Es.v(39): created implicit net for \"and10\"" {  } { { "Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and11 Ma_Es.v(40) " "Verilog HDL Implicit Net warning at Ma_Es.v(40): created implicit net for \"and11\"" {  } { { "Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and12 Ma_Es.v(41) " "Verilog HDL Implicit Net warning at Ma_Es.v(41): created implicit net for \"and12\"" {  } { { "Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and13 Ma_Es.v(42) " "Verilog HDL Implicit Net warning at Ma_Es.v(42): created implicit net for \"and13\"" {  } { { "Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and14 Ma_Es.v(43) " "Verilog HDL Implicit Net warning at Ma_Es.v(43): created implicit net for \"and14\"" {  } { { "Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and15 Ma_Es.v(44) " "Verilog HDL Implicit Net warning at Ma_Es.v(44): created implicit net for \"and15\"" {  } { { "Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notB0 Display_Ma_Es.v(7) " "Verilog HDL Implicit Net warning at Display_Ma_Es.v(7): created implicit net for \"notB0\"" {  } { { "Display_Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Display_Ma_Es.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notB1 Display_Ma_Es.v(8) " "Verilog HDL Implicit Net warning at Display_Ma_Es.v(8): created implicit net for \"notB1\"" {  } { { "Display_Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Display_Ma_Es.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notIn Ma_Es_CE.v(8) " "Verilog HDL Implicit Net warning at Ma_Es_CE.v(8): created implicit net for \"notIn\"" {  } { { "Ma_Es_CE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es_CE.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notDe Ma_Es_CE.v(9) " "Verilog HDL Implicit Net warning at Ma_Es_CE.v(9): created implicit net for \"notDe\"" {  } { { "Ma_Es_CE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es_CE.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notQ0 Ma_Es_CE.v(10) " "Verilog HDL Implicit Net warning at Ma_Es_CE.v(10): created implicit net for \"notQ0\"" {  } { { "Ma_Es_CE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es_CE.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notQ1 Ma_Es_CE.v(11) " "Verilog HDL Implicit Net warning at Ma_Es_CE.v(11): created implicit net for \"notQ1\"" {  } { { "Ma_Es_CE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es_CE.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q0f Ma_Es_CE.v(14) " "Verilog HDL Implicit Net warning at Ma_Es_CE.v(14): created implicit net for \"Q0f\"" {  } { { "Ma_Es_CE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es_CE.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q1f Ma_Es_CE.v(15) " "Verilog HDL Implicit Net warning at Ma_Es_CE.v(15): created implicit net for \"Q1f\"" {  } { { "Ma_Es_CE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es_CE.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and1 Ma_Es_CE.v(18) " "Verilog HDL Implicit Net warning at Ma_Es_CE.v(18): created implicit net for \"and1\"" {  } { { "Ma_Es_CE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es_CE.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and2 Ma_Es_CE.v(19) " "Verilog HDL Implicit Net warning at Ma_Es_CE.v(19): created implicit net for \"and2\"" {  } { { "Ma_Es_CE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es_CE.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and3 Ma_Es_CE.v(20) " "Verilog HDL Implicit Net warning at Ma_Es_CE.v(20): created implicit net for \"and3\"" {  } { { "Ma_Es_CE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es_CE.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and4 Ma_Es_CE.v(21) " "Verilog HDL Implicit Net warning at Ma_Es_CE.v(21): created implicit net for \"and4\"" {  } { { "Ma_Es_CE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es_CE.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notPA Ma_Es_CE.v(21) " "Verilog HDL Implicit Net warning at Ma_Es_CE.v(21): created implicit net for \"notPA\"" {  } { { "Ma_Es_CE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es_CE.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and5 Ma_Es_CE.v(22) " "Verilog HDL Implicit Net warning at Ma_Es_CE.v(22): created implicit net for \"and5\"" {  } { { "Ma_Es_CE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es_CE.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and6 Ma_Es_CE.v(27) " "Verilog HDL Implicit Net warning at Ma_Es_CE.v(27): created implicit net for \"and6\"" {  } { { "Ma_Es_CE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es_CE.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and7 Ma_Es_CE.v(28) " "Verilog HDL Implicit Net warning at Ma_Es_CE.v(28): created implicit net for \"and7\"" {  } { { "Ma_Es_CE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es_CE.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and8 Ma_Es_CE.v(29) " "Verilog HDL Implicit Net warning at Ma_Es_CE.v(29): created implicit net for \"and8\"" {  } { { "Ma_Es_CE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es_CE.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and9 Ma_Es_CE.v(30) " "Verilog HDL Implicit Net warning at Ma_Es_CE.v(30): created implicit net for \"and9\"" {  } { { "Ma_Es_CE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es_CE.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and10 Ma_Es_CE.v(31) " "Verilog HDL Implicit Net warning at Ma_Es_CE.v(31): created implicit net for \"and10\"" {  } { { "Ma_Es_CE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es_CE.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and11 Ma_Es_CE.v(32) " "Verilog HDL Implicit Net warning at Ma_Es_CE.v(32): created implicit net for \"and11\"" {  } { { "Ma_Es_CE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es_CE.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notQ0 Display_Ma_Es_CE.v(7) " "Verilog HDL Implicit Net warning at Display_Ma_Es_CE.v(7): created implicit net for \"notQ0\"" {  } { { "Display_Ma_Es_CE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Display_Ma_Es_CE.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notQ1 Display_Ma_Es_CE.v(8) " "Verilog HDL Implicit Net warning at Display_Ma_Es_CE.v(8): created implicit net for \"notQ1\"" {  } { { "Display_Ma_Es_CE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Display_Ma_Es_CE.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notAt Novas_Saidas_ELE.v(6) " "Verilog HDL Implicit Net warning at Novas_Saidas_ELE.v(6): created implicit net for \"notAt\"" {  } { { "Novas_Saidas_ELE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Novas_Saidas_ELE.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notA1 Novas_Saidas_ELE.v(7) " "Verilog HDL Implicit Net warning at Novas_Saidas_ELE.v(7): created implicit net for \"notA1\"" {  } { { "Novas_Saidas_ELE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Novas_Saidas_ELE.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notA2 Novas_Saidas_ELE.v(8) " "Verilog HDL Implicit Net warning at Novas_Saidas_ELE.v(8): created implicit net for \"notA2\"" {  } { { "Novas_Saidas_ELE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Novas_Saidas_ELE.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notA3 Novas_Saidas_ELE.v(9) " "Verilog HDL Implicit Net warning at Novas_Saidas_ELE.v(9): created implicit net for \"notA3\"" {  } { { "Novas_Saidas_ELE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Novas_Saidas_ELE.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notAndarB0 Novas_Saidas_ELE.v(10) " "Verilog HDL Implicit Net warning at Novas_Saidas_ELE.v(10): created implicit net for \"notAndarB0\"" {  } { { "Novas_Saidas_ELE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Novas_Saidas_ELE.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notAndarB1 Novas_Saidas_ELE.v(11) " "Verilog HDL Implicit Net warning at Novas_Saidas_ELE.v(11): created implicit net for \"notAndarB1\"" {  } { { "Novas_Saidas_ELE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Novas_Saidas_ELE.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and1 Novas_Saidas_ELE.v(14) " "Verilog HDL Implicit Net warning at Novas_Saidas_ELE.v(14): created implicit net for \"and1\"" {  } { { "Novas_Saidas_ELE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Novas_Saidas_ELE.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and2 Novas_Saidas_ELE.v(15) " "Verilog HDL Implicit Net warning at Novas_Saidas_ELE.v(15): created implicit net for \"and2\"" {  } { { "Novas_Saidas_ELE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Novas_Saidas_ELE.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and3 Novas_Saidas_ELE.v(16) " "Verilog HDL Implicit Net warning at Novas_Saidas_ELE.v(16): created implicit net for \"and3\"" {  } { { "Novas_Saidas_ELE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Novas_Saidas_ELE.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and4 Novas_Saidas_ELE.v(17) " "Verilog HDL Implicit Net warning at Novas_Saidas_ELE.v(17): created implicit net for \"and4\"" {  } { { "Novas_Saidas_ELE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Novas_Saidas_ELE.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and5 Novas_Saidas_ELE.v(22) " "Verilog HDL Implicit Net warning at Novas_Saidas_ELE.v(22): created implicit net for \"and5\"" {  } { { "Novas_Saidas_ELE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Novas_Saidas_ELE.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and6 Novas_Saidas_ELE.v(23) " "Verilog HDL Implicit Net warning at Novas_Saidas_ELE.v(23): created implicit net for \"and6\"" {  } { { "Novas_Saidas_ELE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Novas_Saidas_ELE.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and7 Novas_Saidas_ELE.v(24) " "Verilog HDL Implicit Net warning at Novas_Saidas_ELE.v(24): created implicit net for \"and7\"" {  } { { "Novas_Saidas_ELE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Novas_Saidas_ELE.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and8 Novas_Saidas_ELE.v(25) " "Verilog HDL Implicit Net warning at Novas_Saidas_ELE.v(25): created implicit net for \"and8\"" {  } { { "Novas_Saidas_ELE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Novas_Saidas_ELE.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and9 Novas_Saidas_ELE.v(31) " "Verilog HDL Implicit Net warning at Novas_Saidas_ELE.v(31): created implicit net for \"and9\"" {  } { { "Novas_Saidas_ELE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Novas_Saidas_ELE.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and10 Novas_Saidas_ELE.v(32) " "Verilog HDL Implicit Net warning at Novas_Saidas_ELE.v(32): created implicit net for \"and10\"" {  } { { "Novas_Saidas_ELE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Novas_Saidas_ELE.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and11 Novas_Saidas_ELE.v(33) " "Verilog HDL Implicit Net warning at Novas_Saidas_ELE.v(33): created implicit net for \"and11\"" {  } { { "Novas_Saidas_ELE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Novas_Saidas_ELE.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and12 Novas_Saidas_ELE.v(34) " "Verilog HDL Implicit Net warning at Novas_Saidas_ELE.v(34): created implicit net for \"and12\"" {  } { { "Novas_Saidas_ELE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Novas_Saidas_ELE.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and15 Novas_Saidas_ELE.v(39) " "Verilog HDL Implicit Net warning at Novas_Saidas_ELE.v(39): created implicit net for \"and15\"" {  } { { "Novas_Saidas_ELE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Novas_Saidas_ELE.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and16 Novas_Saidas_ELE.v(40) " "Verilog HDL Implicit Net warning at Novas_Saidas_ELE.v(40): created implicit net for \"and16\"" {  } { { "Novas_Saidas_ELE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Novas_Saidas_ELE.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and17 Novas_Saidas_ELE.v(41) " "Verilog HDL Implicit Net warning at Novas_Saidas_ELE.v(41): created implicit net for \"and17\"" {  } { { "Novas_Saidas_ELE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Novas_Saidas_ELE.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and18 Novas_Saidas_ELE.v(42) " "Verilog HDL Implicit Net warning at Novas_Saidas_ELE.v(42): created implicit net for \"and18\"" {  } { { "Novas_Saidas_ELE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Novas_Saidas_ELE.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584118 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and19 Novas_Saidas_ELE.v(43) " "Verilog HDL Implicit Net warning at Novas_Saidas_ELE.v(43): created implicit net for \"and19\"" {  } { { "Novas_Saidas_ELE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Novas_Saidas_ELE.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584118 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and20 Novas_Saidas_ELE.v(44) " "Verilog HDL Implicit Net warning at Novas_Saidas_ELE.v(44): created implicit net for \"and20\"" {  } { { "Novas_Saidas_ELE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Novas_Saidas_ELE.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584118 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and21 Novas_Saidas_ELE.v(45) " "Verilog HDL Implicit Net warning at Novas_Saidas_ELE.v(45): created implicit net for \"and21\"" {  } { { "Novas_Saidas_ELE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Novas_Saidas_ELE.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584118 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notPA Barra_e_Matriz_Leds.v(7) " "Verilog HDL Implicit Net warning at Barra_e_Matriz_Leds.v(7): created implicit net for \"notPA\"" {  } { { "Barra_e_Matriz_Leds.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Barra_e_Matriz_Leds.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584118 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(6) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(6): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252584118 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(7) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(7): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252584118 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(8) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(8): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252584118 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(9) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(9): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252584118 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(10) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(10): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252584118 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(11) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(11): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252584118 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(12) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(12): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252584118 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(13) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(13): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252584118 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(14) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(14): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252584118 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(15) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(15): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252584118 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(16) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(16): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252584118 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(17) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(17): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252584118 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(18) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(18): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252584118 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(19) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(19): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252584118 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(20) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(20): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252584118 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(21) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(21): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252584118 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(22) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(22): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252584118 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(23) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(23): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252584118 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(24) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(24): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252584118 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(25) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(25): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252584118 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(26) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(26): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252584118 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(27) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(27): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252584118 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(28) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(28): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252584118 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(29) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(29): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252584118 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(30) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(30): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 30 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252584118 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(31) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(31): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252584118 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(32) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(32): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 32 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252584118 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(33) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(33): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252584118 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(34) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(34): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252584118 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(18) " "Verilog HDL Instantiation warning at main.v(18): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252584118 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "debouncing.v(11) " "Verilog HDL Instantiation warning at debouncing.v(11): instance has no name" {  } { { "debouncing.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/debouncing.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252584118 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "debouncing.v(12) " "Verilog HDL Instantiation warning at debouncing.v(12): instance has no name" {  } { { "debouncing.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/debouncing.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252584119 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Ma_Es.v(20) " "Verilog HDL Instantiation warning at Ma_Es.v(20): instance has no name" {  } { { "Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252584119 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Ma_Es.v(21) " "Verilog HDL Instantiation warning at Ma_Es.v(21): instance has no name" {  } { { "Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252584119 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(24) " "Verilog HDL Instantiation warning at main.v(24): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252584119 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Ma_Es_CE.v(14) " "Verilog HDL Instantiation warning at Ma_Es_CE.v(14): instance has no name" {  } { { "Ma_Es_CE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es_CE.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252584119 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Ma_Es_CE.v(15) " "Verilog HDL Instantiation warning at Ma_Es_CE.v(15): instance has no name" {  } { { "Ma_Es_CE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es_CE.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252584119 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(25) " "Verilog HDL Instantiation warning at main.v(25): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252584119 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(28) " "Verilog HDL Instantiation warning at main.v(28): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252584119 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(31) " "Verilog HDL Instantiation warning at main.v(31): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252584119 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(34) " "Verilog HDL Instantiation warning at main.v(34): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252584119 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(35) " "Verilog HDL Instantiation warning at main.v(35): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252584119 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(38) " "Verilog HDL Instantiation warning at main.v(38): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 38 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252584119 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(39) " "Verilog HDL Instantiation warning at main.v(39): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 39 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252584119 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(40) " "Verilog HDL Instantiation warning at main.v(40): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 40 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252584119 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(41) " "Verilog HDL Instantiation warning at main.v(41): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 41 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252584119 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(42) " "Verilog HDL Instantiation warning at main.v(42): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 42 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252584119 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(43) " "Verilog HDL Instantiation warning at main.v(43): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 43 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252584119 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(44) " "Verilog HDL Instantiation warning at main.v(44): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 44 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252584119 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(45) " "Verilog HDL Instantiation warning at main.v(45): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 45 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733252584119 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733252584152 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 main.v(9) " "Verilog HDL warning at main.v(9): actual bit length 32 differs from formal bit length 1" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 9 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1733252584152 "|main"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 main.v(10) " "Verilog HDL warning at main.v(10): actual bit length 32 differs from formal bit length 1" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 10 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1733252584152 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivisorFrequencia DivisorFrequencia:comb_10 " "Elaborating entity \"DivisorFrequencia\" for hierarchy \"DivisorFrequencia:comb_10\"" {  } { { "main.v" "comb_10" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flip_Flop_T DivisorFrequencia:comb_10\|Flip_Flop_T:comb_3 " "Elaborating entity \"Flip_Flop_T\" for hierarchy \"DivisorFrequencia:comb_10\|Flip_Flop_T:comb_3\"" {  } { { "DivisorFrequencia.v" "comb_3" { Text "/home/aluno/Documentos/PBL-Elevador/DivisorFrequencia.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncing debouncing:a " "Elaborating entity \"debouncing\" for hierarchy \"debouncing:a\"" {  } { { "main.v" "a" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flip_Flop_D debouncing:a\|Flip_Flop_D:comb_5 " "Elaborating entity \"Flip_Flop_D\" for hierarchy \"debouncing:a\|Flip_Flop_D:comb_5\"" {  } { { "debouncing.v" "comb_5" { Text "/home/aluno/Documentos/PBL-Elevador/debouncing.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ma_Es Ma_Es:comb_11 " "Elaborating entity \"Ma_Es\" for hierarchy \"Ma_Es:comb_11\"" {  } { { "main.v" "comb_11" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584158 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "and6 0 Ma_Es.v(36) " "Net \"and6\" at Ma_Es.v(36) has no driver or initial value, using a default initial value '0'" {  } { { "Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 36 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1733252584158 "|main|Ma_Es:comb_11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ma_Es_CE Ma_Es_CE:comb_12 " "Elaborating entity \"Ma_Es_CE\" for hierarchy \"Ma_Es_CE:comb_12\"" {  } { { "main.v" "comb_12" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584158 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "notPA 0 Ma_Es_CE.v(21) " "Net \"notPA\" at Ma_Es_CE.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "Ma_Es_CE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es_CE.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1733252584159 "|Ma_Es_CE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Novas_Saidas_ELE Novas_Saidas_ELE:comb_13 " "Elaborating entity \"Novas_Saidas_ELE\" for hierarchy \"Novas_Saidas_ELE:comb_13\"" {  } { { "main.v" "comb_13" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Barra_e_Matriz_Leds Barra_e_Matriz_Leds:comb_14 " "Elaborating entity \"Barra_e_Matriz_Leds\" for hierarchy \"Barra_e_Matriz_Leds:comb_14\"" {  } { { "main.v" "comb_14" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584159 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Barra_e_Matriz_Leds.v(11) " "Verilog HDL warning at Barra_e_Matriz_Leds.v(11): actual bit length 32 differs from formal bit length 1" {  } { { "Barra_e_Matriz_Leds.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Barra_e_Matriz_Leds.v" 11 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1733252584160 "|main|Barra_e_Matriz_Leds:comb_14"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Barra_e_Matriz_Leds.v(13) " "Verilog HDL warning at Barra_e_Matriz_Leds.v(13): actual bit length 32 differs from formal bit length 1" {  } { { "Barra_e_Matriz_Leds.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Barra_e_Matriz_Leds.v" 13 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1733252584160 "|main|Barra_e_Matriz_Leds:comb_14"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Barra_e_Matriz_Leds.v(27) " "Verilog HDL warning at Barra_e_Matriz_Leds.v(27): actual bit length 32 differs from formal bit length 1" {  } { { "Barra_e_Matriz_Leds.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Barra_e_Matriz_Leds.v" 27 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1733252584160 "|main|Barra_e_Matriz_Leds:comb_14"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Barra_e_Matriz_Leds.v(29) " "Verilog HDL warning at Barra_e_Matriz_Leds.v(29): actual bit length 32 differs from formal bit length 1" {  } { { "Barra_e_Matriz_Leds.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Barra_e_Matriz_Leds.v" 29 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1733252584160 "|main|Barra_e_Matriz_Leds:comb_14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_Ma_Es Display_Ma_Es:comb_15 " "Elaborating entity \"Display_Ma_Es\" for hierarchy \"Display_Ma_Es:comb_15\"" {  } { { "main.v" "comb_15" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584162 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Display_Ma_Es.v(14) " "Verilog HDL warning at Display_Ma_Es.v(14): actual bit length 32 differs from formal bit length 1" {  } { { "Display_Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Display_Ma_Es.v" 14 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1733252584163 "|main|Display_Ma_Es:comb_15"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Display_Ma_Es.v(32) " "Verilog HDL warning at Display_Ma_Es.v(32): actual bit length 32 differs from formal bit length 1" {  } { { "Display_Ma_Es.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Display_Ma_Es.v" 32 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1733252584163 "|main|Display_Ma_Es:comb_15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_Ma_Es_CE Display_Ma_Es_CE:comb_16 " "Elaborating entity \"Display_Ma_Es_CE\" for hierarchy \"Display_Ma_Es_CE:comb_16\"" {  } { { "main.v" "comb_16" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584163 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Display_Ma_Es_CE.v(13) " "Verilog HDL warning at Display_Ma_Es_CE.v(13): actual bit length 32 differs from formal bit length 1" {  } { { "Display_Ma_Es_CE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Display_Ma_Es_CE.v" 13 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1733252584163 "|main|Display_Ma_Es_CE:comb_16"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Display_Ma_Es_CE.v(25) " "Verilog HDL warning at Display_Ma_Es_CE.v(25): actual bit length 32 differs from formal bit length 1" {  } { { "Display_Ma_Es_CE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Display_Ma_Es_CE.v" 25 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1733252584163 "|main|Display_Ma_Es_CE:comb_16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux Mux:comb_17 " "Elaborating entity \"Mux\" for hierarchy \"Mux:comb_17\"" {  } { { "main.v" "comb_17" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733252584163 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ma_Es:comb_11\|reset " "Net \"Ma_Es:comb_11\|reset\" is missing source, defaulting to GND" {  } { { "Ma_Es.v" "reset" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733252584173 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ma_Es:comb_11\|preset " "Net \"Ma_Es:comb_11\|preset\" is missing source, defaulting to GND" {  } { { "Ma_Es.v" "preset" { Text "/home/aluno/Documentos/PBL-Elevador/Ma_Es.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733252584173 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1733252584173 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "debouncing:b\|preset " "Net \"debouncing:b\|preset\" is missing source, defaulting to GND" {  } { { "debouncing.v" "preset" { Text "/home/aluno/Documentos/PBL-Elevador/debouncing.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733252584173 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "debouncing:b\|reset " "Net \"debouncing:b\|reset\" is missing source, defaulting to GND" {  } { { "debouncing.v" "reset" { Text "/home/aluno/Documentos/PBL-Elevador/debouncing.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733252584173 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1733252584173 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "debouncing:a\|preset " "Net \"debouncing:a\|preset\" is missing source, defaulting to GND" {  } { { "debouncing.v" "preset" { Text "/home/aluno/Documentos/PBL-Elevador/debouncing.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733252584173 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "debouncing:a\|reset " "Net \"debouncing:a\|reset\" is missing source, defaulting to GND" {  } { { "debouncing.v" "reset" { Text "/home/aluno/Documentos/PBL-Elevador/debouncing.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733252584173 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1733252584173 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "debouncing:b\|preset " "Net \"debouncing:b\|preset\" is missing source, defaulting to GND" {  } { { "debouncing.v" "preset" { Text "/home/aluno/Documentos/PBL-Elevador/debouncing.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733252584173 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "debouncing:b\|reset " "Net \"debouncing:b\|reset\" is missing source, defaulting to GND" {  } { { "debouncing.v" "reset" { Text "/home/aluno/Documentos/PBL-Elevador/debouncing.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733252584173 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1733252584173 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "debouncing:b\|preset " "Net \"debouncing:b\|preset\" is missing source, defaulting to GND" {  } { { "debouncing.v" "preset" { Text "/home/aluno/Documentos/PBL-Elevador/debouncing.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733252584176 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "debouncing:b\|reset " "Net \"debouncing:b\|reset\" is missing source, defaulting to GND" {  } { { "debouncing.v" "reset" { Text "/home/aluno/Documentos/PBL-Elevador/debouncing.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1733252584176 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1733252584176 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "11 " "Ignored 11 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "11 " "Ignored 11 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1733252584239 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1733252584239 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Novas_Saidas_ELE:comb_13\|WideOr2~0 " "Found clock multiplexer Novas_Saidas_ELE:comb_13\|WideOr2~0" {  } { { "Novas_Saidas_ELE.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/Novas_Saidas_ELE.v" 36 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1733252584285 "|main|Novas_Saidas_ELE:comb_13|WideOr2~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1733252584285 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "31 " "31 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1733252584404 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "B7 GND " "Pin \"B7\" is stuck at GND" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733252584425 "|main|B7"} { "Warning" "WMLS_MLS_STUCK_PIN" "P7 VCC " "Pin \"P7\" is stuck at VCC" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733252584425 "|main|P7"} { "Warning" "WMLS_MLS_STUCK_PIN" "L0 VCC " "Pin \"L0\" is stuck at VCC" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733252584425 "|main|L0"} { "Warning" "WMLS_MLS_STUCK_PIN" "L1 VCC " "Pin \"L1\" is stuck at VCC" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733252584425 "|main|L1"} { "Warning" "WMLS_MLS_STUCK_PIN" "L8 VCC " "Pin \"L8\" is stuck at VCC" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733252584425 "|main|L8"} { "Warning" "WMLS_MLS_STUCK_PIN" "L9 VCC " "Pin \"L9\" is stuck at VCC" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733252584425 "|main|L9"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp2 VCC " "Pin \"Disp2\" is stuck at VCC" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733252584425 "|main|Disp2"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp3 VCC " "Pin \"Disp3\" is stuck at VCC" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733252584425 "|main|Disp3"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1733252584425 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SAt " "No output dependent on input pin \"SAt\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733252584480 "|main|SAt"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SA1 " "No output dependent on input pin \"SA1\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733252584480 "|main|SA1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SA2 " "No output dependent on input pin \"SA2\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733252584480 "|main|SA2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SA3 " "No output dependent on input pin \"SA3\"" {  } { { "main.v" "" { Text "/home/aluno/Documentos/PBL-Elevador/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733252584480 "|main|SA3"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1733252584480 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "105 " "Implemented 105 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733252584481 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733252584481 ""} { "Info" "ICUT_CUT_TM_LCELLS" "67 " "Implemented 67 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733252584481 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733252584481 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 240 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 240 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "340 " "Peak virtual memory: 340 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733252584508 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  3 16:03:04 2024 " "Processing ended: Tue Dec  3 16:03:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733252584508 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733252584508 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733252584508 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733252584508 ""}
