# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab01_22200034_KwakDohyun.srcs/sources_1/new/adder_full.v" \
"../../../../Lab01_22200034_KwakDohyun.srcs/sources_1/new/adder_half.v" \
"../../../../Lab01_22200034_KwakDohyun.srcs/sim_1/new/tb_adder_full.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
