<stg><name>keccak_absorb_Pipeline_VITIS_LOOP_416_5</name>


<trans_list>

<trans id="41" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %reuse_addr_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_addr_reg"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %reuse_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_reg"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %i_36 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_36"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:3 %zext_ln418_1_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %zext_ln418_1

]]></Node>
<StgValue><ssdm name="zext_ln418_1_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:4 %select_ln31_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %select_ln31_2

]]></Node>
<StgValue><ssdm name="select_ln31_2_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:5 %select_ln31_3_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %select_ln31_3

]]></Node>
<StgValue><ssdm name="select_ln31_3_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:6 %tmp_925_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %tmp_925

]]></Node>
<StgValue><ssdm name="tmp_925_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="3">
<![CDATA[
newFuncRoot:7 %zext_ln418_1_cast = zext i3 %zext_ln418_1_read

]]></Node>
<StgValue><ssdm name="zext_ln418_1_cast"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i5 0, i5 %i_36

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i64 0, i64 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln0 = br void %for.inc64

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc64:0 %i = load i5 %i_36

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc64:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc64:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 20, i64 0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc64:3 %icmp_ln416 = icmp_eq  i5 %i, i5 %tmp_925_read

]]></Node>
<StgValue><ssdm name="icmp_ln416"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc64:4 %i_58 = add i5 %i, i5 1

]]></Node>
<StgValue><ssdm name="i_58"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc64:5 %br_ln416 = br i1 %icmp_ln416, void %for.inc64.split, void %for.end66.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln416"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc64.split:2 %add_ln417 = add i5 %i, i5 %zext_ln418_1_cast

]]></Node>
<StgValue><ssdm name="add_ln417"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="5">
<![CDATA[
for.inc64.split:3 %zext_ln417 = zext i5 %add_ln417

]]></Node>
<StgValue><ssdm name="zext_ln417"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64.split:4 %s_addr = getelementptr i64 %s, i64 0, i64 %zext_ln417

]]></Node>
<StgValue><ssdm name="s_addr"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc64.split:6 %reuse_addr_reg_load = load i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="reuse_addr_reg_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="5">
<![CDATA[
for.inc64.split:7 %s_load = load i5 %s_addr

]]></Node>
<StgValue><ssdm name="s_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc64.split:8 %addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln417

]]></Node>
<StgValue><ssdm name="addr_cmp"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc64.split:13 %store_ln417 = store i64 %zext_ln417, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln417"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc64.split:14 %store_ln416 = store i5 %i_58, i5 %i_36

]]></Node>
<StgValue><ssdm name="store_ln416"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0">
<![CDATA[
for.end66.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc64.split:0 %specloopname_ln386 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36

]]></Node>
<StgValue><ssdm name="specloopname_ln386"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
for.inc64.split:1 %r_15_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %select_ln31_3_read, i8 %select_ln31_2_read, i8 %select_ln31_3_read, i8 %select_ln31_2_read, i8 %select_ln31_3_read, i8 %select_ln31_2_read, i8 %select_ln31_3_read, i8 %select_ln31_2_read

]]></Node>
<StgValue><ssdm name="r_15_7"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addr_cmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc64.split:5 %reuse_reg_load = load i64 %reuse_reg

]]></Node>
<StgValue><ssdm name="reuse_reg_load"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="5">
<![CDATA[
for.inc64.split:7 %s_load = load i5 %s_addr

]]></Node>
<StgValue><ssdm name="s_load"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64.split:9 %reuse_select = select i1 %addr_cmp, i64 %reuse_reg_load, i64 %s_load

]]></Node>
<StgValue><ssdm name="reuse_select"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc64.split:10 %xor_ln417 = xor i64 %reuse_select, i64 %r_15_7

]]></Node>
<StgValue><ssdm name="xor_ln417"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc64.split:11 %store_ln417 = store i64 %xor_ln417, i5 %s_addr

]]></Node>
<StgValue><ssdm name="store_ln417"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc64.split:12 %store_ln417 = store i64 %xor_ln417, i64 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln417"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
for.inc64.split:15 %br_ln416 = br void %for.inc64

]]></Node>
<StgValue><ssdm name="br_ln416"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
