/* Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */

(* top =  1  *)
(* src = "dut.sv:2.1-18.10" *)
module genblk_order_top(out1, out2);
  (* src = "dut.sv:3.14-3.18" *)
  output out1;
  wire out1;
  (* src = "dut.sv:4.14-4.18" *)
  output out2;
  wire out2;
  (* src = "dut.sv:11.11-11.12" *)
  wire \outer.foo.foo.x ;
  (* src = "dut.sv:9.10-9.11" *)
  wire \outer.foo.x ;
  assign out1 = 1'h1;
  assign out2 = 1'h1;
  assign \outer.foo.foo.x  = 1'h1;
  assign \outer.foo.x  = 1'h0;
endmodule
