// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
// Date        : Thu Jun 23 19:13:59 2022
// Host        : peppe-pc running 64-bit major release  (build 9200)
// Command     : write_verilog -mode timesim -nolib -sdf_anno true -force -file
//               C:/Users/yoxo/Desktop/Giuseppe/Unical/CdL_LM_Tesi/Classifier_HW/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.sim/sim_1/synth/timing/xsim/TB_incremental_pipe_time_synth.v
// Design      : incremental_pipe
// Purpose     : This verilog netlist is a timing simulation representation of the design and should not be modified or
//               synthesized. Please ensure that this netlist is used with the corresponding SDF file.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps
`define XIL_TIMING

module double_shift_reg
   (\out_Attr_pipe[1] ,
    \out_SV_pipe[1] ,
    rstn,
    enable_transfer,
    \in_Attr_pipe[1] ,
    clk,
    \in_SV_pipe[1] );
  output [7:0]\out_Attr_pipe[1] ;
  output [11:0]\out_SV_pipe[1] ;
  input rstn;
  input enable_transfer;
  input [7:0]\in_Attr_pipe[1] ;
  input clk;
  input [11:0]\in_SV_pipe[1] ;

  wire clk;
  wire enable_transfer;
  wire [7:0]\in_Attr_pipe[1] ;
  wire [11:0]\in_SV_pipe[1] ;
  wire [7:0]\out_Attr_pipe[1] ;
  wire [11:0]\out_SV_pipe[1] ;
  wire rstn;

  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[0][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\in_Attr_pipe[1] [0]),
        .Q(\out_Attr_pipe[1] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[0][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\in_Attr_pipe[1] [1]),
        .Q(\out_Attr_pipe[1] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[0][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\in_Attr_pipe[1] [2]),
        .Q(\out_Attr_pipe[1] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[0][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\in_Attr_pipe[1] [3]),
        .Q(\out_Attr_pipe[1] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[0][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\in_Attr_pipe[1] [4]),
        .Q(\out_Attr_pipe[1] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[0][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\in_Attr_pipe[1] [5]),
        .Q(\out_Attr_pipe[1] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[0][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\in_Attr_pipe[1] [6]),
        .Q(\out_Attr_pipe[1] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[0][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\in_Attr_pipe[1] [7]),
        .Q(\out_Attr_pipe[1] [7]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[0][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\in_SV_pipe[1] [0]),
        .Q(\out_SV_pipe[1] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[0][10] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\in_SV_pipe[1] [10]),
        .Q(\out_SV_pipe[1] [10]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[0][11] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\in_SV_pipe[1] [11]),
        .Q(\out_SV_pipe[1] [11]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[0][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\in_SV_pipe[1] [1]),
        .Q(\out_SV_pipe[1] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[0][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\in_SV_pipe[1] [2]),
        .Q(\out_SV_pipe[1] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[0][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\in_SV_pipe[1] [3]),
        .Q(\out_SV_pipe[1] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[0][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\in_SV_pipe[1] [4]),
        .Q(\out_SV_pipe[1] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[0][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\in_SV_pipe[1] [5]),
        .Q(\out_SV_pipe[1] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[0][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\in_SV_pipe[1] [6]),
        .Q(\out_SV_pipe[1] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[0][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\in_SV_pipe[1] [7]),
        .Q(\out_SV_pipe[1] [7]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[0][8] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\in_SV_pipe[1] [8]),
        .Q(\out_SV_pipe[1] [8]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[0][9] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\in_SV_pipe[1] [9]),
        .Q(\out_SV_pipe[1] [9]),
        .R(rstn));
endmodule

(* ORIG_REF_NAME = "double_shift_reg" *) 
module double_shift_reg__parameterized1
   (\out_Attr_pipe[2] ,
    \out_SV_pipe[2] ,
    rstn,
    enable_transfer,
    \in_Attr_pipe[2] ,
    clk,
    \in_SV_pipe[2] );
  output [7:0]\out_Attr_pipe[2] ;
  output [11:0]\out_SV_pipe[2] ;
  input rstn;
  input enable_transfer;
  input [7:0]\in_Attr_pipe[2] ;
  input clk;
  input [11:0]\in_SV_pipe[2] ;

  wire clk;
  wire enable_transfer;
  wire [7:0]\in_Attr_pipe[2] ;
  wire [11:0]\in_SV_pipe[2] ;
  wire [7:0]\out_Attr_pipe[2] ;
  wire [11:0]\out_SV_pipe[2] ;
  wire rstn;
  wire [7:0]\signA_reg[0] ;
  wire [11:0]\signB_reg[0] ;

  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[0][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\in_Attr_pipe[2] [0]),
        .Q(\signA_reg[0] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[0][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\in_Attr_pipe[2] [1]),
        .Q(\signA_reg[0] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[0][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\in_Attr_pipe[2] [2]),
        .Q(\signA_reg[0] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[0][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\in_Attr_pipe[2] [3]),
        .Q(\signA_reg[0] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[0][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\in_Attr_pipe[2] [4]),
        .Q(\signA_reg[0] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[0][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\in_Attr_pipe[2] [5]),
        .Q(\signA_reg[0] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[0][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\in_Attr_pipe[2] [6]),
        .Q(\signA_reg[0] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[0][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\in_Attr_pipe[2] [7]),
        .Q(\signA_reg[0] [7]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[1][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[0] [0]),
        .Q(\out_Attr_pipe[2] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[1][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[0] [1]),
        .Q(\out_Attr_pipe[2] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[1][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[0] [2]),
        .Q(\out_Attr_pipe[2] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[1][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[0] [3]),
        .Q(\out_Attr_pipe[2] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[1][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[0] [4]),
        .Q(\out_Attr_pipe[2] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[1][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[0] [5]),
        .Q(\out_Attr_pipe[2] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[1][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[0] [6]),
        .Q(\out_Attr_pipe[2] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[1][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[0] [7]),
        .Q(\out_Attr_pipe[2] [7]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[0][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\in_SV_pipe[2] [0]),
        .Q(\signB_reg[0] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[0][10] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\in_SV_pipe[2] [10]),
        .Q(\signB_reg[0] [10]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[0][11] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\in_SV_pipe[2] [11]),
        .Q(\signB_reg[0] [11]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[0][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\in_SV_pipe[2] [1]),
        .Q(\signB_reg[0] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[0][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\in_SV_pipe[2] [2]),
        .Q(\signB_reg[0] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[0][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\in_SV_pipe[2] [3]),
        .Q(\signB_reg[0] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[0][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\in_SV_pipe[2] [4]),
        .Q(\signB_reg[0] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[0][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\in_SV_pipe[2] [5]),
        .Q(\signB_reg[0] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[0][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\in_SV_pipe[2] [6]),
        .Q(\signB_reg[0] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[0][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\in_SV_pipe[2] [7]),
        .Q(\signB_reg[0] [7]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[0][8] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\in_SV_pipe[2] [8]),
        .Q(\signB_reg[0] [8]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[0][9] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\in_SV_pipe[2] [9]),
        .Q(\signB_reg[0] [9]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[1][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[0] [0]),
        .Q(\out_SV_pipe[2] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[1][10] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[0] [10]),
        .Q(\out_SV_pipe[2] [10]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[1][11] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[0] [11]),
        .Q(\out_SV_pipe[2] [11]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[1][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[0] [1]),
        .Q(\out_SV_pipe[2] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[1][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[0] [2]),
        .Q(\out_SV_pipe[2] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[1][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[0] [3]),
        .Q(\out_SV_pipe[2] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[1][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[0] [4]),
        .Q(\out_SV_pipe[2] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[1][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[0] [5]),
        .Q(\out_SV_pipe[2] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[1][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[0] [6]),
        .Q(\out_SV_pipe[2] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[1][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[0] [7]),
        .Q(\out_SV_pipe[2] [7]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[1][8] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[0] [8]),
        .Q(\out_SV_pipe[2] [8]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[1][9] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[0] [9]),
        .Q(\out_SV_pipe[2] [9]),
        .R(rstn));
endmodule

(* ORIG_REF_NAME = "double_shift_reg" *) 
module double_shift_reg__parameterized11
   (\out_Attr_pipe[7] ,
    \out_SV_pipe[7] ,
    enable_transfer,
    \in_Attr_pipe[7] ,
    clk,
    rstn,
    \in_SV_pipe[7] ,
    \signA_reg[6][7]_0 );
  output [7:0]\out_Attr_pipe[7] ;
  output [11:0]\out_SV_pipe[7] ;
  input enable_transfer;
  input [7:0]\in_Attr_pipe[7] ;
  input clk;
  input rstn;
  input [11:0]\in_SV_pipe[7] ;
  input \signA_reg[6][7]_0 ;

  wire clk;
  wire enable_transfer;
  wire gen_double_shift_reg_gate__59_n_0;
  wire gen_double_shift_reg_gate__60_n_0;
  wire gen_double_shift_reg_gate__61_n_0;
  wire gen_double_shift_reg_gate__62_n_0;
  wire gen_double_shift_reg_gate__63_n_0;
  wire gen_double_shift_reg_gate__64_n_0;
  wire gen_double_shift_reg_gate__65_n_0;
  wire gen_double_shift_reg_gate__66_n_0;
  wire gen_double_shift_reg_gate__67_n_0;
  wire gen_double_shift_reg_gate__68_n_0;
  wire gen_double_shift_reg_gate__69_n_0;
  wire gen_double_shift_reg_gate__70_n_0;
  wire gen_double_shift_reg_gate__71_n_0;
  wire gen_double_shift_reg_gate__72_n_0;
  wire gen_double_shift_reg_gate__73_n_0;
  wire gen_double_shift_reg_gate__74_n_0;
  wire gen_double_shift_reg_gate__75_n_0;
  wire gen_double_shift_reg_gate__76_n_0;
  wire gen_double_shift_reg_gate__77_n_0;
  wire gen_double_shift_reg_gate__78_n_0;
  wire [7:0]\in_Attr_pipe[7] ;
  wire [11:0]\in_SV_pipe[7] ;
  wire [7:0]\out_Attr_pipe[7] ;
  wire [11:0]\out_SV_pipe[7] ;
  wire rstn;
  wire \signA_reg[4][0]_srl5___gen_double_shift_reg_r_3_n_0 ;
  wire \signA_reg[4][1]_srl5___gen_double_shift_reg_r_3_n_0 ;
  wire \signA_reg[4][2]_srl5___gen_double_shift_reg_r_3_n_0 ;
  wire \signA_reg[4][3]_srl5___gen_double_shift_reg_r_3_n_0 ;
  wire \signA_reg[4][4]_srl5___gen_double_shift_reg_r_3_n_0 ;
  wire \signA_reg[4][5]_srl5___gen_double_shift_reg_r_3_n_0 ;
  wire \signA_reg[4][6]_srl5___gen_double_shift_reg_r_3_n_0 ;
  wire \signA_reg[4][7]_srl5___gen_double_shift_reg_r_3_n_0 ;
  wire \signA_reg[5][0]_gen_double_shift_reg_r_4_n_0 ;
  wire \signA_reg[5][1]_gen_double_shift_reg_r_4_n_0 ;
  wire \signA_reg[5][2]_gen_double_shift_reg_r_4_n_0 ;
  wire \signA_reg[5][3]_gen_double_shift_reg_r_4_n_0 ;
  wire \signA_reg[5][4]_gen_double_shift_reg_r_4_n_0 ;
  wire \signA_reg[5][5]_gen_double_shift_reg_r_4_n_0 ;
  wire \signA_reg[5][6]_gen_double_shift_reg_r_4_n_0 ;
  wire \signA_reg[5][7]_gen_double_shift_reg_r_4_n_0 ;
  wire \signA_reg[6][7]_0 ;
  wire \signB_reg[4][0]_srl5___gen_double_shift_reg_r_3_n_0 ;
  wire \signB_reg[4][10]_srl5___gen_double_shift_reg_r_3_n_0 ;
  wire \signB_reg[4][11]_srl5___gen_double_shift_reg_r_3_n_0 ;
  wire \signB_reg[4][1]_srl5___gen_double_shift_reg_r_3_n_0 ;
  wire \signB_reg[4][2]_srl5___gen_double_shift_reg_r_3_n_0 ;
  wire \signB_reg[4][3]_srl5___gen_double_shift_reg_r_3_n_0 ;
  wire \signB_reg[4][4]_srl5___gen_double_shift_reg_r_3_n_0 ;
  wire \signB_reg[4][5]_srl5___gen_double_shift_reg_r_3_n_0 ;
  wire \signB_reg[4][6]_srl5___gen_double_shift_reg_r_3_n_0 ;
  wire \signB_reg[4][7]_srl5___gen_double_shift_reg_r_3_n_0 ;
  wire \signB_reg[4][8]_srl5___gen_double_shift_reg_r_3_n_0 ;
  wire \signB_reg[4][9]_srl5___gen_double_shift_reg_r_3_n_0 ;
  wire \signB_reg[5][0]_gen_double_shift_reg_r_4_n_0 ;
  wire \signB_reg[5][10]_gen_double_shift_reg_r_4_n_0 ;
  wire \signB_reg[5][11]_gen_double_shift_reg_r_4_n_0 ;
  wire \signB_reg[5][1]_gen_double_shift_reg_r_4_n_0 ;
  wire \signB_reg[5][2]_gen_double_shift_reg_r_4_n_0 ;
  wire \signB_reg[5][3]_gen_double_shift_reg_r_4_n_0 ;
  wire \signB_reg[5][4]_gen_double_shift_reg_r_4_n_0 ;
  wire \signB_reg[5][5]_gen_double_shift_reg_r_4_n_0 ;
  wire \signB_reg[5][6]_gen_double_shift_reg_r_4_n_0 ;
  wire \signB_reg[5][7]_gen_double_shift_reg_r_4_n_0 ;
  wire \signB_reg[5][8]_gen_double_shift_reg_r_4_n_0 ;
  wire \signB_reg[5][9]_gen_double_shift_reg_r_4_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__59
       (.I0(\signA_reg[5][7]_gen_double_shift_reg_r_4_n_0 ),
        .I1(\signA_reg[6][7]_0 ),
        .O(gen_double_shift_reg_gate__59_n_0));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__60
       (.I0(\signA_reg[5][6]_gen_double_shift_reg_r_4_n_0 ),
        .I1(\signA_reg[6][7]_0 ),
        .O(gen_double_shift_reg_gate__60_n_0));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__61
       (.I0(\signA_reg[5][5]_gen_double_shift_reg_r_4_n_0 ),
        .I1(\signA_reg[6][7]_0 ),
        .O(gen_double_shift_reg_gate__61_n_0));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__62
       (.I0(\signA_reg[5][4]_gen_double_shift_reg_r_4_n_0 ),
        .I1(\signA_reg[6][7]_0 ),
        .O(gen_double_shift_reg_gate__62_n_0));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__63
       (.I0(\signA_reg[5][3]_gen_double_shift_reg_r_4_n_0 ),
        .I1(\signA_reg[6][7]_0 ),
        .O(gen_double_shift_reg_gate__63_n_0));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__64
       (.I0(\signA_reg[5][2]_gen_double_shift_reg_r_4_n_0 ),
        .I1(\signA_reg[6][7]_0 ),
        .O(gen_double_shift_reg_gate__64_n_0));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__65
       (.I0(\signA_reg[5][1]_gen_double_shift_reg_r_4_n_0 ),
        .I1(\signA_reg[6][7]_0 ),
        .O(gen_double_shift_reg_gate__65_n_0));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__66
       (.I0(\signA_reg[5][0]_gen_double_shift_reg_r_4_n_0 ),
        .I1(\signA_reg[6][7]_0 ),
        .O(gen_double_shift_reg_gate__66_n_0));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__67
       (.I0(\signB_reg[5][11]_gen_double_shift_reg_r_4_n_0 ),
        .I1(\signA_reg[6][7]_0 ),
        .O(gen_double_shift_reg_gate__67_n_0));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__68
       (.I0(\signB_reg[5][10]_gen_double_shift_reg_r_4_n_0 ),
        .I1(\signA_reg[6][7]_0 ),
        .O(gen_double_shift_reg_gate__68_n_0));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__69
       (.I0(\signB_reg[5][9]_gen_double_shift_reg_r_4_n_0 ),
        .I1(\signA_reg[6][7]_0 ),
        .O(gen_double_shift_reg_gate__69_n_0));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__70
       (.I0(\signB_reg[5][8]_gen_double_shift_reg_r_4_n_0 ),
        .I1(\signA_reg[6][7]_0 ),
        .O(gen_double_shift_reg_gate__70_n_0));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__71
       (.I0(\signB_reg[5][7]_gen_double_shift_reg_r_4_n_0 ),
        .I1(\signA_reg[6][7]_0 ),
        .O(gen_double_shift_reg_gate__71_n_0));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__72
       (.I0(\signB_reg[5][6]_gen_double_shift_reg_r_4_n_0 ),
        .I1(\signA_reg[6][7]_0 ),
        .O(gen_double_shift_reg_gate__72_n_0));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__73
       (.I0(\signB_reg[5][5]_gen_double_shift_reg_r_4_n_0 ),
        .I1(\signA_reg[6][7]_0 ),
        .O(gen_double_shift_reg_gate__73_n_0));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__74
       (.I0(\signB_reg[5][4]_gen_double_shift_reg_r_4_n_0 ),
        .I1(\signA_reg[6][7]_0 ),
        .O(gen_double_shift_reg_gate__74_n_0));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__75
       (.I0(\signB_reg[5][3]_gen_double_shift_reg_r_4_n_0 ),
        .I1(\signA_reg[6][7]_0 ),
        .O(gen_double_shift_reg_gate__75_n_0));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__76
       (.I0(\signB_reg[5][2]_gen_double_shift_reg_r_4_n_0 ),
        .I1(\signA_reg[6][7]_0 ),
        .O(gen_double_shift_reg_gate__76_n_0));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__77
       (.I0(\signB_reg[5][1]_gen_double_shift_reg_r_4_n_0 ),
        .I1(\signA_reg[6][7]_0 ),
        .O(gen_double_shift_reg_gate__77_n_0));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__78
       (.I0(\signB_reg[5][0]_gen_double_shift_reg_r_4_n_0 ),
        .I1(\signA_reg[6][7]_0 ),
        .O(gen_double_shift_reg_gate__78_n_0));
  (* srl_bus_name = "\gen_double_shift_reg[7].double_shift_reg_pm/signA_reg[4] " *) 
  (* srl_name = "\gen_double_shift_reg[7].double_shift_reg_pm/signA_reg[4][0]_srl5___gen_double_shift_reg_r_3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[4][0]_srl5___gen_double_shift_reg_r_3 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[7] [0]),
        .Q(\signA_reg[4][0]_srl5___gen_double_shift_reg_r_3_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[7].double_shift_reg_pm/signA_reg[4] " *) 
  (* srl_name = "\gen_double_shift_reg[7].double_shift_reg_pm/signA_reg[4][1]_srl5___gen_double_shift_reg_r_3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[4][1]_srl5___gen_double_shift_reg_r_3 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[7] [1]),
        .Q(\signA_reg[4][1]_srl5___gen_double_shift_reg_r_3_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[7].double_shift_reg_pm/signA_reg[4] " *) 
  (* srl_name = "\gen_double_shift_reg[7].double_shift_reg_pm/signA_reg[4][2]_srl5___gen_double_shift_reg_r_3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[4][2]_srl5___gen_double_shift_reg_r_3 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[7] [2]),
        .Q(\signA_reg[4][2]_srl5___gen_double_shift_reg_r_3_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[7].double_shift_reg_pm/signA_reg[4] " *) 
  (* srl_name = "\gen_double_shift_reg[7].double_shift_reg_pm/signA_reg[4][3]_srl5___gen_double_shift_reg_r_3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[4][3]_srl5___gen_double_shift_reg_r_3 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[7] [3]),
        .Q(\signA_reg[4][3]_srl5___gen_double_shift_reg_r_3_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[7].double_shift_reg_pm/signA_reg[4] " *) 
  (* srl_name = "\gen_double_shift_reg[7].double_shift_reg_pm/signA_reg[4][4]_srl5___gen_double_shift_reg_r_3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[4][4]_srl5___gen_double_shift_reg_r_3 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[7] [4]),
        .Q(\signA_reg[4][4]_srl5___gen_double_shift_reg_r_3_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[7].double_shift_reg_pm/signA_reg[4] " *) 
  (* srl_name = "\gen_double_shift_reg[7].double_shift_reg_pm/signA_reg[4][5]_srl5___gen_double_shift_reg_r_3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[4][5]_srl5___gen_double_shift_reg_r_3 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[7] [5]),
        .Q(\signA_reg[4][5]_srl5___gen_double_shift_reg_r_3_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[7].double_shift_reg_pm/signA_reg[4] " *) 
  (* srl_name = "\gen_double_shift_reg[7].double_shift_reg_pm/signA_reg[4][6]_srl5___gen_double_shift_reg_r_3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[4][6]_srl5___gen_double_shift_reg_r_3 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[7] [6]),
        .Q(\signA_reg[4][6]_srl5___gen_double_shift_reg_r_3_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[7].double_shift_reg_pm/signA_reg[4] " *) 
  (* srl_name = "\gen_double_shift_reg[7].double_shift_reg_pm/signA_reg[4][7]_srl5___gen_double_shift_reg_r_3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[4][7]_srl5___gen_double_shift_reg_r_3 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[7] [7]),
        .Q(\signA_reg[4][7]_srl5___gen_double_shift_reg_r_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[5][0]_gen_double_shift_reg_r_4 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[4][0]_srl5___gen_double_shift_reg_r_3_n_0 ),
        .Q(\signA_reg[5][0]_gen_double_shift_reg_r_4_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[5][1]_gen_double_shift_reg_r_4 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[4][1]_srl5___gen_double_shift_reg_r_3_n_0 ),
        .Q(\signA_reg[5][1]_gen_double_shift_reg_r_4_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[5][2]_gen_double_shift_reg_r_4 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[4][2]_srl5___gen_double_shift_reg_r_3_n_0 ),
        .Q(\signA_reg[5][2]_gen_double_shift_reg_r_4_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[5][3]_gen_double_shift_reg_r_4 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[4][3]_srl5___gen_double_shift_reg_r_3_n_0 ),
        .Q(\signA_reg[5][3]_gen_double_shift_reg_r_4_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[5][4]_gen_double_shift_reg_r_4 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[4][4]_srl5___gen_double_shift_reg_r_3_n_0 ),
        .Q(\signA_reg[5][4]_gen_double_shift_reg_r_4_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[5][5]_gen_double_shift_reg_r_4 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[4][5]_srl5___gen_double_shift_reg_r_3_n_0 ),
        .Q(\signA_reg[5][5]_gen_double_shift_reg_r_4_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[5][6]_gen_double_shift_reg_r_4 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[4][6]_srl5___gen_double_shift_reg_r_3_n_0 ),
        .Q(\signA_reg[5][6]_gen_double_shift_reg_r_4_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[5][7]_gen_double_shift_reg_r_4 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[4][7]_srl5___gen_double_shift_reg_r_3_n_0 ),
        .Q(\signA_reg[5][7]_gen_double_shift_reg_r_4_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[6][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__66_n_0),
        .Q(\out_Attr_pipe[7] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[6][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__65_n_0),
        .Q(\out_Attr_pipe[7] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[6][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__64_n_0),
        .Q(\out_Attr_pipe[7] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[6][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__63_n_0),
        .Q(\out_Attr_pipe[7] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[6][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__62_n_0),
        .Q(\out_Attr_pipe[7] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[6][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__61_n_0),
        .Q(\out_Attr_pipe[7] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[6][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__60_n_0),
        .Q(\out_Attr_pipe[7] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[6][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__59_n_0),
        .Q(\out_Attr_pipe[7] [7]),
        .R(rstn));
  (* srl_bus_name = "\gen_double_shift_reg[7].double_shift_reg_pm/signB_reg[4] " *) 
  (* srl_name = "\gen_double_shift_reg[7].double_shift_reg_pm/signB_reg[4][0]_srl5___gen_double_shift_reg_r_3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[4][0]_srl5___gen_double_shift_reg_r_3 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[7] [0]),
        .Q(\signB_reg[4][0]_srl5___gen_double_shift_reg_r_3_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[7].double_shift_reg_pm/signB_reg[4] " *) 
  (* srl_name = "\gen_double_shift_reg[7].double_shift_reg_pm/signB_reg[4][10]_srl5___gen_double_shift_reg_r_3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[4][10]_srl5___gen_double_shift_reg_r_3 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[7] [10]),
        .Q(\signB_reg[4][10]_srl5___gen_double_shift_reg_r_3_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[7].double_shift_reg_pm/signB_reg[4] " *) 
  (* srl_name = "\gen_double_shift_reg[7].double_shift_reg_pm/signB_reg[4][11]_srl5___gen_double_shift_reg_r_3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[4][11]_srl5___gen_double_shift_reg_r_3 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[7] [11]),
        .Q(\signB_reg[4][11]_srl5___gen_double_shift_reg_r_3_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[7].double_shift_reg_pm/signB_reg[4] " *) 
  (* srl_name = "\gen_double_shift_reg[7].double_shift_reg_pm/signB_reg[4][1]_srl5___gen_double_shift_reg_r_3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[4][1]_srl5___gen_double_shift_reg_r_3 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[7] [1]),
        .Q(\signB_reg[4][1]_srl5___gen_double_shift_reg_r_3_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[7].double_shift_reg_pm/signB_reg[4] " *) 
  (* srl_name = "\gen_double_shift_reg[7].double_shift_reg_pm/signB_reg[4][2]_srl5___gen_double_shift_reg_r_3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[4][2]_srl5___gen_double_shift_reg_r_3 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[7] [2]),
        .Q(\signB_reg[4][2]_srl5___gen_double_shift_reg_r_3_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[7].double_shift_reg_pm/signB_reg[4] " *) 
  (* srl_name = "\gen_double_shift_reg[7].double_shift_reg_pm/signB_reg[4][3]_srl5___gen_double_shift_reg_r_3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[4][3]_srl5___gen_double_shift_reg_r_3 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[7] [3]),
        .Q(\signB_reg[4][3]_srl5___gen_double_shift_reg_r_3_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[7].double_shift_reg_pm/signB_reg[4] " *) 
  (* srl_name = "\gen_double_shift_reg[7].double_shift_reg_pm/signB_reg[4][4]_srl5___gen_double_shift_reg_r_3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[4][4]_srl5___gen_double_shift_reg_r_3 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[7] [4]),
        .Q(\signB_reg[4][4]_srl5___gen_double_shift_reg_r_3_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[7].double_shift_reg_pm/signB_reg[4] " *) 
  (* srl_name = "\gen_double_shift_reg[7].double_shift_reg_pm/signB_reg[4][5]_srl5___gen_double_shift_reg_r_3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[4][5]_srl5___gen_double_shift_reg_r_3 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[7] [5]),
        .Q(\signB_reg[4][5]_srl5___gen_double_shift_reg_r_3_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[7].double_shift_reg_pm/signB_reg[4] " *) 
  (* srl_name = "\gen_double_shift_reg[7].double_shift_reg_pm/signB_reg[4][6]_srl5___gen_double_shift_reg_r_3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[4][6]_srl5___gen_double_shift_reg_r_3 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[7] [6]),
        .Q(\signB_reg[4][6]_srl5___gen_double_shift_reg_r_3_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[7].double_shift_reg_pm/signB_reg[4] " *) 
  (* srl_name = "\gen_double_shift_reg[7].double_shift_reg_pm/signB_reg[4][7]_srl5___gen_double_shift_reg_r_3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[4][7]_srl5___gen_double_shift_reg_r_3 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[7] [7]),
        .Q(\signB_reg[4][7]_srl5___gen_double_shift_reg_r_3_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[7].double_shift_reg_pm/signB_reg[4] " *) 
  (* srl_name = "\gen_double_shift_reg[7].double_shift_reg_pm/signB_reg[4][8]_srl5___gen_double_shift_reg_r_3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[4][8]_srl5___gen_double_shift_reg_r_3 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[7] [8]),
        .Q(\signB_reg[4][8]_srl5___gen_double_shift_reg_r_3_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[7].double_shift_reg_pm/signB_reg[4] " *) 
  (* srl_name = "\gen_double_shift_reg[7].double_shift_reg_pm/signB_reg[4][9]_srl5___gen_double_shift_reg_r_3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[4][9]_srl5___gen_double_shift_reg_r_3 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[7] [9]),
        .Q(\signB_reg[4][9]_srl5___gen_double_shift_reg_r_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[5][0]_gen_double_shift_reg_r_4 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[4][0]_srl5___gen_double_shift_reg_r_3_n_0 ),
        .Q(\signB_reg[5][0]_gen_double_shift_reg_r_4_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[5][10]_gen_double_shift_reg_r_4 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[4][10]_srl5___gen_double_shift_reg_r_3_n_0 ),
        .Q(\signB_reg[5][10]_gen_double_shift_reg_r_4_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[5][11]_gen_double_shift_reg_r_4 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[4][11]_srl5___gen_double_shift_reg_r_3_n_0 ),
        .Q(\signB_reg[5][11]_gen_double_shift_reg_r_4_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[5][1]_gen_double_shift_reg_r_4 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[4][1]_srl5___gen_double_shift_reg_r_3_n_0 ),
        .Q(\signB_reg[5][1]_gen_double_shift_reg_r_4_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[5][2]_gen_double_shift_reg_r_4 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[4][2]_srl5___gen_double_shift_reg_r_3_n_0 ),
        .Q(\signB_reg[5][2]_gen_double_shift_reg_r_4_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[5][3]_gen_double_shift_reg_r_4 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[4][3]_srl5___gen_double_shift_reg_r_3_n_0 ),
        .Q(\signB_reg[5][3]_gen_double_shift_reg_r_4_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[5][4]_gen_double_shift_reg_r_4 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[4][4]_srl5___gen_double_shift_reg_r_3_n_0 ),
        .Q(\signB_reg[5][4]_gen_double_shift_reg_r_4_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[5][5]_gen_double_shift_reg_r_4 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[4][5]_srl5___gen_double_shift_reg_r_3_n_0 ),
        .Q(\signB_reg[5][5]_gen_double_shift_reg_r_4_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[5][6]_gen_double_shift_reg_r_4 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[4][6]_srl5___gen_double_shift_reg_r_3_n_0 ),
        .Q(\signB_reg[5][6]_gen_double_shift_reg_r_4_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[5][7]_gen_double_shift_reg_r_4 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[4][7]_srl5___gen_double_shift_reg_r_3_n_0 ),
        .Q(\signB_reg[5][7]_gen_double_shift_reg_r_4_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[5][8]_gen_double_shift_reg_r_4 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[4][8]_srl5___gen_double_shift_reg_r_3_n_0 ),
        .Q(\signB_reg[5][8]_gen_double_shift_reg_r_4_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[5][9]_gen_double_shift_reg_r_4 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[4][9]_srl5___gen_double_shift_reg_r_3_n_0 ),
        .Q(\signB_reg[5][9]_gen_double_shift_reg_r_4_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[6][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__78_n_0),
        .Q(\out_SV_pipe[7] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[6][10] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__68_n_0),
        .Q(\out_SV_pipe[7] [10]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[6][11] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__67_n_0),
        .Q(\out_SV_pipe[7] [11]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[6][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__77_n_0),
        .Q(\out_SV_pipe[7] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[6][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__76_n_0),
        .Q(\out_SV_pipe[7] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[6][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__75_n_0),
        .Q(\out_SV_pipe[7] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[6][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__74_n_0),
        .Q(\out_SV_pipe[7] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[6][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__73_n_0),
        .Q(\out_SV_pipe[7] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[6][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__72_n_0),
        .Q(\out_SV_pipe[7] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[6][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__71_n_0),
        .Q(\out_SV_pipe[7] [7]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[6][8] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__70_n_0),
        .Q(\out_SV_pipe[7] [8]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[6][9] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__69_n_0),
        .Q(\out_SV_pipe[7] [9]),
        .R(rstn));
endmodule

(* ORIG_REF_NAME = "double_shift_reg" *) 
module double_shift_reg__parameterized13
   (\out_Attr_pipe[8] ,
    \out_SV_pipe[8] ,
    enable_transfer,
    \in_Attr_pipe[8] ,
    clk,
    rstn,
    \in_SV_pipe[8] ,
    \signA_reg[7][7]_0 );
  output [7:0]\out_Attr_pipe[8] ;
  output [11:0]\out_SV_pipe[8] ;
  input enable_transfer;
  input [7:0]\in_Attr_pipe[8] ;
  input clk;
  input rstn;
  input [11:0]\in_SV_pipe[8] ;
  input \signA_reg[7][7]_0 ;

  wire clk;
  wire enable_transfer;
  wire gen_double_shift_reg_gate__79_n_0;
  wire gen_double_shift_reg_gate__80_n_0;
  wire gen_double_shift_reg_gate__81_n_0;
  wire gen_double_shift_reg_gate__82_n_0;
  wire gen_double_shift_reg_gate__83_n_0;
  wire gen_double_shift_reg_gate__84_n_0;
  wire gen_double_shift_reg_gate__85_n_0;
  wire gen_double_shift_reg_gate__86_n_0;
  wire gen_double_shift_reg_gate__87_n_0;
  wire gen_double_shift_reg_gate__88_n_0;
  wire gen_double_shift_reg_gate__89_n_0;
  wire gen_double_shift_reg_gate__90_n_0;
  wire gen_double_shift_reg_gate__91_n_0;
  wire gen_double_shift_reg_gate__92_n_0;
  wire gen_double_shift_reg_gate__93_n_0;
  wire gen_double_shift_reg_gate__94_n_0;
  wire gen_double_shift_reg_gate__95_n_0;
  wire gen_double_shift_reg_gate__96_n_0;
  wire gen_double_shift_reg_gate__97_n_0;
  wire gen_double_shift_reg_gate__98_n_0;
  wire [7:0]\in_Attr_pipe[8] ;
  wire [11:0]\in_SV_pipe[8] ;
  wire [7:0]\out_Attr_pipe[8] ;
  wire [11:0]\out_SV_pipe[8] ;
  wire rstn;
  wire \signA_reg[5][0]_srl6___gen_double_shift_reg_r_4_n_0 ;
  wire \signA_reg[5][1]_srl6___gen_double_shift_reg_r_4_n_0 ;
  wire \signA_reg[5][2]_srl6___gen_double_shift_reg_r_4_n_0 ;
  wire \signA_reg[5][3]_srl6___gen_double_shift_reg_r_4_n_0 ;
  wire \signA_reg[5][4]_srl6___gen_double_shift_reg_r_4_n_0 ;
  wire \signA_reg[5][5]_srl6___gen_double_shift_reg_r_4_n_0 ;
  wire \signA_reg[5][6]_srl6___gen_double_shift_reg_r_4_n_0 ;
  wire \signA_reg[5][7]_srl6___gen_double_shift_reg_r_4_n_0 ;
  wire \signA_reg[6][0]_gen_double_shift_reg_r_5_n_0 ;
  wire \signA_reg[6][1]_gen_double_shift_reg_r_5_n_0 ;
  wire \signA_reg[6][2]_gen_double_shift_reg_r_5_n_0 ;
  wire \signA_reg[6][3]_gen_double_shift_reg_r_5_n_0 ;
  wire \signA_reg[6][4]_gen_double_shift_reg_r_5_n_0 ;
  wire \signA_reg[6][5]_gen_double_shift_reg_r_5_n_0 ;
  wire \signA_reg[6][6]_gen_double_shift_reg_r_5_n_0 ;
  wire \signA_reg[6][7]_gen_double_shift_reg_r_5_n_0 ;
  wire \signA_reg[7][7]_0 ;
  wire \signB_reg[5][0]_srl6___gen_double_shift_reg_r_4_n_0 ;
  wire \signB_reg[5][10]_srl6___gen_double_shift_reg_r_4_n_0 ;
  wire \signB_reg[5][11]_srl6___gen_double_shift_reg_r_4_n_0 ;
  wire \signB_reg[5][1]_srl6___gen_double_shift_reg_r_4_n_0 ;
  wire \signB_reg[5][2]_srl6___gen_double_shift_reg_r_4_n_0 ;
  wire \signB_reg[5][3]_srl6___gen_double_shift_reg_r_4_n_0 ;
  wire \signB_reg[5][4]_srl6___gen_double_shift_reg_r_4_n_0 ;
  wire \signB_reg[5][5]_srl6___gen_double_shift_reg_r_4_n_0 ;
  wire \signB_reg[5][6]_srl6___gen_double_shift_reg_r_4_n_0 ;
  wire \signB_reg[5][7]_srl6___gen_double_shift_reg_r_4_n_0 ;
  wire \signB_reg[5][8]_srl6___gen_double_shift_reg_r_4_n_0 ;
  wire \signB_reg[5][9]_srl6___gen_double_shift_reg_r_4_n_0 ;
  wire \signB_reg[6][0]_gen_double_shift_reg_r_5_n_0 ;
  wire \signB_reg[6][10]_gen_double_shift_reg_r_5_n_0 ;
  wire \signB_reg[6][11]_gen_double_shift_reg_r_5_n_0 ;
  wire \signB_reg[6][1]_gen_double_shift_reg_r_5_n_0 ;
  wire \signB_reg[6][2]_gen_double_shift_reg_r_5_n_0 ;
  wire \signB_reg[6][3]_gen_double_shift_reg_r_5_n_0 ;
  wire \signB_reg[6][4]_gen_double_shift_reg_r_5_n_0 ;
  wire \signB_reg[6][5]_gen_double_shift_reg_r_5_n_0 ;
  wire \signB_reg[6][6]_gen_double_shift_reg_r_5_n_0 ;
  wire \signB_reg[6][7]_gen_double_shift_reg_r_5_n_0 ;
  wire \signB_reg[6][8]_gen_double_shift_reg_r_5_n_0 ;
  wire \signB_reg[6][9]_gen_double_shift_reg_r_5_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__79
       (.I0(\signA_reg[6][7]_gen_double_shift_reg_r_5_n_0 ),
        .I1(\signA_reg[7][7]_0 ),
        .O(gen_double_shift_reg_gate__79_n_0));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__80
       (.I0(\signA_reg[6][6]_gen_double_shift_reg_r_5_n_0 ),
        .I1(\signA_reg[7][7]_0 ),
        .O(gen_double_shift_reg_gate__80_n_0));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__81
       (.I0(\signA_reg[6][5]_gen_double_shift_reg_r_5_n_0 ),
        .I1(\signA_reg[7][7]_0 ),
        .O(gen_double_shift_reg_gate__81_n_0));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__82
       (.I0(\signA_reg[6][4]_gen_double_shift_reg_r_5_n_0 ),
        .I1(\signA_reg[7][7]_0 ),
        .O(gen_double_shift_reg_gate__82_n_0));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__83
       (.I0(\signA_reg[6][3]_gen_double_shift_reg_r_5_n_0 ),
        .I1(\signA_reg[7][7]_0 ),
        .O(gen_double_shift_reg_gate__83_n_0));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__84
       (.I0(\signA_reg[6][2]_gen_double_shift_reg_r_5_n_0 ),
        .I1(\signA_reg[7][7]_0 ),
        .O(gen_double_shift_reg_gate__84_n_0));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__85
       (.I0(\signA_reg[6][1]_gen_double_shift_reg_r_5_n_0 ),
        .I1(\signA_reg[7][7]_0 ),
        .O(gen_double_shift_reg_gate__85_n_0));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__86
       (.I0(\signA_reg[6][0]_gen_double_shift_reg_r_5_n_0 ),
        .I1(\signA_reg[7][7]_0 ),
        .O(gen_double_shift_reg_gate__86_n_0));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__87
       (.I0(\signB_reg[6][11]_gen_double_shift_reg_r_5_n_0 ),
        .I1(\signA_reg[7][7]_0 ),
        .O(gen_double_shift_reg_gate__87_n_0));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__88
       (.I0(\signB_reg[6][10]_gen_double_shift_reg_r_5_n_0 ),
        .I1(\signA_reg[7][7]_0 ),
        .O(gen_double_shift_reg_gate__88_n_0));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__89
       (.I0(\signB_reg[6][9]_gen_double_shift_reg_r_5_n_0 ),
        .I1(\signA_reg[7][7]_0 ),
        .O(gen_double_shift_reg_gate__89_n_0));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__90
       (.I0(\signB_reg[6][8]_gen_double_shift_reg_r_5_n_0 ),
        .I1(\signA_reg[7][7]_0 ),
        .O(gen_double_shift_reg_gate__90_n_0));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__91
       (.I0(\signB_reg[6][7]_gen_double_shift_reg_r_5_n_0 ),
        .I1(\signA_reg[7][7]_0 ),
        .O(gen_double_shift_reg_gate__91_n_0));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__92
       (.I0(\signB_reg[6][6]_gen_double_shift_reg_r_5_n_0 ),
        .I1(\signA_reg[7][7]_0 ),
        .O(gen_double_shift_reg_gate__92_n_0));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__93
       (.I0(\signB_reg[6][5]_gen_double_shift_reg_r_5_n_0 ),
        .I1(\signA_reg[7][7]_0 ),
        .O(gen_double_shift_reg_gate__93_n_0));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__94
       (.I0(\signB_reg[6][4]_gen_double_shift_reg_r_5_n_0 ),
        .I1(\signA_reg[7][7]_0 ),
        .O(gen_double_shift_reg_gate__94_n_0));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__95
       (.I0(\signB_reg[6][3]_gen_double_shift_reg_r_5_n_0 ),
        .I1(\signA_reg[7][7]_0 ),
        .O(gen_double_shift_reg_gate__95_n_0));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__96
       (.I0(\signB_reg[6][2]_gen_double_shift_reg_r_5_n_0 ),
        .I1(\signA_reg[7][7]_0 ),
        .O(gen_double_shift_reg_gate__96_n_0));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__97
       (.I0(\signB_reg[6][1]_gen_double_shift_reg_r_5_n_0 ),
        .I1(\signA_reg[7][7]_0 ),
        .O(gen_double_shift_reg_gate__97_n_0));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__98
       (.I0(\signB_reg[6][0]_gen_double_shift_reg_r_5_n_0 ),
        .I1(\signA_reg[7][7]_0 ),
        .O(gen_double_shift_reg_gate__98_n_0));
  (* srl_bus_name = "\gen_double_shift_reg[8].double_shift_reg_pm/signA_reg[5] " *) 
  (* srl_name = "\gen_double_shift_reg[8].double_shift_reg_pm/signA_reg[5][0]_srl6___gen_double_shift_reg_r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[5][0]_srl6___gen_double_shift_reg_r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[8] [0]),
        .Q(\signA_reg[5][0]_srl6___gen_double_shift_reg_r_4_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[8].double_shift_reg_pm/signA_reg[5] " *) 
  (* srl_name = "\gen_double_shift_reg[8].double_shift_reg_pm/signA_reg[5][1]_srl6___gen_double_shift_reg_r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[5][1]_srl6___gen_double_shift_reg_r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[8] [1]),
        .Q(\signA_reg[5][1]_srl6___gen_double_shift_reg_r_4_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[8].double_shift_reg_pm/signA_reg[5] " *) 
  (* srl_name = "\gen_double_shift_reg[8].double_shift_reg_pm/signA_reg[5][2]_srl6___gen_double_shift_reg_r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[5][2]_srl6___gen_double_shift_reg_r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[8] [2]),
        .Q(\signA_reg[5][2]_srl6___gen_double_shift_reg_r_4_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[8].double_shift_reg_pm/signA_reg[5] " *) 
  (* srl_name = "\gen_double_shift_reg[8].double_shift_reg_pm/signA_reg[5][3]_srl6___gen_double_shift_reg_r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[5][3]_srl6___gen_double_shift_reg_r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[8] [3]),
        .Q(\signA_reg[5][3]_srl6___gen_double_shift_reg_r_4_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[8].double_shift_reg_pm/signA_reg[5] " *) 
  (* srl_name = "\gen_double_shift_reg[8].double_shift_reg_pm/signA_reg[5][4]_srl6___gen_double_shift_reg_r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[5][4]_srl6___gen_double_shift_reg_r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[8] [4]),
        .Q(\signA_reg[5][4]_srl6___gen_double_shift_reg_r_4_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[8].double_shift_reg_pm/signA_reg[5] " *) 
  (* srl_name = "\gen_double_shift_reg[8].double_shift_reg_pm/signA_reg[5][5]_srl6___gen_double_shift_reg_r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[5][5]_srl6___gen_double_shift_reg_r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[8] [5]),
        .Q(\signA_reg[5][5]_srl6___gen_double_shift_reg_r_4_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[8].double_shift_reg_pm/signA_reg[5] " *) 
  (* srl_name = "\gen_double_shift_reg[8].double_shift_reg_pm/signA_reg[5][6]_srl6___gen_double_shift_reg_r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[5][6]_srl6___gen_double_shift_reg_r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[8] [6]),
        .Q(\signA_reg[5][6]_srl6___gen_double_shift_reg_r_4_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[8].double_shift_reg_pm/signA_reg[5] " *) 
  (* srl_name = "\gen_double_shift_reg[8].double_shift_reg_pm/signA_reg[5][7]_srl6___gen_double_shift_reg_r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[5][7]_srl6___gen_double_shift_reg_r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[8] [7]),
        .Q(\signA_reg[5][7]_srl6___gen_double_shift_reg_r_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[6][0]_gen_double_shift_reg_r_5 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[5][0]_srl6___gen_double_shift_reg_r_4_n_0 ),
        .Q(\signA_reg[6][0]_gen_double_shift_reg_r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[6][1]_gen_double_shift_reg_r_5 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[5][1]_srl6___gen_double_shift_reg_r_4_n_0 ),
        .Q(\signA_reg[6][1]_gen_double_shift_reg_r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[6][2]_gen_double_shift_reg_r_5 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[5][2]_srl6___gen_double_shift_reg_r_4_n_0 ),
        .Q(\signA_reg[6][2]_gen_double_shift_reg_r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[6][3]_gen_double_shift_reg_r_5 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[5][3]_srl6___gen_double_shift_reg_r_4_n_0 ),
        .Q(\signA_reg[6][3]_gen_double_shift_reg_r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[6][4]_gen_double_shift_reg_r_5 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[5][4]_srl6___gen_double_shift_reg_r_4_n_0 ),
        .Q(\signA_reg[6][4]_gen_double_shift_reg_r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[6][5]_gen_double_shift_reg_r_5 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[5][5]_srl6___gen_double_shift_reg_r_4_n_0 ),
        .Q(\signA_reg[6][5]_gen_double_shift_reg_r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[6][6]_gen_double_shift_reg_r_5 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[5][6]_srl6___gen_double_shift_reg_r_4_n_0 ),
        .Q(\signA_reg[6][6]_gen_double_shift_reg_r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[6][7]_gen_double_shift_reg_r_5 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[5][7]_srl6___gen_double_shift_reg_r_4_n_0 ),
        .Q(\signA_reg[6][7]_gen_double_shift_reg_r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[7][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__86_n_0),
        .Q(\out_Attr_pipe[8] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[7][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__85_n_0),
        .Q(\out_Attr_pipe[8] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[7][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__84_n_0),
        .Q(\out_Attr_pipe[8] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[7][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__83_n_0),
        .Q(\out_Attr_pipe[8] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[7][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__82_n_0),
        .Q(\out_Attr_pipe[8] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[7][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__81_n_0),
        .Q(\out_Attr_pipe[8] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[7][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__80_n_0),
        .Q(\out_Attr_pipe[8] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[7][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__79_n_0),
        .Q(\out_Attr_pipe[8] [7]),
        .R(rstn));
  (* srl_bus_name = "\gen_double_shift_reg[8].double_shift_reg_pm/signB_reg[5] " *) 
  (* srl_name = "\gen_double_shift_reg[8].double_shift_reg_pm/signB_reg[5][0]_srl6___gen_double_shift_reg_r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[5][0]_srl6___gen_double_shift_reg_r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[8] [0]),
        .Q(\signB_reg[5][0]_srl6___gen_double_shift_reg_r_4_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[8].double_shift_reg_pm/signB_reg[5] " *) 
  (* srl_name = "\gen_double_shift_reg[8].double_shift_reg_pm/signB_reg[5][10]_srl6___gen_double_shift_reg_r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[5][10]_srl6___gen_double_shift_reg_r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[8] [10]),
        .Q(\signB_reg[5][10]_srl6___gen_double_shift_reg_r_4_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[8].double_shift_reg_pm/signB_reg[5] " *) 
  (* srl_name = "\gen_double_shift_reg[8].double_shift_reg_pm/signB_reg[5][11]_srl6___gen_double_shift_reg_r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[5][11]_srl6___gen_double_shift_reg_r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[8] [11]),
        .Q(\signB_reg[5][11]_srl6___gen_double_shift_reg_r_4_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[8].double_shift_reg_pm/signB_reg[5] " *) 
  (* srl_name = "\gen_double_shift_reg[8].double_shift_reg_pm/signB_reg[5][1]_srl6___gen_double_shift_reg_r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[5][1]_srl6___gen_double_shift_reg_r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[8] [1]),
        .Q(\signB_reg[5][1]_srl6___gen_double_shift_reg_r_4_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[8].double_shift_reg_pm/signB_reg[5] " *) 
  (* srl_name = "\gen_double_shift_reg[8].double_shift_reg_pm/signB_reg[5][2]_srl6___gen_double_shift_reg_r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[5][2]_srl6___gen_double_shift_reg_r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[8] [2]),
        .Q(\signB_reg[5][2]_srl6___gen_double_shift_reg_r_4_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[8].double_shift_reg_pm/signB_reg[5] " *) 
  (* srl_name = "\gen_double_shift_reg[8].double_shift_reg_pm/signB_reg[5][3]_srl6___gen_double_shift_reg_r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[5][3]_srl6___gen_double_shift_reg_r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[8] [3]),
        .Q(\signB_reg[5][3]_srl6___gen_double_shift_reg_r_4_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[8].double_shift_reg_pm/signB_reg[5] " *) 
  (* srl_name = "\gen_double_shift_reg[8].double_shift_reg_pm/signB_reg[5][4]_srl6___gen_double_shift_reg_r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[5][4]_srl6___gen_double_shift_reg_r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[8] [4]),
        .Q(\signB_reg[5][4]_srl6___gen_double_shift_reg_r_4_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[8].double_shift_reg_pm/signB_reg[5] " *) 
  (* srl_name = "\gen_double_shift_reg[8].double_shift_reg_pm/signB_reg[5][5]_srl6___gen_double_shift_reg_r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[5][5]_srl6___gen_double_shift_reg_r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[8] [5]),
        .Q(\signB_reg[5][5]_srl6___gen_double_shift_reg_r_4_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[8].double_shift_reg_pm/signB_reg[5] " *) 
  (* srl_name = "\gen_double_shift_reg[8].double_shift_reg_pm/signB_reg[5][6]_srl6___gen_double_shift_reg_r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[5][6]_srl6___gen_double_shift_reg_r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[8] [6]),
        .Q(\signB_reg[5][6]_srl6___gen_double_shift_reg_r_4_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[8].double_shift_reg_pm/signB_reg[5] " *) 
  (* srl_name = "\gen_double_shift_reg[8].double_shift_reg_pm/signB_reg[5][7]_srl6___gen_double_shift_reg_r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[5][7]_srl6___gen_double_shift_reg_r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[8] [7]),
        .Q(\signB_reg[5][7]_srl6___gen_double_shift_reg_r_4_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[8].double_shift_reg_pm/signB_reg[5] " *) 
  (* srl_name = "\gen_double_shift_reg[8].double_shift_reg_pm/signB_reg[5][8]_srl6___gen_double_shift_reg_r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[5][8]_srl6___gen_double_shift_reg_r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[8] [8]),
        .Q(\signB_reg[5][8]_srl6___gen_double_shift_reg_r_4_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[8].double_shift_reg_pm/signB_reg[5] " *) 
  (* srl_name = "\gen_double_shift_reg[8].double_shift_reg_pm/signB_reg[5][9]_srl6___gen_double_shift_reg_r_4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[5][9]_srl6___gen_double_shift_reg_r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[8] [9]),
        .Q(\signB_reg[5][9]_srl6___gen_double_shift_reg_r_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[6][0]_gen_double_shift_reg_r_5 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[5][0]_srl6___gen_double_shift_reg_r_4_n_0 ),
        .Q(\signB_reg[6][0]_gen_double_shift_reg_r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[6][10]_gen_double_shift_reg_r_5 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[5][10]_srl6___gen_double_shift_reg_r_4_n_0 ),
        .Q(\signB_reg[6][10]_gen_double_shift_reg_r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[6][11]_gen_double_shift_reg_r_5 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[5][11]_srl6___gen_double_shift_reg_r_4_n_0 ),
        .Q(\signB_reg[6][11]_gen_double_shift_reg_r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[6][1]_gen_double_shift_reg_r_5 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[5][1]_srl6___gen_double_shift_reg_r_4_n_0 ),
        .Q(\signB_reg[6][1]_gen_double_shift_reg_r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[6][2]_gen_double_shift_reg_r_5 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[5][2]_srl6___gen_double_shift_reg_r_4_n_0 ),
        .Q(\signB_reg[6][2]_gen_double_shift_reg_r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[6][3]_gen_double_shift_reg_r_5 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[5][3]_srl6___gen_double_shift_reg_r_4_n_0 ),
        .Q(\signB_reg[6][3]_gen_double_shift_reg_r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[6][4]_gen_double_shift_reg_r_5 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[5][4]_srl6___gen_double_shift_reg_r_4_n_0 ),
        .Q(\signB_reg[6][4]_gen_double_shift_reg_r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[6][5]_gen_double_shift_reg_r_5 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[5][5]_srl6___gen_double_shift_reg_r_4_n_0 ),
        .Q(\signB_reg[6][5]_gen_double_shift_reg_r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[6][6]_gen_double_shift_reg_r_5 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[5][6]_srl6___gen_double_shift_reg_r_4_n_0 ),
        .Q(\signB_reg[6][6]_gen_double_shift_reg_r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[6][7]_gen_double_shift_reg_r_5 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[5][7]_srl6___gen_double_shift_reg_r_4_n_0 ),
        .Q(\signB_reg[6][7]_gen_double_shift_reg_r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[6][8]_gen_double_shift_reg_r_5 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[5][8]_srl6___gen_double_shift_reg_r_4_n_0 ),
        .Q(\signB_reg[6][8]_gen_double_shift_reg_r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[6][9]_gen_double_shift_reg_r_5 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[5][9]_srl6___gen_double_shift_reg_r_4_n_0 ),
        .Q(\signB_reg[6][9]_gen_double_shift_reg_r_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[7][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__98_n_0),
        .Q(\out_SV_pipe[8] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[7][10] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__88_n_0),
        .Q(\out_SV_pipe[8] [10]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[7][11] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__87_n_0),
        .Q(\out_SV_pipe[8] [11]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[7][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__97_n_0),
        .Q(\out_SV_pipe[8] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[7][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__96_n_0),
        .Q(\out_SV_pipe[8] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[7][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__95_n_0),
        .Q(\out_SV_pipe[8] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[7][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__94_n_0),
        .Q(\out_SV_pipe[8] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[7][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__93_n_0),
        .Q(\out_SV_pipe[8] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[7][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__92_n_0),
        .Q(\out_SV_pipe[8] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[7][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__91_n_0),
        .Q(\out_SV_pipe[8] [7]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[7][8] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__90_n_0),
        .Q(\out_SV_pipe[8] [8]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[7][9] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__89_n_0),
        .Q(\out_SV_pipe[8] [9]),
        .R(rstn));
endmodule

(* ORIG_REF_NAME = "double_shift_reg" *) 
module double_shift_reg__parameterized15
   (\out_Attr_pipe[9] ,
    \out_SV_pipe[9] ,
    enable_transfer,
    \in_Attr_pipe[9] ,
    clk,
    rstn,
    \in_SV_pipe[9] ,
    \signA_reg[8][7]_0 );
  output [7:0]\out_Attr_pipe[9] ;
  output [11:0]\out_SV_pipe[9] ;
  input enable_transfer;
  input [7:0]\in_Attr_pipe[9] ;
  input clk;
  input rstn;
  input [11:0]\in_SV_pipe[9] ;
  input \signA_reg[8][7]_0 ;

  wire clk;
  wire enable_transfer;
  wire gen_double_shift_reg_gate__100_n_0;
  wire gen_double_shift_reg_gate__101_n_0;
  wire gen_double_shift_reg_gate__102_n_0;
  wire gen_double_shift_reg_gate__103_n_0;
  wire gen_double_shift_reg_gate__104_n_0;
  wire gen_double_shift_reg_gate__105_n_0;
  wire gen_double_shift_reg_gate__106_n_0;
  wire gen_double_shift_reg_gate__107_n_0;
  wire gen_double_shift_reg_gate__108_n_0;
  wire gen_double_shift_reg_gate__109_n_0;
  wire gen_double_shift_reg_gate__110_n_0;
  wire gen_double_shift_reg_gate__111_n_0;
  wire gen_double_shift_reg_gate__112_n_0;
  wire gen_double_shift_reg_gate__113_n_0;
  wire gen_double_shift_reg_gate__114_n_0;
  wire gen_double_shift_reg_gate__115_n_0;
  wire gen_double_shift_reg_gate__116_n_0;
  wire gen_double_shift_reg_gate__117_n_0;
  wire gen_double_shift_reg_gate__118_n_0;
  wire gen_double_shift_reg_gate__99_n_0;
  wire [7:0]\in_Attr_pipe[9] ;
  wire [11:0]\in_SV_pipe[9] ;
  wire [7:0]\out_Attr_pipe[9] ;
  wire [11:0]\out_SV_pipe[9] ;
  wire rstn;
  wire \signA_reg[6][0]_srl7___gen_double_shift_reg_r_5_n_0 ;
  wire \signA_reg[6][1]_srl7___gen_double_shift_reg_r_5_n_0 ;
  wire \signA_reg[6][2]_srl7___gen_double_shift_reg_r_5_n_0 ;
  wire \signA_reg[6][3]_srl7___gen_double_shift_reg_r_5_n_0 ;
  wire \signA_reg[6][4]_srl7___gen_double_shift_reg_r_5_n_0 ;
  wire \signA_reg[6][5]_srl7___gen_double_shift_reg_r_5_n_0 ;
  wire \signA_reg[6][6]_srl7___gen_double_shift_reg_r_5_n_0 ;
  wire \signA_reg[6][7]_srl7___gen_double_shift_reg_r_5_n_0 ;
  wire \signA_reg[7][0]_gen_double_shift_reg_r_6_n_0 ;
  wire \signA_reg[7][1]_gen_double_shift_reg_r_6_n_0 ;
  wire \signA_reg[7][2]_gen_double_shift_reg_r_6_n_0 ;
  wire \signA_reg[7][3]_gen_double_shift_reg_r_6_n_0 ;
  wire \signA_reg[7][4]_gen_double_shift_reg_r_6_n_0 ;
  wire \signA_reg[7][5]_gen_double_shift_reg_r_6_n_0 ;
  wire \signA_reg[7][6]_gen_double_shift_reg_r_6_n_0 ;
  wire \signA_reg[7][7]_gen_double_shift_reg_r_6_n_0 ;
  wire \signA_reg[8][7]_0 ;
  wire \signB_reg[6][0]_srl7___gen_double_shift_reg_r_5_n_0 ;
  wire \signB_reg[6][10]_srl7___gen_double_shift_reg_r_5_n_0 ;
  wire \signB_reg[6][11]_srl7___gen_double_shift_reg_r_5_n_0 ;
  wire \signB_reg[6][1]_srl7___gen_double_shift_reg_r_5_n_0 ;
  wire \signB_reg[6][2]_srl7___gen_double_shift_reg_r_5_n_0 ;
  wire \signB_reg[6][3]_srl7___gen_double_shift_reg_r_5_n_0 ;
  wire \signB_reg[6][4]_srl7___gen_double_shift_reg_r_5_n_0 ;
  wire \signB_reg[6][5]_srl7___gen_double_shift_reg_r_5_n_0 ;
  wire \signB_reg[6][6]_srl7___gen_double_shift_reg_r_5_n_0 ;
  wire \signB_reg[6][7]_srl7___gen_double_shift_reg_r_5_n_0 ;
  wire \signB_reg[6][8]_srl7___gen_double_shift_reg_r_5_n_0 ;
  wire \signB_reg[6][9]_srl7___gen_double_shift_reg_r_5_n_0 ;
  wire \signB_reg[7][0]_gen_double_shift_reg_r_6_n_0 ;
  wire \signB_reg[7][10]_gen_double_shift_reg_r_6_n_0 ;
  wire \signB_reg[7][11]_gen_double_shift_reg_r_6_n_0 ;
  wire \signB_reg[7][1]_gen_double_shift_reg_r_6_n_0 ;
  wire \signB_reg[7][2]_gen_double_shift_reg_r_6_n_0 ;
  wire \signB_reg[7][3]_gen_double_shift_reg_r_6_n_0 ;
  wire \signB_reg[7][4]_gen_double_shift_reg_r_6_n_0 ;
  wire \signB_reg[7][5]_gen_double_shift_reg_r_6_n_0 ;
  wire \signB_reg[7][6]_gen_double_shift_reg_r_6_n_0 ;
  wire \signB_reg[7][7]_gen_double_shift_reg_r_6_n_0 ;
  wire \signB_reg[7][8]_gen_double_shift_reg_r_6_n_0 ;
  wire \signB_reg[7][9]_gen_double_shift_reg_r_6_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__100
       (.I0(\signA_reg[7][6]_gen_double_shift_reg_r_6_n_0 ),
        .I1(\signA_reg[8][7]_0 ),
        .O(gen_double_shift_reg_gate__100_n_0));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__101
       (.I0(\signA_reg[7][5]_gen_double_shift_reg_r_6_n_0 ),
        .I1(\signA_reg[8][7]_0 ),
        .O(gen_double_shift_reg_gate__101_n_0));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__102
       (.I0(\signA_reg[7][4]_gen_double_shift_reg_r_6_n_0 ),
        .I1(\signA_reg[8][7]_0 ),
        .O(gen_double_shift_reg_gate__102_n_0));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__103
       (.I0(\signA_reg[7][3]_gen_double_shift_reg_r_6_n_0 ),
        .I1(\signA_reg[8][7]_0 ),
        .O(gen_double_shift_reg_gate__103_n_0));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__104
       (.I0(\signA_reg[7][2]_gen_double_shift_reg_r_6_n_0 ),
        .I1(\signA_reg[8][7]_0 ),
        .O(gen_double_shift_reg_gate__104_n_0));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__105
       (.I0(\signA_reg[7][1]_gen_double_shift_reg_r_6_n_0 ),
        .I1(\signA_reg[8][7]_0 ),
        .O(gen_double_shift_reg_gate__105_n_0));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__106
       (.I0(\signA_reg[7][0]_gen_double_shift_reg_r_6_n_0 ),
        .I1(\signA_reg[8][7]_0 ),
        .O(gen_double_shift_reg_gate__106_n_0));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__107
       (.I0(\signB_reg[7][11]_gen_double_shift_reg_r_6_n_0 ),
        .I1(\signA_reg[8][7]_0 ),
        .O(gen_double_shift_reg_gate__107_n_0));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__108
       (.I0(\signB_reg[7][10]_gen_double_shift_reg_r_6_n_0 ),
        .I1(\signA_reg[8][7]_0 ),
        .O(gen_double_shift_reg_gate__108_n_0));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__109
       (.I0(\signB_reg[7][9]_gen_double_shift_reg_r_6_n_0 ),
        .I1(\signA_reg[8][7]_0 ),
        .O(gen_double_shift_reg_gate__109_n_0));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__110
       (.I0(\signB_reg[7][8]_gen_double_shift_reg_r_6_n_0 ),
        .I1(\signA_reg[8][7]_0 ),
        .O(gen_double_shift_reg_gate__110_n_0));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__111
       (.I0(\signB_reg[7][7]_gen_double_shift_reg_r_6_n_0 ),
        .I1(\signA_reg[8][7]_0 ),
        .O(gen_double_shift_reg_gate__111_n_0));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__112
       (.I0(\signB_reg[7][6]_gen_double_shift_reg_r_6_n_0 ),
        .I1(\signA_reg[8][7]_0 ),
        .O(gen_double_shift_reg_gate__112_n_0));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__113
       (.I0(\signB_reg[7][5]_gen_double_shift_reg_r_6_n_0 ),
        .I1(\signA_reg[8][7]_0 ),
        .O(gen_double_shift_reg_gate__113_n_0));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__114
       (.I0(\signB_reg[7][4]_gen_double_shift_reg_r_6_n_0 ),
        .I1(\signA_reg[8][7]_0 ),
        .O(gen_double_shift_reg_gate__114_n_0));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__115
       (.I0(\signB_reg[7][3]_gen_double_shift_reg_r_6_n_0 ),
        .I1(\signA_reg[8][7]_0 ),
        .O(gen_double_shift_reg_gate__115_n_0));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__116
       (.I0(\signB_reg[7][2]_gen_double_shift_reg_r_6_n_0 ),
        .I1(\signA_reg[8][7]_0 ),
        .O(gen_double_shift_reg_gate__116_n_0));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__117
       (.I0(\signB_reg[7][1]_gen_double_shift_reg_r_6_n_0 ),
        .I1(\signA_reg[8][7]_0 ),
        .O(gen_double_shift_reg_gate__117_n_0));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__118
       (.I0(\signB_reg[7][0]_gen_double_shift_reg_r_6_n_0 ),
        .I1(\signA_reg[8][7]_0 ),
        .O(gen_double_shift_reg_gate__118_n_0));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__99
       (.I0(\signA_reg[7][7]_gen_double_shift_reg_r_6_n_0 ),
        .I1(\signA_reg[8][7]_0 ),
        .O(gen_double_shift_reg_gate__99_n_0));
  (* srl_bus_name = "\gen_double_shift_reg[9].double_shift_reg_pm/signA_reg[6] " *) 
  (* srl_name = "\gen_double_shift_reg[9].double_shift_reg_pm/signA_reg[6][0]_srl7___gen_double_shift_reg_r_5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[6][0]_srl7___gen_double_shift_reg_r_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[9] [0]),
        .Q(\signA_reg[6][0]_srl7___gen_double_shift_reg_r_5_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[9].double_shift_reg_pm/signA_reg[6] " *) 
  (* srl_name = "\gen_double_shift_reg[9].double_shift_reg_pm/signA_reg[6][1]_srl7___gen_double_shift_reg_r_5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[6][1]_srl7___gen_double_shift_reg_r_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[9] [1]),
        .Q(\signA_reg[6][1]_srl7___gen_double_shift_reg_r_5_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[9].double_shift_reg_pm/signA_reg[6] " *) 
  (* srl_name = "\gen_double_shift_reg[9].double_shift_reg_pm/signA_reg[6][2]_srl7___gen_double_shift_reg_r_5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[6][2]_srl7___gen_double_shift_reg_r_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[9] [2]),
        .Q(\signA_reg[6][2]_srl7___gen_double_shift_reg_r_5_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[9].double_shift_reg_pm/signA_reg[6] " *) 
  (* srl_name = "\gen_double_shift_reg[9].double_shift_reg_pm/signA_reg[6][3]_srl7___gen_double_shift_reg_r_5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[6][3]_srl7___gen_double_shift_reg_r_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[9] [3]),
        .Q(\signA_reg[6][3]_srl7___gen_double_shift_reg_r_5_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[9].double_shift_reg_pm/signA_reg[6] " *) 
  (* srl_name = "\gen_double_shift_reg[9].double_shift_reg_pm/signA_reg[6][4]_srl7___gen_double_shift_reg_r_5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[6][4]_srl7___gen_double_shift_reg_r_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[9] [4]),
        .Q(\signA_reg[6][4]_srl7___gen_double_shift_reg_r_5_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[9].double_shift_reg_pm/signA_reg[6] " *) 
  (* srl_name = "\gen_double_shift_reg[9].double_shift_reg_pm/signA_reg[6][5]_srl7___gen_double_shift_reg_r_5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[6][5]_srl7___gen_double_shift_reg_r_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[9] [5]),
        .Q(\signA_reg[6][5]_srl7___gen_double_shift_reg_r_5_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[9].double_shift_reg_pm/signA_reg[6] " *) 
  (* srl_name = "\gen_double_shift_reg[9].double_shift_reg_pm/signA_reg[6][6]_srl7___gen_double_shift_reg_r_5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[6][6]_srl7___gen_double_shift_reg_r_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[9] [6]),
        .Q(\signA_reg[6][6]_srl7___gen_double_shift_reg_r_5_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[9].double_shift_reg_pm/signA_reg[6] " *) 
  (* srl_name = "\gen_double_shift_reg[9].double_shift_reg_pm/signA_reg[6][7]_srl7___gen_double_shift_reg_r_5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[6][7]_srl7___gen_double_shift_reg_r_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[9] [7]),
        .Q(\signA_reg[6][7]_srl7___gen_double_shift_reg_r_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[7][0]_gen_double_shift_reg_r_6 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[6][0]_srl7___gen_double_shift_reg_r_5_n_0 ),
        .Q(\signA_reg[7][0]_gen_double_shift_reg_r_6_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[7][1]_gen_double_shift_reg_r_6 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[6][1]_srl7___gen_double_shift_reg_r_5_n_0 ),
        .Q(\signA_reg[7][1]_gen_double_shift_reg_r_6_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[7][2]_gen_double_shift_reg_r_6 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[6][2]_srl7___gen_double_shift_reg_r_5_n_0 ),
        .Q(\signA_reg[7][2]_gen_double_shift_reg_r_6_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[7][3]_gen_double_shift_reg_r_6 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[6][3]_srl7___gen_double_shift_reg_r_5_n_0 ),
        .Q(\signA_reg[7][3]_gen_double_shift_reg_r_6_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[7][4]_gen_double_shift_reg_r_6 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[6][4]_srl7___gen_double_shift_reg_r_5_n_0 ),
        .Q(\signA_reg[7][4]_gen_double_shift_reg_r_6_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[7][5]_gen_double_shift_reg_r_6 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[6][5]_srl7___gen_double_shift_reg_r_5_n_0 ),
        .Q(\signA_reg[7][5]_gen_double_shift_reg_r_6_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[7][6]_gen_double_shift_reg_r_6 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[6][6]_srl7___gen_double_shift_reg_r_5_n_0 ),
        .Q(\signA_reg[7][6]_gen_double_shift_reg_r_6_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[7][7]_gen_double_shift_reg_r_6 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[6][7]_srl7___gen_double_shift_reg_r_5_n_0 ),
        .Q(\signA_reg[7][7]_gen_double_shift_reg_r_6_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[8][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__106_n_0),
        .Q(\out_Attr_pipe[9] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[8][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__105_n_0),
        .Q(\out_Attr_pipe[9] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[8][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__104_n_0),
        .Q(\out_Attr_pipe[9] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[8][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__103_n_0),
        .Q(\out_Attr_pipe[9] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[8][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__102_n_0),
        .Q(\out_Attr_pipe[9] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[8][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__101_n_0),
        .Q(\out_Attr_pipe[9] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[8][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__100_n_0),
        .Q(\out_Attr_pipe[9] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[8][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__99_n_0),
        .Q(\out_Attr_pipe[9] [7]),
        .R(rstn));
  (* srl_bus_name = "\gen_double_shift_reg[9].double_shift_reg_pm/signB_reg[6] " *) 
  (* srl_name = "\gen_double_shift_reg[9].double_shift_reg_pm/signB_reg[6][0]_srl7___gen_double_shift_reg_r_5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[6][0]_srl7___gen_double_shift_reg_r_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[9] [0]),
        .Q(\signB_reg[6][0]_srl7___gen_double_shift_reg_r_5_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[9].double_shift_reg_pm/signB_reg[6] " *) 
  (* srl_name = "\gen_double_shift_reg[9].double_shift_reg_pm/signB_reg[6][10]_srl7___gen_double_shift_reg_r_5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[6][10]_srl7___gen_double_shift_reg_r_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[9] [10]),
        .Q(\signB_reg[6][10]_srl7___gen_double_shift_reg_r_5_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[9].double_shift_reg_pm/signB_reg[6] " *) 
  (* srl_name = "\gen_double_shift_reg[9].double_shift_reg_pm/signB_reg[6][11]_srl7___gen_double_shift_reg_r_5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[6][11]_srl7___gen_double_shift_reg_r_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[9] [11]),
        .Q(\signB_reg[6][11]_srl7___gen_double_shift_reg_r_5_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[9].double_shift_reg_pm/signB_reg[6] " *) 
  (* srl_name = "\gen_double_shift_reg[9].double_shift_reg_pm/signB_reg[6][1]_srl7___gen_double_shift_reg_r_5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[6][1]_srl7___gen_double_shift_reg_r_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[9] [1]),
        .Q(\signB_reg[6][1]_srl7___gen_double_shift_reg_r_5_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[9].double_shift_reg_pm/signB_reg[6] " *) 
  (* srl_name = "\gen_double_shift_reg[9].double_shift_reg_pm/signB_reg[6][2]_srl7___gen_double_shift_reg_r_5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[6][2]_srl7___gen_double_shift_reg_r_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[9] [2]),
        .Q(\signB_reg[6][2]_srl7___gen_double_shift_reg_r_5_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[9].double_shift_reg_pm/signB_reg[6] " *) 
  (* srl_name = "\gen_double_shift_reg[9].double_shift_reg_pm/signB_reg[6][3]_srl7___gen_double_shift_reg_r_5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[6][3]_srl7___gen_double_shift_reg_r_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[9] [3]),
        .Q(\signB_reg[6][3]_srl7___gen_double_shift_reg_r_5_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[9].double_shift_reg_pm/signB_reg[6] " *) 
  (* srl_name = "\gen_double_shift_reg[9].double_shift_reg_pm/signB_reg[6][4]_srl7___gen_double_shift_reg_r_5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[6][4]_srl7___gen_double_shift_reg_r_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[9] [4]),
        .Q(\signB_reg[6][4]_srl7___gen_double_shift_reg_r_5_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[9].double_shift_reg_pm/signB_reg[6] " *) 
  (* srl_name = "\gen_double_shift_reg[9].double_shift_reg_pm/signB_reg[6][5]_srl7___gen_double_shift_reg_r_5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[6][5]_srl7___gen_double_shift_reg_r_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[9] [5]),
        .Q(\signB_reg[6][5]_srl7___gen_double_shift_reg_r_5_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[9].double_shift_reg_pm/signB_reg[6] " *) 
  (* srl_name = "\gen_double_shift_reg[9].double_shift_reg_pm/signB_reg[6][6]_srl7___gen_double_shift_reg_r_5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[6][6]_srl7___gen_double_shift_reg_r_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[9] [6]),
        .Q(\signB_reg[6][6]_srl7___gen_double_shift_reg_r_5_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[9].double_shift_reg_pm/signB_reg[6] " *) 
  (* srl_name = "\gen_double_shift_reg[9].double_shift_reg_pm/signB_reg[6][7]_srl7___gen_double_shift_reg_r_5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[6][7]_srl7___gen_double_shift_reg_r_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[9] [7]),
        .Q(\signB_reg[6][7]_srl7___gen_double_shift_reg_r_5_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[9].double_shift_reg_pm/signB_reg[6] " *) 
  (* srl_name = "\gen_double_shift_reg[9].double_shift_reg_pm/signB_reg[6][8]_srl7___gen_double_shift_reg_r_5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[6][8]_srl7___gen_double_shift_reg_r_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[9] [8]),
        .Q(\signB_reg[6][8]_srl7___gen_double_shift_reg_r_5_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[9].double_shift_reg_pm/signB_reg[6] " *) 
  (* srl_name = "\gen_double_shift_reg[9].double_shift_reg_pm/signB_reg[6][9]_srl7___gen_double_shift_reg_r_5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[6][9]_srl7___gen_double_shift_reg_r_5 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[9] [9]),
        .Q(\signB_reg[6][9]_srl7___gen_double_shift_reg_r_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[7][0]_gen_double_shift_reg_r_6 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[6][0]_srl7___gen_double_shift_reg_r_5_n_0 ),
        .Q(\signB_reg[7][0]_gen_double_shift_reg_r_6_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[7][10]_gen_double_shift_reg_r_6 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[6][10]_srl7___gen_double_shift_reg_r_5_n_0 ),
        .Q(\signB_reg[7][10]_gen_double_shift_reg_r_6_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[7][11]_gen_double_shift_reg_r_6 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[6][11]_srl7___gen_double_shift_reg_r_5_n_0 ),
        .Q(\signB_reg[7][11]_gen_double_shift_reg_r_6_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[7][1]_gen_double_shift_reg_r_6 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[6][1]_srl7___gen_double_shift_reg_r_5_n_0 ),
        .Q(\signB_reg[7][1]_gen_double_shift_reg_r_6_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[7][2]_gen_double_shift_reg_r_6 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[6][2]_srl7___gen_double_shift_reg_r_5_n_0 ),
        .Q(\signB_reg[7][2]_gen_double_shift_reg_r_6_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[7][3]_gen_double_shift_reg_r_6 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[6][3]_srl7___gen_double_shift_reg_r_5_n_0 ),
        .Q(\signB_reg[7][3]_gen_double_shift_reg_r_6_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[7][4]_gen_double_shift_reg_r_6 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[6][4]_srl7___gen_double_shift_reg_r_5_n_0 ),
        .Q(\signB_reg[7][4]_gen_double_shift_reg_r_6_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[7][5]_gen_double_shift_reg_r_6 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[6][5]_srl7___gen_double_shift_reg_r_5_n_0 ),
        .Q(\signB_reg[7][5]_gen_double_shift_reg_r_6_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[7][6]_gen_double_shift_reg_r_6 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[6][6]_srl7___gen_double_shift_reg_r_5_n_0 ),
        .Q(\signB_reg[7][6]_gen_double_shift_reg_r_6_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[7][7]_gen_double_shift_reg_r_6 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[6][7]_srl7___gen_double_shift_reg_r_5_n_0 ),
        .Q(\signB_reg[7][7]_gen_double_shift_reg_r_6_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[7][8]_gen_double_shift_reg_r_6 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[6][8]_srl7___gen_double_shift_reg_r_5_n_0 ),
        .Q(\signB_reg[7][8]_gen_double_shift_reg_r_6_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[7][9]_gen_double_shift_reg_r_6 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[6][9]_srl7___gen_double_shift_reg_r_5_n_0 ),
        .Q(\signB_reg[7][9]_gen_double_shift_reg_r_6_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[8][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__118_n_0),
        .Q(\out_SV_pipe[9] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[8][10] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__108_n_0),
        .Q(\out_SV_pipe[9] [10]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[8][11] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__107_n_0),
        .Q(\out_SV_pipe[9] [11]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[8][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__117_n_0),
        .Q(\out_SV_pipe[9] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[8][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__116_n_0),
        .Q(\out_SV_pipe[9] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[8][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__115_n_0),
        .Q(\out_SV_pipe[9] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[8][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__114_n_0),
        .Q(\out_SV_pipe[9] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[8][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__113_n_0),
        .Q(\out_SV_pipe[9] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[8][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__112_n_0),
        .Q(\out_SV_pipe[9] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[8][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__111_n_0),
        .Q(\out_SV_pipe[9] [7]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[8][8] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__110_n_0),
        .Q(\out_SV_pipe[9] [8]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[8][9] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__109_n_0),
        .Q(\out_SV_pipe[9] [9]),
        .R(rstn));
endmodule

(* ORIG_REF_NAME = "double_shift_reg" *) 
module double_shift_reg__parameterized17
   (\out_Attr_pipe[10] ,
    \out_SV_pipe[10] ,
    enable_transfer,
    \in_Attr_pipe[10] ,
    clk,
    rstn,
    \in_SV_pipe[10] ,
    \signA_reg[9][7]_0 );
  output [7:0]\out_Attr_pipe[10] ;
  output [11:0]\out_SV_pipe[10] ;
  input enable_transfer;
  input [7:0]\in_Attr_pipe[10] ;
  input clk;
  input rstn;
  input [11:0]\in_SV_pipe[10] ;
  input \signA_reg[9][7]_0 ;

  wire clk;
  wire enable_transfer;
  wire gen_double_shift_reg_gate__119_n_0;
  wire gen_double_shift_reg_gate__120_n_0;
  wire gen_double_shift_reg_gate__121_n_0;
  wire gen_double_shift_reg_gate__122_n_0;
  wire gen_double_shift_reg_gate__123_n_0;
  wire gen_double_shift_reg_gate__124_n_0;
  wire gen_double_shift_reg_gate__125_n_0;
  wire gen_double_shift_reg_gate__126_n_0;
  wire gen_double_shift_reg_gate__127_n_0;
  wire gen_double_shift_reg_gate__128_n_0;
  wire gen_double_shift_reg_gate__129_n_0;
  wire gen_double_shift_reg_gate__130_n_0;
  wire gen_double_shift_reg_gate__131_n_0;
  wire gen_double_shift_reg_gate__132_n_0;
  wire gen_double_shift_reg_gate__133_n_0;
  wire gen_double_shift_reg_gate__134_n_0;
  wire gen_double_shift_reg_gate__135_n_0;
  wire gen_double_shift_reg_gate__136_n_0;
  wire gen_double_shift_reg_gate__137_n_0;
  wire gen_double_shift_reg_gate__138_n_0;
  wire [7:0]\in_Attr_pipe[10] ;
  wire [11:0]\in_SV_pipe[10] ;
  wire [7:0]\out_Attr_pipe[10] ;
  wire [11:0]\out_SV_pipe[10] ;
  wire rstn;
  wire \signA_reg[7][0]_srl8___gen_double_shift_reg_r_6_n_0 ;
  wire \signA_reg[7][1]_srl8___gen_double_shift_reg_r_6_n_0 ;
  wire \signA_reg[7][2]_srl8___gen_double_shift_reg_r_6_n_0 ;
  wire \signA_reg[7][3]_srl8___gen_double_shift_reg_r_6_n_0 ;
  wire \signA_reg[7][4]_srl8___gen_double_shift_reg_r_6_n_0 ;
  wire \signA_reg[7][5]_srl8___gen_double_shift_reg_r_6_n_0 ;
  wire \signA_reg[7][6]_srl8___gen_double_shift_reg_r_6_n_0 ;
  wire \signA_reg[7][7]_srl8___gen_double_shift_reg_r_6_n_0 ;
  wire \signA_reg[8][0]_gen_double_shift_reg_r_7_n_0 ;
  wire \signA_reg[8][1]_gen_double_shift_reg_r_7_n_0 ;
  wire \signA_reg[8][2]_gen_double_shift_reg_r_7_n_0 ;
  wire \signA_reg[8][3]_gen_double_shift_reg_r_7_n_0 ;
  wire \signA_reg[8][4]_gen_double_shift_reg_r_7_n_0 ;
  wire \signA_reg[8][5]_gen_double_shift_reg_r_7_n_0 ;
  wire \signA_reg[8][6]_gen_double_shift_reg_r_7_n_0 ;
  wire \signA_reg[8][7]_gen_double_shift_reg_r_7_n_0 ;
  wire \signA_reg[9][7]_0 ;
  wire \signB_reg[7][0]_srl8___gen_double_shift_reg_r_6_n_0 ;
  wire \signB_reg[7][10]_srl8___gen_double_shift_reg_r_6_n_0 ;
  wire \signB_reg[7][11]_srl8___gen_double_shift_reg_r_6_n_0 ;
  wire \signB_reg[7][1]_srl8___gen_double_shift_reg_r_6_n_0 ;
  wire \signB_reg[7][2]_srl8___gen_double_shift_reg_r_6_n_0 ;
  wire \signB_reg[7][3]_srl8___gen_double_shift_reg_r_6_n_0 ;
  wire \signB_reg[7][4]_srl8___gen_double_shift_reg_r_6_n_0 ;
  wire \signB_reg[7][5]_srl8___gen_double_shift_reg_r_6_n_0 ;
  wire \signB_reg[7][6]_srl8___gen_double_shift_reg_r_6_n_0 ;
  wire \signB_reg[7][7]_srl8___gen_double_shift_reg_r_6_n_0 ;
  wire \signB_reg[7][8]_srl8___gen_double_shift_reg_r_6_n_0 ;
  wire \signB_reg[7][9]_srl8___gen_double_shift_reg_r_6_n_0 ;
  wire \signB_reg[8][0]_gen_double_shift_reg_r_7_n_0 ;
  wire \signB_reg[8][10]_gen_double_shift_reg_r_7_n_0 ;
  wire \signB_reg[8][11]_gen_double_shift_reg_r_7_n_0 ;
  wire \signB_reg[8][1]_gen_double_shift_reg_r_7_n_0 ;
  wire \signB_reg[8][2]_gen_double_shift_reg_r_7_n_0 ;
  wire \signB_reg[8][3]_gen_double_shift_reg_r_7_n_0 ;
  wire \signB_reg[8][4]_gen_double_shift_reg_r_7_n_0 ;
  wire \signB_reg[8][5]_gen_double_shift_reg_r_7_n_0 ;
  wire \signB_reg[8][6]_gen_double_shift_reg_r_7_n_0 ;
  wire \signB_reg[8][7]_gen_double_shift_reg_r_7_n_0 ;
  wire \signB_reg[8][8]_gen_double_shift_reg_r_7_n_0 ;
  wire \signB_reg[8][9]_gen_double_shift_reg_r_7_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__119
       (.I0(\signA_reg[8][7]_gen_double_shift_reg_r_7_n_0 ),
        .I1(\signA_reg[9][7]_0 ),
        .O(gen_double_shift_reg_gate__119_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__120
       (.I0(\signA_reg[8][6]_gen_double_shift_reg_r_7_n_0 ),
        .I1(\signA_reg[9][7]_0 ),
        .O(gen_double_shift_reg_gate__120_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__121
       (.I0(\signA_reg[8][5]_gen_double_shift_reg_r_7_n_0 ),
        .I1(\signA_reg[9][7]_0 ),
        .O(gen_double_shift_reg_gate__121_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__122
       (.I0(\signA_reg[8][4]_gen_double_shift_reg_r_7_n_0 ),
        .I1(\signA_reg[9][7]_0 ),
        .O(gen_double_shift_reg_gate__122_n_0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__123
       (.I0(\signA_reg[8][3]_gen_double_shift_reg_r_7_n_0 ),
        .I1(\signA_reg[9][7]_0 ),
        .O(gen_double_shift_reg_gate__123_n_0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__124
       (.I0(\signA_reg[8][2]_gen_double_shift_reg_r_7_n_0 ),
        .I1(\signA_reg[9][7]_0 ),
        .O(gen_double_shift_reg_gate__124_n_0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__125
       (.I0(\signA_reg[8][1]_gen_double_shift_reg_r_7_n_0 ),
        .I1(\signA_reg[9][7]_0 ),
        .O(gen_double_shift_reg_gate__125_n_0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__126
       (.I0(\signA_reg[8][0]_gen_double_shift_reg_r_7_n_0 ),
        .I1(\signA_reg[9][7]_0 ),
        .O(gen_double_shift_reg_gate__126_n_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__127
       (.I0(\signB_reg[8][11]_gen_double_shift_reg_r_7_n_0 ),
        .I1(\signA_reg[9][7]_0 ),
        .O(gen_double_shift_reg_gate__127_n_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__128
       (.I0(\signB_reg[8][10]_gen_double_shift_reg_r_7_n_0 ),
        .I1(\signA_reg[9][7]_0 ),
        .O(gen_double_shift_reg_gate__128_n_0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__129
       (.I0(\signB_reg[8][9]_gen_double_shift_reg_r_7_n_0 ),
        .I1(\signA_reg[9][7]_0 ),
        .O(gen_double_shift_reg_gate__129_n_0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__130
       (.I0(\signB_reg[8][8]_gen_double_shift_reg_r_7_n_0 ),
        .I1(\signA_reg[9][7]_0 ),
        .O(gen_double_shift_reg_gate__130_n_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__131
       (.I0(\signB_reg[8][7]_gen_double_shift_reg_r_7_n_0 ),
        .I1(\signA_reg[9][7]_0 ),
        .O(gen_double_shift_reg_gate__131_n_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__132
       (.I0(\signB_reg[8][6]_gen_double_shift_reg_r_7_n_0 ),
        .I1(\signA_reg[9][7]_0 ),
        .O(gen_double_shift_reg_gate__132_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__133
       (.I0(\signB_reg[8][5]_gen_double_shift_reg_r_7_n_0 ),
        .I1(\signA_reg[9][7]_0 ),
        .O(gen_double_shift_reg_gate__133_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__134
       (.I0(\signB_reg[8][4]_gen_double_shift_reg_r_7_n_0 ),
        .I1(\signA_reg[9][7]_0 ),
        .O(gen_double_shift_reg_gate__134_n_0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__135
       (.I0(\signB_reg[8][3]_gen_double_shift_reg_r_7_n_0 ),
        .I1(\signA_reg[9][7]_0 ),
        .O(gen_double_shift_reg_gate__135_n_0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__136
       (.I0(\signB_reg[8][2]_gen_double_shift_reg_r_7_n_0 ),
        .I1(\signA_reg[9][7]_0 ),
        .O(gen_double_shift_reg_gate__136_n_0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__137
       (.I0(\signB_reg[8][1]_gen_double_shift_reg_r_7_n_0 ),
        .I1(\signA_reg[9][7]_0 ),
        .O(gen_double_shift_reg_gate__137_n_0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__138
       (.I0(\signB_reg[8][0]_gen_double_shift_reg_r_7_n_0 ),
        .I1(\signA_reg[9][7]_0 ),
        .O(gen_double_shift_reg_gate__138_n_0));
  (* srl_bus_name = "\gen_double_shift_reg[10].double_shift_reg_pm/signA_reg[7] " *) 
  (* srl_name = "\gen_double_shift_reg[10].double_shift_reg_pm/signA_reg[7][0]_srl8___gen_double_shift_reg_r_6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[7][0]_srl8___gen_double_shift_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[10] [0]),
        .Q(\signA_reg[7][0]_srl8___gen_double_shift_reg_r_6_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[10].double_shift_reg_pm/signA_reg[7] " *) 
  (* srl_name = "\gen_double_shift_reg[10].double_shift_reg_pm/signA_reg[7][1]_srl8___gen_double_shift_reg_r_6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[7][1]_srl8___gen_double_shift_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[10] [1]),
        .Q(\signA_reg[7][1]_srl8___gen_double_shift_reg_r_6_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[10].double_shift_reg_pm/signA_reg[7] " *) 
  (* srl_name = "\gen_double_shift_reg[10].double_shift_reg_pm/signA_reg[7][2]_srl8___gen_double_shift_reg_r_6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[7][2]_srl8___gen_double_shift_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[10] [2]),
        .Q(\signA_reg[7][2]_srl8___gen_double_shift_reg_r_6_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[10].double_shift_reg_pm/signA_reg[7] " *) 
  (* srl_name = "\gen_double_shift_reg[10].double_shift_reg_pm/signA_reg[7][3]_srl8___gen_double_shift_reg_r_6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[7][3]_srl8___gen_double_shift_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[10] [3]),
        .Q(\signA_reg[7][3]_srl8___gen_double_shift_reg_r_6_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[10].double_shift_reg_pm/signA_reg[7] " *) 
  (* srl_name = "\gen_double_shift_reg[10].double_shift_reg_pm/signA_reg[7][4]_srl8___gen_double_shift_reg_r_6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[7][4]_srl8___gen_double_shift_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[10] [4]),
        .Q(\signA_reg[7][4]_srl8___gen_double_shift_reg_r_6_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[10].double_shift_reg_pm/signA_reg[7] " *) 
  (* srl_name = "\gen_double_shift_reg[10].double_shift_reg_pm/signA_reg[7][5]_srl8___gen_double_shift_reg_r_6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[7][5]_srl8___gen_double_shift_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[10] [5]),
        .Q(\signA_reg[7][5]_srl8___gen_double_shift_reg_r_6_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[10].double_shift_reg_pm/signA_reg[7] " *) 
  (* srl_name = "\gen_double_shift_reg[10].double_shift_reg_pm/signA_reg[7][6]_srl8___gen_double_shift_reg_r_6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[7][6]_srl8___gen_double_shift_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[10] [6]),
        .Q(\signA_reg[7][6]_srl8___gen_double_shift_reg_r_6_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[10].double_shift_reg_pm/signA_reg[7] " *) 
  (* srl_name = "\gen_double_shift_reg[10].double_shift_reg_pm/signA_reg[7][7]_srl8___gen_double_shift_reg_r_6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[7][7]_srl8___gen_double_shift_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[10] [7]),
        .Q(\signA_reg[7][7]_srl8___gen_double_shift_reg_r_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[8][0]_gen_double_shift_reg_r_7 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[7][0]_srl8___gen_double_shift_reg_r_6_n_0 ),
        .Q(\signA_reg[8][0]_gen_double_shift_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[8][1]_gen_double_shift_reg_r_7 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[7][1]_srl8___gen_double_shift_reg_r_6_n_0 ),
        .Q(\signA_reg[8][1]_gen_double_shift_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[8][2]_gen_double_shift_reg_r_7 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[7][2]_srl8___gen_double_shift_reg_r_6_n_0 ),
        .Q(\signA_reg[8][2]_gen_double_shift_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[8][3]_gen_double_shift_reg_r_7 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[7][3]_srl8___gen_double_shift_reg_r_6_n_0 ),
        .Q(\signA_reg[8][3]_gen_double_shift_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[8][4]_gen_double_shift_reg_r_7 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[7][4]_srl8___gen_double_shift_reg_r_6_n_0 ),
        .Q(\signA_reg[8][4]_gen_double_shift_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[8][5]_gen_double_shift_reg_r_7 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[7][5]_srl8___gen_double_shift_reg_r_6_n_0 ),
        .Q(\signA_reg[8][5]_gen_double_shift_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[8][6]_gen_double_shift_reg_r_7 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[7][6]_srl8___gen_double_shift_reg_r_6_n_0 ),
        .Q(\signA_reg[8][6]_gen_double_shift_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[8][7]_gen_double_shift_reg_r_7 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[7][7]_srl8___gen_double_shift_reg_r_6_n_0 ),
        .Q(\signA_reg[8][7]_gen_double_shift_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[9][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__126_n_0),
        .Q(\out_Attr_pipe[10] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[9][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__125_n_0),
        .Q(\out_Attr_pipe[10] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[9][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__124_n_0),
        .Q(\out_Attr_pipe[10] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[9][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__123_n_0),
        .Q(\out_Attr_pipe[10] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[9][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__122_n_0),
        .Q(\out_Attr_pipe[10] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[9][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__121_n_0),
        .Q(\out_Attr_pipe[10] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[9][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__120_n_0),
        .Q(\out_Attr_pipe[10] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[9][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__119_n_0),
        .Q(\out_Attr_pipe[10] [7]),
        .R(rstn));
  (* srl_bus_name = "\gen_double_shift_reg[10].double_shift_reg_pm/signB_reg[7] " *) 
  (* srl_name = "\gen_double_shift_reg[10].double_shift_reg_pm/signB_reg[7][0]_srl8___gen_double_shift_reg_r_6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[7][0]_srl8___gen_double_shift_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[10] [0]),
        .Q(\signB_reg[7][0]_srl8___gen_double_shift_reg_r_6_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[10].double_shift_reg_pm/signB_reg[7] " *) 
  (* srl_name = "\gen_double_shift_reg[10].double_shift_reg_pm/signB_reg[7][10]_srl8___gen_double_shift_reg_r_6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[7][10]_srl8___gen_double_shift_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[10] [10]),
        .Q(\signB_reg[7][10]_srl8___gen_double_shift_reg_r_6_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[10].double_shift_reg_pm/signB_reg[7] " *) 
  (* srl_name = "\gen_double_shift_reg[10].double_shift_reg_pm/signB_reg[7][11]_srl8___gen_double_shift_reg_r_6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[7][11]_srl8___gen_double_shift_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[10] [11]),
        .Q(\signB_reg[7][11]_srl8___gen_double_shift_reg_r_6_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[10].double_shift_reg_pm/signB_reg[7] " *) 
  (* srl_name = "\gen_double_shift_reg[10].double_shift_reg_pm/signB_reg[7][1]_srl8___gen_double_shift_reg_r_6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[7][1]_srl8___gen_double_shift_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[10] [1]),
        .Q(\signB_reg[7][1]_srl8___gen_double_shift_reg_r_6_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[10].double_shift_reg_pm/signB_reg[7] " *) 
  (* srl_name = "\gen_double_shift_reg[10].double_shift_reg_pm/signB_reg[7][2]_srl8___gen_double_shift_reg_r_6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[7][2]_srl8___gen_double_shift_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[10] [2]),
        .Q(\signB_reg[7][2]_srl8___gen_double_shift_reg_r_6_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[10].double_shift_reg_pm/signB_reg[7] " *) 
  (* srl_name = "\gen_double_shift_reg[10].double_shift_reg_pm/signB_reg[7][3]_srl8___gen_double_shift_reg_r_6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[7][3]_srl8___gen_double_shift_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[10] [3]),
        .Q(\signB_reg[7][3]_srl8___gen_double_shift_reg_r_6_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[10].double_shift_reg_pm/signB_reg[7] " *) 
  (* srl_name = "\gen_double_shift_reg[10].double_shift_reg_pm/signB_reg[7][4]_srl8___gen_double_shift_reg_r_6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[7][4]_srl8___gen_double_shift_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[10] [4]),
        .Q(\signB_reg[7][4]_srl8___gen_double_shift_reg_r_6_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[10].double_shift_reg_pm/signB_reg[7] " *) 
  (* srl_name = "\gen_double_shift_reg[10].double_shift_reg_pm/signB_reg[7][5]_srl8___gen_double_shift_reg_r_6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[7][5]_srl8___gen_double_shift_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[10] [5]),
        .Q(\signB_reg[7][5]_srl8___gen_double_shift_reg_r_6_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[10].double_shift_reg_pm/signB_reg[7] " *) 
  (* srl_name = "\gen_double_shift_reg[10].double_shift_reg_pm/signB_reg[7][6]_srl8___gen_double_shift_reg_r_6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[7][6]_srl8___gen_double_shift_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[10] [6]),
        .Q(\signB_reg[7][6]_srl8___gen_double_shift_reg_r_6_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[10].double_shift_reg_pm/signB_reg[7] " *) 
  (* srl_name = "\gen_double_shift_reg[10].double_shift_reg_pm/signB_reg[7][7]_srl8___gen_double_shift_reg_r_6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[7][7]_srl8___gen_double_shift_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[10] [7]),
        .Q(\signB_reg[7][7]_srl8___gen_double_shift_reg_r_6_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[10].double_shift_reg_pm/signB_reg[7] " *) 
  (* srl_name = "\gen_double_shift_reg[10].double_shift_reg_pm/signB_reg[7][8]_srl8___gen_double_shift_reg_r_6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[7][8]_srl8___gen_double_shift_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[10] [8]),
        .Q(\signB_reg[7][8]_srl8___gen_double_shift_reg_r_6_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[10].double_shift_reg_pm/signB_reg[7] " *) 
  (* srl_name = "\gen_double_shift_reg[10].double_shift_reg_pm/signB_reg[7][9]_srl8___gen_double_shift_reg_r_6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[7][9]_srl8___gen_double_shift_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[10] [9]),
        .Q(\signB_reg[7][9]_srl8___gen_double_shift_reg_r_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[8][0]_gen_double_shift_reg_r_7 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[7][0]_srl8___gen_double_shift_reg_r_6_n_0 ),
        .Q(\signB_reg[8][0]_gen_double_shift_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[8][10]_gen_double_shift_reg_r_7 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[7][10]_srl8___gen_double_shift_reg_r_6_n_0 ),
        .Q(\signB_reg[8][10]_gen_double_shift_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[8][11]_gen_double_shift_reg_r_7 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[7][11]_srl8___gen_double_shift_reg_r_6_n_0 ),
        .Q(\signB_reg[8][11]_gen_double_shift_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[8][1]_gen_double_shift_reg_r_7 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[7][1]_srl8___gen_double_shift_reg_r_6_n_0 ),
        .Q(\signB_reg[8][1]_gen_double_shift_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[8][2]_gen_double_shift_reg_r_7 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[7][2]_srl8___gen_double_shift_reg_r_6_n_0 ),
        .Q(\signB_reg[8][2]_gen_double_shift_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[8][3]_gen_double_shift_reg_r_7 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[7][3]_srl8___gen_double_shift_reg_r_6_n_0 ),
        .Q(\signB_reg[8][3]_gen_double_shift_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[8][4]_gen_double_shift_reg_r_7 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[7][4]_srl8___gen_double_shift_reg_r_6_n_0 ),
        .Q(\signB_reg[8][4]_gen_double_shift_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[8][5]_gen_double_shift_reg_r_7 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[7][5]_srl8___gen_double_shift_reg_r_6_n_0 ),
        .Q(\signB_reg[8][5]_gen_double_shift_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[8][6]_gen_double_shift_reg_r_7 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[7][6]_srl8___gen_double_shift_reg_r_6_n_0 ),
        .Q(\signB_reg[8][6]_gen_double_shift_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[8][7]_gen_double_shift_reg_r_7 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[7][7]_srl8___gen_double_shift_reg_r_6_n_0 ),
        .Q(\signB_reg[8][7]_gen_double_shift_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[8][8]_gen_double_shift_reg_r_7 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[7][8]_srl8___gen_double_shift_reg_r_6_n_0 ),
        .Q(\signB_reg[8][8]_gen_double_shift_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[8][9]_gen_double_shift_reg_r_7 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[7][9]_srl8___gen_double_shift_reg_r_6_n_0 ),
        .Q(\signB_reg[8][9]_gen_double_shift_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[9][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__138_n_0),
        .Q(\out_SV_pipe[10] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[9][10] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__128_n_0),
        .Q(\out_SV_pipe[10] [10]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[9][11] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__127_n_0),
        .Q(\out_SV_pipe[10] [11]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[9][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__137_n_0),
        .Q(\out_SV_pipe[10] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[9][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__136_n_0),
        .Q(\out_SV_pipe[10] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[9][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__135_n_0),
        .Q(\out_SV_pipe[10] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[9][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__134_n_0),
        .Q(\out_SV_pipe[10] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[9][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__133_n_0),
        .Q(\out_SV_pipe[10] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[9][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__132_n_0),
        .Q(\out_SV_pipe[10] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[9][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__131_n_0),
        .Q(\out_SV_pipe[10] [7]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[9][8] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__130_n_0),
        .Q(\out_SV_pipe[10] [8]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[9][9] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__129_n_0),
        .Q(\out_SV_pipe[10] [9]),
        .R(rstn));
endmodule

(* ORIG_REF_NAME = "double_shift_reg" *) 
module double_shift_reg__parameterized19
   (\out_Attr_pipe[11] ,
    \out_SV_pipe[11] ,
    enable_transfer,
    \in_Attr_pipe[11] ,
    clk,
    rstn,
    \in_SV_pipe[11] ,
    \signA_reg[10][7]_0 );
  output [7:0]\out_Attr_pipe[11] ;
  output [11:0]\out_SV_pipe[11] ;
  input enable_transfer;
  input [7:0]\in_Attr_pipe[11] ;
  input clk;
  input rstn;
  input [11:0]\in_SV_pipe[11] ;
  input \signA_reg[10][7]_0 ;

  wire clk;
  wire enable_transfer;
  wire gen_double_shift_reg_gate__139_n_0;
  wire gen_double_shift_reg_gate__140_n_0;
  wire gen_double_shift_reg_gate__141_n_0;
  wire gen_double_shift_reg_gate__142_n_0;
  wire gen_double_shift_reg_gate__143_n_0;
  wire gen_double_shift_reg_gate__144_n_0;
  wire gen_double_shift_reg_gate__145_n_0;
  wire gen_double_shift_reg_gate__146_n_0;
  wire gen_double_shift_reg_gate__147_n_0;
  wire gen_double_shift_reg_gate__148_n_0;
  wire gen_double_shift_reg_gate__149_n_0;
  wire gen_double_shift_reg_gate__150_n_0;
  wire gen_double_shift_reg_gate__151_n_0;
  wire gen_double_shift_reg_gate__152_n_0;
  wire gen_double_shift_reg_gate__153_n_0;
  wire gen_double_shift_reg_gate__154_n_0;
  wire gen_double_shift_reg_gate__155_n_0;
  wire gen_double_shift_reg_gate__156_n_0;
  wire gen_double_shift_reg_gate__157_n_0;
  wire gen_double_shift_reg_gate__158_n_0;
  wire [7:0]\in_Attr_pipe[11] ;
  wire [11:0]\in_SV_pipe[11] ;
  wire [7:0]\out_Attr_pipe[11] ;
  wire [11:0]\out_SV_pipe[11] ;
  wire rstn;
  wire \signA_reg[10][7]_0 ;
  wire \signA_reg[8][0]_srl9___gen_double_shift_reg_r_7_n_0 ;
  wire \signA_reg[8][1]_srl9___gen_double_shift_reg_r_7_n_0 ;
  wire \signA_reg[8][2]_srl9___gen_double_shift_reg_r_7_n_0 ;
  wire \signA_reg[8][3]_srl9___gen_double_shift_reg_r_7_n_0 ;
  wire \signA_reg[8][4]_srl9___gen_double_shift_reg_r_7_n_0 ;
  wire \signA_reg[8][5]_srl9___gen_double_shift_reg_r_7_n_0 ;
  wire \signA_reg[8][6]_srl9___gen_double_shift_reg_r_7_n_0 ;
  wire \signA_reg[8][7]_srl9___gen_double_shift_reg_r_7_n_0 ;
  wire \signA_reg[9][0]_gen_double_shift_reg_r_8_n_0 ;
  wire \signA_reg[9][1]_gen_double_shift_reg_r_8_n_0 ;
  wire \signA_reg[9][2]_gen_double_shift_reg_r_8_n_0 ;
  wire \signA_reg[9][3]_gen_double_shift_reg_r_8_n_0 ;
  wire \signA_reg[9][4]_gen_double_shift_reg_r_8_n_0 ;
  wire \signA_reg[9][5]_gen_double_shift_reg_r_8_n_0 ;
  wire \signA_reg[9][6]_gen_double_shift_reg_r_8_n_0 ;
  wire \signA_reg[9][7]_gen_double_shift_reg_r_8_n_0 ;
  wire \signB_reg[8][0]_srl9___gen_double_shift_reg_r_7_n_0 ;
  wire \signB_reg[8][10]_srl9___gen_double_shift_reg_r_7_n_0 ;
  wire \signB_reg[8][11]_srl9___gen_double_shift_reg_r_7_n_0 ;
  wire \signB_reg[8][1]_srl9___gen_double_shift_reg_r_7_n_0 ;
  wire \signB_reg[8][2]_srl9___gen_double_shift_reg_r_7_n_0 ;
  wire \signB_reg[8][3]_srl9___gen_double_shift_reg_r_7_n_0 ;
  wire \signB_reg[8][4]_srl9___gen_double_shift_reg_r_7_n_0 ;
  wire \signB_reg[8][5]_srl9___gen_double_shift_reg_r_7_n_0 ;
  wire \signB_reg[8][6]_srl9___gen_double_shift_reg_r_7_n_0 ;
  wire \signB_reg[8][7]_srl9___gen_double_shift_reg_r_7_n_0 ;
  wire \signB_reg[8][8]_srl9___gen_double_shift_reg_r_7_n_0 ;
  wire \signB_reg[8][9]_srl9___gen_double_shift_reg_r_7_n_0 ;
  wire \signB_reg[9][0]_gen_double_shift_reg_r_8_n_0 ;
  wire \signB_reg[9][10]_gen_double_shift_reg_r_8_n_0 ;
  wire \signB_reg[9][11]_gen_double_shift_reg_r_8_n_0 ;
  wire \signB_reg[9][1]_gen_double_shift_reg_r_8_n_0 ;
  wire \signB_reg[9][2]_gen_double_shift_reg_r_8_n_0 ;
  wire \signB_reg[9][3]_gen_double_shift_reg_r_8_n_0 ;
  wire \signB_reg[9][4]_gen_double_shift_reg_r_8_n_0 ;
  wire \signB_reg[9][5]_gen_double_shift_reg_r_8_n_0 ;
  wire \signB_reg[9][6]_gen_double_shift_reg_r_8_n_0 ;
  wire \signB_reg[9][7]_gen_double_shift_reg_r_8_n_0 ;
  wire \signB_reg[9][8]_gen_double_shift_reg_r_8_n_0 ;
  wire \signB_reg[9][9]_gen_double_shift_reg_r_8_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__139
       (.I0(\signA_reg[9][7]_gen_double_shift_reg_r_8_n_0 ),
        .I1(\signA_reg[10][7]_0 ),
        .O(gen_double_shift_reg_gate__139_n_0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__140
       (.I0(\signA_reg[9][6]_gen_double_shift_reg_r_8_n_0 ),
        .I1(\signA_reg[10][7]_0 ),
        .O(gen_double_shift_reg_gate__140_n_0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__141
       (.I0(\signA_reg[9][5]_gen_double_shift_reg_r_8_n_0 ),
        .I1(\signA_reg[10][7]_0 ),
        .O(gen_double_shift_reg_gate__141_n_0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__142
       (.I0(\signA_reg[9][4]_gen_double_shift_reg_r_8_n_0 ),
        .I1(\signA_reg[10][7]_0 ),
        .O(gen_double_shift_reg_gate__142_n_0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__143
       (.I0(\signA_reg[9][3]_gen_double_shift_reg_r_8_n_0 ),
        .I1(\signA_reg[10][7]_0 ),
        .O(gen_double_shift_reg_gate__143_n_0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__144
       (.I0(\signA_reg[9][2]_gen_double_shift_reg_r_8_n_0 ),
        .I1(\signA_reg[10][7]_0 ),
        .O(gen_double_shift_reg_gate__144_n_0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__145
       (.I0(\signA_reg[9][1]_gen_double_shift_reg_r_8_n_0 ),
        .I1(\signA_reg[10][7]_0 ),
        .O(gen_double_shift_reg_gate__145_n_0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__146
       (.I0(\signA_reg[9][0]_gen_double_shift_reg_r_8_n_0 ),
        .I1(\signA_reg[10][7]_0 ),
        .O(gen_double_shift_reg_gate__146_n_0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__147
       (.I0(\signB_reg[9][11]_gen_double_shift_reg_r_8_n_0 ),
        .I1(\signA_reg[10][7]_0 ),
        .O(gen_double_shift_reg_gate__147_n_0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__148
       (.I0(\signB_reg[9][10]_gen_double_shift_reg_r_8_n_0 ),
        .I1(\signA_reg[10][7]_0 ),
        .O(gen_double_shift_reg_gate__148_n_0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__149
       (.I0(\signB_reg[9][9]_gen_double_shift_reg_r_8_n_0 ),
        .I1(\signA_reg[10][7]_0 ),
        .O(gen_double_shift_reg_gate__149_n_0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__150
       (.I0(\signB_reg[9][8]_gen_double_shift_reg_r_8_n_0 ),
        .I1(\signA_reg[10][7]_0 ),
        .O(gen_double_shift_reg_gate__150_n_0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__151
       (.I0(\signB_reg[9][7]_gen_double_shift_reg_r_8_n_0 ),
        .I1(\signA_reg[10][7]_0 ),
        .O(gen_double_shift_reg_gate__151_n_0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__152
       (.I0(\signB_reg[9][6]_gen_double_shift_reg_r_8_n_0 ),
        .I1(\signA_reg[10][7]_0 ),
        .O(gen_double_shift_reg_gate__152_n_0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__153
       (.I0(\signB_reg[9][5]_gen_double_shift_reg_r_8_n_0 ),
        .I1(\signA_reg[10][7]_0 ),
        .O(gen_double_shift_reg_gate__153_n_0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__154
       (.I0(\signB_reg[9][4]_gen_double_shift_reg_r_8_n_0 ),
        .I1(\signA_reg[10][7]_0 ),
        .O(gen_double_shift_reg_gate__154_n_0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__155
       (.I0(\signB_reg[9][3]_gen_double_shift_reg_r_8_n_0 ),
        .I1(\signA_reg[10][7]_0 ),
        .O(gen_double_shift_reg_gate__155_n_0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__156
       (.I0(\signB_reg[9][2]_gen_double_shift_reg_r_8_n_0 ),
        .I1(\signA_reg[10][7]_0 ),
        .O(gen_double_shift_reg_gate__156_n_0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__157
       (.I0(\signB_reg[9][1]_gen_double_shift_reg_r_8_n_0 ),
        .I1(\signA_reg[10][7]_0 ),
        .O(gen_double_shift_reg_gate__157_n_0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__158
       (.I0(\signB_reg[9][0]_gen_double_shift_reg_r_8_n_0 ),
        .I1(\signA_reg[10][7]_0 ),
        .O(gen_double_shift_reg_gate__158_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[10][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__146_n_0),
        .Q(\out_Attr_pipe[11] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[10][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__145_n_0),
        .Q(\out_Attr_pipe[11] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[10][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__144_n_0),
        .Q(\out_Attr_pipe[11] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[10][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__143_n_0),
        .Q(\out_Attr_pipe[11] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[10][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__142_n_0),
        .Q(\out_Attr_pipe[11] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[10][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__141_n_0),
        .Q(\out_Attr_pipe[11] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[10][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__140_n_0),
        .Q(\out_Attr_pipe[11] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[10][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__139_n_0),
        .Q(\out_Attr_pipe[11] [7]),
        .R(rstn));
  (* srl_bus_name = "\gen_double_shift_reg[11].double_shift_reg_pm/signA_reg[8] " *) 
  (* srl_name = "\gen_double_shift_reg[11].double_shift_reg_pm/signA_reg[8][0]_srl9___gen_double_shift_reg_r_7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[8][0]_srl9___gen_double_shift_reg_r_7 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[11] [0]),
        .Q(\signA_reg[8][0]_srl9___gen_double_shift_reg_r_7_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[11].double_shift_reg_pm/signA_reg[8] " *) 
  (* srl_name = "\gen_double_shift_reg[11].double_shift_reg_pm/signA_reg[8][1]_srl9___gen_double_shift_reg_r_7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[8][1]_srl9___gen_double_shift_reg_r_7 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[11] [1]),
        .Q(\signA_reg[8][1]_srl9___gen_double_shift_reg_r_7_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[11].double_shift_reg_pm/signA_reg[8] " *) 
  (* srl_name = "\gen_double_shift_reg[11].double_shift_reg_pm/signA_reg[8][2]_srl9___gen_double_shift_reg_r_7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[8][2]_srl9___gen_double_shift_reg_r_7 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[11] [2]),
        .Q(\signA_reg[8][2]_srl9___gen_double_shift_reg_r_7_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[11].double_shift_reg_pm/signA_reg[8] " *) 
  (* srl_name = "\gen_double_shift_reg[11].double_shift_reg_pm/signA_reg[8][3]_srl9___gen_double_shift_reg_r_7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[8][3]_srl9___gen_double_shift_reg_r_7 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[11] [3]),
        .Q(\signA_reg[8][3]_srl9___gen_double_shift_reg_r_7_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[11].double_shift_reg_pm/signA_reg[8] " *) 
  (* srl_name = "\gen_double_shift_reg[11].double_shift_reg_pm/signA_reg[8][4]_srl9___gen_double_shift_reg_r_7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[8][4]_srl9___gen_double_shift_reg_r_7 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[11] [4]),
        .Q(\signA_reg[8][4]_srl9___gen_double_shift_reg_r_7_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[11].double_shift_reg_pm/signA_reg[8] " *) 
  (* srl_name = "\gen_double_shift_reg[11].double_shift_reg_pm/signA_reg[8][5]_srl9___gen_double_shift_reg_r_7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[8][5]_srl9___gen_double_shift_reg_r_7 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[11] [5]),
        .Q(\signA_reg[8][5]_srl9___gen_double_shift_reg_r_7_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[11].double_shift_reg_pm/signA_reg[8] " *) 
  (* srl_name = "\gen_double_shift_reg[11].double_shift_reg_pm/signA_reg[8][6]_srl9___gen_double_shift_reg_r_7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[8][6]_srl9___gen_double_shift_reg_r_7 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[11] [6]),
        .Q(\signA_reg[8][6]_srl9___gen_double_shift_reg_r_7_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[11].double_shift_reg_pm/signA_reg[8] " *) 
  (* srl_name = "\gen_double_shift_reg[11].double_shift_reg_pm/signA_reg[8][7]_srl9___gen_double_shift_reg_r_7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[8][7]_srl9___gen_double_shift_reg_r_7 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[11] [7]),
        .Q(\signA_reg[8][7]_srl9___gen_double_shift_reg_r_7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[9][0]_gen_double_shift_reg_r_8 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[8][0]_srl9___gen_double_shift_reg_r_7_n_0 ),
        .Q(\signA_reg[9][0]_gen_double_shift_reg_r_8_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[9][1]_gen_double_shift_reg_r_8 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[8][1]_srl9___gen_double_shift_reg_r_7_n_0 ),
        .Q(\signA_reg[9][1]_gen_double_shift_reg_r_8_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[9][2]_gen_double_shift_reg_r_8 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[8][2]_srl9___gen_double_shift_reg_r_7_n_0 ),
        .Q(\signA_reg[9][2]_gen_double_shift_reg_r_8_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[9][3]_gen_double_shift_reg_r_8 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[8][3]_srl9___gen_double_shift_reg_r_7_n_0 ),
        .Q(\signA_reg[9][3]_gen_double_shift_reg_r_8_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[9][4]_gen_double_shift_reg_r_8 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[8][4]_srl9___gen_double_shift_reg_r_7_n_0 ),
        .Q(\signA_reg[9][4]_gen_double_shift_reg_r_8_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[9][5]_gen_double_shift_reg_r_8 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[8][5]_srl9___gen_double_shift_reg_r_7_n_0 ),
        .Q(\signA_reg[9][5]_gen_double_shift_reg_r_8_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[9][6]_gen_double_shift_reg_r_8 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[8][6]_srl9___gen_double_shift_reg_r_7_n_0 ),
        .Q(\signA_reg[9][6]_gen_double_shift_reg_r_8_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[9][7]_gen_double_shift_reg_r_8 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[8][7]_srl9___gen_double_shift_reg_r_7_n_0 ),
        .Q(\signA_reg[9][7]_gen_double_shift_reg_r_8_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[10][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__158_n_0),
        .Q(\out_SV_pipe[11] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[10][10] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__148_n_0),
        .Q(\out_SV_pipe[11] [10]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[10][11] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__147_n_0),
        .Q(\out_SV_pipe[11] [11]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[10][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__157_n_0),
        .Q(\out_SV_pipe[11] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[10][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__156_n_0),
        .Q(\out_SV_pipe[11] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[10][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__155_n_0),
        .Q(\out_SV_pipe[11] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[10][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__154_n_0),
        .Q(\out_SV_pipe[11] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[10][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__153_n_0),
        .Q(\out_SV_pipe[11] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[10][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__152_n_0),
        .Q(\out_SV_pipe[11] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[10][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__151_n_0),
        .Q(\out_SV_pipe[11] [7]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[10][8] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__150_n_0),
        .Q(\out_SV_pipe[11] [8]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[10][9] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__149_n_0),
        .Q(\out_SV_pipe[11] [9]),
        .R(rstn));
  (* srl_bus_name = "\gen_double_shift_reg[11].double_shift_reg_pm/signB_reg[8] " *) 
  (* srl_name = "\gen_double_shift_reg[11].double_shift_reg_pm/signB_reg[8][0]_srl9___gen_double_shift_reg_r_7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[8][0]_srl9___gen_double_shift_reg_r_7 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[11] [0]),
        .Q(\signB_reg[8][0]_srl9___gen_double_shift_reg_r_7_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[11].double_shift_reg_pm/signB_reg[8] " *) 
  (* srl_name = "\gen_double_shift_reg[11].double_shift_reg_pm/signB_reg[8][10]_srl9___gen_double_shift_reg_r_7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[8][10]_srl9___gen_double_shift_reg_r_7 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[11] [10]),
        .Q(\signB_reg[8][10]_srl9___gen_double_shift_reg_r_7_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[11].double_shift_reg_pm/signB_reg[8] " *) 
  (* srl_name = "\gen_double_shift_reg[11].double_shift_reg_pm/signB_reg[8][11]_srl9___gen_double_shift_reg_r_7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[8][11]_srl9___gen_double_shift_reg_r_7 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[11] [11]),
        .Q(\signB_reg[8][11]_srl9___gen_double_shift_reg_r_7_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[11].double_shift_reg_pm/signB_reg[8] " *) 
  (* srl_name = "\gen_double_shift_reg[11].double_shift_reg_pm/signB_reg[8][1]_srl9___gen_double_shift_reg_r_7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[8][1]_srl9___gen_double_shift_reg_r_7 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[11] [1]),
        .Q(\signB_reg[8][1]_srl9___gen_double_shift_reg_r_7_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[11].double_shift_reg_pm/signB_reg[8] " *) 
  (* srl_name = "\gen_double_shift_reg[11].double_shift_reg_pm/signB_reg[8][2]_srl9___gen_double_shift_reg_r_7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[8][2]_srl9___gen_double_shift_reg_r_7 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[11] [2]),
        .Q(\signB_reg[8][2]_srl9___gen_double_shift_reg_r_7_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[11].double_shift_reg_pm/signB_reg[8] " *) 
  (* srl_name = "\gen_double_shift_reg[11].double_shift_reg_pm/signB_reg[8][3]_srl9___gen_double_shift_reg_r_7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[8][3]_srl9___gen_double_shift_reg_r_7 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[11] [3]),
        .Q(\signB_reg[8][3]_srl9___gen_double_shift_reg_r_7_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[11].double_shift_reg_pm/signB_reg[8] " *) 
  (* srl_name = "\gen_double_shift_reg[11].double_shift_reg_pm/signB_reg[8][4]_srl9___gen_double_shift_reg_r_7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[8][4]_srl9___gen_double_shift_reg_r_7 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[11] [4]),
        .Q(\signB_reg[8][4]_srl9___gen_double_shift_reg_r_7_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[11].double_shift_reg_pm/signB_reg[8] " *) 
  (* srl_name = "\gen_double_shift_reg[11].double_shift_reg_pm/signB_reg[8][5]_srl9___gen_double_shift_reg_r_7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[8][5]_srl9___gen_double_shift_reg_r_7 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[11] [5]),
        .Q(\signB_reg[8][5]_srl9___gen_double_shift_reg_r_7_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[11].double_shift_reg_pm/signB_reg[8] " *) 
  (* srl_name = "\gen_double_shift_reg[11].double_shift_reg_pm/signB_reg[8][6]_srl9___gen_double_shift_reg_r_7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[8][6]_srl9___gen_double_shift_reg_r_7 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[11] [6]),
        .Q(\signB_reg[8][6]_srl9___gen_double_shift_reg_r_7_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[11].double_shift_reg_pm/signB_reg[8] " *) 
  (* srl_name = "\gen_double_shift_reg[11].double_shift_reg_pm/signB_reg[8][7]_srl9___gen_double_shift_reg_r_7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[8][7]_srl9___gen_double_shift_reg_r_7 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[11] [7]),
        .Q(\signB_reg[8][7]_srl9___gen_double_shift_reg_r_7_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[11].double_shift_reg_pm/signB_reg[8] " *) 
  (* srl_name = "\gen_double_shift_reg[11].double_shift_reg_pm/signB_reg[8][8]_srl9___gen_double_shift_reg_r_7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[8][8]_srl9___gen_double_shift_reg_r_7 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[11] [8]),
        .Q(\signB_reg[8][8]_srl9___gen_double_shift_reg_r_7_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[11].double_shift_reg_pm/signB_reg[8] " *) 
  (* srl_name = "\gen_double_shift_reg[11].double_shift_reg_pm/signB_reg[8][9]_srl9___gen_double_shift_reg_r_7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[8][9]_srl9___gen_double_shift_reg_r_7 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[11] [9]),
        .Q(\signB_reg[8][9]_srl9___gen_double_shift_reg_r_7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[9][0]_gen_double_shift_reg_r_8 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[8][0]_srl9___gen_double_shift_reg_r_7_n_0 ),
        .Q(\signB_reg[9][0]_gen_double_shift_reg_r_8_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[9][10]_gen_double_shift_reg_r_8 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[8][10]_srl9___gen_double_shift_reg_r_7_n_0 ),
        .Q(\signB_reg[9][10]_gen_double_shift_reg_r_8_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[9][11]_gen_double_shift_reg_r_8 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[8][11]_srl9___gen_double_shift_reg_r_7_n_0 ),
        .Q(\signB_reg[9][11]_gen_double_shift_reg_r_8_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[9][1]_gen_double_shift_reg_r_8 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[8][1]_srl9___gen_double_shift_reg_r_7_n_0 ),
        .Q(\signB_reg[9][1]_gen_double_shift_reg_r_8_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[9][2]_gen_double_shift_reg_r_8 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[8][2]_srl9___gen_double_shift_reg_r_7_n_0 ),
        .Q(\signB_reg[9][2]_gen_double_shift_reg_r_8_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[9][3]_gen_double_shift_reg_r_8 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[8][3]_srl9___gen_double_shift_reg_r_7_n_0 ),
        .Q(\signB_reg[9][3]_gen_double_shift_reg_r_8_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[9][4]_gen_double_shift_reg_r_8 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[8][4]_srl9___gen_double_shift_reg_r_7_n_0 ),
        .Q(\signB_reg[9][4]_gen_double_shift_reg_r_8_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[9][5]_gen_double_shift_reg_r_8 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[8][5]_srl9___gen_double_shift_reg_r_7_n_0 ),
        .Q(\signB_reg[9][5]_gen_double_shift_reg_r_8_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[9][6]_gen_double_shift_reg_r_8 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[8][6]_srl9___gen_double_shift_reg_r_7_n_0 ),
        .Q(\signB_reg[9][6]_gen_double_shift_reg_r_8_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[9][7]_gen_double_shift_reg_r_8 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[8][7]_srl9___gen_double_shift_reg_r_7_n_0 ),
        .Q(\signB_reg[9][7]_gen_double_shift_reg_r_8_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[9][8]_gen_double_shift_reg_r_8 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[8][8]_srl9___gen_double_shift_reg_r_7_n_0 ),
        .Q(\signB_reg[9][8]_gen_double_shift_reg_r_8_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[9][9]_gen_double_shift_reg_r_8 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[8][9]_srl9___gen_double_shift_reg_r_7_n_0 ),
        .Q(\signB_reg[9][9]_gen_double_shift_reg_r_8_n_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "double_shift_reg" *) 
module double_shift_reg__parameterized21
   (\out_Attr_pipe[12] ,
    \out_SV_pipe[12] ,
    enable_transfer,
    \in_Attr_pipe[12] ,
    clk,
    rstn,
    \in_SV_pipe[12] ,
    \signA_reg[11][7]_0 );
  output [7:0]\out_Attr_pipe[12] ;
  output [11:0]\out_SV_pipe[12] ;
  input enable_transfer;
  input [7:0]\in_Attr_pipe[12] ;
  input clk;
  input rstn;
  input [11:0]\in_SV_pipe[12] ;
  input \signA_reg[11][7]_0 ;

  wire clk;
  wire enable_transfer;
  wire gen_double_shift_reg_gate__159_n_0;
  wire gen_double_shift_reg_gate__160_n_0;
  wire gen_double_shift_reg_gate__161_n_0;
  wire gen_double_shift_reg_gate__162_n_0;
  wire gen_double_shift_reg_gate__163_n_0;
  wire gen_double_shift_reg_gate__164_n_0;
  wire gen_double_shift_reg_gate__165_n_0;
  wire gen_double_shift_reg_gate__166_n_0;
  wire gen_double_shift_reg_gate__167_n_0;
  wire gen_double_shift_reg_gate__168_n_0;
  wire gen_double_shift_reg_gate__169_n_0;
  wire gen_double_shift_reg_gate__170_n_0;
  wire gen_double_shift_reg_gate__171_n_0;
  wire gen_double_shift_reg_gate__172_n_0;
  wire gen_double_shift_reg_gate__173_n_0;
  wire gen_double_shift_reg_gate__174_n_0;
  wire gen_double_shift_reg_gate__175_n_0;
  wire gen_double_shift_reg_gate__176_n_0;
  wire gen_double_shift_reg_gate__177_n_0;
  wire gen_double_shift_reg_gate__178_n_0;
  wire [7:0]\in_Attr_pipe[12] ;
  wire [11:0]\in_SV_pipe[12] ;
  wire [7:0]\out_Attr_pipe[12] ;
  wire [11:0]\out_SV_pipe[12] ;
  wire rstn;
  wire \signA_reg[10][0]_gen_double_shift_reg_r_9_n_0 ;
  wire \signA_reg[10][1]_gen_double_shift_reg_r_9_n_0 ;
  wire \signA_reg[10][2]_gen_double_shift_reg_r_9_n_0 ;
  wire \signA_reg[10][3]_gen_double_shift_reg_r_9_n_0 ;
  wire \signA_reg[10][4]_gen_double_shift_reg_r_9_n_0 ;
  wire \signA_reg[10][5]_gen_double_shift_reg_r_9_n_0 ;
  wire \signA_reg[10][6]_gen_double_shift_reg_r_9_n_0 ;
  wire \signA_reg[10][7]_gen_double_shift_reg_r_9_n_0 ;
  wire \signA_reg[11][7]_0 ;
  wire \signA_reg[9][0]_srl10___gen_double_shift_reg_r_8_n_0 ;
  wire \signA_reg[9][1]_srl10___gen_double_shift_reg_r_8_n_0 ;
  wire \signA_reg[9][2]_srl10___gen_double_shift_reg_r_8_n_0 ;
  wire \signA_reg[9][3]_srl10___gen_double_shift_reg_r_8_n_0 ;
  wire \signA_reg[9][4]_srl10___gen_double_shift_reg_r_8_n_0 ;
  wire \signA_reg[9][5]_srl10___gen_double_shift_reg_r_8_n_0 ;
  wire \signA_reg[9][6]_srl10___gen_double_shift_reg_r_8_n_0 ;
  wire \signA_reg[9][7]_srl10___gen_double_shift_reg_r_8_n_0 ;
  wire \signB_reg[10][0]_gen_double_shift_reg_r_9_n_0 ;
  wire \signB_reg[10][10]_gen_double_shift_reg_r_9_n_0 ;
  wire \signB_reg[10][11]_gen_double_shift_reg_r_9_n_0 ;
  wire \signB_reg[10][1]_gen_double_shift_reg_r_9_n_0 ;
  wire \signB_reg[10][2]_gen_double_shift_reg_r_9_n_0 ;
  wire \signB_reg[10][3]_gen_double_shift_reg_r_9_n_0 ;
  wire \signB_reg[10][4]_gen_double_shift_reg_r_9_n_0 ;
  wire \signB_reg[10][5]_gen_double_shift_reg_r_9_n_0 ;
  wire \signB_reg[10][6]_gen_double_shift_reg_r_9_n_0 ;
  wire \signB_reg[10][7]_gen_double_shift_reg_r_9_n_0 ;
  wire \signB_reg[10][8]_gen_double_shift_reg_r_9_n_0 ;
  wire \signB_reg[10][9]_gen_double_shift_reg_r_9_n_0 ;
  wire \signB_reg[9][0]_srl10___gen_double_shift_reg_r_8_n_0 ;
  wire \signB_reg[9][10]_srl10___gen_double_shift_reg_r_8_n_0 ;
  wire \signB_reg[9][11]_srl10___gen_double_shift_reg_r_8_n_0 ;
  wire \signB_reg[9][1]_srl10___gen_double_shift_reg_r_8_n_0 ;
  wire \signB_reg[9][2]_srl10___gen_double_shift_reg_r_8_n_0 ;
  wire \signB_reg[9][3]_srl10___gen_double_shift_reg_r_8_n_0 ;
  wire \signB_reg[9][4]_srl10___gen_double_shift_reg_r_8_n_0 ;
  wire \signB_reg[9][5]_srl10___gen_double_shift_reg_r_8_n_0 ;
  wire \signB_reg[9][6]_srl10___gen_double_shift_reg_r_8_n_0 ;
  wire \signB_reg[9][7]_srl10___gen_double_shift_reg_r_8_n_0 ;
  wire \signB_reg[9][8]_srl10___gen_double_shift_reg_r_8_n_0 ;
  wire \signB_reg[9][9]_srl10___gen_double_shift_reg_r_8_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__159
       (.I0(\signA_reg[10][7]_gen_double_shift_reg_r_9_n_0 ),
        .I1(\signA_reg[11][7]_0 ),
        .O(gen_double_shift_reg_gate__159_n_0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__160
       (.I0(\signA_reg[10][6]_gen_double_shift_reg_r_9_n_0 ),
        .I1(\signA_reg[11][7]_0 ),
        .O(gen_double_shift_reg_gate__160_n_0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__161
       (.I0(\signA_reg[10][5]_gen_double_shift_reg_r_9_n_0 ),
        .I1(\signA_reg[11][7]_0 ),
        .O(gen_double_shift_reg_gate__161_n_0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__162
       (.I0(\signA_reg[10][4]_gen_double_shift_reg_r_9_n_0 ),
        .I1(\signA_reg[11][7]_0 ),
        .O(gen_double_shift_reg_gate__162_n_0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__163
       (.I0(\signA_reg[10][3]_gen_double_shift_reg_r_9_n_0 ),
        .I1(\signA_reg[11][7]_0 ),
        .O(gen_double_shift_reg_gate__163_n_0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__164
       (.I0(\signA_reg[10][2]_gen_double_shift_reg_r_9_n_0 ),
        .I1(\signA_reg[11][7]_0 ),
        .O(gen_double_shift_reg_gate__164_n_0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__165
       (.I0(\signA_reg[10][1]_gen_double_shift_reg_r_9_n_0 ),
        .I1(\signA_reg[11][7]_0 ),
        .O(gen_double_shift_reg_gate__165_n_0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__166
       (.I0(\signA_reg[10][0]_gen_double_shift_reg_r_9_n_0 ),
        .I1(\signA_reg[11][7]_0 ),
        .O(gen_double_shift_reg_gate__166_n_0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__167
       (.I0(\signB_reg[10][11]_gen_double_shift_reg_r_9_n_0 ),
        .I1(\signA_reg[11][7]_0 ),
        .O(gen_double_shift_reg_gate__167_n_0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__168
       (.I0(\signB_reg[10][10]_gen_double_shift_reg_r_9_n_0 ),
        .I1(\signA_reg[11][7]_0 ),
        .O(gen_double_shift_reg_gate__168_n_0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__169
       (.I0(\signB_reg[10][9]_gen_double_shift_reg_r_9_n_0 ),
        .I1(\signA_reg[11][7]_0 ),
        .O(gen_double_shift_reg_gate__169_n_0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__170
       (.I0(\signB_reg[10][8]_gen_double_shift_reg_r_9_n_0 ),
        .I1(\signA_reg[11][7]_0 ),
        .O(gen_double_shift_reg_gate__170_n_0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__171
       (.I0(\signB_reg[10][7]_gen_double_shift_reg_r_9_n_0 ),
        .I1(\signA_reg[11][7]_0 ),
        .O(gen_double_shift_reg_gate__171_n_0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__172
       (.I0(\signB_reg[10][6]_gen_double_shift_reg_r_9_n_0 ),
        .I1(\signA_reg[11][7]_0 ),
        .O(gen_double_shift_reg_gate__172_n_0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__173
       (.I0(\signB_reg[10][5]_gen_double_shift_reg_r_9_n_0 ),
        .I1(\signA_reg[11][7]_0 ),
        .O(gen_double_shift_reg_gate__173_n_0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__174
       (.I0(\signB_reg[10][4]_gen_double_shift_reg_r_9_n_0 ),
        .I1(\signA_reg[11][7]_0 ),
        .O(gen_double_shift_reg_gate__174_n_0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__175
       (.I0(\signB_reg[10][3]_gen_double_shift_reg_r_9_n_0 ),
        .I1(\signA_reg[11][7]_0 ),
        .O(gen_double_shift_reg_gate__175_n_0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__176
       (.I0(\signB_reg[10][2]_gen_double_shift_reg_r_9_n_0 ),
        .I1(\signA_reg[11][7]_0 ),
        .O(gen_double_shift_reg_gate__176_n_0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__177
       (.I0(\signB_reg[10][1]_gen_double_shift_reg_r_9_n_0 ),
        .I1(\signA_reg[11][7]_0 ),
        .O(gen_double_shift_reg_gate__177_n_0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__178
       (.I0(\signB_reg[10][0]_gen_double_shift_reg_r_9_n_0 ),
        .I1(\signA_reg[11][7]_0 ),
        .O(gen_double_shift_reg_gate__178_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[10][0]_gen_double_shift_reg_r_9 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[9][0]_srl10___gen_double_shift_reg_r_8_n_0 ),
        .Q(\signA_reg[10][0]_gen_double_shift_reg_r_9_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[10][1]_gen_double_shift_reg_r_9 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[9][1]_srl10___gen_double_shift_reg_r_8_n_0 ),
        .Q(\signA_reg[10][1]_gen_double_shift_reg_r_9_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[10][2]_gen_double_shift_reg_r_9 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[9][2]_srl10___gen_double_shift_reg_r_8_n_0 ),
        .Q(\signA_reg[10][2]_gen_double_shift_reg_r_9_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[10][3]_gen_double_shift_reg_r_9 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[9][3]_srl10___gen_double_shift_reg_r_8_n_0 ),
        .Q(\signA_reg[10][3]_gen_double_shift_reg_r_9_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[10][4]_gen_double_shift_reg_r_9 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[9][4]_srl10___gen_double_shift_reg_r_8_n_0 ),
        .Q(\signA_reg[10][4]_gen_double_shift_reg_r_9_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[10][5]_gen_double_shift_reg_r_9 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[9][5]_srl10___gen_double_shift_reg_r_8_n_0 ),
        .Q(\signA_reg[10][5]_gen_double_shift_reg_r_9_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[10][6]_gen_double_shift_reg_r_9 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[9][6]_srl10___gen_double_shift_reg_r_8_n_0 ),
        .Q(\signA_reg[10][6]_gen_double_shift_reg_r_9_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[10][7]_gen_double_shift_reg_r_9 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[9][7]_srl10___gen_double_shift_reg_r_8_n_0 ),
        .Q(\signA_reg[10][7]_gen_double_shift_reg_r_9_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[11][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__166_n_0),
        .Q(\out_Attr_pipe[12] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[11][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__165_n_0),
        .Q(\out_Attr_pipe[12] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[11][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__164_n_0),
        .Q(\out_Attr_pipe[12] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[11][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__163_n_0),
        .Q(\out_Attr_pipe[12] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[11][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__162_n_0),
        .Q(\out_Attr_pipe[12] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[11][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__161_n_0),
        .Q(\out_Attr_pipe[12] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[11][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__160_n_0),
        .Q(\out_Attr_pipe[12] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[11][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__159_n_0),
        .Q(\out_Attr_pipe[12] [7]),
        .R(rstn));
  (* srl_bus_name = "\gen_double_shift_reg[12].double_shift_reg_pm/signA_reg[9] " *) 
  (* srl_name = "\gen_double_shift_reg[12].double_shift_reg_pm/signA_reg[9][0]_srl10___gen_double_shift_reg_r_8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[9][0]_srl10___gen_double_shift_reg_r_8 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[12] [0]),
        .Q(\signA_reg[9][0]_srl10___gen_double_shift_reg_r_8_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[12].double_shift_reg_pm/signA_reg[9] " *) 
  (* srl_name = "\gen_double_shift_reg[12].double_shift_reg_pm/signA_reg[9][1]_srl10___gen_double_shift_reg_r_8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[9][1]_srl10___gen_double_shift_reg_r_8 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[12] [1]),
        .Q(\signA_reg[9][1]_srl10___gen_double_shift_reg_r_8_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[12].double_shift_reg_pm/signA_reg[9] " *) 
  (* srl_name = "\gen_double_shift_reg[12].double_shift_reg_pm/signA_reg[9][2]_srl10___gen_double_shift_reg_r_8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[9][2]_srl10___gen_double_shift_reg_r_8 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[12] [2]),
        .Q(\signA_reg[9][2]_srl10___gen_double_shift_reg_r_8_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[12].double_shift_reg_pm/signA_reg[9] " *) 
  (* srl_name = "\gen_double_shift_reg[12].double_shift_reg_pm/signA_reg[9][3]_srl10___gen_double_shift_reg_r_8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[9][3]_srl10___gen_double_shift_reg_r_8 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[12] [3]),
        .Q(\signA_reg[9][3]_srl10___gen_double_shift_reg_r_8_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[12].double_shift_reg_pm/signA_reg[9] " *) 
  (* srl_name = "\gen_double_shift_reg[12].double_shift_reg_pm/signA_reg[9][4]_srl10___gen_double_shift_reg_r_8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[9][4]_srl10___gen_double_shift_reg_r_8 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[12] [4]),
        .Q(\signA_reg[9][4]_srl10___gen_double_shift_reg_r_8_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[12].double_shift_reg_pm/signA_reg[9] " *) 
  (* srl_name = "\gen_double_shift_reg[12].double_shift_reg_pm/signA_reg[9][5]_srl10___gen_double_shift_reg_r_8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[9][5]_srl10___gen_double_shift_reg_r_8 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[12] [5]),
        .Q(\signA_reg[9][5]_srl10___gen_double_shift_reg_r_8_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[12].double_shift_reg_pm/signA_reg[9] " *) 
  (* srl_name = "\gen_double_shift_reg[12].double_shift_reg_pm/signA_reg[9][6]_srl10___gen_double_shift_reg_r_8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[9][6]_srl10___gen_double_shift_reg_r_8 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[12] [6]),
        .Q(\signA_reg[9][6]_srl10___gen_double_shift_reg_r_8_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[12].double_shift_reg_pm/signA_reg[9] " *) 
  (* srl_name = "\gen_double_shift_reg[12].double_shift_reg_pm/signA_reg[9][7]_srl10___gen_double_shift_reg_r_8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[9][7]_srl10___gen_double_shift_reg_r_8 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[12] [7]),
        .Q(\signA_reg[9][7]_srl10___gen_double_shift_reg_r_8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[10][0]_gen_double_shift_reg_r_9 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[9][0]_srl10___gen_double_shift_reg_r_8_n_0 ),
        .Q(\signB_reg[10][0]_gen_double_shift_reg_r_9_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[10][10]_gen_double_shift_reg_r_9 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[9][10]_srl10___gen_double_shift_reg_r_8_n_0 ),
        .Q(\signB_reg[10][10]_gen_double_shift_reg_r_9_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[10][11]_gen_double_shift_reg_r_9 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[9][11]_srl10___gen_double_shift_reg_r_8_n_0 ),
        .Q(\signB_reg[10][11]_gen_double_shift_reg_r_9_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[10][1]_gen_double_shift_reg_r_9 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[9][1]_srl10___gen_double_shift_reg_r_8_n_0 ),
        .Q(\signB_reg[10][1]_gen_double_shift_reg_r_9_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[10][2]_gen_double_shift_reg_r_9 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[9][2]_srl10___gen_double_shift_reg_r_8_n_0 ),
        .Q(\signB_reg[10][2]_gen_double_shift_reg_r_9_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[10][3]_gen_double_shift_reg_r_9 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[9][3]_srl10___gen_double_shift_reg_r_8_n_0 ),
        .Q(\signB_reg[10][3]_gen_double_shift_reg_r_9_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[10][4]_gen_double_shift_reg_r_9 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[9][4]_srl10___gen_double_shift_reg_r_8_n_0 ),
        .Q(\signB_reg[10][4]_gen_double_shift_reg_r_9_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[10][5]_gen_double_shift_reg_r_9 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[9][5]_srl10___gen_double_shift_reg_r_8_n_0 ),
        .Q(\signB_reg[10][5]_gen_double_shift_reg_r_9_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[10][6]_gen_double_shift_reg_r_9 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[9][6]_srl10___gen_double_shift_reg_r_8_n_0 ),
        .Q(\signB_reg[10][6]_gen_double_shift_reg_r_9_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[10][7]_gen_double_shift_reg_r_9 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[9][7]_srl10___gen_double_shift_reg_r_8_n_0 ),
        .Q(\signB_reg[10][7]_gen_double_shift_reg_r_9_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[10][8]_gen_double_shift_reg_r_9 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[9][8]_srl10___gen_double_shift_reg_r_8_n_0 ),
        .Q(\signB_reg[10][8]_gen_double_shift_reg_r_9_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[10][9]_gen_double_shift_reg_r_9 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[9][9]_srl10___gen_double_shift_reg_r_8_n_0 ),
        .Q(\signB_reg[10][9]_gen_double_shift_reg_r_9_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[11][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__178_n_0),
        .Q(\out_SV_pipe[12] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[11][10] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__168_n_0),
        .Q(\out_SV_pipe[12] [10]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[11][11] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__167_n_0),
        .Q(\out_SV_pipe[12] [11]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[11][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__177_n_0),
        .Q(\out_SV_pipe[12] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[11][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__176_n_0),
        .Q(\out_SV_pipe[12] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[11][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__175_n_0),
        .Q(\out_SV_pipe[12] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[11][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__174_n_0),
        .Q(\out_SV_pipe[12] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[11][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__173_n_0),
        .Q(\out_SV_pipe[12] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[11][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__172_n_0),
        .Q(\out_SV_pipe[12] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[11][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__171_n_0),
        .Q(\out_SV_pipe[12] [7]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[11][8] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__170_n_0),
        .Q(\out_SV_pipe[12] [8]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[11][9] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__169_n_0),
        .Q(\out_SV_pipe[12] [9]),
        .R(rstn));
  (* srl_bus_name = "\gen_double_shift_reg[12].double_shift_reg_pm/signB_reg[9] " *) 
  (* srl_name = "\gen_double_shift_reg[12].double_shift_reg_pm/signB_reg[9][0]_srl10___gen_double_shift_reg_r_8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[9][0]_srl10___gen_double_shift_reg_r_8 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[12] [0]),
        .Q(\signB_reg[9][0]_srl10___gen_double_shift_reg_r_8_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[12].double_shift_reg_pm/signB_reg[9] " *) 
  (* srl_name = "\gen_double_shift_reg[12].double_shift_reg_pm/signB_reg[9][10]_srl10___gen_double_shift_reg_r_8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[9][10]_srl10___gen_double_shift_reg_r_8 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[12] [10]),
        .Q(\signB_reg[9][10]_srl10___gen_double_shift_reg_r_8_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[12].double_shift_reg_pm/signB_reg[9] " *) 
  (* srl_name = "\gen_double_shift_reg[12].double_shift_reg_pm/signB_reg[9][11]_srl10___gen_double_shift_reg_r_8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[9][11]_srl10___gen_double_shift_reg_r_8 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[12] [11]),
        .Q(\signB_reg[9][11]_srl10___gen_double_shift_reg_r_8_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[12].double_shift_reg_pm/signB_reg[9] " *) 
  (* srl_name = "\gen_double_shift_reg[12].double_shift_reg_pm/signB_reg[9][1]_srl10___gen_double_shift_reg_r_8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[9][1]_srl10___gen_double_shift_reg_r_8 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[12] [1]),
        .Q(\signB_reg[9][1]_srl10___gen_double_shift_reg_r_8_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[12].double_shift_reg_pm/signB_reg[9] " *) 
  (* srl_name = "\gen_double_shift_reg[12].double_shift_reg_pm/signB_reg[9][2]_srl10___gen_double_shift_reg_r_8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[9][2]_srl10___gen_double_shift_reg_r_8 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[12] [2]),
        .Q(\signB_reg[9][2]_srl10___gen_double_shift_reg_r_8_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[12].double_shift_reg_pm/signB_reg[9] " *) 
  (* srl_name = "\gen_double_shift_reg[12].double_shift_reg_pm/signB_reg[9][3]_srl10___gen_double_shift_reg_r_8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[9][3]_srl10___gen_double_shift_reg_r_8 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[12] [3]),
        .Q(\signB_reg[9][3]_srl10___gen_double_shift_reg_r_8_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[12].double_shift_reg_pm/signB_reg[9] " *) 
  (* srl_name = "\gen_double_shift_reg[12].double_shift_reg_pm/signB_reg[9][4]_srl10___gen_double_shift_reg_r_8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[9][4]_srl10___gen_double_shift_reg_r_8 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[12] [4]),
        .Q(\signB_reg[9][4]_srl10___gen_double_shift_reg_r_8_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[12].double_shift_reg_pm/signB_reg[9] " *) 
  (* srl_name = "\gen_double_shift_reg[12].double_shift_reg_pm/signB_reg[9][5]_srl10___gen_double_shift_reg_r_8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[9][5]_srl10___gen_double_shift_reg_r_8 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[12] [5]),
        .Q(\signB_reg[9][5]_srl10___gen_double_shift_reg_r_8_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[12].double_shift_reg_pm/signB_reg[9] " *) 
  (* srl_name = "\gen_double_shift_reg[12].double_shift_reg_pm/signB_reg[9][6]_srl10___gen_double_shift_reg_r_8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[9][6]_srl10___gen_double_shift_reg_r_8 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[12] [6]),
        .Q(\signB_reg[9][6]_srl10___gen_double_shift_reg_r_8_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[12].double_shift_reg_pm/signB_reg[9] " *) 
  (* srl_name = "\gen_double_shift_reg[12].double_shift_reg_pm/signB_reg[9][7]_srl10___gen_double_shift_reg_r_8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[9][7]_srl10___gen_double_shift_reg_r_8 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[12] [7]),
        .Q(\signB_reg[9][7]_srl10___gen_double_shift_reg_r_8_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[12].double_shift_reg_pm/signB_reg[9] " *) 
  (* srl_name = "\gen_double_shift_reg[12].double_shift_reg_pm/signB_reg[9][8]_srl10___gen_double_shift_reg_r_8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[9][8]_srl10___gen_double_shift_reg_r_8 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[12] [8]),
        .Q(\signB_reg[9][8]_srl10___gen_double_shift_reg_r_8_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[12].double_shift_reg_pm/signB_reg[9] " *) 
  (* srl_name = "\gen_double_shift_reg[12].double_shift_reg_pm/signB_reg[9][9]_srl10___gen_double_shift_reg_r_8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[9][9]_srl10___gen_double_shift_reg_r_8 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[12] [9]),
        .Q(\signB_reg[9][9]_srl10___gen_double_shift_reg_r_8_n_0 ));
endmodule

(* ORIG_REF_NAME = "double_shift_reg" *) 
module double_shift_reg__parameterized23
   (\out_Attr_pipe[13] ,
    \out_SV_pipe[13] ,
    enable_transfer,
    \in_Attr_pipe[13] ,
    clk,
    rstn,
    \in_SV_pipe[13] ,
    \signA_reg[12][7]_0 );
  output [7:0]\out_Attr_pipe[13] ;
  output [11:0]\out_SV_pipe[13] ;
  input enable_transfer;
  input [7:0]\in_Attr_pipe[13] ;
  input clk;
  input rstn;
  input [11:0]\in_SV_pipe[13] ;
  input \signA_reg[12][7]_0 ;

  wire clk;
  wire enable_transfer;
  wire gen_double_shift_reg_gate__179_n_0;
  wire gen_double_shift_reg_gate__180_n_0;
  wire gen_double_shift_reg_gate__181_n_0;
  wire gen_double_shift_reg_gate__182_n_0;
  wire gen_double_shift_reg_gate__183_n_0;
  wire gen_double_shift_reg_gate__184_n_0;
  wire gen_double_shift_reg_gate__185_n_0;
  wire gen_double_shift_reg_gate__186_n_0;
  wire gen_double_shift_reg_gate__187_n_0;
  wire gen_double_shift_reg_gate__188_n_0;
  wire gen_double_shift_reg_gate__189_n_0;
  wire gen_double_shift_reg_gate__190_n_0;
  wire gen_double_shift_reg_gate__191_n_0;
  wire gen_double_shift_reg_gate__192_n_0;
  wire gen_double_shift_reg_gate__193_n_0;
  wire gen_double_shift_reg_gate__194_n_0;
  wire gen_double_shift_reg_gate__195_n_0;
  wire gen_double_shift_reg_gate__196_n_0;
  wire gen_double_shift_reg_gate__197_n_0;
  wire gen_double_shift_reg_gate__198_n_0;
  wire [7:0]\in_Attr_pipe[13] ;
  wire [11:0]\in_SV_pipe[13] ;
  wire [7:0]\out_Attr_pipe[13] ;
  wire [11:0]\out_SV_pipe[13] ;
  wire rstn;
  wire \signA_reg[10][0]_srl11___gen_double_shift_reg_r_9_n_0 ;
  wire \signA_reg[10][1]_srl11___gen_double_shift_reg_r_9_n_0 ;
  wire \signA_reg[10][2]_srl11___gen_double_shift_reg_r_9_n_0 ;
  wire \signA_reg[10][3]_srl11___gen_double_shift_reg_r_9_n_0 ;
  wire \signA_reg[10][4]_srl11___gen_double_shift_reg_r_9_n_0 ;
  wire \signA_reg[10][5]_srl11___gen_double_shift_reg_r_9_n_0 ;
  wire \signA_reg[10][6]_srl11___gen_double_shift_reg_r_9_n_0 ;
  wire \signA_reg[10][7]_srl11___gen_double_shift_reg_r_9_n_0 ;
  wire \signA_reg[11][0]_gen_double_shift_reg_r_10_n_0 ;
  wire \signA_reg[11][1]_gen_double_shift_reg_r_10_n_0 ;
  wire \signA_reg[11][2]_gen_double_shift_reg_r_10_n_0 ;
  wire \signA_reg[11][3]_gen_double_shift_reg_r_10_n_0 ;
  wire \signA_reg[11][4]_gen_double_shift_reg_r_10_n_0 ;
  wire \signA_reg[11][5]_gen_double_shift_reg_r_10_n_0 ;
  wire \signA_reg[11][6]_gen_double_shift_reg_r_10_n_0 ;
  wire \signA_reg[11][7]_gen_double_shift_reg_r_10_n_0 ;
  wire \signA_reg[12][7]_0 ;
  wire \signB_reg[10][0]_srl11___gen_double_shift_reg_r_9_n_0 ;
  wire \signB_reg[10][10]_srl11___gen_double_shift_reg_r_9_n_0 ;
  wire \signB_reg[10][11]_srl11___gen_double_shift_reg_r_9_n_0 ;
  wire \signB_reg[10][1]_srl11___gen_double_shift_reg_r_9_n_0 ;
  wire \signB_reg[10][2]_srl11___gen_double_shift_reg_r_9_n_0 ;
  wire \signB_reg[10][3]_srl11___gen_double_shift_reg_r_9_n_0 ;
  wire \signB_reg[10][4]_srl11___gen_double_shift_reg_r_9_n_0 ;
  wire \signB_reg[10][5]_srl11___gen_double_shift_reg_r_9_n_0 ;
  wire \signB_reg[10][6]_srl11___gen_double_shift_reg_r_9_n_0 ;
  wire \signB_reg[10][7]_srl11___gen_double_shift_reg_r_9_n_0 ;
  wire \signB_reg[10][8]_srl11___gen_double_shift_reg_r_9_n_0 ;
  wire \signB_reg[10][9]_srl11___gen_double_shift_reg_r_9_n_0 ;
  wire \signB_reg[11][0]_gen_double_shift_reg_r_10_n_0 ;
  wire \signB_reg[11][10]_gen_double_shift_reg_r_10_n_0 ;
  wire \signB_reg[11][11]_gen_double_shift_reg_r_10_n_0 ;
  wire \signB_reg[11][1]_gen_double_shift_reg_r_10_n_0 ;
  wire \signB_reg[11][2]_gen_double_shift_reg_r_10_n_0 ;
  wire \signB_reg[11][3]_gen_double_shift_reg_r_10_n_0 ;
  wire \signB_reg[11][4]_gen_double_shift_reg_r_10_n_0 ;
  wire \signB_reg[11][5]_gen_double_shift_reg_r_10_n_0 ;
  wire \signB_reg[11][6]_gen_double_shift_reg_r_10_n_0 ;
  wire \signB_reg[11][7]_gen_double_shift_reg_r_10_n_0 ;
  wire \signB_reg[11][8]_gen_double_shift_reg_r_10_n_0 ;
  wire \signB_reg[11][9]_gen_double_shift_reg_r_10_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__179
       (.I0(\signA_reg[11][7]_gen_double_shift_reg_r_10_n_0 ),
        .I1(\signA_reg[12][7]_0 ),
        .O(gen_double_shift_reg_gate__179_n_0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__180
       (.I0(\signA_reg[11][6]_gen_double_shift_reg_r_10_n_0 ),
        .I1(\signA_reg[12][7]_0 ),
        .O(gen_double_shift_reg_gate__180_n_0));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__181
       (.I0(\signA_reg[11][5]_gen_double_shift_reg_r_10_n_0 ),
        .I1(\signA_reg[12][7]_0 ),
        .O(gen_double_shift_reg_gate__181_n_0));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__182
       (.I0(\signA_reg[11][4]_gen_double_shift_reg_r_10_n_0 ),
        .I1(\signA_reg[12][7]_0 ),
        .O(gen_double_shift_reg_gate__182_n_0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__183
       (.I0(\signA_reg[11][3]_gen_double_shift_reg_r_10_n_0 ),
        .I1(\signA_reg[12][7]_0 ),
        .O(gen_double_shift_reg_gate__183_n_0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__184
       (.I0(\signA_reg[11][2]_gen_double_shift_reg_r_10_n_0 ),
        .I1(\signA_reg[12][7]_0 ),
        .O(gen_double_shift_reg_gate__184_n_0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__185
       (.I0(\signA_reg[11][1]_gen_double_shift_reg_r_10_n_0 ),
        .I1(\signA_reg[12][7]_0 ),
        .O(gen_double_shift_reg_gate__185_n_0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__186
       (.I0(\signA_reg[11][0]_gen_double_shift_reg_r_10_n_0 ),
        .I1(\signA_reg[12][7]_0 ),
        .O(gen_double_shift_reg_gate__186_n_0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__187
       (.I0(\signB_reg[11][11]_gen_double_shift_reg_r_10_n_0 ),
        .I1(\signA_reg[12][7]_0 ),
        .O(gen_double_shift_reg_gate__187_n_0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__188
       (.I0(\signB_reg[11][10]_gen_double_shift_reg_r_10_n_0 ),
        .I1(\signA_reg[12][7]_0 ),
        .O(gen_double_shift_reg_gate__188_n_0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__189
       (.I0(\signB_reg[11][9]_gen_double_shift_reg_r_10_n_0 ),
        .I1(\signA_reg[12][7]_0 ),
        .O(gen_double_shift_reg_gate__189_n_0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__190
       (.I0(\signB_reg[11][8]_gen_double_shift_reg_r_10_n_0 ),
        .I1(\signA_reg[12][7]_0 ),
        .O(gen_double_shift_reg_gate__190_n_0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__191
       (.I0(\signB_reg[11][7]_gen_double_shift_reg_r_10_n_0 ),
        .I1(\signA_reg[12][7]_0 ),
        .O(gen_double_shift_reg_gate__191_n_0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__192
       (.I0(\signB_reg[11][6]_gen_double_shift_reg_r_10_n_0 ),
        .I1(\signA_reg[12][7]_0 ),
        .O(gen_double_shift_reg_gate__192_n_0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__193
       (.I0(\signB_reg[11][5]_gen_double_shift_reg_r_10_n_0 ),
        .I1(\signA_reg[12][7]_0 ),
        .O(gen_double_shift_reg_gate__193_n_0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__194
       (.I0(\signB_reg[11][4]_gen_double_shift_reg_r_10_n_0 ),
        .I1(\signA_reg[12][7]_0 ),
        .O(gen_double_shift_reg_gate__194_n_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__195
       (.I0(\signB_reg[11][3]_gen_double_shift_reg_r_10_n_0 ),
        .I1(\signA_reg[12][7]_0 ),
        .O(gen_double_shift_reg_gate__195_n_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__196
       (.I0(\signB_reg[11][2]_gen_double_shift_reg_r_10_n_0 ),
        .I1(\signA_reg[12][7]_0 ),
        .O(gen_double_shift_reg_gate__196_n_0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__197
       (.I0(\signB_reg[11][1]_gen_double_shift_reg_r_10_n_0 ),
        .I1(\signA_reg[12][7]_0 ),
        .O(gen_double_shift_reg_gate__197_n_0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__198
       (.I0(\signB_reg[11][0]_gen_double_shift_reg_r_10_n_0 ),
        .I1(\signA_reg[12][7]_0 ),
        .O(gen_double_shift_reg_gate__198_n_0));
  (* srl_bus_name = "\gen_double_shift_reg[13].double_shift_reg_pm/signA_reg[10] " *) 
  (* srl_name = "\gen_double_shift_reg[13].double_shift_reg_pm/signA_reg[10][0]_srl11___gen_double_shift_reg_r_9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[10][0]_srl11___gen_double_shift_reg_r_9 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[13] [0]),
        .Q(\signA_reg[10][0]_srl11___gen_double_shift_reg_r_9_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[13].double_shift_reg_pm/signA_reg[10] " *) 
  (* srl_name = "\gen_double_shift_reg[13].double_shift_reg_pm/signA_reg[10][1]_srl11___gen_double_shift_reg_r_9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[10][1]_srl11___gen_double_shift_reg_r_9 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[13] [1]),
        .Q(\signA_reg[10][1]_srl11___gen_double_shift_reg_r_9_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[13].double_shift_reg_pm/signA_reg[10] " *) 
  (* srl_name = "\gen_double_shift_reg[13].double_shift_reg_pm/signA_reg[10][2]_srl11___gen_double_shift_reg_r_9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[10][2]_srl11___gen_double_shift_reg_r_9 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[13] [2]),
        .Q(\signA_reg[10][2]_srl11___gen_double_shift_reg_r_9_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[13].double_shift_reg_pm/signA_reg[10] " *) 
  (* srl_name = "\gen_double_shift_reg[13].double_shift_reg_pm/signA_reg[10][3]_srl11___gen_double_shift_reg_r_9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[10][3]_srl11___gen_double_shift_reg_r_9 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[13] [3]),
        .Q(\signA_reg[10][3]_srl11___gen_double_shift_reg_r_9_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[13].double_shift_reg_pm/signA_reg[10] " *) 
  (* srl_name = "\gen_double_shift_reg[13].double_shift_reg_pm/signA_reg[10][4]_srl11___gen_double_shift_reg_r_9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[10][4]_srl11___gen_double_shift_reg_r_9 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[13] [4]),
        .Q(\signA_reg[10][4]_srl11___gen_double_shift_reg_r_9_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[13].double_shift_reg_pm/signA_reg[10] " *) 
  (* srl_name = "\gen_double_shift_reg[13].double_shift_reg_pm/signA_reg[10][5]_srl11___gen_double_shift_reg_r_9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[10][5]_srl11___gen_double_shift_reg_r_9 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[13] [5]),
        .Q(\signA_reg[10][5]_srl11___gen_double_shift_reg_r_9_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[13].double_shift_reg_pm/signA_reg[10] " *) 
  (* srl_name = "\gen_double_shift_reg[13].double_shift_reg_pm/signA_reg[10][6]_srl11___gen_double_shift_reg_r_9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[10][6]_srl11___gen_double_shift_reg_r_9 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[13] [6]),
        .Q(\signA_reg[10][6]_srl11___gen_double_shift_reg_r_9_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[13].double_shift_reg_pm/signA_reg[10] " *) 
  (* srl_name = "\gen_double_shift_reg[13].double_shift_reg_pm/signA_reg[10][7]_srl11___gen_double_shift_reg_r_9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[10][7]_srl11___gen_double_shift_reg_r_9 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[13] [7]),
        .Q(\signA_reg[10][7]_srl11___gen_double_shift_reg_r_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[11][0]_gen_double_shift_reg_r_10 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[10][0]_srl11___gen_double_shift_reg_r_9_n_0 ),
        .Q(\signA_reg[11][0]_gen_double_shift_reg_r_10_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[11][1]_gen_double_shift_reg_r_10 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[10][1]_srl11___gen_double_shift_reg_r_9_n_0 ),
        .Q(\signA_reg[11][1]_gen_double_shift_reg_r_10_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[11][2]_gen_double_shift_reg_r_10 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[10][2]_srl11___gen_double_shift_reg_r_9_n_0 ),
        .Q(\signA_reg[11][2]_gen_double_shift_reg_r_10_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[11][3]_gen_double_shift_reg_r_10 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[10][3]_srl11___gen_double_shift_reg_r_9_n_0 ),
        .Q(\signA_reg[11][3]_gen_double_shift_reg_r_10_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[11][4]_gen_double_shift_reg_r_10 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[10][4]_srl11___gen_double_shift_reg_r_9_n_0 ),
        .Q(\signA_reg[11][4]_gen_double_shift_reg_r_10_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[11][5]_gen_double_shift_reg_r_10 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[10][5]_srl11___gen_double_shift_reg_r_9_n_0 ),
        .Q(\signA_reg[11][5]_gen_double_shift_reg_r_10_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[11][6]_gen_double_shift_reg_r_10 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[10][6]_srl11___gen_double_shift_reg_r_9_n_0 ),
        .Q(\signA_reg[11][6]_gen_double_shift_reg_r_10_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[11][7]_gen_double_shift_reg_r_10 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[10][7]_srl11___gen_double_shift_reg_r_9_n_0 ),
        .Q(\signA_reg[11][7]_gen_double_shift_reg_r_10_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[12][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__186_n_0),
        .Q(\out_Attr_pipe[13] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[12][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__185_n_0),
        .Q(\out_Attr_pipe[13] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[12][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__184_n_0),
        .Q(\out_Attr_pipe[13] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[12][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__183_n_0),
        .Q(\out_Attr_pipe[13] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[12][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__182_n_0),
        .Q(\out_Attr_pipe[13] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[12][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__181_n_0),
        .Q(\out_Attr_pipe[13] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[12][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__180_n_0),
        .Q(\out_Attr_pipe[13] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[12][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__179_n_0),
        .Q(\out_Attr_pipe[13] [7]),
        .R(rstn));
  (* srl_bus_name = "\gen_double_shift_reg[13].double_shift_reg_pm/signB_reg[10] " *) 
  (* srl_name = "\gen_double_shift_reg[13].double_shift_reg_pm/signB_reg[10][0]_srl11___gen_double_shift_reg_r_9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[10][0]_srl11___gen_double_shift_reg_r_9 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[13] [0]),
        .Q(\signB_reg[10][0]_srl11___gen_double_shift_reg_r_9_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[13].double_shift_reg_pm/signB_reg[10] " *) 
  (* srl_name = "\gen_double_shift_reg[13].double_shift_reg_pm/signB_reg[10][10]_srl11___gen_double_shift_reg_r_9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[10][10]_srl11___gen_double_shift_reg_r_9 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[13] [10]),
        .Q(\signB_reg[10][10]_srl11___gen_double_shift_reg_r_9_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[13].double_shift_reg_pm/signB_reg[10] " *) 
  (* srl_name = "\gen_double_shift_reg[13].double_shift_reg_pm/signB_reg[10][11]_srl11___gen_double_shift_reg_r_9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[10][11]_srl11___gen_double_shift_reg_r_9 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[13] [11]),
        .Q(\signB_reg[10][11]_srl11___gen_double_shift_reg_r_9_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[13].double_shift_reg_pm/signB_reg[10] " *) 
  (* srl_name = "\gen_double_shift_reg[13].double_shift_reg_pm/signB_reg[10][1]_srl11___gen_double_shift_reg_r_9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[10][1]_srl11___gen_double_shift_reg_r_9 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[13] [1]),
        .Q(\signB_reg[10][1]_srl11___gen_double_shift_reg_r_9_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[13].double_shift_reg_pm/signB_reg[10] " *) 
  (* srl_name = "\gen_double_shift_reg[13].double_shift_reg_pm/signB_reg[10][2]_srl11___gen_double_shift_reg_r_9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[10][2]_srl11___gen_double_shift_reg_r_9 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[13] [2]),
        .Q(\signB_reg[10][2]_srl11___gen_double_shift_reg_r_9_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[13].double_shift_reg_pm/signB_reg[10] " *) 
  (* srl_name = "\gen_double_shift_reg[13].double_shift_reg_pm/signB_reg[10][3]_srl11___gen_double_shift_reg_r_9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[10][3]_srl11___gen_double_shift_reg_r_9 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[13] [3]),
        .Q(\signB_reg[10][3]_srl11___gen_double_shift_reg_r_9_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[13].double_shift_reg_pm/signB_reg[10] " *) 
  (* srl_name = "\gen_double_shift_reg[13].double_shift_reg_pm/signB_reg[10][4]_srl11___gen_double_shift_reg_r_9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[10][4]_srl11___gen_double_shift_reg_r_9 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[13] [4]),
        .Q(\signB_reg[10][4]_srl11___gen_double_shift_reg_r_9_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[13].double_shift_reg_pm/signB_reg[10] " *) 
  (* srl_name = "\gen_double_shift_reg[13].double_shift_reg_pm/signB_reg[10][5]_srl11___gen_double_shift_reg_r_9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[10][5]_srl11___gen_double_shift_reg_r_9 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[13] [5]),
        .Q(\signB_reg[10][5]_srl11___gen_double_shift_reg_r_9_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[13].double_shift_reg_pm/signB_reg[10] " *) 
  (* srl_name = "\gen_double_shift_reg[13].double_shift_reg_pm/signB_reg[10][6]_srl11___gen_double_shift_reg_r_9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[10][6]_srl11___gen_double_shift_reg_r_9 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[13] [6]),
        .Q(\signB_reg[10][6]_srl11___gen_double_shift_reg_r_9_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[13].double_shift_reg_pm/signB_reg[10] " *) 
  (* srl_name = "\gen_double_shift_reg[13].double_shift_reg_pm/signB_reg[10][7]_srl11___gen_double_shift_reg_r_9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[10][7]_srl11___gen_double_shift_reg_r_9 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[13] [7]),
        .Q(\signB_reg[10][7]_srl11___gen_double_shift_reg_r_9_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[13].double_shift_reg_pm/signB_reg[10] " *) 
  (* srl_name = "\gen_double_shift_reg[13].double_shift_reg_pm/signB_reg[10][8]_srl11___gen_double_shift_reg_r_9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[10][8]_srl11___gen_double_shift_reg_r_9 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[13] [8]),
        .Q(\signB_reg[10][8]_srl11___gen_double_shift_reg_r_9_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[13].double_shift_reg_pm/signB_reg[10] " *) 
  (* srl_name = "\gen_double_shift_reg[13].double_shift_reg_pm/signB_reg[10][9]_srl11___gen_double_shift_reg_r_9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[10][9]_srl11___gen_double_shift_reg_r_9 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[13] [9]),
        .Q(\signB_reg[10][9]_srl11___gen_double_shift_reg_r_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[11][0]_gen_double_shift_reg_r_10 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[10][0]_srl11___gen_double_shift_reg_r_9_n_0 ),
        .Q(\signB_reg[11][0]_gen_double_shift_reg_r_10_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[11][10]_gen_double_shift_reg_r_10 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[10][10]_srl11___gen_double_shift_reg_r_9_n_0 ),
        .Q(\signB_reg[11][10]_gen_double_shift_reg_r_10_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[11][11]_gen_double_shift_reg_r_10 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[10][11]_srl11___gen_double_shift_reg_r_9_n_0 ),
        .Q(\signB_reg[11][11]_gen_double_shift_reg_r_10_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[11][1]_gen_double_shift_reg_r_10 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[10][1]_srl11___gen_double_shift_reg_r_9_n_0 ),
        .Q(\signB_reg[11][1]_gen_double_shift_reg_r_10_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[11][2]_gen_double_shift_reg_r_10 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[10][2]_srl11___gen_double_shift_reg_r_9_n_0 ),
        .Q(\signB_reg[11][2]_gen_double_shift_reg_r_10_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[11][3]_gen_double_shift_reg_r_10 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[10][3]_srl11___gen_double_shift_reg_r_9_n_0 ),
        .Q(\signB_reg[11][3]_gen_double_shift_reg_r_10_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[11][4]_gen_double_shift_reg_r_10 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[10][4]_srl11___gen_double_shift_reg_r_9_n_0 ),
        .Q(\signB_reg[11][4]_gen_double_shift_reg_r_10_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[11][5]_gen_double_shift_reg_r_10 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[10][5]_srl11___gen_double_shift_reg_r_9_n_0 ),
        .Q(\signB_reg[11][5]_gen_double_shift_reg_r_10_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[11][6]_gen_double_shift_reg_r_10 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[10][6]_srl11___gen_double_shift_reg_r_9_n_0 ),
        .Q(\signB_reg[11][6]_gen_double_shift_reg_r_10_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[11][7]_gen_double_shift_reg_r_10 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[10][7]_srl11___gen_double_shift_reg_r_9_n_0 ),
        .Q(\signB_reg[11][7]_gen_double_shift_reg_r_10_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[11][8]_gen_double_shift_reg_r_10 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[10][8]_srl11___gen_double_shift_reg_r_9_n_0 ),
        .Q(\signB_reg[11][8]_gen_double_shift_reg_r_10_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[11][9]_gen_double_shift_reg_r_10 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[10][9]_srl11___gen_double_shift_reg_r_9_n_0 ),
        .Q(\signB_reg[11][9]_gen_double_shift_reg_r_10_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[12][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__198_n_0),
        .Q(\out_SV_pipe[13] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[12][10] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__188_n_0),
        .Q(\out_SV_pipe[13] [10]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[12][11] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__187_n_0),
        .Q(\out_SV_pipe[13] [11]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[12][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__197_n_0),
        .Q(\out_SV_pipe[13] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[12][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__196_n_0),
        .Q(\out_SV_pipe[13] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[12][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__195_n_0),
        .Q(\out_SV_pipe[13] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[12][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__194_n_0),
        .Q(\out_SV_pipe[13] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[12][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__193_n_0),
        .Q(\out_SV_pipe[13] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[12][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__192_n_0),
        .Q(\out_SV_pipe[13] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[12][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__191_n_0),
        .Q(\out_SV_pipe[13] [7]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[12][8] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__190_n_0),
        .Q(\out_SV_pipe[13] [8]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[12][9] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__189_n_0),
        .Q(\out_SV_pipe[13] [9]),
        .R(rstn));
endmodule

(* ORIG_REF_NAME = "double_shift_reg" *) 
module double_shift_reg__parameterized25
   (\out_Attr_pipe[14] ,
    \out_SV_pipe[14] ,
    enable_transfer,
    \in_Attr_pipe[14] ,
    clk,
    rstn,
    \in_SV_pipe[14] ,
    \signA_reg[13][7]_0 );
  output [7:0]\out_Attr_pipe[14] ;
  output [11:0]\out_SV_pipe[14] ;
  input enable_transfer;
  input [7:0]\in_Attr_pipe[14] ;
  input clk;
  input rstn;
  input [11:0]\in_SV_pipe[14] ;
  input \signA_reg[13][7]_0 ;

  wire clk;
  wire enable_transfer;
  wire gen_double_shift_reg_gate__199_n_0;
  wire gen_double_shift_reg_gate__200_n_0;
  wire gen_double_shift_reg_gate__201_n_0;
  wire gen_double_shift_reg_gate__202_n_0;
  wire gen_double_shift_reg_gate__203_n_0;
  wire gen_double_shift_reg_gate__204_n_0;
  wire gen_double_shift_reg_gate__205_n_0;
  wire gen_double_shift_reg_gate__206_n_0;
  wire gen_double_shift_reg_gate__207_n_0;
  wire gen_double_shift_reg_gate__208_n_0;
  wire gen_double_shift_reg_gate__209_n_0;
  wire gen_double_shift_reg_gate__210_n_0;
  wire gen_double_shift_reg_gate__211_n_0;
  wire gen_double_shift_reg_gate__212_n_0;
  wire gen_double_shift_reg_gate__213_n_0;
  wire gen_double_shift_reg_gate__214_n_0;
  wire gen_double_shift_reg_gate__215_n_0;
  wire gen_double_shift_reg_gate__216_n_0;
  wire gen_double_shift_reg_gate__217_n_0;
  wire gen_double_shift_reg_gate__218_n_0;
  wire [7:0]\in_Attr_pipe[14] ;
  wire [11:0]\in_SV_pipe[14] ;
  wire [7:0]\out_Attr_pipe[14] ;
  wire [11:0]\out_SV_pipe[14] ;
  wire rstn;
  wire \signA_reg[11][0]_srl12___gen_double_shift_reg_r_10_n_0 ;
  wire \signA_reg[11][1]_srl12___gen_double_shift_reg_r_10_n_0 ;
  wire \signA_reg[11][2]_srl12___gen_double_shift_reg_r_10_n_0 ;
  wire \signA_reg[11][3]_srl12___gen_double_shift_reg_r_10_n_0 ;
  wire \signA_reg[11][4]_srl12___gen_double_shift_reg_r_10_n_0 ;
  wire \signA_reg[11][5]_srl12___gen_double_shift_reg_r_10_n_0 ;
  wire \signA_reg[11][6]_srl12___gen_double_shift_reg_r_10_n_0 ;
  wire \signA_reg[11][7]_srl12___gen_double_shift_reg_r_10_n_0 ;
  wire \signA_reg[12][0]_gen_double_shift_reg_r_11_n_0 ;
  wire \signA_reg[12][1]_gen_double_shift_reg_r_11_n_0 ;
  wire \signA_reg[12][2]_gen_double_shift_reg_r_11_n_0 ;
  wire \signA_reg[12][3]_gen_double_shift_reg_r_11_n_0 ;
  wire \signA_reg[12][4]_gen_double_shift_reg_r_11_n_0 ;
  wire \signA_reg[12][5]_gen_double_shift_reg_r_11_n_0 ;
  wire \signA_reg[12][6]_gen_double_shift_reg_r_11_n_0 ;
  wire \signA_reg[12][7]_gen_double_shift_reg_r_11_n_0 ;
  wire \signA_reg[13][7]_0 ;
  wire \signB_reg[11][0]_srl12___gen_double_shift_reg_r_10_n_0 ;
  wire \signB_reg[11][10]_srl12___gen_double_shift_reg_r_10_n_0 ;
  wire \signB_reg[11][11]_srl12___gen_double_shift_reg_r_10_n_0 ;
  wire \signB_reg[11][1]_srl12___gen_double_shift_reg_r_10_n_0 ;
  wire \signB_reg[11][2]_srl12___gen_double_shift_reg_r_10_n_0 ;
  wire \signB_reg[11][3]_srl12___gen_double_shift_reg_r_10_n_0 ;
  wire \signB_reg[11][4]_srl12___gen_double_shift_reg_r_10_n_0 ;
  wire \signB_reg[11][5]_srl12___gen_double_shift_reg_r_10_n_0 ;
  wire \signB_reg[11][6]_srl12___gen_double_shift_reg_r_10_n_0 ;
  wire \signB_reg[11][7]_srl12___gen_double_shift_reg_r_10_n_0 ;
  wire \signB_reg[11][8]_srl12___gen_double_shift_reg_r_10_n_0 ;
  wire \signB_reg[11][9]_srl12___gen_double_shift_reg_r_10_n_0 ;
  wire \signB_reg[12][0]_gen_double_shift_reg_r_11_n_0 ;
  wire \signB_reg[12][10]_gen_double_shift_reg_r_11_n_0 ;
  wire \signB_reg[12][11]_gen_double_shift_reg_r_11_n_0 ;
  wire \signB_reg[12][1]_gen_double_shift_reg_r_11_n_0 ;
  wire \signB_reg[12][2]_gen_double_shift_reg_r_11_n_0 ;
  wire \signB_reg[12][3]_gen_double_shift_reg_r_11_n_0 ;
  wire \signB_reg[12][4]_gen_double_shift_reg_r_11_n_0 ;
  wire \signB_reg[12][5]_gen_double_shift_reg_r_11_n_0 ;
  wire \signB_reg[12][6]_gen_double_shift_reg_r_11_n_0 ;
  wire \signB_reg[12][7]_gen_double_shift_reg_r_11_n_0 ;
  wire \signB_reg[12][8]_gen_double_shift_reg_r_11_n_0 ;
  wire \signB_reg[12][9]_gen_double_shift_reg_r_11_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__199
       (.I0(\signA_reg[12][7]_gen_double_shift_reg_r_11_n_0 ),
        .I1(\signA_reg[13][7]_0 ),
        .O(gen_double_shift_reg_gate__199_n_0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__200
       (.I0(\signA_reg[12][6]_gen_double_shift_reg_r_11_n_0 ),
        .I1(\signA_reg[13][7]_0 ),
        .O(gen_double_shift_reg_gate__200_n_0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__201
       (.I0(\signA_reg[12][5]_gen_double_shift_reg_r_11_n_0 ),
        .I1(\signA_reg[13][7]_0 ),
        .O(gen_double_shift_reg_gate__201_n_0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__202
       (.I0(\signA_reg[12][4]_gen_double_shift_reg_r_11_n_0 ),
        .I1(\signA_reg[13][7]_0 ),
        .O(gen_double_shift_reg_gate__202_n_0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__203
       (.I0(\signA_reg[12][3]_gen_double_shift_reg_r_11_n_0 ),
        .I1(\signA_reg[13][7]_0 ),
        .O(gen_double_shift_reg_gate__203_n_0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__204
       (.I0(\signA_reg[12][2]_gen_double_shift_reg_r_11_n_0 ),
        .I1(\signA_reg[13][7]_0 ),
        .O(gen_double_shift_reg_gate__204_n_0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__205
       (.I0(\signA_reg[12][1]_gen_double_shift_reg_r_11_n_0 ),
        .I1(\signA_reg[13][7]_0 ),
        .O(gen_double_shift_reg_gate__205_n_0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__206
       (.I0(\signA_reg[12][0]_gen_double_shift_reg_r_11_n_0 ),
        .I1(\signA_reg[13][7]_0 ),
        .O(gen_double_shift_reg_gate__206_n_0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__207
       (.I0(\signB_reg[12][11]_gen_double_shift_reg_r_11_n_0 ),
        .I1(\signA_reg[13][7]_0 ),
        .O(gen_double_shift_reg_gate__207_n_0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__208
       (.I0(\signB_reg[12][10]_gen_double_shift_reg_r_11_n_0 ),
        .I1(\signA_reg[13][7]_0 ),
        .O(gen_double_shift_reg_gate__208_n_0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__209
       (.I0(\signB_reg[12][9]_gen_double_shift_reg_r_11_n_0 ),
        .I1(\signA_reg[13][7]_0 ),
        .O(gen_double_shift_reg_gate__209_n_0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__210
       (.I0(\signB_reg[12][8]_gen_double_shift_reg_r_11_n_0 ),
        .I1(\signA_reg[13][7]_0 ),
        .O(gen_double_shift_reg_gate__210_n_0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__211
       (.I0(\signB_reg[12][7]_gen_double_shift_reg_r_11_n_0 ),
        .I1(\signA_reg[13][7]_0 ),
        .O(gen_double_shift_reg_gate__211_n_0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__212
       (.I0(\signB_reg[12][6]_gen_double_shift_reg_r_11_n_0 ),
        .I1(\signA_reg[13][7]_0 ),
        .O(gen_double_shift_reg_gate__212_n_0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__213
       (.I0(\signB_reg[12][5]_gen_double_shift_reg_r_11_n_0 ),
        .I1(\signA_reg[13][7]_0 ),
        .O(gen_double_shift_reg_gate__213_n_0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__214
       (.I0(\signB_reg[12][4]_gen_double_shift_reg_r_11_n_0 ),
        .I1(\signA_reg[13][7]_0 ),
        .O(gen_double_shift_reg_gate__214_n_0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__215
       (.I0(\signB_reg[12][3]_gen_double_shift_reg_r_11_n_0 ),
        .I1(\signA_reg[13][7]_0 ),
        .O(gen_double_shift_reg_gate__215_n_0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__216
       (.I0(\signB_reg[12][2]_gen_double_shift_reg_r_11_n_0 ),
        .I1(\signA_reg[13][7]_0 ),
        .O(gen_double_shift_reg_gate__216_n_0));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__217
       (.I0(\signB_reg[12][1]_gen_double_shift_reg_r_11_n_0 ),
        .I1(\signA_reg[13][7]_0 ),
        .O(gen_double_shift_reg_gate__217_n_0));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__218
       (.I0(\signB_reg[12][0]_gen_double_shift_reg_r_11_n_0 ),
        .I1(\signA_reg[13][7]_0 ),
        .O(gen_double_shift_reg_gate__218_n_0));
  (* srl_bus_name = "\gen_double_shift_reg[14].double_shift_reg_pm/signA_reg[11] " *) 
  (* srl_name = "\gen_double_shift_reg[14].double_shift_reg_pm/signA_reg[11][0]_srl12___gen_double_shift_reg_r_10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[11][0]_srl12___gen_double_shift_reg_r_10 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[14] [0]),
        .Q(\signA_reg[11][0]_srl12___gen_double_shift_reg_r_10_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[14].double_shift_reg_pm/signA_reg[11] " *) 
  (* srl_name = "\gen_double_shift_reg[14].double_shift_reg_pm/signA_reg[11][1]_srl12___gen_double_shift_reg_r_10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[11][1]_srl12___gen_double_shift_reg_r_10 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[14] [1]),
        .Q(\signA_reg[11][1]_srl12___gen_double_shift_reg_r_10_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[14].double_shift_reg_pm/signA_reg[11] " *) 
  (* srl_name = "\gen_double_shift_reg[14].double_shift_reg_pm/signA_reg[11][2]_srl12___gen_double_shift_reg_r_10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[11][2]_srl12___gen_double_shift_reg_r_10 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[14] [2]),
        .Q(\signA_reg[11][2]_srl12___gen_double_shift_reg_r_10_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[14].double_shift_reg_pm/signA_reg[11] " *) 
  (* srl_name = "\gen_double_shift_reg[14].double_shift_reg_pm/signA_reg[11][3]_srl12___gen_double_shift_reg_r_10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[11][3]_srl12___gen_double_shift_reg_r_10 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[14] [3]),
        .Q(\signA_reg[11][3]_srl12___gen_double_shift_reg_r_10_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[14].double_shift_reg_pm/signA_reg[11] " *) 
  (* srl_name = "\gen_double_shift_reg[14].double_shift_reg_pm/signA_reg[11][4]_srl12___gen_double_shift_reg_r_10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[11][4]_srl12___gen_double_shift_reg_r_10 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[14] [4]),
        .Q(\signA_reg[11][4]_srl12___gen_double_shift_reg_r_10_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[14].double_shift_reg_pm/signA_reg[11] " *) 
  (* srl_name = "\gen_double_shift_reg[14].double_shift_reg_pm/signA_reg[11][5]_srl12___gen_double_shift_reg_r_10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[11][5]_srl12___gen_double_shift_reg_r_10 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[14] [5]),
        .Q(\signA_reg[11][5]_srl12___gen_double_shift_reg_r_10_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[14].double_shift_reg_pm/signA_reg[11] " *) 
  (* srl_name = "\gen_double_shift_reg[14].double_shift_reg_pm/signA_reg[11][6]_srl12___gen_double_shift_reg_r_10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[11][6]_srl12___gen_double_shift_reg_r_10 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[14] [6]),
        .Q(\signA_reg[11][6]_srl12___gen_double_shift_reg_r_10_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[14].double_shift_reg_pm/signA_reg[11] " *) 
  (* srl_name = "\gen_double_shift_reg[14].double_shift_reg_pm/signA_reg[11][7]_srl12___gen_double_shift_reg_r_10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[11][7]_srl12___gen_double_shift_reg_r_10 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[14] [7]),
        .Q(\signA_reg[11][7]_srl12___gen_double_shift_reg_r_10_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[12][0]_gen_double_shift_reg_r_11 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[11][0]_srl12___gen_double_shift_reg_r_10_n_0 ),
        .Q(\signA_reg[12][0]_gen_double_shift_reg_r_11_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[12][1]_gen_double_shift_reg_r_11 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[11][1]_srl12___gen_double_shift_reg_r_10_n_0 ),
        .Q(\signA_reg[12][1]_gen_double_shift_reg_r_11_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[12][2]_gen_double_shift_reg_r_11 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[11][2]_srl12___gen_double_shift_reg_r_10_n_0 ),
        .Q(\signA_reg[12][2]_gen_double_shift_reg_r_11_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[12][3]_gen_double_shift_reg_r_11 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[11][3]_srl12___gen_double_shift_reg_r_10_n_0 ),
        .Q(\signA_reg[12][3]_gen_double_shift_reg_r_11_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[12][4]_gen_double_shift_reg_r_11 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[11][4]_srl12___gen_double_shift_reg_r_10_n_0 ),
        .Q(\signA_reg[12][4]_gen_double_shift_reg_r_11_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[12][5]_gen_double_shift_reg_r_11 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[11][5]_srl12___gen_double_shift_reg_r_10_n_0 ),
        .Q(\signA_reg[12][5]_gen_double_shift_reg_r_11_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[12][6]_gen_double_shift_reg_r_11 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[11][6]_srl12___gen_double_shift_reg_r_10_n_0 ),
        .Q(\signA_reg[12][6]_gen_double_shift_reg_r_11_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[12][7]_gen_double_shift_reg_r_11 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[11][7]_srl12___gen_double_shift_reg_r_10_n_0 ),
        .Q(\signA_reg[12][7]_gen_double_shift_reg_r_11_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[13][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__206_n_0),
        .Q(\out_Attr_pipe[14] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[13][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__205_n_0),
        .Q(\out_Attr_pipe[14] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[13][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__204_n_0),
        .Q(\out_Attr_pipe[14] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[13][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__203_n_0),
        .Q(\out_Attr_pipe[14] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[13][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__202_n_0),
        .Q(\out_Attr_pipe[14] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[13][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__201_n_0),
        .Q(\out_Attr_pipe[14] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[13][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__200_n_0),
        .Q(\out_Attr_pipe[14] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[13][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__199_n_0),
        .Q(\out_Attr_pipe[14] [7]),
        .R(rstn));
  (* srl_bus_name = "\gen_double_shift_reg[14].double_shift_reg_pm/signB_reg[11] " *) 
  (* srl_name = "\gen_double_shift_reg[14].double_shift_reg_pm/signB_reg[11][0]_srl12___gen_double_shift_reg_r_10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[11][0]_srl12___gen_double_shift_reg_r_10 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[14] [0]),
        .Q(\signB_reg[11][0]_srl12___gen_double_shift_reg_r_10_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[14].double_shift_reg_pm/signB_reg[11] " *) 
  (* srl_name = "\gen_double_shift_reg[14].double_shift_reg_pm/signB_reg[11][10]_srl12___gen_double_shift_reg_r_10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[11][10]_srl12___gen_double_shift_reg_r_10 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[14] [10]),
        .Q(\signB_reg[11][10]_srl12___gen_double_shift_reg_r_10_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[14].double_shift_reg_pm/signB_reg[11] " *) 
  (* srl_name = "\gen_double_shift_reg[14].double_shift_reg_pm/signB_reg[11][11]_srl12___gen_double_shift_reg_r_10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[11][11]_srl12___gen_double_shift_reg_r_10 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[14] [11]),
        .Q(\signB_reg[11][11]_srl12___gen_double_shift_reg_r_10_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[14].double_shift_reg_pm/signB_reg[11] " *) 
  (* srl_name = "\gen_double_shift_reg[14].double_shift_reg_pm/signB_reg[11][1]_srl12___gen_double_shift_reg_r_10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[11][1]_srl12___gen_double_shift_reg_r_10 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[14] [1]),
        .Q(\signB_reg[11][1]_srl12___gen_double_shift_reg_r_10_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[14].double_shift_reg_pm/signB_reg[11] " *) 
  (* srl_name = "\gen_double_shift_reg[14].double_shift_reg_pm/signB_reg[11][2]_srl12___gen_double_shift_reg_r_10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[11][2]_srl12___gen_double_shift_reg_r_10 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[14] [2]),
        .Q(\signB_reg[11][2]_srl12___gen_double_shift_reg_r_10_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[14].double_shift_reg_pm/signB_reg[11] " *) 
  (* srl_name = "\gen_double_shift_reg[14].double_shift_reg_pm/signB_reg[11][3]_srl12___gen_double_shift_reg_r_10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[11][3]_srl12___gen_double_shift_reg_r_10 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[14] [3]),
        .Q(\signB_reg[11][3]_srl12___gen_double_shift_reg_r_10_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[14].double_shift_reg_pm/signB_reg[11] " *) 
  (* srl_name = "\gen_double_shift_reg[14].double_shift_reg_pm/signB_reg[11][4]_srl12___gen_double_shift_reg_r_10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[11][4]_srl12___gen_double_shift_reg_r_10 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[14] [4]),
        .Q(\signB_reg[11][4]_srl12___gen_double_shift_reg_r_10_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[14].double_shift_reg_pm/signB_reg[11] " *) 
  (* srl_name = "\gen_double_shift_reg[14].double_shift_reg_pm/signB_reg[11][5]_srl12___gen_double_shift_reg_r_10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[11][5]_srl12___gen_double_shift_reg_r_10 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[14] [5]),
        .Q(\signB_reg[11][5]_srl12___gen_double_shift_reg_r_10_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[14].double_shift_reg_pm/signB_reg[11] " *) 
  (* srl_name = "\gen_double_shift_reg[14].double_shift_reg_pm/signB_reg[11][6]_srl12___gen_double_shift_reg_r_10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[11][6]_srl12___gen_double_shift_reg_r_10 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[14] [6]),
        .Q(\signB_reg[11][6]_srl12___gen_double_shift_reg_r_10_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[14].double_shift_reg_pm/signB_reg[11] " *) 
  (* srl_name = "\gen_double_shift_reg[14].double_shift_reg_pm/signB_reg[11][7]_srl12___gen_double_shift_reg_r_10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[11][7]_srl12___gen_double_shift_reg_r_10 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[14] [7]),
        .Q(\signB_reg[11][7]_srl12___gen_double_shift_reg_r_10_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[14].double_shift_reg_pm/signB_reg[11] " *) 
  (* srl_name = "\gen_double_shift_reg[14].double_shift_reg_pm/signB_reg[11][8]_srl12___gen_double_shift_reg_r_10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[11][8]_srl12___gen_double_shift_reg_r_10 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[14] [8]),
        .Q(\signB_reg[11][8]_srl12___gen_double_shift_reg_r_10_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[14].double_shift_reg_pm/signB_reg[11] " *) 
  (* srl_name = "\gen_double_shift_reg[14].double_shift_reg_pm/signB_reg[11][9]_srl12___gen_double_shift_reg_r_10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[11][9]_srl12___gen_double_shift_reg_r_10 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[14] [9]),
        .Q(\signB_reg[11][9]_srl12___gen_double_shift_reg_r_10_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[12][0]_gen_double_shift_reg_r_11 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[11][0]_srl12___gen_double_shift_reg_r_10_n_0 ),
        .Q(\signB_reg[12][0]_gen_double_shift_reg_r_11_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[12][10]_gen_double_shift_reg_r_11 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[11][10]_srl12___gen_double_shift_reg_r_10_n_0 ),
        .Q(\signB_reg[12][10]_gen_double_shift_reg_r_11_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[12][11]_gen_double_shift_reg_r_11 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[11][11]_srl12___gen_double_shift_reg_r_10_n_0 ),
        .Q(\signB_reg[12][11]_gen_double_shift_reg_r_11_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[12][1]_gen_double_shift_reg_r_11 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[11][1]_srl12___gen_double_shift_reg_r_10_n_0 ),
        .Q(\signB_reg[12][1]_gen_double_shift_reg_r_11_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[12][2]_gen_double_shift_reg_r_11 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[11][2]_srl12___gen_double_shift_reg_r_10_n_0 ),
        .Q(\signB_reg[12][2]_gen_double_shift_reg_r_11_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[12][3]_gen_double_shift_reg_r_11 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[11][3]_srl12___gen_double_shift_reg_r_10_n_0 ),
        .Q(\signB_reg[12][3]_gen_double_shift_reg_r_11_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[12][4]_gen_double_shift_reg_r_11 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[11][4]_srl12___gen_double_shift_reg_r_10_n_0 ),
        .Q(\signB_reg[12][4]_gen_double_shift_reg_r_11_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[12][5]_gen_double_shift_reg_r_11 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[11][5]_srl12___gen_double_shift_reg_r_10_n_0 ),
        .Q(\signB_reg[12][5]_gen_double_shift_reg_r_11_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[12][6]_gen_double_shift_reg_r_11 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[11][6]_srl12___gen_double_shift_reg_r_10_n_0 ),
        .Q(\signB_reg[12][6]_gen_double_shift_reg_r_11_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[12][7]_gen_double_shift_reg_r_11 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[11][7]_srl12___gen_double_shift_reg_r_10_n_0 ),
        .Q(\signB_reg[12][7]_gen_double_shift_reg_r_11_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[12][8]_gen_double_shift_reg_r_11 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[11][8]_srl12___gen_double_shift_reg_r_10_n_0 ),
        .Q(\signB_reg[12][8]_gen_double_shift_reg_r_11_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[12][9]_gen_double_shift_reg_r_11 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[11][9]_srl12___gen_double_shift_reg_r_10_n_0 ),
        .Q(\signB_reg[12][9]_gen_double_shift_reg_r_11_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[13][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__218_n_0),
        .Q(\out_SV_pipe[14] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[13][10] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__208_n_0),
        .Q(\out_SV_pipe[14] [10]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[13][11] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__207_n_0),
        .Q(\out_SV_pipe[14] [11]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[13][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__217_n_0),
        .Q(\out_SV_pipe[14] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[13][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__216_n_0),
        .Q(\out_SV_pipe[14] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[13][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__215_n_0),
        .Q(\out_SV_pipe[14] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[13][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__214_n_0),
        .Q(\out_SV_pipe[14] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[13][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__213_n_0),
        .Q(\out_SV_pipe[14] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[13][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__212_n_0),
        .Q(\out_SV_pipe[14] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[13][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__211_n_0),
        .Q(\out_SV_pipe[14] [7]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[13][8] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__210_n_0),
        .Q(\out_SV_pipe[14] [8]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[13][9] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__209_n_0),
        .Q(\out_SV_pipe[14] [9]),
        .R(rstn));
endmodule

(* ORIG_REF_NAME = "double_shift_reg" *) 
module double_shift_reg__parameterized27
   (\out_Attr_pipe[15] ,
    \out_SV_pipe[15] ,
    enable_transfer,
    \in_Attr_pipe[15] ,
    clk,
    rstn,
    \in_SV_pipe[15] ,
    \signA_reg[14][7]_0 );
  output [7:0]\out_Attr_pipe[15] ;
  output [11:0]\out_SV_pipe[15] ;
  input enable_transfer;
  input [7:0]\in_Attr_pipe[15] ;
  input clk;
  input rstn;
  input [11:0]\in_SV_pipe[15] ;
  input \signA_reg[14][7]_0 ;

  wire clk;
  wire enable_transfer;
  wire gen_double_shift_reg_gate__219_n_0;
  wire gen_double_shift_reg_gate__220_n_0;
  wire gen_double_shift_reg_gate__221_n_0;
  wire gen_double_shift_reg_gate__222_n_0;
  wire gen_double_shift_reg_gate__223_n_0;
  wire gen_double_shift_reg_gate__224_n_0;
  wire gen_double_shift_reg_gate__225_n_0;
  wire gen_double_shift_reg_gate__226_n_0;
  wire gen_double_shift_reg_gate__227_n_0;
  wire gen_double_shift_reg_gate__228_n_0;
  wire gen_double_shift_reg_gate__229_n_0;
  wire gen_double_shift_reg_gate__230_n_0;
  wire gen_double_shift_reg_gate__231_n_0;
  wire gen_double_shift_reg_gate__232_n_0;
  wire gen_double_shift_reg_gate__233_n_0;
  wire gen_double_shift_reg_gate__234_n_0;
  wire gen_double_shift_reg_gate__235_n_0;
  wire gen_double_shift_reg_gate__236_n_0;
  wire gen_double_shift_reg_gate__237_n_0;
  wire gen_double_shift_reg_gate__238_n_0;
  wire [7:0]\in_Attr_pipe[15] ;
  wire [11:0]\in_SV_pipe[15] ;
  wire [7:0]\out_Attr_pipe[15] ;
  wire [11:0]\out_SV_pipe[15] ;
  wire rstn;
  wire \signA_reg[12][0]_srl13___gen_double_shift_reg_r_11_n_0 ;
  wire \signA_reg[12][1]_srl13___gen_double_shift_reg_r_11_n_0 ;
  wire \signA_reg[12][2]_srl13___gen_double_shift_reg_r_11_n_0 ;
  wire \signA_reg[12][3]_srl13___gen_double_shift_reg_r_11_n_0 ;
  wire \signA_reg[12][4]_srl13___gen_double_shift_reg_r_11_n_0 ;
  wire \signA_reg[12][5]_srl13___gen_double_shift_reg_r_11_n_0 ;
  wire \signA_reg[12][6]_srl13___gen_double_shift_reg_r_11_n_0 ;
  wire \signA_reg[12][7]_srl13___gen_double_shift_reg_r_11_n_0 ;
  wire \signA_reg[13][0]_gen_double_shift_reg_r_12_n_0 ;
  wire \signA_reg[13][1]_gen_double_shift_reg_r_12_n_0 ;
  wire \signA_reg[13][2]_gen_double_shift_reg_r_12_n_0 ;
  wire \signA_reg[13][3]_gen_double_shift_reg_r_12_n_0 ;
  wire \signA_reg[13][4]_gen_double_shift_reg_r_12_n_0 ;
  wire \signA_reg[13][5]_gen_double_shift_reg_r_12_n_0 ;
  wire \signA_reg[13][6]_gen_double_shift_reg_r_12_n_0 ;
  wire \signA_reg[13][7]_gen_double_shift_reg_r_12_n_0 ;
  wire \signA_reg[14][7]_0 ;
  wire \signB_reg[12][0]_srl13___gen_double_shift_reg_r_11_n_0 ;
  wire \signB_reg[12][10]_srl13___gen_double_shift_reg_r_11_n_0 ;
  wire \signB_reg[12][11]_srl13___gen_double_shift_reg_r_11_n_0 ;
  wire \signB_reg[12][1]_srl13___gen_double_shift_reg_r_11_n_0 ;
  wire \signB_reg[12][2]_srl13___gen_double_shift_reg_r_11_n_0 ;
  wire \signB_reg[12][3]_srl13___gen_double_shift_reg_r_11_n_0 ;
  wire \signB_reg[12][4]_srl13___gen_double_shift_reg_r_11_n_0 ;
  wire \signB_reg[12][5]_srl13___gen_double_shift_reg_r_11_n_0 ;
  wire \signB_reg[12][6]_srl13___gen_double_shift_reg_r_11_n_0 ;
  wire \signB_reg[12][7]_srl13___gen_double_shift_reg_r_11_n_0 ;
  wire \signB_reg[12][8]_srl13___gen_double_shift_reg_r_11_n_0 ;
  wire \signB_reg[12][9]_srl13___gen_double_shift_reg_r_11_n_0 ;
  wire \signB_reg[13][0]_gen_double_shift_reg_r_12_n_0 ;
  wire \signB_reg[13][10]_gen_double_shift_reg_r_12_n_0 ;
  wire \signB_reg[13][11]_gen_double_shift_reg_r_12_n_0 ;
  wire \signB_reg[13][1]_gen_double_shift_reg_r_12_n_0 ;
  wire \signB_reg[13][2]_gen_double_shift_reg_r_12_n_0 ;
  wire \signB_reg[13][3]_gen_double_shift_reg_r_12_n_0 ;
  wire \signB_reg[13][4]_gen_double_shift_reg_r_12_n_0 ;
  wire \signB_reg[13][5]_gen_double_shift_reg_r_12_n_0 ;
  wire \signB_reg[13][6]_gen_double_shift_reg_r_12_n_0 ;
  wire \signB_reg[13][7]_gen_double_shift_reg_r_12_n_0 ;
  wire \signB_reg[13][8]_gen_double_shift_reg_r_12_n_0 ;
  wire \signB_reg[13][9]_gen_double_shift_reg_r_12_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__219
       (.I0(\signA_reg[13][7]_gen_double_shift_reg_r_12_n_0 ),
        .I1(\signA_reg[14][7]_0 ),
        .O(gen_double_shift_reg_gate__219_n_0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__220
       (.I0(\signA_reg[13][6]_gen_double_shift_reg_r_12_n_0 ),
        .I1(\signA_reg[14][7]_0 ),
        .O(gen_double_shift_reg_gate__220_n_0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__221
       (.I0(\signA_reg[13][5]_gen_double_shift_reg_r_12_n_0 ),
        .I1(\signA_reg[14][7]_0 ),
        .O(gen_double_shift_reg_gate__221_n_0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__222
       (.I0(\signA_reg[13][4]_gen_double_shift_reg_r_12_n_0 ),
        .I1(\signA_reg[14][7]_0 ),
        .O(gen_double_shift_reg_gate__222_n_0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__223
       (.I0(\signA_reg[13][3]_gen_double_shift_reg_r_12_n_0 ),
        .I1(\signA_reg[14][7]_0 ),
        .O(gen_double_shift_reg_gate__223_n_0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__224
       (.I0(\signA_reg[13][2]_gen_double_shift_reg_r_12_n_0 ),
        .I1(\signA_reg[14][7]_0 ),
        .O(gen_double_shift_reg_gate__224_n_0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__225
       (.I0(\signA_reg[13][1]_gen_double_shift_reg_r_12_n_0 ),
        .I1(\signA_reg[14][7]_0 ),
        .O(gen_double_shift_reg_gate__225_n_0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__226
       (.I0(\signA_reg[13][0]_gen_double_shift_reg_r_12_n_0 ),
        .I1(\signA_reg[14][7]_0 ),
        .O(gen_double_shift_reg_gate__226_n_0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__227
       (.I0(\signB_reg[13][11]_gen_double_shift_reg_r_12_n_0 ),
        .I1(\signA_reg[14][7]_0 ),
        .O(gen_double_shift_reg_gate__227_n_0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__228
       (.I0(\signB_reg[13][10]_gen_double_shift_reg_r_12_n_0 ),
        .I1(\signA_reg[14][7]_0 ),
        .O(gen_double_shift_reg_gate__228_n_0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__229
       (.I0(\signB_reg[13][9]_gen_double_shift_reg_r_12_n_0 ),
        .I1(\signA_reg[14][7]_0 ),
        .O(gen_double_shift_reg_gate__229_n_0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__230
       (.I0(\signB_reg[13][8]_gen_double_shift_reg_r_12_n_0 ),
        .I1(\signA_reg[14][7]_0 ),
        .O(gen_double_shift_reg_gate__230_n_0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__231
       (.I0(\signB_reg[13][7]_gen_double_shift_reg_r_12_n_0 ),
        .I1(\signA_reg[14][7]_0 ),
        .O(gen_double_shift_reg_gate__231_n_0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__232
       (.I0(\signB_reg[13][6]_gen_double_shift_reg_r_12_n_0 ),
        .I1(\signA_reg[14][7]_0 ),
        .O(gen_double_shift_reg_gate__232_n_0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__233
       (.I0(\signB_reg[13][5]_gen_double_shift_reg_r_12_n_0 ),
        .I1(\signA_reg[14][7]_0 ),
        .O(gen_double_shift_reg_gate__233_n_0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__234
       (.I0(\signB_reg[13][4]_gen_double_shift_reg_r_12_n_0 ),
        .I1(\signA_reg[14][7]_0 ),
        .O(gen_double_shift_reg_gate__234_n_0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__235
       (.I0(\signB_reg[13][3]_gen_double_shift_reg_r_12_n_0 ),
        .I1(\signA_reg[14][7]_0 ),
        .O(gen_double_shift_reg_gate__235_n_0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__236
       (.I0(\signB_reg[13][2]_gen_double_shift_reg_r_12_n_0 ),
        .I1(\signA_reg[14][7]_0 ),
        .O(gen_double_shift_reg_gate__236_n_0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__237
       (.I0(\signB_reg[13][1]_gen_double_shift_reg_r_12_n_0 ),
        .I1(\signA_reg[14][7]_0 ),
        .O(gen_double_shift_reg_gate__237_n_0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__238
       (.I0(\signB_reg[13][0]_gen_double_shift_reg_r_12_n_0 ),
        .I1(\signA_reg[14][7]_0 ),
        .O(gen_double_shift_reg_gate__238_n_0));
  (* srl_bus_name = "\gen_double_shift_reg[15].double_shift_reg_pm/signA_reg[12] " *) 
  (* srl_name = "\gen_double_shift_reg[15].double_shift_reg_pm/signA_reg[12][0]_srl13___gen_double_shift_reg_r_11 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[12][0]_srl13___gen_double_shift_reg_r_11 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[15] [0]),
        .Q(\signA_reg[12][0]_srl13___gen_double_shift_reg_r_11_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[15].double_shift_reg_pm/signA_reg[12] " *) 
  (* srl_name = "\gen_double_shift_reg[15].double_shift_reg_pm/signA_reg[12][1]_srl13___gen_double_shift_reg_r_11 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[12][1]_srl13___gen_double_shift_reg_r_11 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[15] [1]),
        .Q(\signA_reg[12][1]_srl13___gen_double_shift_reg_r_11_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[15].double_shift_reg_pm/signA_reg[12] " *) 
  (* srl_name = "\gen_double_shift_reg[15].double_shift_reg_pm/signA_reg[12][2]_srl13___gen_double_shift_reg_r_11 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[12][2]_srl13___gen_double_shift_reg_r_11 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[15] [2]),
        .Q(\signA_reg[12][2]_srl13___gen_double_shift_reg_r_11_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[15].double_shift_reg_pm/signA_reg[12] " *) 
  (* srl_name = "\gen_double_shift_reg[15].double_shift_reg_pm/signA_reg[12][3]_srl13___gen_double_shift_reg_r_11 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[12][3]_srl13___gen_double_shift_reg_r_11 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[15] [3]),
        .Q(\signA_reg[12][3]_srl13___gen_double_shift_reg_r_11_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[15].double_shift_reg_pm/signA_reg[12] " *) 
  (* srl_name = "\gen_double_shift_reg[15].double_shift_reg_pm/signA_reg[12][4]_srl13___gen_double_shift_reg_r_11 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[12][4]_srl13___gen_double_shift_reg_r_11 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[15] [4]),
        .Q(\signA_reg[12][4]_srl13___gen_double_shift_reg_r_11_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[15].double_shift_reg_pm/signA_reg[12] " *) 
  (* srl_name = "\gen_double_shift_reg[15].double_shift_reg_pm/signA_reg[12][5]_srl13___gen_double_shift_reg_r_11 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[12][5]_srl13___gen_double_shift_reg_r_11 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[15] [5]),
        .Q(\signA_reg[12][5]_srl13___gen_double_shift_reg_r_11_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[15].double_shift_reg_pm/signA_reg[12] " *) 
  (* srl_name = "\gen_double_shift_reg[15].double_shift_reg_pm/signA_reg[12][6]_srl13___gen_double_shift_reg_r_11 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[12][6]_srl13___gen_double_shift_reg_r_11 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[15] [6]),
        .Q(\signA_reg[12][6]_srl13___gen_double_shift_reg_r_11_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[15].double_shift_reg_pm/signA_reg[12] " *) 
  (* srl_name = "\gen_double_shift_reg[15].double_shift_reg_pm/signA_reg[12][7]_srl13___gen_double_shift_reg_r_11 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[12][7]_srl13___gen_double_shift_reg_r_11 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[15] [7]),
        .Q(\signA_reg[12][7]_srl13___gen_double_shift_reg_r_11_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[13][0]_gen_double_shift_reg_r_12 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[12][0]_srl13___gen_double_shift_reg_r_11_n_0 ),
        .Q(\signA_reg[13][0]_gen_double_shift_reg_r_12_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[13][1]_gen_double_shift_reg_r_12 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[12][1]_srl13___gen_double_shift_reg_r_11_n_0 ),
        .Q(\signA_reg[13][1]_gen_double_shift_reg_r_12_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[13][2]_gen_double_shift_reg_r_12 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[12][2]_srl13___gen_double_shift_reg_r_11_n_0 ),
        .Q(\signA_reg[13][2]_gen_double_shift_reg_r_12_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[13][3]_gen_double_shift_reg_r_12 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[12][3]_srl13___gen_double_shift_reg_r_11_n_0 ),
        .Q(\signA_reg[13][3]_gen_double_shift_reg_r_12_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[13][4]_gen_double_shift_reg_r_12 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[12][4]_srl13___gen_double_shift_reg_r_11_n_0 ),
        .Q(\signA_reg[13][4]_gen_double_shift_reg_r_12_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[13][5]_gen_double_shift_reg_r_12 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[12][5]_srl13___gen_double_shift_reg_r_11_n_0 ),
        .Q(\signA_reg[13][5]_gen_double_shift_reg_r_12_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[13][6]_gen_double_shift_reg_r_12 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[12][6]_srl13___gen_double_shift_reg_r_11_n_0 ),
        .Q(\signA_reg[13][6]_gen_double_shift_reg_r_12_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[13][7]_gen_double_shift_reg_r_12 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[12][7]_srl13___gen_double_shift_reg_r_11_n_0 ),
        .Q(\signA_reg[13][7]_gen_double_shift_reg_r_12_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[14][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__226_n_0),
        .Q(\out_Attr_pipe[15] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[14][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__225_n_0),
        .Q(\out_Attr_pipe[15] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[14][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__224_n_0),
        .Q(\out_Attr_pipe[15] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[14][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__223_n_0),
        .Q(\out_Attr_pipe[15] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[14][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__222_n_0),
        .Q(\out_Attr_pipe[15] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[14][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__221_n_0),
        .Q(\out_Attr_pipe[15] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[14][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__220_n_0),
        .Q(\out_Attr_pipe[15] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[14][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__219_n_0),
        .Q(\out_Attr_pipe[15] [7]),
        .R(rstn));
  (* srl_bus_name = "\gen_double_shift_reg[15].double_shift_reg_pm/signB_reg[12] " *) 
  (* srl_name = "\gen_double_shift_reg[15].double_shift_reg_pm/signB_reg[12][0]_srl13___gen_double_shift_reg_r_11 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[12][0]_srl13___gen_double_shift_reg_r_11 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[15] [0]),
        .Q(\signB_reg[12][0]_srl13___gen_double_shift_reg_r_11_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[15].double_shift_reg_pm/signB_reg[12] " *) 
  (* srl_name = "\gen_double_shift_reg[15].double_shift_reg_pm/signB_reg[12][10]_srl13___gen_double_shift_reg_r_11 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[12][10]_srl13___gen_double_shift_reg_r_11 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[15] [10]),
        .Q(\signB_reg[12][10]_srl13___gen_double_shift_reg_r_11_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[15].double_shift_reg_pm/signB_reg[12] " *) 
  (* srl_name = "\gen_double_shift_reg[15].double_shift_reg_pm/signB_reg[12][11]_srl13___gen_double_shift_reg_r_11 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[12][11]_srl13___gen_double_shift_reg_r_11 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[15] [11]),
        .Q(\signB_reg[12][11]_srl13___gen_double_shift_reg_r_11_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[15].double_shift_reg_pm/signB_reg[12] " *) 
  (* srl_name = "\gen_double_shift_reg[15].double_shift_reg_pm/signB_reg[12][1]_srl13___gen_double_shift_reg_r_11 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[12][1]_srl13___gen_double_shift_reg_r_11 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[15] [1]),
        .Q(\signB_reg[12][1]_srl13___gen_double_shift_reg_r_11_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[15].double_shift_reg_pm/signB_reg[12] " *) 
  (* srl_name = "\gen_double_shift_reg[15].double_shift_reg_pm/signB_reg[12][2]_srl13___gen_double_shift_reg_r_11 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[12][2]_srl13___gen_double_shift_reg_r_11 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[15] [2]),
        .Q(\signB_reg[12][2]_srl13___gen_double_shift_reg_r_11_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[15].double_shift_reg_pm/signB_reg[12] " *) 
  (* srl_name = "\gen_double_shift_reg[15].double_shift_reg_pm/signB_reg[12][3]_srl13___gen_double_shift_reg_r_11 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[12][3]_srl13___gen_double_shift_reg_r_11 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[15] [3]),
        .Q(\signB_reg[12][3]_srl13___gen_double_shift_reg_r_11_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[15].double_shift_reg_pm/signB_reg[12] " *) 
  (* srl_name = "\gen_double_shift_reg[15].double_shift_reg_pm/signB_reg[12][4]_srl13___gen_double_shift_reg_r_11 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[12][4]_srl13___gen_double_shift_reg_r_11 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[15] [4]),
        .Q(\signB_reg[12][4]_srl13___gen_double_shift_reg_r_11_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[15].double_shift_reg_pm/signB_reg[12] " *) 
  (* srl_name = "\gen_double_shift_reg[15].double_shift_reg_pm/signB_reg[12][5]_srl13___gen_double_shift_reg_r_11 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[12][5]_srl13___gen_double_shift_reg_r_11 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[15] [5]),
        .Q(\signB_reg[12][5]_srl13___gen_double_shift_reg_r_11_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[15].double_shift_reg_pm/signB_reg[12] " *) 
  (* srl_name = "\gen_double_shift_reg[15].double_shift_reg_pm/signB_reg[12][6]_srl13___gen_double_shift_reg_r_11 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[12][6]_srl13___gen_double_shift_reg_r_11 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[15] [6]),
        .Q(\signB_reg[12][6]_srl13___gen_double_shift_reg_r_11_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[15].double_shift_reg_pm/signB_reg[12] " *) 
  (* srl_name = "\gen_double_shift_reg[15].double_shift_reg_pm/signB_reg[12][7]_srl13___gen_double_shift_reg_r_11 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[12][7]_srl13___gen_double_shift_reg_r_11 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[15] [7]),
        .Q(\signB_reg[12][7]_srl13___gen_double_shift_reg_r_11_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[15].double_shift_reg_pm/signB_reg[12] " *) 
  (* srl_name = "\gen_double_shift_reg[15].double_shift_reg_pm/signB_reg[12][8]_srl13___gen_double_shift_reg_r_11 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[12][8]_srl13___gen_double_shift_reg_r_11 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[15] [8]),
        .Q(\signB_reg[12][8]_srl13___gen_double_shift_reg_r_11_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[15].double_shift_reg_pm/signB_reg[12] " *) 
  (* srl_name = "\gen_double_shift_reg[15].double_shift_reg_pm/signB_reg[12][9]_srl13___gen_double_shift_reg_r_11 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[12][9]_srl13___gen_double_shift_reg_r_11 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[15] [9]),
        .Q(\signB_reg[12][9]_srl13___gen_double_shift_reg_r_11_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[13][0]_gen_double_shift_reg_r_12 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[12][0]_srl13___gen_double_shift_reg_r_11_n_0 ),
        .Q(\signB_reg[13][0]_gen_double_shift_reg_r_12_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[13][10]_gen_double_shift_reg_r_12 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[12][10]_srl13___gen_double_shift_reg_r_11_n_0 ),
        .Q(\signB_reg[13][10]_gen_double_shift_reg_r_12_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[13][11]_gen_double_shift_reg_r_12 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[12][11]_srl13___gen_double_shift_reg_r_11_n_0 ),
        .Q(\signB_reg[13][11]_gen_double_shift_reg_r_12_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[13][1]_gen_double_shift_reg_r_12 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[12][1]_srl13___gen_double_shift_reg_r_11_n_0 ),
        .Q(\signB_reg[13][1]_gen_double_shift_reg_r_12_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[13][2]_gen_double_shift_reg_r_12 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[12][2]_srl13___gen_double_shift_reg_r_11_n_0 ),
        .Q(\signB_reg[13][2]_gen_double_shift_reg_r_12_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[13][3]_gen_double_shift_reg_r_12 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[12][3]_srl13___gen_double_shift_reg_r_11_n_0 ),
        .Q(\signB_reg[13][3]_gen_double_shift_reg_r_12_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[13][4]_gen_double_shift_reg_r_12 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[12][4]_srl13___gen_double_shift_reg_r_11_n_0 ),
        .Q(\signB_reg[13][4]_gen_double_shift_reg_r_12_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[13][5]_gen_double_shift_reg_r_12 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[12][5]_srl13___gen_double_shift_reg_r_11_n_0 ),
        .Q(\signB_reg[13][5]_gen_double_shift_reg_r_12_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[13][6]_gen_double_shift_reg_r_12 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[12][6]_srl13___gen_double_shift_reg_r_11_n_0 ),
        .Q(\signB_reg[13][6]_gen_double_shift_reg_r_12_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[13][7]_gen_double_shift_reg_r_12 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[12][7]_srl13___gen_double_shift_reg_r_11_n_0 ),
        .Q(\signB_reg[13][7]_gen_double_shift_reg_r_12_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[13][8]_gen_double_shift_reg_r_12 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[12][8]_srl13___gen_double_shift_reg_r_11_n_0 ),
        .Q(\signB_reg[13][8]_gen_double_shift_reg_r_12_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[13][9]_gen_double_shift_reg_r_12 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[12][9]_srl13___gen_double_shift_reg_r_11_n_0 ),
        .Q(\signB_reg[13][9]_gen_double_shift_reg_r_12_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[14][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__238_n_0),
        .Q(\out_SV_pipe[15] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[14][10] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__228_n_0),
        .Q(\out_SV_pipe[15] [10]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[14][11] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__227_n_0),
        .Q(\out_SV_pipe[15] [11]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[14][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__237_n_0),
        .Q(\out_SV_pipe[15] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[14][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__236_n_0),
        .Q(\out_SV_pipe[15] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[14][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__235_n_0),
        .Q(\out_SV_pipe[15] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[14][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__234_n_0),
        .Q(\out_SV_pipe[15] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[14][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__233_n_0),
        .Q(\out_SV_pipe[15] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[14][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__232_n_0),
        .Q(\out_SV_pipe[15] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[14][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__231_n_0),
        .Q(\out_SV_pipe[15] [7]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[14][8] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__230_n_0),
        .Q(\out_SV_pipe[15] [8]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[14][9] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__229_n_0),
        .Q(\out_SV_pipe[15] [9]),
        .R(rstn));
endmodule

(* ORIG_REF_NAME = "double_shift_reg" *) 
module double_shift_reg__parameterized29
   (\out_Attr_pipe[16] ,
    \out_SV_pipe[16] ,
    enable_transfer,
    \in_Attr_pipe[16] ,
    clk,
    rstn,
    \in_SV_pipe[16] ,
    \signA_reg[15][7]_0 );
  output [7:0]\out_Attr_pipe[16] ;
  output [11:0]\out_SV_pipe[16] ;
  input enable_transfer;
  input [7:0]\in_Attr_pipe[16] ;
  input clk;
  input rstn;
  input [11:0]\in_SV_pipe[16] ;
  input \signA_reg[15][7]_0 ;

  wire clk;
  wire enable_transfer;
  wire gen_double_shift_reg_gate__239_n_0;
  wire gen_double_shift_reg_gate__240_n_0;
  wire gen_double_shift_reg_gate__241_n_0;
  wire gen_double_shift_reg_gate__242_n_0;
  wire gen_double_shift_reg_gate__243_n_0;
  wire gen_double_shift_reg_gate__244_n_0;
  wire gen_double_shift_reg_gate__245_n_0;
  wire gen_double_shift_reg_gate__246_n_0;
  wire gen_double_shift_reg_gate__247_n_0;
  wire gen_double_shift_reg_gate__248_n_0;
  wire gen_double_shift_reg_gate__249_n_0;
  wire gen_double_shift_reg_gate__250_n_0;
  wire gen_double_shift_reg_gate__251_n_0;
  wire gen_double_shift_reg_gate__252_n_0;
  wire gen_double_shift_reg_gate__253_n_0;
  wire gen_double_shift_reg_gate__254_n_0;
  wire gen_double_shift_reg_gate__255_n_0;
  wire gen_double_shift_reg_gate__256_n_0;
  wire gen_double_shift_reg_gate__257_n_0;
  wire gen_double_shift_reg_gate__258_n_0;
  wire [7:0]\in_Attr_pipe[16] ;
  wire [11:0]\in_SV_pipe[16] ;
  wire [7:0]\out_Attr_pipe[16] ;
  wire [11:0]\out_SV_pipe[16] ;
  wire rstn;
  wire \signA_reg[13][0]_srl14___gen_double_shift_reg_r_12_n_0 ;
  wire \signA_reg[13][1]_srl14___gen_double_shift_reg_r_12_n_0 ;
  wire \signA_reg[13][2]_srl14___gen_double_shift_reg_r_12_n_0 ;
  wire \signA_reg[13][3]_srl14___gen_double_shift_reg_r_12_n_0 ;
  wire \signA_reg[13][4]_srl14___gen_double_shift_reg_r_12_n_0 ;
  wire \signA_reg[13][5]_srl14___gen_double_shift_reg_r_12_n_0 ;
  wire \signA_reg[13][6]_srl14___gen_double_shift_reg_r_12_n_0 ;
  wire \signA_reg[13][7]_srl14___gen_double_shift_reg_r_12_n_0 ;
  wire \signA_reg[14][0]_gen_double_shift_reg_r_13_n_0 ;
  wire \signA_reg[14][1]_gen_double_shift_reg_r_13_n_0 ;
  wire \signA_reg[14][2]_gen_double_shift_reg_r_13_n_0 ;
  wire \signA_reg[14][3]_gen_double_shift_reg_r_13_n_0 ;
  wire \signA_reg[14][4]_gen_double_shift_reg_r_13_n_0 ;
  wire \signA_reg[14][5]_gen_double_shift_reg_r_13_n_0 ;
  wire \signA_reg[14][6]_gen_double_shift_reg_r_13_n_0 ;
  wire \signA_reg[14][7]_gen_double_shift_reg_r_13_n_0 ;
  wire \signA_reg[15][7]_0 ;
  wire \signB_reg[13][0]_srl14___gen_double_shift_reg_r_12_n_0 ;
  wire \signB_reg[13][10]_srl14___gen_double_shift_reg_r_12_n_0 ;
  wire \signB_reg[13][11]_srl14___gen_double_shift_reg_r_12_n_0 ;
  wire \signB_reg[13][1]_srl14___gen_double_shift_reg_r_12_n_0 ;
  wire \signB_reg[13][2]_srl14___gen_double_shift_reg_r_12_n_0 ;
  wire \signB_reg[13][3]_srl14___gen_double_shift_reg_r_12_n_0 ;
  wire \signB_reg[13][4]_srl14___gen_double_shift_reg_r_12_n_0 ;
  wire \signB_reg[13][5]_srl14___gen_double_shift_reg_r_12_n_0 ;
  wire \signB_reg[13][6]_srl14___gen_double_shift_reg_r_12_n_0 ;
  wire \signB_reg[13][7]_srl14___gen_double_shift_reg_r_12_n_0 ;
  wire \signB_reg[13][8]_srl14___gen_double_shift_reg_r_12_n_0 ;
  wire \signB_reg[13][9]_srl14___gen_double_shift_reg_r_12_n_0 ;
  wire \signB_reg[14][0]_gen_double_shift_reg_r_13_n_0 ;
  wire \signB_reg[14][10]_gen_double_shift_reg_r_13_n_0 ;
  wire \signB_reg[14][11]_gen_double_shift_reg_r_13_n_0 ;
  wire \signB_reg[14][1]_gen_double_shift_reg_r_13_n_0 ;
  wire \signB_reg[14][2]_gen_double_shift_reg_r_13_n_0 ;
  wire \signB_reg[14][3]_gen_double_shift_reg_r_13_n_0 ;
  wire \signB_reg[14][4]_gen_double_shift_reg_r_13_n_0 ;
  wire \signB_reg[14][5]_gen_double_shift_reg_r_13_n_0 ;
  wire \signB_reg[14][6]_gen_double_shift_reg_r_13_n_0 ;
  wire \signB_reg[14][7]_gen_double_shift_reg_r_13_n_0 ;
  wire \signB_reg[14][8]_gen_double_shift_reg_r_13_n_0 ;
  wire \signB_reg[14][9]_gen_double_shift_reg_r_13_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__239
       (.I0(\signA_reg[14][7]_gen_double_shift_reg_r_13_n_0 ),
        .I1(\signA_reg[15][7]_0 ),
        .O(gen_double_shift_reg_gate__239_n_0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__240
       (.I0(\signA_reg[14][6]_gen_double_shift_reg_r_13_n_0 ),
        .I1(\signA_reg[15][7]_0 ),
        .O(gen_double_shift_reg_gate__240_n_0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__241
       (.I0(\signA_reg[14][5]_gen_double_shift_reg_r_13_n_0 ),
        .I1(\signA_reg[15][7]_0 ),
        .O(gen_double_shift_reg_gate__241_n_0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__242
       (.I0(\signA_reg[14][4]_gen_double_shift_reg_r_13_n_0 ),
        .I1(\signA_reg[15][7]_0 ),
        .O(gen_double_shift_reg_gate__242_n_0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__243
       (.I0(\signA_reg[14][3]_gen_double_shift_reg_r_13_n_0 ),
        .I1(\signA_reg[15][7]_0 ),
        .O(gen_double_shift_reg_gate__243_n_0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__244
       (.I0(\signA_reg[14][2]_gen_double_shift_reg_r_13_n_0 ),
        .I1(\signA_reg[15][7]_0 ),
        .O(gen_double_shift_reg_gate__244_n_0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__245
       (.I0(\signA_reg[14][1]_gen_double_shift_reg_r_13_n_0 ),
        .I1(\signA_reg[15][7]_0 ),
        .O(gen_double_shift_reg_gate__245_n_0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__246
       (.I0(\signA_reg[14][0]_gen_double_shift_reg_r_13_n_0 ),
        .I1(\signA_reg[15][7]_0 ),
        .O(gen_double_shift_reg_gate__246_n_0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__247
       (.I0(\signB_reg[14][11]_gen_double_shift_reg_r_13_n_0 ),
        .I1(\signA_reg[15][7]_0 ),
        .O(gen_double_shift_reg_gate__247_n_0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__248
       (.I0(\signB_reg[14][10]_gen_double_shift_reg_r_13_n_0 ),
        .I1(\signA_reg[15][7]_0 ),
        .O(gen_double_shift_reg_gate__248_n_0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__249
       (.I0(\signB_reg[14][9]_gen_double_shift_reg_r_13_n_0 ),
        .I1(\signA_reg[15][7]_0 ),
        .O(gen_double_shift_reg_gate__249_n_0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__250
       (.I0(\signB_reg[14][8]_gen_double_shift_reg_r_13_n_0 ),
        .I1(\signA_reg[15][7]_0 ),
        .O(gen_double_shift_reg_gate__250_n_0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__251
       (.I0(\signB_reg[14][7]_gen_double_shift_reg_r_13_n_0 ),
        .I1(\signA_reg[15][7]_0 ),
        .O(gen_double_shift_reg_gate__251_n_0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__252
       (.I0(\signB_reg[14][6]_gen_double_shift_reg_r_13_n_0 ),
        .I1(\signA_reg[15][7]_0 ),
        .O(gen_double_shift_reg_gate__252_n_0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__253
       (.I0(\signB_reg[14][5]_gen_double_shift_reg_r_13_n_0 ),
        .I1(\signA_reg[15][7]_0 ),
        .O(gen_double_shift_reg_gate__253_n_0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__254
       (.I0(\signB_reg[14][4]_gen_double_shift_reg_r_13_n_0 ),
        .I1(\signA_reg[15][7]_0 ),
        .O(gen_double_shift_reg_gate__254_n_0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__255
       (.I0(\signB_reg[14][3]_gen_double_shift_reg_r_13_n_0 ),
        .I1(\signA_reg[15][7]_0 ),
        .O(gen_double_shift_reg_gate__255_n_0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__256
       (.I0(\signB_reg[14][2]_gen_double_shift_reg_r_13_n_0 ),
        .I1(\signA_reg[15][7]_0 ),
        .O(gen_double_shift_reg_gate__256_n_0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__257
       (.I0(\signB_reg[14][1]_gen_double_shift_reg_r_13_n_0 ),
        .I1(\signA_reg[15][7]_0 ),
        .O(gen_double_shift_reg_gate__257_n_0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__258
       (.I0(\signB_reg[14][0]_gen_double_shift_reg_r_13_n_0 ),
        .I1(\signA_reg[15][7]_0 ),
        .O(gen_double_shift_reg_gate__258_n_0));
  (* srl_bus_name = "\gen_double_shift_reg[16].double_shift_reg_pm/signA_reg[13] " *) 
  (* srl_name = "\gen_double_shift_reg[16].double_shift_reg_pm/signA_reg[13][0]_srl14___gen_double_shift_reg_r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[13][0]_srl14___gen_double_shift_reg_r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[16] [0]),
        .Q(\signA_reg[13][0]_srl14___gen_double_shift_reg_r_12_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[16].double_shift_reg_pm/signA_reg[13] " *) 
  (* srl_name = "\gen_double_shift_reg[16].double_shift_reg_pm/signA_reg[13][1]_srl14___gen_double_shift_reg_r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[13][1]_srl14___gen_double_shift_reg_r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[16] [1]),
        .Q(\signA_reg[13][1]_srl14___gen_double_shift_reg_r_12_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[16].double_shift_reg_pm/signA_reg[13] " *) 
  (* srl_name = "\gen_double_shift_reg[16].double_shift_reg_pm/signA_reg[13][2]_srl14___gen_double_shift_reg_r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[13][2]_srl14___gen_double_shift_reg_r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[16] [2]),
        .Q(\signA_reg[13][2]_srl14___gen_double_shift_reg_r_12_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[16].double_shift_reg_pm/signA_reg[13] " *) 
  (* srl_name = "\gen_double_shift_reg[16].double_shift_reg_pm/signA_reg[13][3]_srl14___gen_double_shift_reg_r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[13][3]_srl14___gen_double_shift_reg_r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[16] [3]),
        .Q(\signA_reg[13][3]_srl14___gen_double_shift_reg_r_12_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[16].double_shift_reg_pm/signA_reg[13] " *) 
  (* srl_name = "\gen_double_shift_reg[16].double_shift_reg_pm/signA_reg[13][4]_srl14___gen_double_shift_reg_r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[13][4]_srl14___gen_double_shift_reg_r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[16] [4]),
        .Q(\signA_reg[13][4]_srl14___gen_double_shift_reg_r_12_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[16].double_shift_reg_pm/signA_reg[13] " *) 
  (* srl_name = "\gen_double_shift_reg[16].double_shift_reg_pm/signA_reg[13][5]_srl14___gen_double_shift_reg_r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[13][5]_srl14___gen_double_shift_reg_r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[16] [5]),
        .Q(\signA_reg[13][5]_srl14___gen_double_shift_reg_r_12_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[16].double_shift_reg_pm/signA_reg[13] " *) 
  (* srl_name = "\gen_double_shift_reg[16].double_shift_reg_pm/signA_reg[13][6]_srl14___gen_double_shift_reg_r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[13][6]_srl14___gen_double_shift_reg_r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[16] [6]),
        .Q(\signA_reg[13][6]_srl14___gen_double_shift_reg_r_12_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[16].double_shift_reg_pm/signA_reg[13] " *) 
  (* srl_name = "\gen_double_shift_reg[16].double_shift_reg_pm/signA_reg[13][7]_srl14___gen_double_shift_reg_r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[13][7]_srl14___gen_double_shift_reg_r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[16] [7]),
        .Q(\signA_reg[13][7]_srl14___gen_double_shift_reg_r_12_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[14][0]_gen_double_shift_reg_r_13 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[13][0]_srl14___gen_double_shift_reg_r_12_n_0 ),
        .Q(\signA_reg[14][0]_gen_double_shift_reg_r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[14][1]_gen_double_shift_reg_r_13 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[13][1]_srl14___gen_double_shift_reg_r_12_n_0 ),
        .Q(\signA_reg[14][1]_gen_double_shift_reg_r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[14][2]_gen_double_shift_reg_r_13 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[13][2]_srl14___gen_double_shift_reg_r_12_n_0 ),
        .Q(\signA_reg[14][2]_gen_double_shift_reg_r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[14][3]_gen_double_shift_reg_r_13 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[13][3]_srl14___gen_double_shift_reg_r_12_n_0 ),
        .Q(\signA_reg[14][3]_gen_double_shift_reg_r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[14][4]_gen_double_shift_reg_r_13 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[13][4]_srl14___gen_double_shift_reg_r_12_n_0 ),
        .Q(\signA_reg[14][4]_gen_double_shift_reg_r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[14][5]_gen_double_shift_reg_r_13 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[13][5]_srl14___gen_double_shift_reg_r_12_n_0 ),
        .Q(\signA_reg[14][5]_gen_double_shift_reg_r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[14][6]_gen_double_shift_reg_r_13 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[13][6]_srl14___gen_double_shift_reg_r_12_n_0 ),
        .Q(\signA_reg[14][6]_gen_double_shift_reg_r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[14][7]_gen_double_shift_reg_r_13 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[13][7]_srl14___gen_double_shift_reg_r_12_n_0 ),
        .Q(\signA_reg[14][7]_gen_double_shift_reg_r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[15][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__246_n_0),
        .Q(\out_Attr_pipe[16] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[15][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__245_n_0),
        .Q(\out_Attr_pipe[16] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[15][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__244_n_0),
        .Q(\out_Attr_pipe[16] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[15][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__243_n_0),
        .Q(\out_Attr_pipe[16] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[15][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__242_n_0),
        .Q(\out_Attr_pipe[16] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[15][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__241_n_0),
        .Q(\out_Attr_pipe[16] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[15][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__240_n_0),
        .Q(\out_Attr_pipe[16] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[15][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__239_n_0),
        .Q(\out_Attr_pipe[16] [7]),
        .R(rstn));
  (* srl_bus_name = "\gen_double_shift_reg[16].double_shift_reg_pm/signB_reg[13] " *) 
  (* srl_name = "\gen_double_shift_reg[16].double_shift_reg_pm/signB_reg[13][0]_srl14___gen_double_shift_reg_r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[13][0]_srl14___gen_double_shift_reg_r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[16] [0]),
        .Q(\signB_reg[13][0]_srl14___gen_double_shift_reg_r_12_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[16].double_shift_reg_pm/signB_reg[13] " *) 
  (* srl_name = "\gen_double_shift_reg[16].double_shift_reg_pm/signB_reg[13][10]_srl14___gen_double_shift_reg_r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[13][10]_srl14___gen_double_shift_reg_r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[16] [10]),
        .Q(\signB_reg[13][10]_srl14___gen_double_shift_reg_r_12_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[16].double_shift_reg_pm/signB_reg[13] " *) 
  (* srl_name = "\gen_double_shift_reg[16].double_shift_reg_pm/signB_reg[13][11]_srl14___gen_double_shift_reg_r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[13][11]_srl14___gen_double_shift_reg_r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[16] [11]),
        .Q(\signB_reg[13][11]_srl14___gen_double_shift_reg_r_12_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[16].double_shift_reg_pm/signB_reg[13] " *) 
  (* srl_name = "\gen_double_shift_reg[16].double_shift_reg_pm/signB_reg[13][1]_srl14___gen_double_shift_reg_r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[13][1]_srl14___gen_double_shift_reg_r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[16] [1]),
        .Q(\signB_reg[13][1]_srl14___gen_double_shift_reg_r_12_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[16].double_shift_reg_pm/signB_reg[13] " *) 
  (* srl_name = "\gen_double_shift_reg[16].double_shift_reg_pm/signB_reg[13][2]_srl14___gen_double_shift_reg_r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[13][2]_srl14___gen_double_shift_reg_r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[16] [2]),
        .Q(\signB_reg[13][2]_srl14___gen_double_shift_reg_r_12_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[16].double_shift_reg_pm/signB_reg[13] " *) 
  (* srl_name = "\gen_double_shift_reg[16].double_shift_reg_pm/signB_reg[13][3]_srl14___gen_double_shift_reg_r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[13][3]_srl14___gen_double_shift_reg_r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[16] [3]),
        .Q(\signB_reg[13][3]_srl14___gen_double_shift_reg_r_12_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[16].double_shift_reg_pm/signB_reg[13] " *) 
  (* srl_name = "\gen_double_shift_reg[16].double_shift_reg_pm/signB_reg[13][4]_srl14___gen_double_shift_reg_r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[13][4]_srl14___gen_double_shift_reg_r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[16] [4]),
        .Q(\signB_reg[13][4]_srl14___gen_double_shift_reg_r_12_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[16].double_shift_reg_pm/signB_reg[13] " *) 
  (* srl_name = "\gen_double_shift_reg[16].double_shift_reg_pm/signB_reg[13][5]_srl14___gen_double_shift_reg_r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[13][5]_srl14___gen_double_shift_reg_r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[16] [5]),
        .Q(\signB_reg[13][5]_srl14___gen_double_shift_reg_r_12_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[16].double_shift_reg_pm/signB_reg[13] " *) 
  (* srl_name = "\gen_double_shift_reg[16].double_shift_reg_pm/signB_reg[13][6]_srl14___gen_double_shift_reg_r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[13][6]_srl14___gen_double_shift_reg_r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[16] [6]),
        .Q(\signB_reg[13][6]_srl14___gen_double_shift_reg_r_12_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[16].double_shift_reg_pm/signB_reg[13] " *) 
  (* srl_name = "\gen_double_shift_reg[16].double_shift_reg_pm/signB_reg[13][7]_srl14___gen_double_shift_reg_r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[13][7]_srl14___gen_double_shift_reg_r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[16] [7]),
        .Q(\signB_reg[13][7]_srl14___gen_double_shift_reg_r_12_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[16].double_shift_reg_pm/signB_reg[13] " *) 
  (* srl_name = "\gen_double_shift_reg[16].double_shift_reg_pm/signB_reg[13][8]_srl14___gen_double_shift_reg_r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[13][8]_srl14___gen_double_shift_reg_r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[16] [8]),
        .Q(\signB_reg[13][8]_srl14___gen_double_shift_reg_r_12_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[16].double_shift_reg_pm/signB_reg[13] " *) 
  (* srl_name = "\gen_double_shift_reg[16].double_shift_reg_pm/signB_reg[13][9]_srl14___gen_double_shift_reg_r_12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[13][9]_srl14___gen_double_shift_reg_r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[16] [9]),
        .Q(\signB_reg[13][9]_srl14___gen_double_shift_reg_r_12_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[14][0]_gen_double_shift_reg_r_13 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[13][0]_srl14___gen_double_shift_reg_r_12_n_0 ),
        .Q(\signB_reg[14][0]_gen_double_shift_reg_r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[14][10]_gen_double_shift_reg_r_13 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[13][10]_srl14___gen_double_shift_reg_r_12_n_0 ),
        .Q(\signB_reg[14][10]_gen_double_shift_reg_r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[14][11]_gen_double_shift_reg_r_13 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[13][11]_srl14___gen_double_shift_reg_r_12_n_0 ),
        .Q(\signB_reg[14][11]_gen_double_shift_reg_r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[14][1]_gen_double_shift_reg_r_13 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[13][1]_srl14___gen_double_shift_reg_r_12_n_0 ),
        .Q(\signB_reg[14][1]_gen_double_shift_reg_r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[14][2]_gen_double_shift_reg_r_13 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[13][2]_srl14___gen_double_shift_reg_r_12_n_0 ),
        .Q(\signB_reg[14][2]_gen_double_shift_reg_r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[14][3]_gen_double_shift_reg_r_13 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[13][3]_srl14___gen_double_shift_reg_r_12_n_0 ),
        .Q(\signB_reg[14][3]_gen_double_shift_reg_r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[14][4]_gen_double_shift_reg_r_13 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[13][4]_srl14___gen_double_shift_reg_r_12_n_0 ),
        .Q(\signB_reg[14][4]_gen_double_shift_reg_r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[14][5]_gen_double_shift_reg_r_13 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[13][5]_srl14___gen_double_shift_reg_r_12_n_0 ),
        .Q(\signB_reg[14][5]_gen_double_shift_reg_r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[14][6]_gen_double_shift_reg_r_13 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[13][6]_srl14___gen_double_shift_reg_r_12_n_0 ),
        .Q(\signB_reg[14][6]_gen_double_shift_reg_r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[14][7]_gen_double_shift_reg_r_13 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[13][7]_srl14___gen_double_shift_reg_r_12_n_0 ),
        .Q(\signB_reg[14][7]_gen_double_shift_reg_r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[14][8]_gen_double_shift_reg_r_13 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[13][8]_srl14___gen_double_shift_reg_r_12_n_0 ),
        .Q(\signB_reg[14][8]_gen_double_shift_reg_r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[14][9]_gen_double_shift_reg_r_13 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[13][9]_srl14___gen_double_shift_reg_r_12_n_0 ),
        .Q(\signB_reg[14][9]_gen_double_shift_reg_r_13_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[15][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__258_n_0),
        .Q(\out_SV_pipe[16] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[15][10] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__248_n_0),
        .Q(\out_SV_pipe[16] [10]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[15][11] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__247_n_0),
        .Q(\out_SV_pipe[16] [11]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[15][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__257_n_0),
        .Q(\out_SV_pipe[16] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[15][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__256_n_0),
        .Q(\out_SV_pipe[16] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[15][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__255_n_0),
        .Q(\out_SV_pipe[16] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[15][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__254_n_0),
        .Q(\out_SV_pipe[16] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[15][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__253_n_0),
        .Q(\out_SV_pipe[16] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[15][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__252_n_0),
        .Q(\out_SV_pipe[16] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[15][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__251_n_0),
        .Q(\out_SV_pipe[16] [7]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[15][8] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__250_n_0),
        .Q(\out_SV_pipe[16] [8]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[15][9] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__249_n_0),
        .Q(\out_SV_pipe[16] [9]),
        .R(rstn));
endmodule

(* ORIG_REF_NAME = "double_shift_reg" *) 
module double_shift_reg__parameterized3
   (\out_Attr_pipe[3] ,
    \out_SV_pipe[3] ,
    rstn,
    enable_transfer,
    \in_Attr_pipe[3] ,
    clk,
    \in_SV_pipe[3] );
  output [7:0]\out_Attr_pipe[3] ;
  output [11:0]\out_SV_pipe[3] ;
  input rstn;
  input enable_transfer;
  input [7:0]\in_Attr_pipe[3] ;
  input clk;
  input [11:0]\in_SV_pipe[3] ;

  wire clk;
  wire enable_transfer;
  wire [7:0]\in_Attr_pipe[3] ;
  wire [11:0]\in_SV_pipe[3] ;
  wire [7:0]\out_Attr_pipe[3] ;
  wire [11:0]\out_SV_pipe[3] ;
  wire rstn;
  wire [7:0]\signA_reg[1] ;
  wire \signA_reg_n_0_[0][0] ;
  wire \signA_reg_n_0_[0][1] ;
  wire \signA_reg_n_0_[0][2] ;
  wire \signA_reg_n_0_[0][3] ;
  wire \signA_reg_n_0_[0][4] ;
  wire \signA_reg_n_0_[0][5] ;
  wire \signA_reg_n_0_[0][6] ;
  wire \signA_reg_n_0_[0][7] ;
  wire [11:0]\signB_reg[1] ;
  wire \signB_reg_n_0_[0][0] ;
  wire \signB_reg_n_0_[0][10] ;
  wire \signB_reg_n_0_[0][11] ;
  wire \signB_reg_n_0_[0][1] ;
  wire \signB_reg_n_0_[0][2] ;
  wire \signB_reg_n_0_[0][3] ;
  wire \signB_reg_n_0_[0][4] ;
  wire \signB_reg_n_0_[0][5] ;
  wire \signB_reg_n_0_[0][6] ;
  wire \signB_reg_n_0_[0][7] ;
  wire \signB_reg_n_0_[0][8] ;
  wire \signB_reg_n_0_[0][9] ;

  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[0][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\in_Attr_pipe[3] [0]),
        .Q(\signA_reg_n_0_[0][0] ),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[0][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\in_Attr_pipe[3] [1]),
        .Q(\signA_reg_n_0_[0][1] ),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[0][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\in_Attr_pipe[3] [2]),
        .Q(\signA_reg_n_0_[0][2] ),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[0][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\in_Attr_pipe[3] [3]),
        .Q(\signA_reg_n_0_[0][3] ),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[0][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\in_Attr_pipe[3] [4]),
        .Q(\signA_reg_n_0_[0][4] ),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[0][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\in_Attr_pipe[3] [5]),
        .Q(\signA_reg_n_0_[0][5] ),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[0][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\in_Attr_pipe[3] [6]),
        .Q(\signA_reg_n_0_[0][6] ),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[0][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\in_Attr_pipe[3] [7]),
        .Q(\signA_reg_n_0_[0][7] ),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[1][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg_n_0_[0][0] ),
        .Q(\signA_reg[1] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[1][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg_n_0_[0][1] ),
        .Q(\signA_reg[1] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[1][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg_n_0_[0][2] ),
        .Q(\signA_reg[1] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[1][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg_n_0_[0][3] ),
        .Q(\signA_reg[1] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[1][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg_n_0_[0][4] ),
        .Q(\signA_reg[1] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[1][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg_n_0_[0][5] ),
        .Q(\signA_reg[1] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[1][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg_n_0_[0][6] ),
        .Q(\signA_reg[1] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[1][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg_n_0_[0][7] ),
        .Q(\signA_reg[1] [7]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[2][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[1] [0]),
        .Q(\out_Attr_pipe[3] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[2][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[1] [1]),
        .Q(\out_Attr_pipe[3] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[2][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[1] [2]),
        .Q(\out_Attr_pipe[3] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[2][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[1] [3]),
        .Q(\out_Attr_pipe[3] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[2][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[1] [4]),
        .Q(\out_Attr_pipe[3] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[2][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[1] [5]),
        .Q(\out_Attr_pipe[3] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[2][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[1] [6]),
        .Q(\out_Attr_pipe[3] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[2][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[1] [7]),
        .Q(\out_Attr_pipe[3] [7]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[0][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\in_SV_pipe[3] [0]),
        .Q(\signB_reg_n_0_[0][0] ),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[0][10] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\in_SV_pipe[3] [10]),
        .Q(\signB_reg_n_0_[0][10] ),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[0][11] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\in_SV_pipe[3] [11]),
        .Q(\signB_reg_n_0_[0][11] ),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[0][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\in_SV_pipe[3] [1]),
        .Q(\signB_reg_n_0_[0][1] ),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[0][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\in_SV_pipe[3] [2]),
        .Q(\signB_reg_n_0_[0][2] ),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[0][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\in_SV_pipe[3] [3]),
        .Q(\signB_reg_n_0_[0][3] ),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[0][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\in_SV_pipe[3] [4]),
        .Q(\signB_reg_n_0_[0][4] ),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[0][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\in_SV_pipe[3] [5]),
        .Q(\signB_reg_n_0_[0][5] ),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[0][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\in_SV_pipe[3] [6]),
        .Q(\signB_reg_n_0_[0][6] ),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[0][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\in_SV_pipe[3] [7]),
        .Q(\signB_reg_n_0_[0][7] ),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[0][8] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\in_SV_pipe[3] [8]),
        .Q(\signB_reg_n_0_[0][8] ),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[0][9] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\in_SV_pipe[3] [9]),
        .Q(\signB_reg_n_0_[0][9] ),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[1][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg_n_0_[0][0] ),
        .Q(\signB_reg[1] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[1][10] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg_n_0_[0][10] ),
        .Q(\signB_reg[1] [10]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[1][11] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg_n_0_[0][11] ),
        .Q(\signB_reg[1] [11]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[1][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg_n_0_[0][1] ),
        .Q(\signB_reg[1] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[1][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg_n_0_[0][2] ),
        .Q(\signB_reg[1] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[1][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg_n_0_[0][3] ),
        .Q(\signB_reg[1] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[1][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg_n_0_[0][4] ),
        .Q(\signB_reg[1] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[1][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg_n_0_[0][5] ),
        .Q(\signB_reg[1] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[1][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg_n_0_[0][6] ),
        .Q(\signB_reg[1] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[1][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg_n_0_[0][7] ),
        .Q(\signB_reg[1] [7]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[1][8] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg_n_0_[0][8] ),
        .Q(\signB_reg[1] [8]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[1][9] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg_n_0_[0][9] ),
        .Q(\signB_reg[1] [9]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[2][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[1] [0]),
        .Q(\out_SV_pipe[3] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[2][10] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[1] [10]),
        .Q(\out_SV_pipe[3] [10]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[2][11] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[1] [11]),
        .Q(\out_SV_pipe[3] [11]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[2][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[1] [1]),
        .Q(\out_SV_pipe[3] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[2][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[1] [2]),
        .Q(\out_SV_pipe[3] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[2][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[1] [3]),
        .Q(\out_SV_pipe[3] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[2][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[1] [4]),
        .Q(\out_SV_pipe[3] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[2][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[1] [5]),
        .Q(\out_SV_pipe[3] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[2][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[1] [6]),
        .Q(\out_SV_pipe[3] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[2][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[1] [7]),
        .Q(\out_SV_pipe[3] [7]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[2][8] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[1] [8]),
        .Q(\out_SV_pipe[3] [8]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[2][9] 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[1] [9]),
        .Q(\out_SV_pipe[3] [9]),
        .R(rstn));
endmodule

(* ORIG_REF_NAME = "double_shift_reg" *) 
module double_shift_reg__parameterized31
   (\out_Attr_pipe[17] ,
    \out_SV_pipe[17] ,
    enable_transfer,
    \in_Attr_pipe[17] ,
    clk,
    rstn,
    \in_SV_pipe[17] ,
    \signA_reg[16][7]_0 );
  output [7:0]\out_Attr_pipe[17] ;
  output [11:0]\out_SV_pipe[17] ;
  input enable_transfer;
  input [7:0]\in_Attr_pipe[17] ;
  input clk;
  input rstn;
  input [11:0]\in_SV_pipe[17] ;
  input \signA_reg[16][7]_0 ;

  wire clk;
  wire enable_transfer;
  wire gen_double_shift_reg_gate__259_n_0;
  wire gen_double_shift_reg_gate__260_n_0;
  wire gen_double_shift_reg_gate__261_n_0;
  wire gen_double_shift_reg_gate__262_n_0;
  wire gen_double_shift_reg_gate__263_n_0;
  wire gen_double_shift_reg_gate__264_n_0;
  wire gen_double_shift_reg_gate__265_n_0;
  wire gen_double_shift_reg_gate__266_n_0;
  wire gen_double_shift_reg_gate__267_n_0;
  wire gen_double_shift_reg_gate__268_n_0;
  wire gen_double_shift_reg_gate__269_n_0;
  wire gen_double_shift_reg_gate__270_n_0;
  wire gen_double_shift_reg_gate__271_n_0;
  wire gen_double_shift_reg_gate__272_n_0;
  wire gen_double_shift_reg_gate__273_n_0;
  wire gen_double_shift_reg_gate__274_n_0;
  wire gen_double_shift_reg_gate__275_n_0;
  wire gen_double_shift_reg_gate__276_n_0;
  wire gen_double_shift_reg_gate__277_n_0;
  wire gen_double_shift_reg_gate__278_n_0;
  wire [7:0]\in_Attr_pipe[17] ;
  wire [11:0]\in_SV_pipe[17] ;
  wire [7:0]\out_Attr_pipe[17] ;
  wire [11:0]\out_SV_pipe[17] ;
  wire rstn;
  wire \signA_reg[14][0]_srl15___gen_double_shift_reg_r_13_n_0 ;
  wire \signA_reg[14][1]_srl15___gen_double_shift_reg_r_13_n_0 ;
  wire \signA_reg[14][2]_srl15___gen_double_shift_reg_r_13_n_0 ;
  wire \signA_reg[14][3]_srl15___gen_double_shift_reg_r_13_n_0 ;
  wire \signA_reg[14][4]_srl15___gen_double_shift_reg_r_13_n_0 ;
  wire \signA_reg[14][5]_srl15___gen_double_shift_reg_r_13_n_0 ;
  wire \signA_reg[14][6]_srl15___gen_double_shift_reg_r_13_n_0 ;
  wire \signA_reg[14][7]_srl15___gen_double_shift_reg_r_13_n_0 ;
  wire \signA_reg[15][0]_gen_double_shift_reg_r_14_n_0 ;
  wire \signA_reg[15][1]_gen_double_shift_reg_r_14_n_0 ;
  wire \signA_reg[15][2]_gen_double_shift_reg_r_14_n_0 ;
  wire \signA_reg[15][3]_gen_double_shift_reg_r_14_n_0 ;
  wire \signA_reg[15][4]_gen_double_shift_reg_r_14_n_0 ;
  wire \signA_reg[15][5]_gen_double_shift_reg_r_14_n_0 ;
  wire \signA_reg[15][6]_gen_double_shift_reg_r_14_n_0 ;
  wire \signA_reg[15][7]_gen_double_shift_reg_r_14_n_0 ;
  wire \signA_reg[16][7]_0 ;
  wire \signB_reg[14][0]_srl15___gen_double_shift_reg_r_13_n_0 ;
  wire \signB_reg[14][10]_srl15___gen_double_shift_reg_r_13_n_0 ;
  wire \signB_reg[14][11]_srl15___gen_double_shift_reg_r_13_n_0 ;
  wire \signB_reg[14][1]_srl15___gen_double_shift_reg_r_13_n_0 ;
  wire \signB_reg[14][2]_srl15___gen_double_shift_reg_r_13_n_0 ;
  wire \signB_reg[14][3]_srl15___gen_double_shift_reg_r_13_n_0 ;
  wire \signB_reg[14][4]_srl15___gen_double_shift_reg_r_13_n_0 ;
  wire \signB_reg[14][5]_srl15___gen_double_shift_reg_r_13_n_0 ;
  wire \signB_reg[14][6]_srl15___gen_double_shift_reg_r_13_n_0 ;
  wire \signB_reg[14][7]_srl15___gen_double_shift_reg_r_13_n_0 ;
  wire \signB_reg[14][8]_srl15___gen_double_shift_reg_r_13_n_0 ;
  wire \signB_reg[14][9]_srl15___gen_double_shift_reg_r_13_n_0 ;
  wire \signB_reg[15][0]_gen_double_shift_reg_r_14_n_0 ;
  wire \signB_reg[15][10]_gen_double_shift_reg_r_14_n_0 ;
  wire \signB_reg[15][11]_gen_double_shift_reg_r_14_n_0 ;
  wire \signB_reg[15][1]_gen_double_shift_reg_r_14_n_0 ;
  wire \signB_reg[15][2]_gen_double_shift_reg_r_14_n_0 ;
  wire \signB_reg[15][3]_gen_double_shift_reg_r_14_n_0 ;
  wire \signB_reg[15][4]_gen_double_shift_reg_r_14_n_0 ;
  wire \signB_reg[15][5]_gen_double_shift_reg_r_14_n_0 ;
  wire \signB_reg[15][6]_gen_double_shift_reg_r_14_n_0 ;
  wire \signB_reg[15][7]_gen_double_shift_reg_r_14_n_0 ;
  wire \signB_reg[15][8]_gen_double_shift_reg_r_14_n_0 ;
  wire \signB_reg[15][9]_gen_double_shift_reg_r_14_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__259
       (.I0(\signA_reg[15][7]_gen_double_shift_reg_r_14_n_0 ),
        .I1(\signA_reg[16][7]_0 ),
        .O(gen_double_shift_reg_gate__259_n_0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__260
       (.I0(\signA_reg[15][6]_gen_double_shift_reg_r_14_n_0 ),
        .I1(\signA_reg[16][7]_0 ),
        .O(gen_double_shift_reg_gate__260_n_0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__261
       (.I0(\signA_reg[15][5]_gen_double_shift_reg_r_14_n_0 ),
        .I1(\signA_reg[16][7]_0 ),
        .O(gen_double_shift_reg_gate__261_n_0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__262
       (.I0(\signA_reg[15][4]_gen_double_shift_reg_r_14_n_0 ),
        .I1(\signA_reg[16][7]_0 ),
        .O(gen_double_shift_reg_gate__262_n_0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__263
       (.I0(\signA_reg[15][3]_gen_double_shift_reg_r_14_n_0 ),
        .I1(\signA_reg[16][7]_0 ),
        .O(gen_double_shift_reg_gate__263_n_0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__264
       (.I0(\signA_reg[15][2]_gen_double_shift_reg_r_14_n_0 ),
        .I1(\signA_reg[16][7]_0 ),
        .O(gen_double_shift_reg_gate__264_n_0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__265
       (.I0(\signA_reg[15][1]_gen_double_shift_reg_r_14_n_0 ),
        .I1(\signA_reg[16][7]_0 ),
        .O(gen_double_shift_reg_gate__265_n_0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__266
       (.I0(\signA_reg[15][0]_gen_double_shift_reg_r_14_n_0 ),
        .I1(\signA_reg[16][7]_0 ),
        .O(gen_double_shift_reg_gate__266_n_0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__267
       (.I0(\signB_reg[15][11]_gen_double_shift_reg_r_14_n_0 ),
        .I1(\signA_reg[16][7]_0 ),
        .O(gen_double_shift_reg_gate__267_n_0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__268
       (.I0(\signB_reg[15][10]_gen_double_shift_reg_r_14_n_0 ),
        .I1(\signA_reg[16][7]_0 ),
        .O(gen_double_shift_reg_gate__268_n_0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__269
       (.I0(\signB_reg[15][9]_gen_double_shift_reg_r_14_n_0 ),
        .I1(\signA_reg[16][7]_0 ),
        .O(gen_double_shift_reg_gate__269_n_0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__270
       (.I0(\signB_reg[15][8]_gen_double_shift_reg_r_14_n_0 ),
        .I1(\signA_reg[16][7]_0 ),
        .O(gen_double_shift_reg_gate__270_n_0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__271
       (.I0(\signB_reg[15][7]_gen_double_shift_reg_r_14_n_0 ),
        .I1(\signA_reg[16][7]_0 ),
        .O(gen_double_shift_reg_gate__271_n_0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__272
       (.I0(\signB_reg[15][6]_gen_double_shift_reg_r_14_n_0 ),
        .I1(\signA_reg[16][7]_0 ),
        .O(gen_double_shift_reg_gate__272_n_0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__273
       (.I0(\signB_reg[15][5]_gen_double_shift_reg_r_14_n_0 ),
        .I1(\signA_reg[16][7]_0 ),
        .O(gen_double_shift_reg_gate__273_n_0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__274
       (.I0(\signB_reg[15][4]_gen_double_shift_reg_r_14_n_0 ),
        .I1(\signA_reg[16][7]_0 ),
        .O(gen_double_shift_reg_gate__274_n_0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__275
       (.I0(\signB_reg[15][3]_gen_double_shift_reg_r_14_n_0 ),
        .I1(\signA_reg[16][7]_0 ),
        .O(gen_double_shift_reg_gate__275_n_0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__276
       (.I0(\signB_reg[15][2]_gen_double_shift_reg_r_14_n_0 ),
        .I1(\signA_reg[16][7]_0 ),
        .O(gen_double_shift_reg_gate__276_n_0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__277
       (.I0(\signB_reg[15][1]_gen_double_shift_reg_r_14_n_0 ),
        .I1(\signA_reg[16][7]_0 ),
        .O(gen_double_shift_reg_gate__277_n_0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__278
       (.I0(\signB_reg[15][0]_gen_double_shift_reg_r_14_n_0 ),
        .I1(\signA_reg[16][7]_0 ),
        .O(gen_double_shift_reg_gate__278_n_0));
  (* srl_bus_name = "\gen_double_shift_reg[17].double_shift_reg_pm/signA_reg[14] " *) 
  (* srl_name = "\gen_double_shift_reg[17].double_shift_reg_pm/signA_reg[14][0]_srl15___gen_double_shift_reg_r_13 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[14][0]_srl15___gen_double_shift_reg_r_13 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[17] [0]),
        .Q(\signA_reg[14][0]_srl15___gen_double_shift_reg_r_13_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[17].double_shift_reg_pm/signA_reg[14] " *) 
  (* srl_name = "\gen_double_shift_reg[17].double_shift_reg_pm/signA_reg[14][1]_srl15___gen_double_shift_reg_r_13 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[14][1]_srl15___gen_double_shift_reg_r_13 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[17] [1]),
        .Q(\signA_reg[14][1]_srl15___gen_double_shift_reg_r_13_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[17].double_shift_reg_pm/signA_reg[14] " *) 
  (* srl_name = "\gen_double_shift_reg[17].double_shift_reg_pm/signA_reg[14][2]_srl15___gen_double_shift_reg_r_13 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[14][2]_srl15___gen_double_shift_reg_r_13 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[17] [2]),
        .Q(\signA_reg[14][2]_srl15___gen_double_shift_reg_r_13_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[17].double_shift_reg_pm/signA_reg[14] " *) 
  (* srl_name = "\gen_double_shift_reg[17].double_shift_reg_pm/signA_reg[14][3]_srl15___gen_double_shift_reg_r_13 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[14][3]_srl15___gen_double_shift_reg_r_13 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[17] [3]),
        .Q(\signA_reg[14][3]_srl15___gen_double_shift_reg_r_13_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[17].double_shift_reg_pm/signA_reg[14] " *) 
  (* srl_name = "\gen_double_shift_reg[17].double_shift_reg_pm/signA_reg[14][4]_srl15___gen_double_shift_reg_r_13 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[14][4]_srl15___gen_double_shift_reg_r_13 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[17] [4]),
        .Q(\signA_reg[14][4]_srl15___gen_double_shift_reg_r_13_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[17].double_shift_reg_pm/signA_reg[14] " *) 
  (* srl_name = "\gen_double_shift_reg[17].double_shift_reg_pm/signA_reg[14][5]_srl15___gen_double_shift_reg_r_13 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[14][5]_srl15___gen_double_shift_reg_r_13 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[17] [5]),
        .Q(\signA_reg[14][5]_srl15___gen_double_shift_reg_r_13_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[17].double_shift_reg_pm/signA_reg[14] " *) 
  (* srl_name = "\gen_double_shift_reg[17].double_shift_reg_pm/signA_reg[14][6]_srl15___gen_double_shift_reg_r_13 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[14][6]_srl15___gen_double_shift_reg_r_13 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[17] [6]),
        .Q(\signA_reg[14][6]_srl15___gen_double_shift_reg_r_13_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[17].double_shift_reg_pm/signA_reg[14] " *) 
  (* srl_name = "\gen_double_shift_reg[17].double_shift_reg_pm/signA_reg[14][7]_srl15___gen_double_shift_reg_r_13 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[14][7]_srl15___gen_double_shift_reg_r_13 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[17] [7]),
        .Q(\signA_reg[14][7]_srl15___gen_double_shift_reg_r_13_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[15][0]_gen_double_shift_reg_r_14 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[14][0]_srl15___gen_double_shift_reg_r_13_n_0 ),
        .Q(\signA_reg[15][0]_gen_double_shift_reg_r_14_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[15][1]_gen_double_shift_reg_r_14 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[14][1]_srl15___gen_double_shift_reg_r_13_n_0 ),
        .Q(\signA_reg[15][1]_gen_double_shift_reg_r_14_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[15][2]_gen_double_shift_reg_r_14 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[14][2]_srl15___gen_double_shift_reg_r_13_n_0 ),
        .Q(\signA_reg[15][2]_gen_double_shift_reg_r_14_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[15][3]_gen_double_shift_reg_r_14 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[14][3]_srl15___gen_double_shift_reg_r_13_n_0 ),
        .Q(\signA_reg[15][3]_gen_double_shift_reg_r_14_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[15][4]_gen_double_shift_reg_r_14 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[14][4]_srl15___gen_double_shift_reg_r_13_n_0 ),
        .Q(\signA_reg[15][4]_gen_double_shift_reg_r_14_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[15][5]_gen_double_shift_reg_r_14 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[14][5]_srl15___gen_double_shift_reg_r_13_n_0 ),
        .Q(\signA_reg[15][5]_gen_double_shift_reg_r_14_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[15][6]_gen_double_shift_reg_r_14 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[14][6]_srl15___gen_double_shift_reg_r_13_n_0 ),
        .Q(\signA_reg[15][6]_gen_double_shift_reg_r_14_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[15][7]_gen_double_shift_reg_r_14 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[14][7]_srl15___gen_double_shift_reg_r_13_n_0 ),
        .Q(\signA_reg[15][7]_gen_double_shift_reg_r_14_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[16][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__266_n_0),
        .Q(\out_Attr_pipe[17] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[16][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__265_n_0),
        .Q(\out_Attr_pipe[17] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[16][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__264_n_0),
        .Q(\out_Attr_pipe[17] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[16][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__263_n_0),
        .Q(\out_Attr_pipe[17] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[16][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__262_n_0),
        .Q(\out_Attr_pipe[17] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[16][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__261_n_0),
        .Q(\out_Attr_pipe[17] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[16][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__260_n_0),
        .Q(\out_Attr_pipe[17] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[16][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__259_n_0),
        .Q(\out_Attr_pipe[17] [7]),
        .R(rstn));
  (* srl_bus_name = "\gen_double_shift_reg[17].double_shift_reg_pm/signB_reg[14] " *) 
  (* srl_name = "\gen_double_shift_reg[17].double_shift_reg_pm/signB_reg[14][0]_srl15___gen_double_shift_reg_r_13 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[14][0]_srl15___gen_double_shift_reg_r_13 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[17] [0]),
        .Q(\signB_reg[14][0]_srl15___gen_double_shift_reg_r_13_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[17].double_shift_reg_pm/signB_reg[14] " *) 
  (* srl_name = "\gen_double_shift_reg[17].double_shift_reg_pm/signB_reg[14][10]_srl15___gen_double_shift_reg_r_13 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[14][10]_srl15___gen_double_shift_reg_r_13 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[17] [10]),
        .Q(\signB_reg[14][10]_srl15___gen_double_shift_reg_r_13_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[17].double_shift_reg_pm/signB_reg[14] " *) 
  (* srl_name = "\gen_double_shift_reg[17].double_shift_reg_pm/signB_reg[14][11]_srl15___gen_double_shift_reg_r_13 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[14][11]_srl15___gen_double_shift_reg_r_13 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[17] [11]),
        .Q(\signB_reg[14][11]_srl15___gen_double_shift_reg_r_13_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[17].double_shift_reg_pm/signB_reg[14] " *) 
  (* srl_name = "\gen_double_shift_reg[17].double_shift_reg_pm/signB_reg[14][1]_srl15___gen_double_shift_reg_r_13 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[14][1]_srl15___gen_double_shift_reg_r_13 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[17] [1]),
        .Q(\signB_reg[14][1]_srl15___gen_double_shift_reg_r_13_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[17].double_shift_reg_pm/signB_reg[14] " *) 
  (* srl_name = "\gen_double_shift_reg[17].double_shift_reg_pm/signB_reg[14][2]_srl15___gen_double_shift_reg_r_13 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[14][2]_srl15___gen_double_shift_reg_r_13 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[17] [2]),
        .Q(\signB_reg[14][2]_srl15___gen_double_shift_reg_r_13_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[17].double_shift_reg_pm/signB_reg[14] " *) 
  (* srl_name = "\gen_double_shift_reg[17].double_shift_reg_pm/signB_reg[14][3]_srl15___gen_double_shift_reg_r_13 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[14][3]_srl15___gen_double_shift_reg_r_13 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[17] [3]),
        .Q(\signB_reg[14][3]_srl15___gen_double_shift_reg_r_13_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[17].double_shift_reg_pm/signB_reg[14] " *) 
  (* srl_name = "\gen_double_shift_reg[17].double_shift_reg_pm/signB_reg[14][4]_srl15___gen_double_shift_reg_r_13 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[14][4]_srl15___gen_double_shift_reg_r_13 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[17] [4]),
        .Q(\signB_reg[14][4]_srl15___gen_double_shift_reg_r_13_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[17].double_shift_reg_pm/signB_reg[14] " *) 
  (* srl_name = "\gen_double_shift_reg[17].double_shift_reg_pm/signB_reg[14][5]_srl15___gen_double_shift_reg_r_13 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[14][5]_srl15___gen_double_shift_reg_r_13 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[17] [5]),
        .Q(\signB_reg[14][5]_srl15___gen_double_shift_reg_r_13_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[17].double_shift_reg_pm/signB_reg[14] " *) 
  (* srl_name = "\gen_double_shift_reg[17].double_shift_reg_pm/signB_reg[14][6]_srl15___gen_double_shift_reg_r_13 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[14][6]_srl15___gen_double_shift_reg_r_13 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[17] [6]),
        .Q(\signB_reg[14][6]_srl15___gen_double_shift_reg_r_13_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[17].double_shift_reg_pm/signB_reg[14] " *) 
  (* srl_name = "\gen_double_shift_reg[17].double_shift_reg_pm/signB_reg[14][7]_srl15___gen_double_shift_reg_r_13 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[14][7]_srl15___gen_double_shift_reg_r_13 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[17] [7]),
        .Q(\signB_reg[14][7]_srl15___gen_double_shift_reg_r_13_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[17].double_shift_reg_pm/signB_reg[14] " *) 
  (* srl_name = "\gen_double_shift_reg[17].double_shift_reg_pm/signB_reg[14][8]_srl15___gen_double_shift_reg_r_13 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[14][8]_srl15___gen_double_shift_reg_r_13 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[17] [8]),
        .Q(\signB_reg[14][8]_srl15___gen_double_shift_reg_r_13_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[17].double_shift_reg_pm/signB_reg[14] " *) 
  (* srl_name = "\gen_double_shift_reg[17].double_shift_reg_pm/signB_reg[14][9]_srl15___gen_double_shift_reg_r_13 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[14][9]_srl15___gen_double_shift_reg_r_13 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[17] [9]),
        .Q(\signB_reg[14][9]_srl15___gen_double_shift_reg_r_13_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[15][0]_gen_double_shift_reg_r_14 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[14][0]_srl15___gen_double_shift_reg_r_13_n_0 ),
        .Q(\signB_reg[15][0]_gen_double_shift_reg_r_14_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[15][10]_gen_double_shift_reg_r_14 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[14][10]_srl15___gen_double_shift_reg_r_13_n_0 ),
        .Q(\signB_reg[15][10]_gen_double_shift_reg_r_14_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[15][11]_gen_double_shift_reg_r_14 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[14][11]_srl15___gen_double_shift_reg_r_13_n_0 ),
        .Q(\signB_reg[15][11]_gen_double_shift_reg_r_14_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[15][1]_gen_double_shift_reg_r_14 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[14][1]_srl15___gen_double_shift_reg_r_13_n_0 ),
        .Q(\signB_reg[15][1]_gen_double_shift_reg_r_14_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[15][2]_gen_double_shift_reg_r_14 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[14][2]_srl15___gen_double_shift_reg_r_13_n_0 ),
        .Q(\signB_reg[15][2]_gen_double_shift_reg_r_14_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[15][3]_gen_double_shift_reg_r_14 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[14][3]_srl15___gen_double_shift_reg_r_13_n_0 ),
        .Q(\signB_reg[15][3]_gen_double_shift_reg_r_14_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[15][4]_gen_double_shift_reg_r_14 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[14][4]_srl15___gen_double_shift_reg_r_13_n_0 ),
        .Q(\signB_reg[15][4]_gen_double_shift_reg_r_14_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[15][5]_gen_double_shift_reg_r_14 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[14][5]_srl15___gen_double_shift_reg_r_13_n_0 ),
        .Q(\signB_reg[15][5]_gen_double_shift_reg_r_14_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[15][6]_gen_double_shift_reg_r_14 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[14][6]_srl15___gen_double_shift_reg_r_13_n_0 ),
        .Q(\signB_reg[15][6]_gen_double_shift_reg_r_14_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[15][7]_gen_double_shift_reg_r_14 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[14][7]_srl15___gen_double_shift_reg_r_13_n_0 ),
        .Q(\signB_reg[15][7]_gen_double_shift_reg_r_14_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[15][8]_gen_double_shift_reg_r_14 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[14][8]_srl15___gen_double_shift_reg_r_13_n_0 ),
        .Q(\signB_reg[15][8]_gen_double_shift_reg_r_14_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[15][9]_gen_double_shift_reg_r_14 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[14][9]_srl15___gen_double_shift_reg_r_13_n_0 ),
        .Q(\signB_reg[15][9]_gen_double_shift_reg_r_14_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[16][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__278_n_0),
        .Q(\out_SV_pipe[17] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[16][10] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__268_n_0),
        .Q(\out_SV_pipe[17] [10]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[16][11] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__267_n_0),
        .Q(\out_SV_pipe[17] [11]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[16][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__277_n_0),
        .Q(\out_SV_pipe[17] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[16][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__276_n_0),
        .Q(\out_SV_pipe[17] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[16][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__275_n_0),
        .Q(\out_SV_pipe[17] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[16][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__274_n_0),
        .Q(\out_SV_pipe[17] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[16][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__273_n_0),
        .Q(\out_SV_pipe[17] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[16][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__272_n_0),
        .Q(\out_SV_pipe[17] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[16][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__271_n_0),
        .Q(\out_SV_pipe[17] [7]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[16][8] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__270_n_0),
        .Q(\out_SV_pipe[17] [8]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[16][9] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__269_n_0),
        .Q(\out_SV_pipe[17] [9]),
        .R(rstn));
endmodule

(* ORIG_REF_NAME = "double_shift_reg" *) 
module double_shift_reg__parameterized33
   (\out_Attr_pipe[18] ,
    \out_SV_pipe[18] ,
    enable_transfer,
    \in_Attr_pipe[18] ,
    clk,
    rstn,
    \in_SV_pipe[18] ,
    \signA_reg[17][7]_0 );
  output [7:0]\out_Attr_pipe[18] ;
  output [11:0]\out_SV_pipe[18] ;
  input enable_transfer;
  input [7:0]\in_Attr_pipe[18] ;
  input clk;
  input rstn;
  input [11:0]\in_SV_pipe[18] ;
  input \signA_reg[17][7]_0 ;

  wire clk;
  wire enable_transfer;
  wire gen_double_shift_reg_gate__279_n_0;
  wire gen_double_shift_reg_gate__280_n_0;
  wire gen_double_shift_reg_gate__281_n_0;
  wire gen_double_shift_reg_gate__282_n_0;
  wire gen_double_shift_reg_gate__283_n_0;
  wire gen_double_shift_reg_gate__284_n_0;
  wire gen_double_shift_reg_gate__285_n_0;
  wire gen_double_shift_reg_gate__286_n_0;
  wire gen_double_shift_reg_gate__287_n_0;
  wire gen_double_shift_reg_gate__288_n_0;
  wire gen_double_shift_reg_gate__289_n_0;
  wire gen_double_shift_reg_gate__290_n_0;
  wire gen_double_shift_reg_gate__291_n_0;
  wire gen_double_shift_reg_gate__292_n_0;
  wire gen_double_shift_reg_gate__293_n_0;
  wire gen_double_shift_reg_gate__294_n_0;
  wire gen_double_shift_reg_gate__295_n_0;
  wire gen_double_shift_reg_gate__296_n_0;
  wire gen_double_shift_reg_gate__297_n_0;
  wire gen_double_shift_reg_gate__298_n_0;
  wire [7:0]\in_Attr_pipe[18] ;
  wire [11:0]\in_SV_pipe[18] ;
  wire [7:0]\out_Attr_pipe[18] ;
  wire [11:0]\out_SV_pipe[18] ;
  wire rstn;
  wire \signA_reg[15][0]_srl16___gen_double_shift_reg_r_14_n_0 ;
  wire \signA_reg[15][1]_srl16___gen_double_shift_reg_r_14_n_0 ;
  wire \signA_reg[15][2]_srl16___gen_double_shift_reg_r_14_n_0 ;
  wire \signA_reg[15][3]_srl16___gen_double_shift_reg_r_14_n_0 ;
  wire \signA_reg[15][4]_srl16___gen_double_shift_reg_r_14_n_0 ;
  wire \signA_reg[15][5]_srl16___gen_double_shift_reg_r_14_n_0 ;
  wire \signA_reg[15][6]_srl16___gen_double_shift_reg_r_14_n_0 ;
  wire \signA_reg[15][7]_srl16___gen_double_shift_reg_r_14_n_0 ;
  wire \signA_reg[16][0]_gen_double_shift_reg_r_15_n_0 ;
  wire \signA_reg[16][1]_gen_double_shift_reg_r_15_n_0 ;
  wire \signA_reg[16][2]_gen_double_shift_reg_r_15_n_0 ;
  wire \signA_reg[16][3]_gen_double_shift_reg_r_15_n_0 ;
  wire \signA_reg[16][4]_gen_double_shift_reg_r_15_n_0 ;
  wire \signA_reg[16][5]_gen_double_shift_reg_r_15_n_0 ;
  wire \signA_reg[16][6]_gen_double_shift_reg_r_15_n_0 ;
  wire \signA_reg[16][7]_gen_double_shift_reg_r_15_n_0 ;
  wire \signA_reg[17][7]_0 ;
  wire \signB_reg[15][0]_srl16___gen_double_shift_reg_r_14_n_0 ;
  wire \signB_reg[15][10]_srl16___gen_double_shift_reg_r_14_n_0 ;
  wire \signB_reg[15][11]_srl16___gen_double_shift_reg_r_14_n_0 ;
  wire \signB_reg[15][1]_srl16___gen_double_shift_reg_r_14_n_0 ;
  wire \signB_reg[15][2]_srl16___gen_double_shift_reg_r_14_n_0 ;
  wire \signB_reg[15][3]_srl16___gen_double_shift_reg_r_14_n_0 ;
  wire \signB_reg[15][4]_srl16___gen_double_shift_reg_r_14_n_0 ;
  wire \signB_reg[15][5]_srl16___gen_double_shift_reg_r_14_n_0 ;
  wire \signB_reg[15][6]_srl16___gen_double_shift_reg_r_14_n_0 ;
  wire \signB_reg[15][7]_srl16___gen_double_shift_reg_r_14_n_0 ;
  wire \signB_reg[15][8]_srl16___gen_double_shift_reg_r_14_n_0 ;
  wire \signB_reg[15][9]_srl16___gen_double_shift_reg_r_14_n_0 ;
  wire \signB_reg[16][0]_gen_double_shift_reg_r_15_n_0 ;
  wire \signB_reg[16][10]_gen_double_shift_reg_r_15_n_0 ;
  wire \signB_reg[16][11]_gen_double_shift_reg_r_15_n_0 ;
  wire \signB_reg[16][1]_gen_double_shift_reg_r_15_n_0 ;
  wire \signB_reg[16][2]_gen_double_shift_reg_r_15_n_0 ;
  wire \signB_reg[16][3]_gen_double_shift_reg_r_15_n_0 ;
  wire \signB_reg[16][4]_gen_double_shift_reg_r_15_n_0 ;
  wire \signB_reg[16][5]_gen_double_shift_reg_r_15_n_0 ;
  wire \signB_reg[16][6]_gen_double_shift_reg_r_15_n_0 ;
  wire \signB_reg[16][7]_gen_double_shift_reg_r_15_n_0 ;
  wire \signB_reg[16][8]_gen_double_shift_reg_r_15_n_0 ;
  wire \signB_reg[16][9]_gen_double_shift_reg_r_15_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__279
       (.I0(\signA_reg[16][7]_gen_double_shift_reg_r_15_n_0 ),
        .I1(\signA_reg[17][7]_0 ),
        .O(gen_double_shift_reg_gate__279_n_0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__280
       (.I0(\signA_reg[16][6]_gen_double_shift_reg_r_15_n_0 ),
        .I1(\signA_reg[17][7]_0 ),
        .O(gen_double_shift_reg_gate__280_n_0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__281
       (.I0(\signA_reg[16][5]_gen_double_shift_reg_r_15_n_0 ),
        .I1(\signA_reg[17][7]_0 ),
        .O(gen_double_shift_reg_gate__281_n_0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__282
       (.I0(\signA_reg[16][4]_gen_double_shift_reg_r_15_n_0 ),
        .I1(\signA_reg[17][7]_0 ),
        .O(gen_double_shift_reg_gate__282_n_0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__283
       (.I0(\signA_reg[16][3]_gen_double_shift_reg_r_15_n_0 ),
        .I1(\signA_reg[17][7]_0 ),
        .O(gen_double_shift_reg_gate__283_n_0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__284
       (.I0(\signA_reg[16][2]_gen_double_shift_reg_r_15_n_0 ),
        .I1(\signA_reg[17][7]_0 ),
        .O(gen_double_shift_reg_gate__284_n_0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__285
       (.I0(\signA_reg[16][1]_gen_double_shift_reg_r_15_n_0 ),
        .I1(\signA_reg[17][7]_0 ),
        .O(gen_double_shift_reg_gate__285_n_0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__286
       (.I0(\signA_reg[16][0]_gen_double_shift_reg_r_15_n_0 ),
        .I1(\signA_reg[17][7]_0 ),
        .O(gen_double_shift_reg_gate__286_n_0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__287
       (.I0(\signB_reg[16][11]_gen_double_shift_reg_r_15_n_0 ),
        .I1(\signA_reg[17][7]_0 ),
        .O(gen_double_shift_reg_gate__287_n_0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__288
       (.I0(\signB_reg[16][10]_gen_double_shift_reg_r_15_n_0 ),
        .I1(\signA_reg[17][7]_0 ),
        .O(gen_double_shift_reg_gate__288_n_0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__289
       (.I0(\signB_reg[16][9]_gen_double_shift_reg_r_15_n_0 ),
        .I1(\signA_reg[17][7]_0 ),
        .O(gen_double_shift_reg_gate__289_n_0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__290
       (.I0(\signB_reg[16][8]_gen_double_shift_reg_r_15_n_0 ),
        .I1(\signA_reg[17][7]_0 ),
        .O(gen_double_shift_reg_gate__290_n_0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__291
       (.I0(\signB_reg[16][7]_gen_double_shift_reg_r_15_n_0 ),
        .I1(\signA_reg[17][7]_0 ),
        .O(gen_double_shift_reg_gate__291_n_0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__292
       (.I0(\signB_reg[16][6]_gen_double_shift_reg_r_15_n_0 ),
        .I1(\signA_reg[17][7]_0 ),
        .O(gen_double_shift_reg_gate__292_n_0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__293
       (.I0(\signB_reg[16][5]_gen_double_shift_reg_r_15_n_0 ),
        .I1(\signA_reg[17][7]_0 ),
        .O(gen_double_shift_reg_gate__293_n_0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__294
       (.I0(\signB_reg[16][4]_gen_double_shift_reg_r_15_n_0 ),
        .I1(\signA_reg[17][7]_0 ),
        .O(gen_double_shift_reg_gate__294_n_0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__295
       (.I0(\signB_reg[16][3]_gen_double_shift_reg_r_15_n_0 ),
        .I1(\signA_reg[17][7]_0 ),
        .O(gen_double_shift_reg_gate__295_n_0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__296
       (.I0(\signB_reg[16][2]_gen_double_shift_reg_r_15_n_0 ),
        .I1(\signA_reg[17][7]_0 ),
        .O(gen_double_shift_reg_gate__296_n_0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__297
       (.I0(\signB_reg[16][1]_gen_double_shift_reg_r_15_n_0 ),
        .I1(\signA_reg[17][7]_0 ),
        .O(gen_double_shift_reg_gate__297_n_0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__298
       (.I0(\signB_reg[16][0]_gen_double_shift_reg_r_15_n_0 ),
        .I1(\signA_reg[17][7]_0 ),
        .O(gen_double_shift_reg_gate__298_n_0));
  (* srl_bus_name = "\gen_double_shift_reg[18].double_shift_reg_pm/signA_reg[15] " *) 
  (* srl_name = "\gen_double_shift_reg[18].double_shift_reg_pm/signA_reg[15][0]_srl16___gen_double_shift_reg_r_14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[15][0]_srl16___gen_double_shift_reg_r_14 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[18] [0]),
        .Q(\signA_reg[15][0]_srl16___gen_double_shift_reg_r_14_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[18].double_shift_reg_pm/signA_reg[15] " *) 
  (* srl_name = "\gen_double_shift_reg[18].double_shift_reg_pm/signA_reg[15][1]_srl16___gen_double_shift_reg_r_14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[15][1]_srl16___gen_double_shift_reg_r_14 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[18] [1]),
        .Q(\signA_reg[15][1]_srl16___gen_double_shift_reg_r_14_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[18].double_shift_reg_pm/signA_reg[15] " *) 
  (* srl_name = "\gen_double_shift_reg[18].double_shift_reg_pm/signA_reg[15][2]_srl16___gen_double_shift_reg_r_14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[15][2]_srl16___gen_double_shift_reg_r_14 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[18] [2]),
        .Q(\signA_reg[15][2]_srl16___gen_double_shift_reg_r_14_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[18].double_shift_reg_pm/signA_reg[15] " *) 
  (* srl_name = "\gen_double_shift_reg[18].double_shift_reg_pm/signA_reg[15][3]_srl16___gen_double_shift_reg_r_14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[15][3]_srl16___gen_double_shift_reg_r_14 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[18] [3]),
        .Q(\signA_reg[15][3]_srl16___gen_double_shift_reg_r_14_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[18].double_shift_reg_pm/signA_reg[15] " *) 
  (* srl_name = "\gen_double_shift_reg[18].double_shift_reg_pm/signA_reg[15][4]_srl16___gen_double_shift_reg_r_14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[15][4]_srl16___gen_double_shift_reg_r_14 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[18] [4]),
        .Q(\signA_reg[15][4]_srl16___gen_double_shift_reg_r_14_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[18].double_shift_reg_pm/signA_reg[15] " *) 
  (* srl_name = "\gen_double_shift_reg[18].double_shift_reg_pm/signA_reg[15][5]_srl16___gen_double_shift_reg_r_14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[15][5]_srl16___gen_double_shift_reg_r_14 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[18] [5]),
        .Q(\signA_reg[15][5]_srl16___gen_double_shift_reg_r_14_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[18].double_shift_reg_pm/signA_reg[15] " *) 
  (* srl_name = "\gen_double_shift_reg[18].double_shift_reg_pm/signA_reg[15][6]_srl16___gen_double_shift_reg_r_14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[15][6]_srl16___gen_double_shift_reg_r_14 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[18] [6]),
        .Q(\signA_reg[15][6]_srl16___gen_double_shift_reg_r_14_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[18].double_shift_reg_pm/signA_reg[15] " *) 
  (* srl_name = "\gen_double_shift_reg[18].double_shift_reg_pm/signA_reg[15][7]_srl16___gen_double_shift_reg_r_14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[15][7]_srl16___gen_double_shift_reg_r_14 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[18] [7]),
        .Q(\signA_reg[15][7]_srl16___gen_double_shift_reg_r_14_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[16][0]_gen_double_shift_reg_r_15 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[15][0]_srl16___gen_double_shift_reg_r_14_n_0 ),
        .Q(\signA_reg[16][0]_gen_double_shift_reg_r_15_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[16][1]_gen_double_shift_reg_r_15 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[15][1]_srl16___gen_double_shift_reg_r_14_n_0 ),
        .Q(\signA_reg[16][1]_gen_double_shift_reg_r_15_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[16][2]_gen_double_shift_reg_r_15 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[15][2]_srl16___gen_double_shift_reg_r_14_n_0 ),
        .Q(\signA_reg[16][2]_gen_double_shift_reg_r_15_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[16][3]_gen_double_shift_reg_r_15 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[15][3]_srl16___gen_double_shift_reg_r_14_n_0 ),
        .Q(\signA_reg[16][3]_gen_double_shift_reg_r_15_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[16][4]_gen_double_shift_reg_r_15 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[15][4]_srl16___gen_double_shift_reg_r_14_n_0 ),
        .Q(\signA_reg[16][4]_gen_double_shift_reg_r_15_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[16][5]_gen_double_shift_reg_r_15 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[15][5]_srl16___gen_double_shift_reg_r_14_n_0 ),
        .Q(\signA_reg[16][5]_gen_double_shift_reg_r_15_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[16][6]_gen_double_shift_reg_r_15 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[15][6]_srl16___gen_double_shift_reg_r_14_n_0 ),
        .Q(\signA_reg[16][6]_gen_double_shift_reg_r_15_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[16][7]_gen_double_shift_reg_r_15 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[15][7]_srl16___gen_double_shift_reg_r_14_n_0 ),
        .Q(\signA_reg[16][7]_gen_double_shift_reg_r_15_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[17][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__286_n_0),
        .Q(\out_Attr_pipe[18] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[17][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__285_n_0),
        .Q(\out_Attr_pipe[18] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[17][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__284_n_0),
        .Q(\out_Attr_pipe[18] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[17][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__283_n_0),
        .Q(\out_Attr_pipe[18] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[17][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__282_n_0),
        .Q(\out_Attr_pipe[18] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[17][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__281_n_0),
        .Q(\out_Attr_pipe[18] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[17][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__280_n_0),
        .Q(\out_Attr_pipe[18] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[17][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__279_n_0),
        .Q(\out_Attr_pipe[18] [7]),
        .R(rstn));
  (* srl_bus_name = "\gen_double_shift_reg[18].double_shift_reg_pm/signB_reg[15] " *) 
  (* srl_name = "\gen_double_shift_reg[18].double_shift_reg_pm/signB_reg[15][0]_srl16___gen_double_shift_reg_r_14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[15][0]_srl16___gen_double_shift_reg_r_14 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[18] [0]),
        .Q(\signB_reg[15][0]_srl16___gen_double_shift_reg_r_14_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[18].double_shift_reg_pm/signB_reg[15] " *) 
  (* srl_name = "\gen_double_shift_reg[18].double_shift_reg_pm/signB_reg[15][10]_srl16___gen_double_shift_reg_r_14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[15][10]_srl16___gen_double_shift_reg_r_14 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[18] [10]),
        .Q(\signB_reg[15][10]_srl16___gen_double_shift_reg_r_14_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[18].double_shift_reg_pm/signB_reg[15] " *) 
  (* srl_name = "\gen_double_shift_reg[18].double_shift_reg_pm/signB_reg[15][11]_srl16___gen_double_shift_reg_r_14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[15][11]_srl16___gen_double_shift_reg_r_14 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[18] [11]),
        .Q(\signB_reg[15][11]_srl16___gen_double_shift_reg_r_14_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[18].double_shift_reg_pm/signB_reg[15] " *) 
  (* srl_name = "\gen_double_shift_reg[18].double_shift_reg_pm/signB_reg[15][1]_srl16___gen_double_shift_reg_r_14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[15][1]_srl16___gen_double_shift_reg_r_14 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[18] [1]),
        .Q(\signB_reg[15][1]_srl16___gen_double_shift_reg_r_14_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[18].double_shift_reg_pm/signB_reg[15] " *) 
  (* srl_name = "\gen_double_shift_reg[18].double_shift_reg_pm/signB_reg[15][2]_srl16___gen_double_shift_reg_r_14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[15][2]_srl16___gen_double_shift_reg_r_14 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[18] [2]),
        .Q(\signB_reg[15][2]_srl16___gen_double_shift_reg_r_14_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[18].double_shift_reg_pm/signB_reg[15] " *) 
  (* srl_name = "\gen_double_shift_reg[18].double_shift_reg_pm/signB_reg[15][3]_srl16___gen_double_shift_reg_r_14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[15][3]_srl16___gen_double_shift_reg_r_14 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[18] [3]),
        .Q(\signB_reg[15][3]_srl16___gen_double_shift_reg_r_14_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[18].double_shift_reg_pm/signB_reg[15] " *) 
  (* srl_name = "\gen_double_shift_reg[18].double_shift_reg_pm/signB_reg[15][4]_srl16___gen_double_shift_reg_r_14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[15][4]_srl16___gen_double_shift_reg_r_14 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[18] [4]),
        .Q(\signB_reg[15][4]_srl16___gen_double_shift_reg_r_14_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[18].double_shift_reg_pm/signB_reg[15] " *) 
  (* srl_name = "\gen_double_shift_reg[18].double_shift_reg_pm/signB_reg[15][5]_srl16___gen_double_shift_reg_r_14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[15][5]_srl16___gen_double_shift_reg_r_14 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[18] [5]),
        .Q(\signB_reg[15][5]_srl16___gen_double_shift_reg_r_14_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[18].double_shift_reg_pm/signB_reg[15] " *) 
  (* srl_name = "\gen_double_shift_reg[18].double_shift_reg_pm/signB_reg[15][6]_srl16___gen_double_shift_reg_r_14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[15][6]_srl16___gen_double_shift_reg_r_14 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[18] [6]),
        .Q(\signB_reg[15][6]_srl16___gen_double_shift_reg_r_14_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[18].double_shift_reg_pm/signB_reg[15] " *) 
  (* srl_name = "\gen_double_shift_reg[18].double_shift_reg_pm/signB_reg[15][7]_srl16___gen_double_shift_reg_r_14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[15][7]_srl16___gen_double_shift_reg_r_14 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[18] [7]),
        .Q(\signB_reg[15][7]_srl16___gen_double_shift_reg_r_14_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[18].double_shift_reg_pm/signB_reg[15] " *) 
  (* srl_name = "\gen_double_shift_reg[18].double_shift_reg_pm/signB_reg[15][8]_srl16___gen_double_shift_reg_r_14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[15][8]_srl16___gen_double_shift_reg_r_14 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[18] [8]),
        .Q(\signB_reg[15][8]_srl16___gen_double_shift_reg_r_14_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[18].double_shift_reg_pm/signB_reg[15] " *) 
  (* srl_name = "\gen_double_shift_reg[18].double_shift_reg_pm/signB_reg[15][9]_srl16___gen_double_shift_reg_r_14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[15][9]_srl16___gen_double_shift_reg_r_14 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[18] [9]),
        .Q(\signB_reg[15][9]_srl16___gen_double_shift_reg_r_14_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[16][0]_gen_double_shift_reg_r_15 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[15][0]_srl16___gen_double_shift_reg_r_14_n_0 ),
        .Q(\signB_reg[16][0]_gen_double_shift_reg_r_15_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[16][10]_gen_double_shift_reg_r_15 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[15][10]_srl16___gen_double_shift_reg_r_14_n_0 ),
        .Q(\signB_reg[16][10]_gen_double_shift_reg_r_15_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[16][11]_gen_double_shift_reg_r_15 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[15][11]_srl16___gen_double_shift_reg_r_14_n_0 ),
        .Q(\signB_reg[16][11]_gen_double_shift_reg_r_15_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[16][1]_gen_double_shift_reg_r_15 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[15][1]_srl16___gen_double_shift_reg_r_14_n_0 ),
        .Q(\signB_reg[16][1]_gen_double_shift_reg_r_15_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[16][2]_gen_double_shift_reg_r_15 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[15][2]_srl16___gen_double_shift_reg_r_14_n_0 ),
        .Q(\signB_reg[16][2]_gen_double_shift_reg_r_15_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[16][3]_gen_double_shift_reg_r_15 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[15][3]_srl16___gen_double_shift_reg_r_14_n_0 ),
        .Q(\signB_reg[16][3]_gen_double_shift_reg_r_15_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[16][4]_gen_double_shift_reg_r_15 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[15][4]_srl16___gen_double_shift_reg_r_14_n_0 ),
        .Q(\signB_reg[16][4]_gen_double_shift_reg_r_15_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[16][5]_gen_double_shift_reg_r_15 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[15][5]_srl16___gen_double_shift_reg_r_14_n_0 ),
        .Q(\signB_reg[16][5]_gen_double_shift_reg_r_15_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[16][6]_gen_double_shift_reg_r_15 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[15][6]_srl16___gen_double_shift_reg_r_14_n_0 ),
        .Q(\signB_reg[16][6]_gen_double_shift_reg_r_15_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[16][7]_gen_double_shift_reg_r_15 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[15][7]_srl16___gen_double_shift_reg_r_14_n_0 ),
        .Q(\signB_reg[16][7]_gen_double_shift_reg_r_15_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[16][8]_gen_double_shift_reg_r_15 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[15][8]_srl16___gen_double_shift_reg_r_14_n_0 ),
        .Q(\signB_reg[16][8]_gen_double_shift_reg_r_15_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[16][9]_gen_double_shift_reg_r_15 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[15][9]_srl16___gen_double_shift_reg_r_14_n_0 ),
        .Q(\signB_reg[16][9]_gen_double_shift_reg_r_15_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[17][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__298_n_0),
        .Q(\out_SV_pipe[18] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[17][10] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__288_n_0),
        .Q(\out_SV_pipe[18] [10]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[17][11] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__287_n_0),
        .Q(\out_SV_pipe[18] [11]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[17][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__297_n_0),
        .Q(\out_SV_pipe[18] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[17][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__296_n_0),
        .Q(\out_SV_pipe[18] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[17][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__295_n_0),
        .Q(\out_SV_pipe[18] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[17][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__294_n_0),
        .Q(\out_SV_pipe[18] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[17][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__293_n_0),
        .Q(\out_SV_pipe[18] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[17][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__292_n_0),
        .Q(\out_SV_pipe[18] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[17][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__291_n_0),
        .Q(\out_SV_pipe[18] [7]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[17][8] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__290_n_0),
        .Q(\out_SV_pipe[18] [8]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[17][9] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__289_n_0),
        .Q(\out_SV_pipe[18] [9]),
        .R(rstn));
endmodule

(* ORIG_REF_NAME = "double_shift_reg" *) 
module double_shift_reg__parameterized35
   (\out_Attr_pipe[19] ,
    \out_SV_pipe[19] ,
    enable_transfer,
    \in_Attr_pipe[19] ,
    clk,
    rstn,
    \in_SV_pipe[19] ,
    \signA_reg[18][7]_0 );
  output [7:0]\out_Attr_pipe[19] ;
  output [11:0]\out_SV_pipe[19] ;
  input enable_transfer;
  input [7:0]\in_Attr_pipe[19] ;
  input clk;
  input rstn;
  input [11:0]\in_SV_pipe[19] ;
  input \signA_reg[18][7]_0 ;

  wire clk;
  wire enable_transfer;
  wire gen_double_shift_reg_gate__299_n_0;
  wire gen_double_shift_reg_gate__300_n_0;
  wire gen_double_shift_reg_gate__301_n_0;
  wire gen_double_shift_reg_gate__302_n_0;
  wire gen_double_shift_reg_gate__303_n_0;
  wire gen_double_shift_reg_gate__304_n_0;
  wire gen_double_shift_reg_gate__305_n_0;
  wire gen_double_shift_reg_gate__306_n_0;
  wire gen_double_shift_reg_gate__307_n_0;
  wire gen_double_shift_reg_gate__308_n_0;
  wire gen_double_shift_reg_gate__309_n_0;
  wire gen_double_shift_reg_gate__310_n_0;
  wire gen_double_shift_reg_gate__311_n_0;
  wire gen_double_shift_reg_gate__312_n_0;
  wire gen_double_shift_reg_gate__313_n_0;
  wire gen_double_shift_reg_gate__314_n_0;
  wire gen_double_shift_reg_gate__315_n_0;
  wire gen_double_shift_reg_gate__316_n_0;
  wire gen_double_shift_reg_gate__317_n_0;
  wire gen_double_shift_reg_gate__318_n_0;
  wire [7:0]\in_Attr_pipe[19] ;
  wire [11:0]\in_SV_pipe[19] ;
  wire [7:0]\out_Attr_pipe[19] ;
  wire [11:0]\out_SV_pipe[19] ;
  wire rstn;
  wire \signA_reg[16][0]_srl17___gen_double_shift_reg_r_15_n_0 ;
  wire \signA_reg[16][1]_srl17___gen_double_shift_reg_r_15_n_0 ;
  wire \signA_reg[16][2]_srl17___gen_double_shift_reg_r_15_n_0 ;
  wire \signA_reg[16][3]_srl17___gen_double_shift_reg_r_15_n_0 ;
  wire \signA_reg[16][4]_srl17___gen_double_shift_reg_r_15_n_0 ;
  wire \signA_reg[16][5]_srl17___gen_double_shift_reg_r_15_n_0 ;
  wire \signA_reg[16][6]_srl17___gen_double_shift_reg_r_15_n_0 ;
  wire \signA_reg[16][7]_srl17___gen_double_shift_reg_r_15_n_0 ;
  wire \signA_reg[17][0]_gen_double_shift_reg_r_16_n_0 ;
  wire \signA_reg[17][1]_gen_double_shift_reg_r_16_n_0 ;
  wire \signA_reg[17][2]_gen_double_shift_reg_r_16_n_0 ;
  wire \signA_reg[17][3]_gen_double_shift_reg_r_16_n_0 ;
  wire \signA_reg[17][4]_gen_double_shift_reg_r_16_n_0 ;
  wire \signA_reg[17][5]_gen_double_shift_reg_r_16_n_0 ;
  wire \signA_reg[17][6]_gen_double_shift_reg_r_16_n_0 ;
  wire \signA_reg[17][7]_gen_double_shift_reg_r_16_n_0 ;
  wire \signA_reg[18][7]_0 ;
  wire \signB_reg[16][0]_srl17___gen_double_shift_reg_r_15_n_0 ;
  wire \signB_reg[16][10]_srl17___gen_double_shift_reg_r_15_n_0 ;
  wire \signB_reg[16][11]_srl17___gen_double_shift_reg_r_15_n_0 ;
  wire \signB_reg[16][1]_srl17___gen_double_shift_reg_r_15_n_0 ;
  wire \signB_reg[16][2]_srl17___gen_double_shift_reg_r_15_n_0 ;
  wire \signB_reg[16][3]_srl17___gen_double_shift_reg_r_15_n_0 ;
  wire \signB_reg[16][4]_srl17___gen_double_shift_reg_r_15_n_0 ;
  wire \signB_reg[16][5]_srl17___gen_double_shift_reg_r_15_n_0 ;
  wire \signB_reg[16][6]_srl17___gen_double_shift_reg_r_15_n_0 ;
  wire \signB_reg[16][7]_srl17___gen_double_shift_reg_r_15_n_0 ;
  wire \signB_reg[16][8]_srl17___gen_double_shift_reg_r_15_n_0 ;
  wire \signB_reg[16][9]_srl17___gen_double_shift_reg_r_15_n_0 ;
  wire \signB_reg[17][0]_gen_double_shift_reg_r_16_n_0 ;
  wire \signB_reg[17][10]_gen_double_shift_reg_r_16_n_0 ;
  wire \signB_reg[17][11]_gen_double_shift_reg_r_16_n_0 ;
  wire \signB_reg[17][1]_gen_double_shift_reg_r_16_n_0 ;
  wire \signB_reg[17][2]_gen_double_shift_reg_r_16_n_0 ;
  wire \signB_reg[17][3]_gen_double_shift_reg_r_16_n_0 ;
  wire \signB_reg[17][4]_gen_double_shift_reg_r_16_n_0 ;
  wire \signB_reg[17][5]_gen_double_shift_reg_r_16_n_0 ;
  wire \signB_reg[17][6]_gen_double_shift_reg_r_16_n_0 ;
  wire \signB_reg[17][7]_gen_double_shift_reg_r_16_n_0 ;
  wire \signB_reg[17][8]_gen_double_shift_reg_r_16_n_0 ;
  wire \signB_reg[17][9]_gen_double_shift_reg_r_16_n_0 ;
  wire \NLW_signA_reg[16][0]_srl17___gen_double_shift_reg_r_15_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[16][1]_srl17___gen_double_shift_reg_r_15_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[16][2]_srl17___gen_double_shift_reg_r_15_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[16][3]_srl17___gen_double_shift_reg_r_15_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[16][4]_srl17___gen_double_shift_reg_r_15_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[16][5]_srl17___gen_double_shift_reg_r_15_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[16][6]_srl17___gen_double_shift_reg_r_15_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[16][7]_srl17___gen_double_shift_reg_r_15_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[16][0]_srl17___gen_double_shift_reg_r_15_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[16][10]_srl17___gen_double_shift_reg_r_15_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[16][11]_srl17___gen_double_shift_reg_r_15_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[16][1]_srl17___gen_double_shift_reg_r_15_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[16][2]_srl17___gen_double_shift_reg_r_15_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[16][3]_srl17___gen_double_shift_reg_r_15_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[16][4]_srl17___gen_double_shift_reg_r_15_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[16][5]_srl17___gen_double_shift_reg_r_15_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[16][6]_srl17___gen_double_shift_reg_r_15_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[16][7]_srl17___gen_double_shift_reg_r_15_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[16][8]_srl17___gen_double_shift_reg_r_15_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[16][9]_srl17___gen_double_shift_reg_r_15_Q31_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__299
       (.I0(\signA_reg[17][7]_gen_double_shift_reg_r_16_n_0 ),
        .I1(\signA_reg[18][7]_0 ),
        .O(gen_double_shift_reg_gate__299_n_0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__300
       (.I0(\signA_reg[17][6]_gen_double_shift_reg_r_16_n_0 ),
        .I1(\signA_reg[18][7]_0 ),
        .O(gen_double_shift_reg_gate__300_n_0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__301
       (.I0(\signA_reg[17][5]_gen_double_shift_reg_r_16_n_0 ),
        .I1(\signA_reg[18][7]_0 ),
        .O(gen_double_shift_reg_gate__301_n_0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__302
       (.I0(\signA_reg[17][4]_gen_double_shift_reg_r_16_n_0 ),
        .I1(\signA_reg[18][7]_0 ),
        .O(gen_double_shift_reg_gate__302_n_0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__303
       (.I0(\signA_reg[17][3]_gen_double_shift_reg_r_16_n_0 ),
        .I1(\signA_reg[18][7]_0 ),
        .O(gen_double_shift_reg_gate__303_n_0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__304
       (.I0(\signA_reg[17][2]_gen_double_shift_reg_r_16_n_0 ),
        .I1(\signA_reg[18][7]_0 ),
        .O(gen_double_shift_reg_gate__304_n_0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__305
       (.I0(\signA_reg[17][1]_gen_double_shift_reg_r_16_n_0 ),
        .I1(\signA_reg[18][7]_0 ),
        .O(gen_double_shift_reg_gate__305_n_0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__306
       (.I0(\signA_reg[17][0]_gen_double_shift_reg_r_16_n_0 ),
        .I1(\signA_reg[18][7]_0 ),
        .O(gen_double_shift_reg_gate__306_n_0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__307
       (.I0(\signB_reg[17][11]_gen_double_shift_reg_r_16_n_0 ),
        .I1(\signA_reg[18][7]_0 ),
        .O(gen_double_shift_reg_gate__307_n_0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__308
       (.I0(\signB_reg[17][10]_gen_double_shift_reg_r_16_n_0 ),
        .I1(\signA_reg[18][7]_0 ),
        .O(gen_double_shift_reg_gate__308_n_0));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__309
       (.I0(\signB_reg[17][9]_gen_double_shift_reg_r_16_n_0 ),
        .I1(\signA_reg[18][7]_0 ),
        .O(gen_double_shift_reg_gate__309_n_0));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__310
       (.I0(\signB_reg[17][8]_gen_double_shift_reg_r_16_n_0 ),
        .I1(\signA_reg[18][7]_0 ),
        .O(gen_double_shift_reg_gate__310_n_0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__311
       (.I0(\signB_reg[17][7]_gen_double_shift_reg_r_16_n_0 ),
        .I1(\signA_reg[18][7]_0 ),
        .O(gen_double_shift_reg_gate__311_n_0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__312
       (.I0(\signB_reg[17][6]_gen_double_shift_reg_r_16_n_0 ),
        .I1(\signA_reg[18][7]_0 ),
        .O(gen_double_shift_reg_gate__312_n_0));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__313
       (.I0(\signB_reg[17][5]_gen_double_shift_reg_r_16_n_0 ),
        .I1(\signA_reg[18][7]_0 ),
        .O(gen_double_shift_reg_gate__313_n_0));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__314
       (.I0(\signB_reg[17][4]_gen_double_shift_reg_r_16_n_0 ),
        .I1(\signA_reg[18][7]_0 ),
        .O(gen_double_shift_reg_gate__314_n_0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__315
       (.I0(\signB_reg[17][3]_gen_double_shift_reg_r_16_n_0 ),
        .I1(\signA_reg[18][7]_0 ),
        .O(gen_double_shift_reg_gate__315_n_0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__316
       (.I0(\signB_reg[17][2]_gen_double_shift_reg_r_16_n_0 ),
        .I1(\signA_reg[18][7]_0 ),
        .O(gen_double_shift_reg_gate__316_n_0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__317
       (.I0(\signB_reg[17][1]_gen_double_shift_reg_r_16_n_0 ),
        .I1(\signA_reg[18][7]_0 ),
        .O(gen_double_shift_reg_gate__317_n_0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__318
       (.I0(\signB_reg[17][0]_gen_double_shift_reg_r_16_n_0 ),
        .I1(\signA_reg[18][7]_0 ),
        .O(gen_double_shift_reg_gate__318_n_0));
  (* srl_bus_name = "\gen_double_shift_reg[19].double_shift_reg_pm/signA_reg[16] " *) 
  (* srl_name = "\gen_double_shift_reg[19].double_shift_reg_pm/signA_reg[16][0]_srl17___gen_double_shift_reg_r_15 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[16][0]_srl17___gen_double_shift_reg_r_15 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[19] [0]),
        .Q(\signA_reg[16][0]_srl17___gen_double_shift_reg_r_15_n_0 ),
        .Q31(\NLW_signA_reg[16][0]_srl17___gen_double_shift_reg_r_15_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[19].double_shift_reg_pm/signA_reg[16] " *) 
  (* srl_name = "\gen_double_shift_reg[19].double_shift_reg_pm/signA_reg[16][1]_srl17___gen_double_shift_reg_r_15 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[16][1]_srl17___gen_double_shift_reg_r_15 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[19] [1]),
        .Q(\signA_reg[16][1]_srl17___gen_double_shift_reg_r_15_n_0 ),
        .Q31(\NLW_signA_reg[16][1]_srl17___gen_double_shift_reg_r_15_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[19].double_shift_reg_pm/signA_reg[16] " *) 
  (* srl_name = "\gen_double_shift_reg[19].double_shift_reg_pm/signA_reg[16][2]_srl17___gen_double_shift_reg_r_15 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[16][2]_srl17___gen_double_shift_reg_r_15 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[19] [2]),
        .Q(\signA_reg[16][2]_srl17___gen_double_shift_reg_r_15_n_0 ),
        .Q31(\NLW_signA_reg[16][2]_srl17___gen_double_shift_reg_r_15_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[19].double_shift_reg_pm/signA_reg[16] " *) 
  (* srl_name = "\gen_double_shift_reg[19].double_shift_reg_pm/signA_reg[16][3]_srl17___gen_double_shift_reg_r_15 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[16][3]_srl17___gen_double_shift_reg_r_15 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[19] [3]),
        .Q(\signA_reg[16][3]_srl17___gen_double_shift_reg_r_15_n_0 ),
        .Q31(\NLW_signA_reg[16][3]_srl17___gen_double_shift_reg_r_15_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[19].double_shift_reg_pm/signA_reg[16] " *) 
  (* srl_name = "\gen_double_shift_reg[19].double_shift_reg_pm/signA_reg[16][4]_srl17___gen_double_shift_reg_r_15 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[16][4]_srl17___gen_double_shift_reg_r_15 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[19] [4]),
        .Q(\signA_reg[16][4]_srl17___gen_double_shift_reg_r_15_n_0 ),
        .Q31(\NLW_signA_reg[16][4]_srl17___gen_double_shift_reg_r_15_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[19].double_shift_reg_pm/signA_reg[16] " *) 
  (* srl_name = "\gen_double_shift_reg[19].double_shift_reg_pm/signA_reg[16][5]_srl17___gen_double_shift_reg_r_15 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[16][5]_srl17___gen_double_shift_reg_r_15 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[19] [5]),
        .Q(\signA_reg[16][5]_srl17___gen_double_shift_reg_r_15_n_0 ),
        .Q31(\NLW_signA_reg[16][5]_srl17___gen_double_shift_reg_r_15_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[19].double_shift_reg_pm/signA_reg[16] " *) 
  (* srl_name = "\gen_double_shift_reg[19].double_shift_reg_pm/signA_reg[16][6]_srl17___gen_double_shift_reg_r_15 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[16][6]_srl17___gen_double_shift_reg_r_15 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[19] [6]),
        .Q(\signA_reg[16][6]_srl17___gen_double_shift_reg_r_15_n_0 ),
        .Q31(\NLW_signA_reg[16][6]_srl17___gen_double_shift_reg_r_15_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[19].double_shift_reg_pm/signA_reg[16] " *) 
  (* srl_name = "\gen_double_shift_reg[19].double_shift_reg_pm/signA_reg[16][7]_srl17___gen_double_shift_reg_r_15 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[16][7]_srl17___gen_double_shift_reg_r_15 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[19] [7]),
        .Q(\signA_reg[16][7]_srl17___gen_double_shift_reg_r_15_n_0 ),
        .Q31(\NLW_signA_reg[16][7]_srl17___gen_double_shift_reg_r_15_Q31_UNCONNECTED ));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[17][0]_gen_double_shift_reg_r_16 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[16][0]_srl17___gen_double_shift_reg_r_15_n_0 ),
        .Q(\signA_reg[17][0]_gen_double_shift_reg_r_16_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[17][1]_gen_double_shift_reg_r_16 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[16][1]_srl17___gen_double_shift_reg_r_15_n_0 ),
        .Q(\signA_reg[17][1]_gen_double_shift_reg_r_16_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[17][2]_gen_double_shift_reg_r_16 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[16][2]_srl17___gen_double_shift_reg_r_15_n_0 ),
        .Q(\signA_reg[17][2]_gen_double_shift_reg_r_16_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[17][3]_gen_double_shift_reg_r_16 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[16][3]_srl17___gen_double_shift_reg_r_15_n_0 ),
        .Q(\signA_reg[17][3]_gen_double_shift_reg_r_16_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[17][4]_gen_double_shift_reg_r_16 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[16][4]_srl17___gen_double_shift_reg_r_15_n_0 ),
        .Q(\signA_reg[17][4]_gen_double_shift_reg_r_16_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[17][5]_gen_double_shift_reg_r_16 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[16][5]_srl17___gen_double_shift_reg_r_15_n_0 ),
        .Q(\signA_reg[17][5]_gen_double_shift_reg_r_16_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[17][6]_gen_double_shift_reg_r_16 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[16][6]_srl17___gen_double_shift_reg_r_15_n_0 ),
        .Q(\signA_reg[17][6]_gen_double_shift_reg_r_16_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[17][7]_gen_double_shift_reg_r_16 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[16][7]_srl17___gen_double_shift_reg_r_15_n_0 ),
        .Q(\signA_reg[17][7]_gen_double_shift_reg_r_16_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[18][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__306_n_0),
        .Q(\out_Attr_pipe[19] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[18][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__305_n_0),
        .Q(\out_Attr_pipe[19] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[18][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__304_n_0),
        .Q(\out_Attr_pipe[19] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[18][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__303_n_0),
        .Q(\out_Attr_pipe[19] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[18][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__302_n_0),
        .Q(\out_Attr_pipe[19] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[18][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__301_n_0),
        .Q(\out_Attr_pipe[19] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[18][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__300_n_0),
        .Q(\out_Attr_pipe[19] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[18][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__299_n_0),
        .Q(\out_Attr_pipe[19] [7]),
        .R(rstn));
  (* srl_bus_name = "\gen_double_shift_reg[19].double_shift_reg_pm/signB_reg[16] " *) 
  (* srl_name = "\gen_double_shift_reg[19].double_shift_reg_pm/signB_reg[16][0]_srl17___gen_double_shift_reg_r_15 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[16][0]_srl17___gen_double_shift_reg_r_15 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[19] [0]),
        .Q(\signB_reg[16][0]_srl17___gen_double_shift_reg_r_15_n_0 ),
        .Q31(\NLW_signB_reg[16][0]_srl17___gen_double_shift_reg_r_15_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[19].double_shift_reg_pm/signB_reg[16] " *) 
  (* srl_name = "\gen_double_shift_reg[19].double_shift_reg_pm/signB_reg[16][10]_srl17___gen_double_shift_reg_r_15 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[16][10]_srl17___gen_double_shift_reg_r_15 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[19] [10]),
        .Q(\signB_reg[16][10]_srl17___gen_double_shift_reg_r_15_n_0 ),
        .Q31(\NLW_signB_reg[16][10]_srl17___gen_double_shift_reg_r_15_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[19].double_shift_reg_pm/signB_reg[16] " *) 
  (* srl_name = "\gen_double_shift_reg[19].double_shift_reg_pm/signB_reg[16][11]_srl17___gen_double_shift_reg_r_15 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[16][11]_srl17___gen_double_shift_reg_r_15 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[19] [11]),
        .Q(\signB_reg[16][11]_srl17___gen_double_shift_reg_r_15_n_0 ),
        .Q31(\NLW_signB_reg[16][11]_srl17___gen_double_shift_reg_r_15_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[19].double_shift_reg_pm/signB_reg[16] " *) 
  (* srl_name = "\gen_double_shift_reg[19].double_shift_reg_pm/signB_reg[16][1]_srl17___gen_double_shift_reg_r_15 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[16][1]_srl17___gen_double_shift_reg_r_15 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[19] [1]),
        .Q(\signB_reg[16][1]_srl17___gen_double_shift_reg_r_15_n_0 ),
        .Q31(\NLW_signB_reg[16][1]_srl17___gen_double_shift_reg_r_15_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[19].double_shift_reg_pm/signB_reg[16] " *) 
  (* srl_name = "\gen_double_shift_reg[19].double_shift_reg_pm/signB_reg[16][2]_srl17___gen_double_shift_reg_r_15 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[16][2]_srl17___gen_double_shift_reg_r_15 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[19] [2]),
        .Q(\signB_reg[16][2]_srl17___gen_double_shift_reg_r_15_n_0 ),
        .Q31(\NLW_signB_reg[16][2]_srl17___gen_double_shift_reg_r_15_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[19].double_shift_reg_pm/signB_reg[16] " *) 
  (* srl_name = "\gen_double_shift_reg[19].double_shift_reg_pm/signB_reg[16][3]_srl17___gen_double_shift_reg_r_15 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[16][3]_srl17___gen_double_shift_reg_r_15 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[19] [3]),
        .Q(\signB_reg[16][3]_srl17___gen_double_shift_reg_r_15_n_0 ),
        .Q31(\NLW_signB_reg[16][3]_srl17___gen_double_shift_reg_r_15_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[19].double_shift_reg_pm/signB_reg[16] " *) 
  (* srl_name = "\gen_double_shift_reg[19].double_shift_reg_pm/signB_reg[16][4]_srl17___gen_double_shift_reg_r_15 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[16][4]_srl17___gen_double_shift_reg_r_15 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[19] [4]),
        .Q(\signB_reg[16][4]_srl17___gen_double_shift_reg_r_15_n_0 ),
        .Q31(\NLW_signB_reg[16][4]_srl17___gen_double_shift_reg_r_15_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[19].double_shift_reg_pm/signB_reg[16] " *) 
  (* srl_name = "\gen_double_shift_reg[19].double_shift_reg_pm/signB_reg[16][5]_srl17___gen_double_shift_reg_r_15 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[16][5]_srl17___gen_double_shift_reg_r_15 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[19] [5]),
        .Q(\signB_reg[16][5]_srl17___gen_double_shift_reg_r_15_n_0 ),
        .Q31(\NLW_signB_reg[16][5]_srl17___gen_double_shift_reg_r_15_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[19].double_shift_reg_pm/signB_reg[16] " *) 
  (* srl_name = "\gen_double_shift_reg[19].double_shift_reg_pm/signB_reg[16][6]_srl17___gen_double_shift_reg_r_15 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[16][6]_srl17___gen_double_shift_reg_r_15 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[19] [6]),
        .Q(\signB_reg[16][6]_srl17___gen_double_shift_reg_r_15_n_0 ),
        .Q31(\NLW_signB_reg[16][6]_srl17___gen_double_shift_reg_r_15_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[19].double_shift_reg_pm/signB_reg[16] " *) 
  (* srl_name = "\gen_double_shift_reg[19].double_shift_reg_pm/signB_reg[16][7]_srl17___gen_double_shift_reg_r_15 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[16][7]_srl17___gen_double_shift_reg_r_15 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[19] [7]),
        .Q(\signB_reg[16][7]_srl17___gen_double_shift_reg_r_15_n_0 ),
        .Q31(\NLW_signB_reg[16][7]_srl17___gen_double_shift_reg_r_15_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[19].double_shift_reg_pm/signB_reg[16] " *) 
  (* srl_name = "\gen_double_shift_reg[19].double_shift_reg_pm/signB_reg[16][8]_srl17___gen_double_shift_reg_r_15 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[16][8]_srl17___gen_double_shift_reg_r_15 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[19] [8]),
        .Q(\signB_reg[16][8]_srl17___gen_double_shift_reg_r_15_n_0 ),
        .Q31(\NLW_signB_reg[16][8]_srl17___gen_double_shift_reg_r_15_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[19].double_shift_reg_pm/signB_reg[16] " *) 
  (* srl_name = "\gen_double_shift_reg[19].double_shift_reg_pm/signB_reg[16][9]_srl17___gen_double_shift_reg_r_15 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[16][9]_srl17___gen_double_shift_reg_r_15 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[19] [9]),
        .Q(\signB_reg[16][9]_srl17___gen_double_shift_reg_r_15_n_0 ),
        .Q31(\NLW_signB_reg[16][9]_srl17___gen_double_shift_reg_r_15_Q31_UNCONNECTED ));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[17][0]_gen_double_shift_reg_r_16 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[16][0]_srl17___gen_double_shift_reg_r_15_n_0 ),
        .Q(\signB_reg[17][0]_gen_double_shift_reg_r_16_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[17][10]_gen_double_shift_reg_r_16 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[16][10]_srl17___gen_double_shift_reg_r_15_n_0 ),
        .Q(\signB_reg[17][10]_gen_double_shift_reg_r_16_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[17][11]_gen_double_shift_reg_r_16 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[16][11]_srl17___gen_double_shift_reg_r_15_n_0 ),
        .Q(\signB_reg[17][11]_gen_double_shift_reg_r_16_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[17][1]_gen_double_shift_reg_r_16 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[16][1]_srl17___gen_double_shift_reg_r_15_n_0 ),
        .Q(\signB_reg[17][1]_gen_double_shift_reg_r_16_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[17][2]_gen_double_shift_reg_r_16 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[16][2]_srl17___gen_double_shift_reg_r_15_n_0 ),
        .Q(\signB_reg[17][2]_gen_double_shift_reg_r_16_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[17][3]_gen_double_shift_reg_r_16 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[16][3]_srl17___gen_double_shift_reg_r_15_n_0 ),
        .Q(\signB_reg[17][3]_gen_double_shift_reg_r_16_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[17][4]_gen_double_shift_reg_r_16 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[16][4]_srl17___gen_double_shift_reg_r_15_n_0 ),
        .Q(\signB_reg[17][4]_gen_double_shift_reg_r_16_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[17][5]_gen_double_shift_reg_r_16 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[16][5]_srl17___gen_double_shift_reg_r_15_n_0 ),
        .Q(\signB_reg[17][5]_gen_double_shift_reg_r_16_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[17][6]_gen_double_shift_reg_r_16 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[16][6]_srl17___gen_double_shift_reg_r_15_n_0 ),
        .Q(\signB_reg[17][6]_gen_double_shift_reg_r_16_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[17][7]_gen_double_shift_reg_r_16 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[16][7]_srl17___gen_double_shift_reg_r_15_n_0 ),
        .Q(\signB_reg[17][7]_gen_double_shift_reg_r_16_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[17][8]_gen_double_shift_reg_r_16 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[16][8]_srl17___gen_double_shift_reg_r_15_n_0 ),
        .Q(\signB_reg[17][8]_gen_double_shift_reg_r_16_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[17][9]_gen_double_shift_reg_r_16 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[16][9]_srl17___gen_double_shift_reg_r_15_n_0 ),
        .Q(\signB_reg[17][9]_gen_double_shift_reg_r_16_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[18][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__318_n_0),
        .Q(\out_SV_pipe[19] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[18][10] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__308_n_0),
        .Q(\out_SV_pipe[19] [10]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[18][11] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__307_n_0),
        .Q(\out_SV_pipe[19] [11]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[18][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__317_n_0),
        .Q(\out_SV_pipe[19] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[18][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__316_n_0),
        .Q(\out_SV_pipe[19] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[18][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__315_n_0),
        .Q(\out_SV_pipe[19] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[18][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__314_n_0),
        .Q(\out_SV_pipe[19] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[18][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__313_n_0),
        .Q(\out_SV_pipe[19] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[18][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__312_n_0),
        .Q(\out_SV_pipe[19] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[18][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__311_n_0),
        .Q(\out_SV_pipe[19] [7]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[18][8] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__310_n_0),
        .Q(\out_SV_pipe[19] [8]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[18][9] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__309_n_0),
        .Q(\out_SV_pipe[19] [9]),
        .R(rstn));
endmodule

(* ORIG_REF_NAME = "double_shift_reg" *) 
module double_shift_reg__parameterized37
   (\out_Attr_pipe[20] ,
    \out_SV_pipe[20] ,
    enable_transfer,
    \in_Attr_pipe[20] ,
    clk,
    rstn,
    \in_SV_pipe[20] ,
    \signA_reg[19][7]_0 );
  output [7:0]\out_Attr_pipe[20] ;
  output [11:0]\out_SV_pipe[20] ;
  input enable_transfer;
  input [7:0]\in_Attr_pipe[20] ;
  input clk;
  input rstn;
  input [11:0]\in_SV_pipe[20] ;
  input \signA_reg[19][7]_0 ;

  wire clk;
  wire enable_transfer;
  wire gen_double_shift_reg_gate__319_n_0;
  wire gen_double_shift_reg_gate__320_n_0;
  wire gen_double_shift_reg_gate__321_n_0;
  wire gen_double_shift_reg_gate__322_n_0;
  wire gen_double_shift_reg_gate__323_n_0;
  wire gen_double_shift_reg_gate__324_n_0;
  wire gen_double_shift_reg_gate__325_n_0;
  wire gen_double_shift_reg_gate__326_n_0;
  wire gen_double_shift_reg_gate__327_n_0;
  wire gen_double_shift_reg_gate__328_n_0;
  wire gen_double_shift_reg_gate__329_n_0;
  wire gen_double_shift_reg_gate__330_n_0;
  wire gen_double_shift_reg_gate__331_n_0;
  wire gen_double_shift_reg_gate__332_n_0;
  wire gen_double_shift_reg_gate__333_n_0;
  wire gen_double_shift_reg_gate__334_n_0;
  wire gen_double_shift_reg_gate__335_n_0;
  wire gen_double_shift_reg_gate__336_n_0;
  wire gen_double_shift_reg_gate__337_n_0;
  wire gen_double_shift_reg_gate__338_n_0;
  wire [7:0]\in_Attr_pipe[20] ;
  wire [11:0]\in_SV_pipe[20] ;
  wire [7:0]\out_Attr_pipe[20] ;
  wire [11:0]\out_SV_pipe[20] ;
  wire rstn;
  wire \signA_reg[17][0]_srl18___gen_double_shift_reg_r_16_n_0 ;
  wire \signA_reg[17][1]_srl18___gen_double_shift_reg_r_16_n_0 ;
  wire \signA_reg[17][2]_srl18___gen_double_shift_reg_r_16_n_0 ;
  wire \signA_reg[17][3]_srl18___gen_double_shift_reg_r_16_n_0 ;
  wire \signA_reg[17][4]_srl18___gen_double_shift_reg_r_16_n_0 ;
  wire \signA_reg[17][5]_srl18___gen_double_shift_reg_r_16_n_0 ;
  wire \signA_reg[17][6]_srl18___gen_double_shift_reg_r_16_n_0 ;
  wire \signA_reg[17][7]_srl18___gen_double_shift_reg_r_16_n_0 ;
  wire \signA_reg[18][0]_gen_double_shift_reg_r_17_n_0 ;
  wire \signA_reg[18][1]_gen_double_shift_reg_r_17_n_0 ;
  wire \signA_reg[18][2]_gen_double_shift_reg_r_17_n_0 ;
  wire \signA_reg[18][3]_gen_double_shift_reg_r_17_n_0 ;
  wire \signA_reg[18][4]_gen_double_shift_reg_r_17_n_0 ;
  wire \signA_reg[18][5]_gen_double_shift_reg_r_17_n_0 ;
  wire \signA_reg[18][6]_gen_double_shift_reg_r_17_n_0 ;
  wire \signA_reg[18][7]_gen_double_shift_reg_r_17_n_0 ;
  wire \signA_reg[19][7]_0 ;
  wire \signB_reg[17][0]_srl18___gen_double_shift_reg_r_16_n_0 ;
  wire \signB_reg[17][10]_srl18___gen_double_shift_reg_r_16_n_0 ;
  wire \signB_reg[17][11]_srl18___gen_double_shift_reg_r_16_n_0 ;
  wire \signB_reg[17][1]_srl18___gen_double_shift_reg_r_16_n_0 ;
  wire \signB_reg[17][2]_srl18___gen_double_shift_reg_r_16_n_0 ;
  wire \signB_reg[17][3]_srl18___gen_double_shift_reg_r_16_n_0 ;
  wire \signB_reg[17][4]_srl18___gen_double_shift_reg_r_16_n_0 ;
  wire \signB_reg[17][5]_srl18___gen_double_shift_reg_r_16_n_0 ;
  wire \signB_reg[17][6]_srl18___gen_double_shift_reg_r_16_n_0 ;
  wire \signB_reg[17][7]_srl18___gen_double_shift_reg_r_16_n_0 ;
  wire \signB_reg[17][8]_srl18___gen_double_shift_reg_r_16_n_0 ;
  wire \signB_reg[17][9]_srl18___gen_double_shift_reg_r_16_n_0 ;
  wire \signB_reg[18][0]_gen_double_shift_reg_r_17_n_0 ;
  wire \signB_reg[18][10]_gen_double_shift_reg_r_17_n_0 ;
  wire \signB_reg[18][11]_gen_double_shift_reg_r_17_n_0 ;
  wire \signB_reg[18][1]_gen_double_shift_reg_r_17_n_0 ;
  wire \signB_reg[18][2]_gen_double_shift_reg_r_17_n_0 ;
  wire \signB_reg[18][3]_gen_double_shift_reg_r_17_n_0 ;
  wire \signB_reg[18][4]_gen_double_shift_reg_r_17_n_0 ;
  wire \signB_reg[18][5]_gen_double_shift_reg_r_17_n_0 ;
  wire \signB_reg[18][6]_gen_double_shift_reg_r_17_n_0 ;
  wire \signB_reg[18][7]_gen_double_shift_reg_r_17_n_0 ;
  wire \signB_reg[18][8]_gen_double_shift_reg_r_17_n_0 ;
  wire \signB_reg[18][9]_gen_double_shift_reg_r_17_n_0 ;
  wire \NLW_signA_reg[17][0]_srl18___gen_double_shift_reg_r_16_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[17][1]_srl18___gen_double_shift_reg_r_16_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[17][2]_srl18___gen_double_shift_reg_r_16_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[17][3]_srl18___gen_double_shift_reg_r_16_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[17][4]_srl18___gen_double_shift_reg_r_16_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[17][5]_srl18___gen_double_shift_reg_r_16_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[17][6]_srl18___gen_double_shift_reg_r_16_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[17][7]_srl18___gen_double_shift_reg_r_16_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[17][0]_srl18___gen_double_shift_reg_r_16_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[17][10]_srl18___gen_double_shift_reg_r_16_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[17][11]_srl18___gen_double_shift_reg_r_16_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[17][1]_srl18___gen_double_shift_reg_r_16_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[17][2]_srl18___gen_double_shift_reg_r_16_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[17][3]_srl18___gen_double_shift_reg_r_16_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[17][4]_srl18___gen_double_shift_reg_r_16_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[17][5]_srl18___gen_double_shift_reg_r_16_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[17][6]_srl18___gen_double_shift_reg_r_16_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[17][7]_srl18___gen_double_shift_reg_r_16_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[17][8]_srl18___gen_double_shift_reg_r_16_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[17][9]_srl18___gen_double_shift_reg_r_16_Q31_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__319
       (.I0(\signA_reg[18][7]_gen_double_shift_reg_r_17_n_0 ),
        .I1(\signA_reg[19][7]_0 ),
        .O(gen_double_shift_reg_gate__319_n_0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__320
       (.I0(\signA_reg[18][6]_gen_double_shift_reg_r_17_n_0 ),
        .I1(\signA_reg[19][7]_0 ),
        .O(gen_double_shift_reg_gate__320_n_0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__321
       (.I0(\signA_reg[18][5]_gen_double_shift_reg_r_17_n_0 ),
        .I1(\signA_reg[19][7]_0 ),
        .O(gen_double_shift_reg_gate__321_n_0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__322
       (.I0(\signA_reg[18][4]_gen_double_shift_reg_r_17_n_0 ),
        .I1(\signA_reg[19][7]_0 ),
        .O(gen_double_shift_reg_gate__322_n_0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__323
       (.I0(\signA_reg[18][3]_gen_double_shift_reg_r_17_n_0 ),
        .I1(\signA_reg[19][7]_0 ),
        .O(gen_double_shift_reg_gate__323_n_0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__324
       (.I0(\signA_reg[18][2]_gen_double_shift_reg_r_17_n_0 ),
        .I1(\signA_reg[19][7]_0 ),
        .O(gen_double_shift_reg_gate__324_n_0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__325
       (.I0(\signA_reg[18][1]_gen_double_shift_reg_r_17_n_0 ),
        .I1(\signA_reg[19][7]_0 ),
        .O(gen_double_shift_reg_gate__325_n_0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__326
       (.I0(\signA_reg[18][0]_gen_double_shift_reg_r_17_n_0 ),
        .I1(\signA_reg[19][7]_0 ),
        .O(gen_double_shift_reg_gate__326_n_0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__327
       (.I0(\signB_reg[18][11]_gen_double_shift_reg_r_17_n_0 ),
        .I1(\signA_reg[19][7]_0 ),
        .O(gen_double_shift_reg_gate__327_n_0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__328
       (.I0(\signB_reg[18][10]_gen_double_shift_reg_r_17_n_0 ),
        .I1(\signA_reg[19][7]_0 ),
        .O(gen_double_shift_reg_gate__328_n_0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__329
       (.I0(\signB_reg[18][9]_gen_double_shift_reg_r_17_n_0 ),
        .I1(\signA_reg[19][7]_0 ),
        .O(gen_double_shift_reg_gate__329_n_0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__330
       (.I0(\signB_reg[18][8]_gen_double_shift_reg_r_17_n_0 ),
        .I1(\signA_reg[19][7]_0 ),
        .O(gen_double_shift_reg_gate__330_n_0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__331
       (.I0(\signB_reg[18][7]_gen_double_shift_reg_r_17_n_0 ),
        .I1(\signA_reg[19][7]_0 ),
        .O(gen_double_shift_reg_gate__331_n_0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__332
       (.I0(\signB_reg[18][6]_gen_double_shift_reg_r_17_n_0 ),
        .I1(\signA_reg[19][7]_0 ),
        .O(gen_double_shift_reg_gate__332_n_0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__333
       (.I0(\signB_reg[18][5]_gen_double_shift_reg_r_17_n_0 ),
        .I1(\signA_reg[19][7]_0 ),
        .O(gen_double_shift_reg_gate__333_n_0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__334
       (.I0(\signB_reg[18][4]_gen_double_shift_reg_r_17_n_0 ),
        .I1(\signA_reg[19][7]_0 ),
        .O(gen_double_shift_reg_gate__334_n_0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__335
       (.I0(\signB_reg[18][3]_gen_double_shift_reg_r_17_n_0 ),
        .I1(\signA_reg[19][7]_0 ),
        .O(gen_double_shift_reg_gate__335_n_0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__336
       (.I0(\signB_reg[18][2]_gen_double_shift_reg_r_17_n_0 ),
        .I1(\signA_reg[19][7]_0 ),
        .O(gen_double_shift_reg_gate__336_n_0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__337
       (.I0(\signB_reg[18][1]_gen_double_shift_reg_r_17_n_0 ),
        .I1(\signA_reg[19][7]_0 ),
        .O(gen_double_shift_reg_gate__337_n_0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__338
       (.I0(\signB_reg[18][0]_gen_double_shift_reg_r_17_n_0 ),
        .I1(\signA_reg[19][7]_0 ),
        .O(gen_double_shift_reg_gate__338_n_0));
  (* srl_bus_name = "\gen_double_shift_reg[20].double_shift_reg_pm/signA_reg[17] " *) 
  (* srl_name = "\gen_double_shift_reg[20].double_shift_reg_pm/signA_reg[17][0]_srl18___gen_double_shift_reg_r_16 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[17][0]_srl18___gen_double_shift_reg_r_16 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[20] [0]),
        .Q(\signA_reg[17][0]_srl18___gen_double_shift_reg_r_16_n_0 ),
        .Q31(\NLW_signA_reg[17][0]_srl18___gen_double_shift_reg_r_16_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[20].double_shift_reg_pm/signA_reg[17] " *) 
  (* srl_name = "\gen_double_shift_reg[20].double_shift_reg_pm/signA_reg[17][1]_srl18___gen_double_shift_reg_r_16 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[17][1]_srl18___gen_double_shift_reg_r_16 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[20] [1]),
        .Q(\signA_reg[17][1]_srl18___gen_double_shift_reg_r_16_n_0 ),
        .Q31(\NLW_signA_reg[17][1]_srl18___gen_double_shift_reg_r_16_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[20].double_shift_reg_pm/signA_reg[17] " *) 
  (* srl_name = "\gen_double_shift_reg[20].double_shift_reg_pm/signA_reg[17][2]_srl18___gen_double_shift_reg_r_16 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[17][2]_srl18___gen_double_shift_reg_r_16 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[20] [2]),
        .Q(\signA_reg[17][2]_srl18___gen_double_shift_reg_r_16_n_0 ),
        .Q31(\NLW_signA_reg[17][2]_srl18___gen_double_shift_reg_r_16_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[20].double_shift_reg_pm/signA_reg[17] " *) 
  (* srl_name = "\gen_double_shift_reg[20].double_shift_reg_pm/signA_reg[17][3]_srl18___gen_double_shift_reg_r_16 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[17][3]_srl18___gen_double_shift_reg_r_16 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[20] [3]),
        .Q(\signA_reg[17][3]_srl18___gen_double_shift_reg_r_16_n_0 ),
        .Q31(\NLW_signA_reg[17][3]_srl18___gen_double_shift_reg_r_16_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[20].double_shift_reg_pm/signA_reg[17] " *) 
  (* srl_name = "\gen_double_shift_reg[20].double_shift_reg_pm/signA_reg[17][4]_srl18___gen_double_shift_reg_r_16 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[17][4]_srl18___gen_double_shift_reg_r_16 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[20] [4]),
        .Q(\signA_reg[17][4]_srl18___gen_double_shift_reg_r_16_n_0 ),
        .Q31(\NLW_signA_reg[17][4]_srl18___gen_double_shift_reg_r_16_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[20].double_shift_reg_pm/signA_reg[17] " *) 
  (* srl_name = "\gen_double_shift_reg[20].double_shift_reg_pm/signA_reg[17][5]_srl18___gen_double_shift_reg_r_16 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[17][5]_srl18___gen_double_shift_reg_r_16 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[20] [5]),
        .Q(\signA_reg[17][5]_srl18___gen_double_shift_reg_r_16_n_0 ),
        .Q31(\NLW_signA_reg[17][5]_srl18___gen_double_shift_reg_r_16_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[20].double_shift_reg_pm/signA_reg[17] " *) 
  (* srl_name = "\gen_double_shift_reg[20].double_shift_reg_pm/signA_reg[17][6]_srl18___gen_double_shift_reg_r_16 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[17][6]_srl18___gen_double_shift_reg_r_16 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[20] [6]),
        .Q(\signA_reg[17][6]_srl18___gen_double_shift_reg_r_16_n_0 ),
        .Q31(\NLW_signA_reg[17][6]_srl18___gen_double_shift_reg_r_16_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[20].double_shift_reg_pm/signA_reg[17] " *) 
  (* srl_name = "\gen_double_shift_reg[20].double_shift_reg_pm/signA_reg[17][7]_srl18___gen_double_shift_reg_r_16 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[17][7]_srl18___gen_double_shift_reg_r_16 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[20] [7]),
        .Q(\signA_reg[17][7]_srl18___gen_double_shift_reg_r_16_n_0 ),
        .Q31(\NLW_signA_reg[17][7]_srl18___gen_double_shift_reg_r_16_Q31_UNCONNECTED ));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[18][0]_gen_double_shift_reg_r_17 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[17][0]_srl18___gen_double_shift_reg_r_16_n_0 ),
        .Q(\signA_reg[18][0]_gen_double_shift_reg_r_17_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[18][1]_gen_double_shift_reg_r_17 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[17][1]_srl18___gen_double_shift_reg_r_16_n_0 ),
        .Q(\signA_reg[18][1]_gen_double_shift_reg_r_17_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[18][2]_gen_double_shift_reg_r_17 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[17][2]_srl18___gen_double_shift_reg_r_16_n_0 ),
        .Q(\signA_reg[18][2]_gen_double_shift_reg_r_17_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[18][3]_gen_double_shift_reg_r_17 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[17][3]_srl18___gen_double_shift_reg_r_16_n_0 ),
        .Q(\signA_reg[18][3]_gen_double_shift_reg_r_17_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[18][4]_gen_double_shift_reg_r_17 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[17][4]_srl18___gen_double_shift_reg_r_16_n_0 ),
        .Q(\signA_reg[18][4]_gen_double_shift_reg_r_17_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[18][5]_gen_double_shift_reg_r_17 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[17][5]_srl18___gen_double_shift_reg_r_16_n_0 ),
        .Q(\signA_reg[18][5]_gen_double_shift_reg_r_17_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[18][6]_gen_double_shift_reg_r_17 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[17][6]_srl18___gen_double_shift_reg_r_16_n_0 ),
        .Q(\signA_reg[18][6]_gen_double_shift_reg_r_17_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[18][7]_gen_double_shift_reg_r_17 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[17][7]_srl18___gen_double_shift_reg_r_16_n_0 ),
        .Q(\signA_reg[18][7]_gen_double_shift_reg_r_17_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[19][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__326_n_0),
        .Q(\out_Attr_pipe[20] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[19][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__325_n_0),
        .Q(\out_Attr_pipe[20] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[19][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__324_n_0),
        .Q(\out_Attr_pipe[20] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[19][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__323_n_0),
        .Q(\out_Attr_pipe[20] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[19][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__322_n_0),
        .Q(\out_Attr_pipe[20] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[19][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__321_n_0),
        .Q(\out_Attr_pipe[20] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[19][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__320_n_0),
        .Q(\out_Attr_pipe[20] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[19][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__319_n_0),
        .Q(\out_Attr_pipe[20] [7]),
        .R(rstn));
  (* srl_bus_name = "\gen_double_shift_reg[20].double_shift_reg_pm/signB_reg[17] " *) 
  (* srl_name = "\gen_double_shift_reg[20].double_shift_reg_pm/signB_reg[17][0]_srl18___gen_double_shift_reg_r_16 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[17][0]_srl18___gen_double_shift_reg_r_16 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[20] [0]),
        .Q(\signB_reg[17][0]_srl18___gen_double_shift_reg_r_16_n_0 ),
        .Q31(\NLW_signB_reg[17][0]_srl18___gen_double_shift_reg_r_16_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[20].double_shift_reg_pm/signB_reg[17] " *) 
  (* srl_name = "\gen_double_shift_reg[20].double_shift_reg_pm/signB_reg[17][10]_srl18___gen_double_shift_reg_r_16 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[17][10]_srl18___gen_double_shift_reg_r_16 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[20] [10]),
        .Q(\signB_reg[17][10]_srl18___gen_double_shift_reg_r_16_n_0 ),
        .Q31(\NLW_signB_reg[17][10]_srl18___gen_double_shift_reg_r_16_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[20].double_shift_reg_pm/signB_reg[17] " *) 
  (* srl_name = "\gen_double_shift_reg[20].double_shift_reg_pm/signB_reg[17][11]_srl18___gen_double_shift_reg_r_16 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[17][11]_srl18___gen_double_shift_reg_r_16 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[20] [11]),
        .Q(\signB_reg[17][11]_srl18___gen_double_shift_reg_r_16_n_0 ),
        .Q31(\NLW_signB_reg[17][11]_srl18___gen_double_shift_reg_r_16_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[20].double_shift_reg_pm/signB_reg[17] " *) 
  (* srl_name = "\gen_double_shift_reg[20].double_shift_reg_pm/signB_reg[17][1]_srl18___gen_double_shift_reg_r_16 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[17][1]_srl18___gen_double_shift_reg_r_16 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[20] [1]),
        .Q(\signB_reg[17][1]_srl18___gen_double_shift_reg_r_16_n_0 ),
        .Q31(\NLW_signB_reg[17][1]_srl18___gen_double_shift_reg_r_16_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[20].double_shift_reg_pm/signB_reg[17] " *) 
  (* srl_name = "\gen_double_shift_reg[20].double_shift_reg_pm/signB_reg[17][2]_srl18___gen_double_shift_reg_r_16 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[17][2]_srl18___gen_double_shift_reg_r_16 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[20] [2]),
        .Q(\signB_reg[17][2]_srl18___gen_double_shift_reg_r_16_n_0 ),
        .Q31(\NLW_signB_reg[17][2]_srl18___gen_double_shift_reg_r_16_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[20].double_shift_reg_pm/signB_reg[17] " *) 
  (* srl_name = "\gen_double_shift_reg[20].double_shift_reg_pm/signB_reg[17][3]_srl18___gen_double_shift_reg_r_16 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[17][3]_srl18___gen_double_shift_reg_r_16 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[20] [3]),
        .Q(\signB_reg[17][3]_srl18___gen_double_shift_reg_r_16_n_0 ),
        .Q31(\NLW_signB_reg[17][3]_srl18___gen_double_shift_reg_r_16_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[20].double_shift_reg_pm/signB_reg[17] " *) 
  (* srl_name = "\gen_double_shift_reg[20].double_shift_reg_pm/signB_reg[17][4]_srl18___gen_double_shift_reg_r_16 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[17][4]_srl18___gen_double_shift_reg_r_16 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[20] [4]),
        .Q(\signB_reg[17][4]_srl18___gen_double_shift_reg_r_16_n_0 ),
        .Q31(\NLW_signB_reg[17][4]_srl18___gen_double_shift_reg_r_16_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[20].double_shift_reg_pm/signB_reg[17] " *) 
  (* srl_name = "\gen_double_shift_reg[20].double_shift_reg_pm/signB_reg[17][5]_srl18___gen_double_shift_reg_r_16 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[17][5]_srl18___gen_double_shift_reg_r_16 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[20] [5]),
        .Q(\signB_reg[17][5]_srl18___gen_double_shift_reg_r_16_n_0 ),
        .Q31(\NLW_signB_reg[17][5]_srl18___gen_double_shift_reg_r_16_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[20].double_shift_reg_pm/signB_reg[17] " *) 
  (* srl_name = "\gen_double_shift_reg[20].double_shift_reg_pm/signB_reg[17][6]_srl18___gen_double_shift_reg_r_16 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[17][6]_srl18___gen_double_shift_reg_r_16 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[20] [6]),
        .Q(\signB_reg[17][6]_srl18___gen_double_shift_reg_r_16_n_0 ),
        .Q31(\NLW_signB_reg[17][6]_srl18___gen_double_shift_reg_r_16_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[20].double_shift_reg_pm/signB_reg[17] " *) 
  (* srl_name = "\gen_double_shift_reg[20].double_shift_reg_pm/signB_reg[17][7]_srl18___gen_double_shift_reg_r_16 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[17][7]_srl18___gen_double_shift_reg_r_16 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[20] [7]),
        .Q(\signB_reg[17][7]_srl18___gen_double_shift_reg_r_16_n_0 ),
        .Q31(\NLW_signB_reg[17][7]_srl18___gen_double_shift_reg_r_16_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[20].double_shift_reg_pm/signB_reg[17] " *) 
  (* srl_name = "\gen_double_shift_reg[20].double_shift_reg_pm/signB_reg[17][8]_srl18___gen_double_shift_reg_r_16 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[17][8]_srl18___gen_double_shift_reg_r_16 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[20] [8]),
        .Q(\signB_reg[17][8]_srl18___gen_double_shift_reg_r_16_n_0 ),
        .Q31(\NLW_signB_reg[17][8]_srl18___gen_double_shift_reg_r_16_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[20].double_shift_reg_pm/signB_reg[17] " *) 
  (* srl_name = "\gen_double_shift_reg[20].double_shift_reg_pm/signB_reg[17][9]_srl18___gen_double_shift_reg_r_16 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[17][9]_srl18___gen_double_shift_reg_r_16 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[20] [9]),
        .Q(\signB_reg[17][9]_srl18___gen_double_shift_reg_r_16_n_0 ),
        .Q31(\NLW_signB_reg[17][9]_srl18___gen_double_shift_reg_r_16_Q31_UNCONNECTED ));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[18][0]_gen_double_shift_reg_r_17 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[17][0]_srl18___gen_double_shift_reg_r_16_n_0 ),
        .Q(\signB_reg[18][0]_gen_double_shift_reg_r_17_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[18][10]_gen_double_shift_reg_r_17 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[17][10]_srl18___gen_double_shift_reg_r_16_n_0 ),
        .Q(\signB_reg[18][10]_gen_double_shift_reg_r_17_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[18][11]_gen_double_shift_reg_r_17 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[17][11]_srl18___gen_double_shift_reg_r_16_n_0 ),
        .Q(\signB_reg[18][11]_gen_double_shift_reg_r_17_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[18][1]_gen_double_shift_reg_r_17 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[17][1]_srl18___gen_double_shift_reg_r_16_n_0 ),
        .Q(\signB_reg[18][1]_gen_double_shift_reg_r_17_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[18][2]_gen_double_shift_reg_r_17 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[17][2]_srl18___gen_double_shift_reg_r_16_n_0 ),
        .Q(\signB_reg[18][2]_gen_double_shift_reg_r_17_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[18][3]_gen_double_shift_reg_r_17 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[17][3]_srl18___gen_double_shift_reg_r_16_n_0 ),
        .Q(\signB_reg[18][3]_gen_double_shift_reg_r_17_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[18][4]_gen_double_shift_reg_r_17 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[17][4]_srl18___gen_double_shift_reg_r_16_n_0 ),
        .Q(\signB_reg[18][4]_gen_double_shift_reg_r_17_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[18][5]_gen_double_shift_reg_r_17 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[17][5]_srl18___gen_double_shift_reg_r_16_n_0 ),
        .Q(\signB_reg[18][5]_gen_double_shift_reg_r_17_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[18][6]_gen_double_shift_reg_r_17 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[17][6]_srl18___gen_double_shift_reg_r_16_n_0 ),
        .Q(\signB_reg[18][6]_gen_double_shift_reg_r_17_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[18][7]_gen_double_shift_reg_r_17 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[17][7]_srl18___gen_double_shift_reg_r_16_n_0 ),
        .Q(\signB_reg[18][7]_gen_double_shift_reg_r_17_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[18][8]_gen_double_shift_reg_r_17 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[17][8]_srl18___gen_double_shift_reg_r_16_n_0 ),
        .Q(\signB_reg[18][8]_gen_double_shift_reg_r_17_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[18][9]_gen_double_shift_reg_r_17 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[17][9]_srl18___gen_double_shift_reg_r_16_n_0 ),
        .Q(\signB_reg[18][9]_gen_double_shift_reg_r_17_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[19][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__338_n_0),
        .Q(\out_SV_pipe[20] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[19][10] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__328_n_0),
        .Q(\out_SV_pipe[20] [10]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[19][11] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__327_n_0),
        .Q(\out_SV_pipe[20] [11]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[19][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__337_n_0),
        .Q(\out_SV_pipe[20] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[19][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__336_n_0),
        .Q(\out_SV_pipe[20] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[19][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__335_n_0),
        .Q(\out_SV_pipe[20] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[19][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__334_n_0),
        .Q(\out_SV_pipe[20] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[19][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__333_n_0),
        .Q(\out_SV_pipe[20] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[19][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__332_n_0),
        .Q(\out_SV_pipe[20] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[19][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__331_n_0),
        .Q(\out_SV_pipe[20] [7]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[19][8] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__330_n_0),
        .Q(\out_SV_pipe[20] [8]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[19][9] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__329_n_0),
        .Q(\out_SV_pipe[20] [9]),
        .R(rstn));
endmodule

(* ORIG_REF_NAME = "double_shift_reg" *) 
module double_shift_reg__parameterized39
   (\out_Attr_pipe[21] ,
    \out_SV_pipe[21] ,
    enable_transfer,
    \in_Attr_pipe[21] ,
    clk,
    rstn,
    \in_SV_pipe[21] ,
    \signA_reg[20][7]_0 );
  output [7:0]\out_Attr_pipe[21] ;
  output [11:0]\out_SV_pipe[21] ;
  input enable_transfer;
  input [7:0]\in_Attr_pipe[21] ;
  input clk;
  input rstn;
  input [11:0]\in_SV_pipe[21] ;
  input \signA_reg[20][7]_0 ;

  wire clk;
  wire enable_transfer;
  wire gen_double_shift_reg_gate__339_n_0;
  wire gen_double_shift_reg_gate__340_n_0;
  wire gen_double_shift_reg_gate__341_n_0;
  wire gen_double_shift_reg_gate__342_n_0;
  wire gen_double_shift_reg_gate__343_n_0;
  wire gen_double_shift_reg_gate__344_n_0;
  wire gen_double_shift_reg_gate__345_n_0;
  wire gen_double_shift_reg_gate__346_n_0;
  wire gen_double_shift_reg_gate__347_n_0;
  wire gen_double_shift_reg_gate__348_n_0;
  wire gen_double_shift_reg_gate__349_n_0;
  wire gen_double_shift_reg_gate__350_n_0;
  wire gen_double_shift_reg_gate__351_n_0;
  wire gen_double_shift_reg_gate__352_n_0;
  wire gen_double_shift_reg_gate__353_n_0;
  wire gen_double_shift_reg_gate__354_n_0;
  wire gen_double_shift_reg_gate__355_n_0;
  wire gen_double_shift_reg_gate__356_n_0;
  wire gen_double_shift_reg_gate__357_n_0;
  wire gen_double_shift_reg_gate__358_n_0;
  wire [7:0]\in_Attr_pipe[21] ;
  wire [11:0]\in_SV_pipe[21] ;
  wire [7:0]\out_Attr_pipe[21] ;
  wire [11:0]\out_SV_pipe[21] ;
  wire rstn;
  wire \signA_reg[18][0]_srl19___gen_double_shift_reg_r_17_n_0 ;
  wire \signA_reg[18][1]_srl19___gen_double_shift_reg_r_17_n_0 ;
  wire \signA_reg[18][2]_srl19___gen_double_shift_reg_r_17_n_0 ;
  wire \signA_reg[18][3]_srl19___gen_double_shift_reg_r_17_n_0 ;
  wire \signA_reg[18][4]_srl19___gen_double_shift_reg_r_17_n_0 ;
  wire \signA_reg[18][5]_srl19___gen_double_shift_reg_r_17_n_0 ;
  wire \signA_reg[18][6]_srl19___gen_double_shift_reg_r_17_n_0 ;
  wire \signA_reg[18][7]_srl19___gen_double_shift_reg_r_17_n_0 ;
  wire \signA_reg[19][0]_gen_double_shift_reg_r_18_n_0 ;
  wire \signA_reg[19][1]_gen_double_shift_reg_r_18_n_0 ;
  wire \signA_reg[19][2]_gen_double_shift_reg_r_18_n_0 ;
  wire \signA_reg[19][3]_gen_double_shift_reg_r_18_n_0 ;
  wire \signA_reg[19][4]_gen_double_shift_reg_r_18_n_0 ;
  wire \signA_reg[19][5]_gen_double_shift_reg_r_18_n_0 ;
  wire \signA_reg[19][6]_gen_double_shift_reg_r_18_n_0 ;
  wire \signA_reg[19][7]_gen_double_shift_reg_r_18_n_0 ;
  wire \signA_reg[20][7]_0 ;
  wire \signB_reg[18][0]_srl19___gen_double_shift_reg_r_17_n_0 ;
  wire \signB_reg[18][10]_srl19___gen_double_shift_reg_r_17_n_0 ;
  wire \signB_reg[18][11]_srl19___gen_double_shift_reg_r_17_n_0 ;
  wire \signB_reg[18][1]_srl19___gen_double_shift_reg_r_17_n_0 ;
  wire \signB_reg[18][2]_srl19___gen_double_shift_reg_r_17_n_0 ;
  wire \signB_reg[18][3]_srl19___gen_double_shift_reg_r_17_n_0 ;
  wire \signB_reg[18][4]_srl19___gen_double_shift_reg_r_17_n_0 ;
  wire \signB_reg[18][5]_srl19___gen_double_shift_reg_r_17_n_0 ;
  wire \signB_reg[18][6]_srl19___gen_double_shift_reg_r_17_n_0 ;
  wire \signB_reg[18][7]_srl19___gen_double_shift_reg_r_17_n_0 ;
  wire \signB_reg[18][8]_srl19___gen_double_shift_reg_r_17_n_0 ;
  wire \signB_reg[18][9]_srl19___gen_double_shift_reg_r_17_n_0 ;
  wire \signB_reg[19][0]_gen_double_shift_reg_r_18_n_0 ;
  wire \signB_reg[19][10]_gen_double_shift_reg_r_18_n_0 ;
  wire \signB_reg[19][11]_gen_double_shift_reg_r_18_n_0 ;
  wire \signB_reg[19][1]_gen_double_shift_reg_r_18_n_0 ;
  wire \signB_reg[19][2]_gen_double_shift_reg_r_18_n_0 ;
  wire \signB_reg[19][3]_gen_double_shift_reg_r_18_n_0 ;
  wire \signB_reg[19][4]_gen_double_shift_reg_r_18_n_0 ;
  wire \signB_reg[19][5]_gen_double_shift_reg_r_18_n_0 ;
  wire \signB_reg[19][6]_gen_double_shift_reg_r_18_n_0 ;
  wire \signB_reg[19][7]_gen_double_shift_reg_r_18_n_0 ;
  wire \signB_reg[19][8]_gen_double_shift_reg_r_18_n_0 ;
  wire \signB_reg[19][9]_gen_double_shift_reg_r_18_n_0 ;
  wire \NLW_signA_reg[18][0]_srl19___gen_double_shift_reg_r_17_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[18][1]_srl19___gen_double_shift_reg_r_17_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[18][2]_srl19___gen_double_shift_reg_r_17_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[18][3]_srl19___gen_double_shift_reg_r_17_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[18][4]_srl19___gen_double_shift_reg_r_17_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[18][5]_srl19___gen_double_shift_reg_r_17_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[18][6]_srl19___gen_double_shift_reg_r_17_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[18][7]_srl19___gen_double_shift_reg_r_17_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[18][0]_srl19___gen_double_shift_reg_r_17_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[18][10]_srl19___gen_double_shift_reg_r_17_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[18][11]_srl19___gen_double_shift_reg_r_17_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[18][1]_srl19___gen_double_shift_reg_r_17_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[18][2]_srl19___gen_double_shift_reg_r_17_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[18][3]_srl19___gen_double_shift_reg_r_17_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[18][4]_srl19___gen_double_shift_reg_r_17_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[18][5]_srl19___gen_double_shift_reg_r_17_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[18][6]_srl19___gen_double_shift_reg_r_17_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[18][7]_srl19___gen_double_shift_reg_r_17_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[18][8]_srl19___gen_double_shift_reg_r_17_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[18][9]_srl19___gen_double_shift_reg_r_17_Q31_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__339
       (.I0(\signA_reg[19][7]_gen_double_shift_reg_r_18_n_0 ),
        .I1(\signA_reg[20][7]_0 ),
        .O(gen_double_shift_reg_gate__339_n_0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__340
       (.I0(\signA_reg[19][6]_gen_double_shift_reg_r_18_n_0 ),
        .I1(\signA_reg[20][7]_0 ),
        .O(gen_double_shift_reg_gate__340_n_0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__341
       (.I0(\signA_reg[19][5]_gen_double_shift_reg_r_18_n_0 ),
        .I1(\signA_reg[20][7]_0 ),
        .O(gen_double_shift_reg_gate__341_n_0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__342
       (.I0(\signA_reg[19][4]_gen_double_shift_reg_r_18_n_0 ),
        .I1(\signA_reg[20][7]_0 ),
        .O(gen_double_shift_reg_gate__342_n_0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__343
       (.I0(\signA_reg[19][3]_gen_double_shift_reg_r_18_n_0 ),
        .I1(\signA_reg[20][7]_0 ),
        .O(gen_double_shift_reg_gate__343_n_0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__344
       (.I0(\signA_reg[19][2]_gen_double_shift_reg_r_18_n_0 ),
        .I1(\signA_reg[20][7]_0 ),
        .O(gen_double_shift_reg_gate__344_n_0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__345
       (.I0(\signA_reg[19][1]_gen_double_shift_reg_r_18_n_0 ),
        .I1(\signA_reg[20][7]_0 ),
        .O(gen_double_shift_reg_gate__345_n_0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__346
       (.I0(\signA_reg[19][0]_gen_double_shift_reg_r_18_n_0 ),
        .I1(\signA_reg[20][7]_0 ),
        .O(gen_double_shift_reg_gate__346_n_0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__347
       (.I0(\signB_reg[19][11]_gen_double_shift_reg_r_18_n_0 ),
        .I1(\signA_reg[20][7]_0 ),
        .O(gen_double_shift_reg_gate__347_n_0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__348
       (.I0(\signB_reg[19][10]_gen_double_shift_reg_r_18_n_0 ),
        .I1(\signA_reg[20][7]_0 ),
        .O(gen_double_shift_reg_gate__348_n_0));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__349
       (.I0(\signB_reg[19][9]_gen_double_shift_reg_r_18_n_0 ),
        .I1(\signA_reg[20][7]_0 ),
        .O(gen_double_shift_reg_gate__349_n_0));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__350
       (.I0(\signB_reg[19][8]_gen_double_shift_reg_r_18_n_0 ),
        .I1(\signA_reg[20][7]_0 ),
        .O(gen_double_shift_reg_gate__350_n_0));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__351
       (.I0(\signB_reg[19][7]_gen_double_shift_reg_r_18_n_0 ),
        .I1(\signA_reg[20][7]_0 ),
        .O(gen_double_shift_reg_gate__351_n_0));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__352
       (.I0(\signB_reg[19][6]_gen_double_shift_reg_r_18_n_0 ),
        .I1(\signA_reg[20][7]_0 ),
        .O(gen_double_shift_reg_gate__352_n_0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__353
       (.I0(\signB_reg[19][5]_gen_double_shift_reg_r_18_n_0 ),
        .I1(\signA_reg[20][7]_0 ),
        .O(gen_double_shift_reg_gate__353_n_0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__354
       (.I0(\signB_reg[19][4]_gen_double_shift_reg_r_18_n_0 ),
        .I1(\signA_reg[20][7]_0 ),
        .O(gen_double_shift_reg_gate__354_n_0));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__355
       (.I0(\signB_reg[19][3]_gen_double_shift_reg_r_18_n_0 ),
        .I1(\signA_reg[20][7]_0 ),
        .O(gen_double_shift_reg_gate__355_n_0));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__356
       (.I0(\signB_reg[19][2]_gen_double_shift_reg_r_18_n_0 ),
        .I1(\signA_reg[20][7]_0 ),
        .O(gen_double_shift_reg_gate__356_n_0));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__357
       (.I0(\signB_reg[19][1]_gen_double_shift_reg_r_18_n_0 ),
        .I1(\signA_reg[20][7]_0 ),
        .O(gen_double_shift_reg_gate__357_n_0));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__358
       (.I0(\signB_reg[19][0]_gen_double_shift_reg_r_18_n_0 ),
        .I1(\signA_reg[20][7]_0 ),
        .O(gen_double_shift_reg_gate__358_n_0));
  (* srl_bus_name = "\gen_double_shift_reg[21].double_shift_reg_pm/signA_reg[18] " *) 
  (* srl_name = "\gen_double_shift_reg[21].double_shift_reg_pm/signA_reg[18][0]_srl19___gen_double_shift_reg_r_17 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[18][0]_srl19___gen_double_shift_reg_r_17 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[21] [0]),
        .Q(\signA_reg[18][0]_srl19___gen_double_shift_reg_r_17_n_0 ),
        .Q31(\NLW_signA_reg[18][0]_srl19___gen_double_shift_reg_r_17_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[21].double_shift_reg_pm/signA_reg[18] " *) 
  (* srl_name = "\gen_double_shift_reg[21].double_shift_reg_pm/signA_reg[18][1]_srl19___gen_double_shift_reg_r_17 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[18][1]_srl19___gen_double_shift_reg_r_17 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[21] [1]),
        .Q(\signA_reg[18][1]_srl19___gen_double_shift_reg_r_17_n_0 ),
        .Q31(\NLW_signA_reg[18][1]_srl19___gen_double_shift_reg_r_17_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[21].double_shift_reg_pm/signA_reg[18] " *) 
  (* srl_name = "\gen_double_shift_reg[21].double_shift_reg_pm/signA_reg[18][2]_srl19___gen_double_shift_reg_r_17 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[18][2]_srl19___gen_double_shift_reg_r_17 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[21] [2]),
        .Q(\signA_reg[18][2]_srl19___gen_double_shift_reg_r_17_n_0 ),
        .Q31(\NLW_signA_reg[18][2]_srl19___gen_double_shift_reg_r_17_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[21].double_shift_reg_pm/signA_reg[18] " *) 
  (* srl_name = "\gen_double_shift_reg[21].double_shift_reg_pm/signA_reg[18][3]_srl19___gen_double_shift_reg_r_17 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[18][3]_srl19___gen_double_shift_reg_r_17 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[21] [3]),
        .Q(\signA_reg[18][3]_srl19___gen_double_shift_reg_r_17_n_0 ),
        .Q31(\NLW_signA_reg[18][3]_srl19___gen_double_shift_reg_r_17_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[21].double_shift_reg_pm/signA_reg[18] " *) 
  (* srl_name = "\gen_double_shift_reg[21].double_shift_reg_pm/signA_reg[18][4]_srl19___gen_double_shift_reg_r_17 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[18][4]_srl19___gen_double_shift_reg_r_17 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[21] [4]),
        .Q(\signA_reg[18][4]_srl19___gen_double_shift_reg_r_17_n_0 ),
        .Q31(\NLW_signA_reg[18][4]_srl19___gen_double_shift_reg_r_17_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[21].double_shift_reg_pm/signA_reg[18] " *) 
  (* srl_name = "\gen_double_shift_reg[21].double_shift_reg_pm/signA_reg[18][5]_srl19___gen_double_shift_reg_r_17 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[18][5]_srl19___gen_double_shift_reg_r_17 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[21] [5]),
        .Q(\signA_reg[18][5]_srl19___gen_double_shift_reg_r_17_n_0 ),
        .Q31(\NLW_signA_reg[18][5]_srl19___gen_double_shift_reg_r_17_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[21].double_shift_reg_pm/signA_reg[18] " *) 
  (* srl_name = "\gen_double_shift_reg[21].double_shift_reg_pm/signA_reg[18][6]_srl19___gen_double_shift_reg_r_17 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[18][6]_srl19___gen_double_shift_reg_r_17 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[21] [6]),
        .Q(\signA_reg[18][6]_srl19___gen_double_shift_reg_r_17_n_0 ),
        .Q31(\NLW_signA_reg[18][6]_srl19___gen_double_shift_reg_r_17_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[21].double_shift_reg_pm/signA_reg[18] " *) 
  (* srl_name = "\gen_double_shift_reg[21].double_shift_reg_pm/signA_reg[18][7]_srl19___gen_double_shift_reg_r_17 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[18][7]_srl19___gen_double_shift_reg_r_17 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[21] [7]),
        .Q(\signA_reg[18][7]_srl19___gen_double_shift_reg_r_17_n_0 ),
        .Q31(\NLW_signA_reg[18][7]_srl19___gen_double_shift_reg_r_17_Q31_UNCONNECTED ));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[19][0]_gen_double_shift_reg_r_18 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[18][0]_srl19___gen_double_shift_reg_r_17_n_0 ),
        .Q(\signA_reg[19][0]_gen_double_shift_reg_r_18_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[19][1]_gen_double_shift_reg_r_18 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[18][1]_srl19___gen_double_shift_reg_r_17_n_0 ),
        .Q(\signA_reg[19][1]_gen_double_shift_reg_r_18_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[19][2]_gen_double_shift_reg_r_18 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[18][2]_srl19___gen_double_shift_reg_r_17_n_0 ),
        .Q(\signA_reg[19][2]_gen_double_shift_reg_r_18_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[19][3]_gen_double_shift_reg_r_18 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[18][3]_srl19___gen_double_shift_reg_r_17_n_0 ),
        .Q(\signA_reg[19][3]_gen_double_shift_reg_r_18_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[19][4]_gen_double_shift_reg_r_18 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[18][4]_srl19___gen_double_shift_reg_r_17_n_0 ),
        .Q(\signA_reg[19][4]_gen_double_shift_reg_r_18_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[19][5]_gen_double_shift_reg_r_18 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[18][5]_srl19___gen_double_shift_reg_r_17_n_0 ),
        .Q(\signA_reg[19][5]_gen_double_shift_reg_r_18_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[19][6]_gen_double_shift_reg_r_18 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[18][6]_srl19___gen_double_shift_reg_r_17_n_0 ),
        .Q(\signA_reg[19][6]_gen_double_shift_reg_r_18_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[19][7]_gen_double_shift_reg_r_18 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[18][7]_srl19___gen_double_shift_reg_r_17_n_0 ),
        .Q(\signA_reg[19][7]_gen_double_shift_reg_r_18_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[20][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__346_n_0),
        .Q(\out_Attr_pipe[21] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[20][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__345_n_0),
        .Q(\out_Attr_pipe[21] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[20][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__344_n_0),
        .Q(\out_Attr_pipe[21] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[20][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__343_n_0),
        .Q(\out_Attr_pipe[21] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[20][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__342_n_0),
        .Q(\out_Attr_pipe[21] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[20][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__341_n_0),
        .Q(\out_Attr_pipe[21] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[20][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__340_n_0),
        .Q(\out_Attr_pipe[21] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[20][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__339_n_0),
        .Q(\out_Attr_pipe[21] [7]),
        .R(rstn));
  (* srl_bus_name = "\gen_double_shift_reg[21].double_shift_reg_pm/signB_reg[18] " *) 
  (* srl_name = "\gen_double_shift_reg[21].double_shift_reg_pm/signB_reg[18][0]_srl19___gen_double_shift_reg_r_17 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[18][0]_srl19___gen_double_shift_reg_r_17 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[21] [0]),
        .Q(\signB_reg[18][0]_srl19___gen_double_shift_reg_r_17_n_0 ),
        .Q31(\NLW_signB_reg[18][0]_srl19___gen_double_shift_reg_r_17_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[21].double_shift_reg_pm/signB_reg[18] " *) 
  (* srl_name = "\gen_double_shift_reg[21].double_shift_reg_pm/signB_reg[18][10]_srl19___gen_double_shift_reg_r_17 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[18][10]_srl19___gen_double_shift_reg_r_17 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[21] [10]),
        .Q(\signB_reg[18][10]_srl19___gen_double_shift_reg_r_17_n_0 ),
        .Q31(\NLW_signB_reg[18][10]_srl19___gen_double_shift_reg_r_17_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[21].double_shift_reg_pm/signB_reg[18] " *) 
  (* srl_name = "\gen_double_shift_reg[21].double_shift_reg_pm/signB_reg[18][11]_srl19___gen_double_shift_reg_r_17 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[18][11]_srl19___gen_double_shift_reg_r_17 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[21] [11]),
        .Q(\signB_reg[18][11]_srl19___gen_double_shift_reg_r_17_n_0 ),
        .Q31(\NLW_signB_reg[18][11]_srl19___gen_double_shift_reg_r_17_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[21].double_shift_reg_pm/signB_reg[18] " *) 
  (* srl_name = "\gen_double_shift_reg[21].double_shift_reg_pm/signB_reg[18][1]_srl19___gen_double_shift_reg_r_17 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[18][1]_srl19___gen_double_shift_reg_r_17 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[21] [1]),
        .Q(\signB_reg[18][1]_srl19___gen_double_shift_reg_r_17_n_0 ),
        .Q31(\NLW_signB_reg[18][1]_srl19___gen_double_shift_reg_r_17_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[21].double_shift_reg_pm/signB_reg[18] " *) 
  (* srl_name = "\gen_double_shift_reg[21].double_shift_reg_pm/signB_reg[18][2]_srl19___gen_double_shift_reg_r_17 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[18][2]_srl19___gen_double_shift_reg_r_17 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[21] [2]),
        .Q(\signB_reg[18][2]_srl19___gen_double_shift_reg_r_17_n_0 ),
        .Q31(\NLW_signB_reg[18][2]_srl19___gen_double_shift_reg_r_17_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[21].double_shift_reg_pm/signB_reg[18] " *) 
  (* srl_name = "\gen_double_shift_reg[21].double_shift_reg_pm/signB_reg[18][3]_srl19___gen_double_shift_reg_r_17 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[18][3]_srl19___gen_double_shift_reg_r_17 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[21] [3]),
        .Q(\signB_reg[18][3]_srl19___gen_double_shift_reg_r_17_n_0 ),
        .Q31(\NLW_signB_reg[18][3]_srl19___gen_double_shift_reg_r_17_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[21].double_shift_reg_pm/signB_reg[18] " *) 
  (* srl_name = "\gen_double_shift_reg[21].double_shift_reg_pm/signB_reg[18][4]_srl19___gen_double_shift_reg_r_17 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[18][4]_srl19___gen_double_shift_reg_r_17 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[21] [4]),
        .Q(\signB_reg[18][4]_srl19___gen_double_shift_reg_r_17_n_0 ),
        .Q31(\NLW_signB_reg[18][4]_srl19___gen_double_shift_reg_r_17_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[21].double_shift_reg_pm/signB_reg[18] " *) 
  (* srl_name = "\gen_double_shift_reg[21].double_shift_reg_pm/signB_reg[18][5]_srl19___gen_double_shift_reg_r_17 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[18][5]_srl19___gen_double_shift_reg_r_17 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[21] [5]),
        .Q(\signB_reg[18][5]_srl19___gen_double_shift_reg_r_17_n_0 ),
        .Q31(\NLW_signB_reg[18][5]_srl19___gen_double_shift_reg_r_17_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[21].double_shift_reg_pm/signB_reg[18] " *) 
  (* srl_name = "\gen_double_shift_reg[21].double_shift_reg_pm/signB_reg[18][6]_srl19___gen_double_shift_reg_r_17 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[18][6]_srl19___gen_double_shift_reg_r_17 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[21] [6]),
        .Q(\signB_reg[18][6]_srl19___gen_double_shift_reg_r_17_n_0 ),
        .Q31(\NLW_signB_reg[18][6]_srl19___gen_double_shift_reg_r_17_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[21].double_shift_reg_pm/signB_reg[18] " *) 
  (* srl_name = "\gen_double_shift_reg[21].double_shift_reg_pm/signB_reg[18][7]_srl19___gen_double_shift_reg_r_17 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[18][7]_srl19___gen_double_shift_reg_r_17 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[21] [7]),
        .Q(\signB_reg[18][7]_srl19___gen_double_shift_reg_r_17_n_0 ),
        .Q31(\NLW_signB_reg[18][7]_srl19___gen_double_shift_reg_r_17_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[21].double_shift_reg_pm/signB_reg[18] " *) 
  (* srl_name = "\gen_double_shift_reg[21].double_shift_reg_pm/signB_reg[18][8]_srl19___gen_double_shift_reg_r_17 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[18][8]_srl19___gen_double_shift_reg_r_17 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[21] [8]),
        .Q(\signB_reg[18][8]_srl19___gen_double_shift_reg_r_17_n_0 ),
        .Q31(\NLW_signB_reg[18][8]_srl19___gen_double_shift_reg_r_17_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[21].double_shift_reg_pm/signB_reg[18] " *) 
  (* srl_name = "\gen_double_shift_reg[21].double_shift_reg_pm/signB_reg[18][9]_srl19___gen_double_shift_reg_r_17 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[18][9]_srl19___gen_double_shift_reg_r_17 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[21] [9]),
        .Q(\signB_reg[18][9]_srl19___gen_double_shift_reg_r_17_n_0 ),
        .Q31(\NLW_signB_reg[18][9]_srl19___gen_double_shift_reg_r_17_Q31_UNCONNECTED ));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[19][0]_gen_double_shift_reg_r_18 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[18][0]_srl19___gen_double_shift_reg_r_17_n_0 ),
        .Q(\signB_reg[19][0]_gen_double_shift_reg_r_18_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[19][10]_gen_double_shift_reg_r_18 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[18][10]_srl19___gen_double_shift_reg_r_17_n_0 ),
        .Q(\signB_reg[19][10]_gen_double_shift_reg_r_18_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[19][11]_gen_double_shift_reg_r_18 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[18][11]_srl19___gen_double_shift_reg_r_17_n_0 ),
        .Q(\signB_reg[19][11]_gen_double_shift_reg_r_18_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[19][1]_gen_double_shift_reg_r_18 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[18][1]_srl19___gen_double_shift_reg_r_17_n_0 ),
        .Q(\signB_reg[19][1]_gen_double_shift_reg_r_18_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[19][2]_gen_double_shift_reg_r_18 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[18][2]_srl19___gen_double_shift_reg_r_17_n_0 ),
        .Q(\signB_reg[19][2]_gen_double_shift_reg_r_18_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[19][3]_gen_double_shift_reg_r_18 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[18][3]_srl19___gen_double_shift_reg_r_17_n_0 ),
        .Q(\signB_reg[19][3]_gen_double_shift_reg_r_18_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[19][4]_gen_double_shift_reg_r_18 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[18][4]_srl19___gen_double_shift_reg_r_17_n_0 ),
        .Q(\signB_reg[19][4]_gen_double_shift_reg_r_18_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[19][5]_gen_double_shift_reg_r_18 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[18][5]_srl19___gen_double_shift_reg_r_17_n_0 ),
        .Q(\signB_reg[19][5]_gen_double_shift_reg_r_18_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[19][6]_gen_double_shift_reg_r_18 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[18][6]_srl19___gen_double_shift_reg_r_17_n_0 ),
        .Q(\signB_reg[19][6]_gen_double_shift_reg_r_18_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[19][7]_gen_double_shift_reg_r_18 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[18][7]_srl19___gen_double_shift_reg_r_17_n_0 ),
        .Q(\signB_reg[19][7]_gen_double_shift_reg_r_18_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[19][8]_gen_double_shift_reg_r_18 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[18][8]_srl19___gen_double_shift_reg_r_17_n_0 ),
        .Q(\signB_reg[19][8]_gen_double_shift_reg_r_18_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[19][9]_gen_double_shift_reg_r_18 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[18][9]_srl19___gen_double_shift_reg_r_17_n_0 ),
        .Q(\signB_reg[19][9]_gen_double_shift_reg_r_18_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[20][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__358_n_0),
        .Q(\out_SV_pipe[21] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[20][10] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__348_n_0),
        .Q(\out_SV_pipe[21] [10]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[20][11] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__347_n_0),
        .Q(\out_SV_pipe[21] [11]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[20][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__357_n_0),
        .Q(\out_SV_pipe[21] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[20][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__356_n_0),
        .Q(\out_SV_pipe[21] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[20][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__355_n_0),
        .Q(\out_SV_pipe[21] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[20][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__354_n_0),
        .Q(\out_SV_pipe[21] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[20][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__353_n_0),
        .Q(\out_SV_pipe[21] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[20][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__352_n_0),
        .Q(\out_SV_pipe[21] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[20][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__351_n_0),
        .Q(\out_SV_pipe[21] [7]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[20][8] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__350_n_0),
        .Q(\out_SV_pipe[21] [8]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[20][9] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__349_n_0),
        .Q(\out_SV_pipe[21] [9]),
        .R(rstn));
endmodule

(* ORIG_REF_NAME = "double_shift_reg" *) 
module double_shift_reg__parameterized41
   (\out_Attr_pipe[22] ,
    \out_SV_pipe[22] ,
    enable_transfer,
    \in_Attr_pipe[22] ,
    clk,
    rstn,
    \in_SV_pipe[22] ,
    \signA_reg[21][7]_0 );
  output [7:0]\out_Attr_pipe[22] ;
  output [11:0]\out_SV_pipe[22] ;
  input enable_transfer;
  input [7:0]\in_Attr_pipe[22] ;
  input clk;
  input rstn;
  input [11:0]\in_SV_pipe[22] ;
  input \signA_reg[21][7]_0 ;

  wire clk;
  wire enable_transfer;
  wire gen_double_shift_reg_gate__359_n_0;
  wire gen_double_shift_reg_gate__360_n_0;
  wire gen_double_shift_reg_gate__361_n_0;
  wire gen_double_shift_reg_gate__362_n_0;
  wire gen_double_shift_reg_gate__363_n_0;
  wire gen_double_shift_reg_gate__364_n_0;
  wire gen_double_shift_reg_gate__365_n_0;
  wire gen_double_shift_reg_gate__366_n_0;
  wire gen_double_shift_reg_gate__367_n_0;
  wire gen_double_shift_reg_gate__368_n_0;
  wire gen_double_shift_reg_gate__369_n_0;
  wire gen_double_shift_reg_gate__370_n_0;
  wire gen_double_shift_reg_gate__371_n_0;
  wire gen_double_shift_reg_gate__372_n_0;
  wire gen_double_shift_reg_gate__373_n_0;
  wire gen_double_shift_reg_gate__374_n_0;
  wire gen_double_shift_reg_gate__375_n_0;
  wire gen_double_shift_reg_gate__376_n_0;
  wire gen_double_shift_reg_gate__377_n_0;
  wire gen_double_shift_reg_gate__378_n_0;
  wire [7:0]\in_Attr_pipe[22] ;
  wire [11:0]\in_SV_pipe[22] ;
  wire [7:0]\out_Attr_pipe[22] ;
  wire [11:0]\out_SV_pipe[22] ;
  wire rstn;
  wire \signA_reg[19][0]_srl20___gen_double_shift_reg_r_18_n_0 ;
  wire \signA_reg[19][1]_srl20___gen_double_shift_reg_r_18_n_0 ;
  wire \signA_reg[19][2]_srl20___gen_double_shift_reg_r_18_n_0 ;
  wire \signA_reg[19][3]_srl20___gen_double_shift_reg_r_18_n_0 ;
  wire \signA_reg[19][4]_srl20___gen_double_shift_reg_r_18_n_0 ;
  wire \signA_reg[19][5]_srl20___gen_double_shift_reg_r_18_n_0 ;
  wire \signA_reg[19][6]_srl20___gen_double_shift_reg_r_18_n_0 ;
  wire \signA_reg[19][7]_srl20___gen_double_shift_reg_r_18_n_0 ;
  wire \signA_reg[20][0]_gen_double_shift_reg_r_19_n_0 ;
  wire \signA_reg[20][1]_gen_double_shift_reg_r_19_n_0 ;
  wire \signA_reg[20][2]_gen_double_shift_reg_r_19_n_0 ;
  wire \signA_reg[20][3]_gen_double_shift_reg_r_19_n_0 ;
  wire \signA_reg[20][4]_gen_double_shift_reg_r_19_n_0 ;
  wire \signA_reg[20][5]_gen_double_shift_reg_r_19_n_0 ;
  wire \signA_reg[20][6]_gen_double_shift_reg_r_19_n_0 ;
  wire \signA_reg[20][7]_gen_double_shift_reg_r_19_n_0 ;
  wire \signA_reg[21][7]_0 ;
  wire \signB_reg[19][0]_srl20___gen_double_shift_reg_r_18_n_0 ;
  wire \signB_reg[19][10]_srl20___gen_double_shift_reg_r_18_n_0 ;
  wire \signB_reg[19][11]_srl20___gen_double_shift_reg_r_18_n_0 ;
  wire \signB_reg[19][1]_srl20___gen_double_shift_reg_r_18_n_0 ;
  wire \signB_reg[19][2]_srl20___gen_double_shift_reg_r_18_n_0 ;
  wire \signB_reg[19][3]_srl20___gen_double_shift_reg_r_18_n_0 ;
  wire \signB_reg[19][4]_srl20___gen_double_shift_reg_r_18_n_0 ;
  wire \signB_reg[19][5]_srl20___gen_double_shift_reg_r_18_n_0 ;
  wire \signB_reg[19][6]_srl20___gen_double_shift_reg_r_18_n_0 ;
  wire \signB_reg[19][7]_srl20___gen_double_shift_reg_r_18_n_0 ;
  wire \signB_reg[19][8]_srl20___gen_double_shift_reg_r_18_n_0 ;
  wire \signB_reg[19][9]_srl20___gen_double_shift_reg_r_18_n_0 ;
  wire \signB_reg[20][0]_gen_double_shift_reg_r_19_n_0 ;
  wire \signB_reg[20][10]_gen_double_shift_reg_r_19_n_0 ;
  wire \signB_reg[20][11]_gen_double_shift_reg_r_19_n_0 ;
  wire \signB_reg[20][1]_gen_double_shift_reg_r_19_n_0 ;
  wire \signB_reg[20][2]_gen_double_shift_reg_r_19_n_0 ;
  wire \signB_reg[20][3]_gen_double_shift_reg_r_19_n_0 ;
  wire \signB_reg[20][4]_gen_double_shift_reg_r_19_n_0 ;
  wire \signB_reg[20][5]_gen_double_shift_reg_r_19_n_0 ;
  wire \signB_reg[20][6]_gen_double_shift_reg_r_19_n_0 ;
  wire \signB_reg[20][7]_gen_double_shift_reg_r_19_n_0 ;
  wire \signB_reg[20][8]_gen_double_shift_reg_r_19_n_0 ;
  wire \signB_reg[20][9]_gen_double_shift_reg_r_19_n_0 ;
  wire \NLW_signA_reg[19][0]_srl20___gen_double_shift_reg_r_18_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[19][1]_srl20___gen_double_shift_reg_r_18_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[19][2]_srl20___gen_double_shift_reg_r_18_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[19][3]_srl20___gen_double_shift_reg_r_18_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[19][4]_srl20___gen_double_shift_reg_r_18_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[19][5]_srl20___gen_double_shift_reg_r_18_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[19][6]_srl20___gen_double_shift_reg_r_18_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[19][7]_srl20___gen_double_shift_reg_r_18_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[19][0]_srl20___gen_double_shift_reg_r_18_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[19][10]_srl20___gen_double_shift_reg_r_18_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[19][11]_srl20___gen_double_shift_reg_r_18_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[19][1]_srl20___gen_double_shift_reg_r_18_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[19][2]_srl20___gen_double_shift_reg_r_18_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[19][3]_srl20___gen_double_shift_reg_r_18_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[19][4]_srl20___gen_double_shift_reg_r_18_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[19][5]_srl20___gen_double_shift_reg_r_18_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[19][6]_srl20___gen_double_shift_reg_r_18_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[19][7]_srl20___gen_double_shift_reg_r_18_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[19][8]_srl20___gen_double_shift_reg_r_18_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[19][9]_srl20___gen_double_shift_reg_r_18_Q31_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__359
       (.I0(\signA_reg[20][7]_gen_double_shift_reg_r_19_n_0 ),
        .I1(\signA_reg[21][7]_0 ),
        .O(gen_double_shift_reg_gate__359_n_0));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__360
       (.I0(\signA_reg[20][6]_gen_double_shift_reg_r_19_n_0 ),
        .I1(\signA_reg[21][7]_0 ),
        .O(gen_double_shift_reg_gate__360_n_0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__361
       (.I0(\signA_reg[20][5]_gen_double_shift_reg_r_19_n_0 ),
        .I1(\signA_reg[21][7]_0 ),
        .O(gen_double_shift_reg_gate__361_n_0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__362
       (.I0(\signA_reg[20][4]_gen_double_shift_reg_r_19_n_0 ),
        .I1(\signA_reg[21][7]_0 ),
        .O(gen_double_shift_reg_gate__362_n_0));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__363
       (.I0(\signA_reg[20][3]_gen_double_shift_reg_r_19_n_0 ),
        .I1(\signA_reg[21][7]_0 ),
        .O(gen_double_shift_reg_gate__363_n_0));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__364
       (.I0(\signA_reg[20][2]_gen_double_shift_reg_r_19_n_0 ),
        .I1(\signA_reg[21][7]_0 ),
        .O(gen_double_shift_reg_gate__364_n_0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__365
       (.I0(\signA_reg[20][1]_gen_double_shift_reg_r_19_n_0 ),
        .I1(\signA_reg[21][7]_0 ),
        .O(gen_double_shift_reg_gate__365_n_0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__366
       (.I0(\signA_reg[20][0]_gen_double_shift_reg_r_19_n_0 ),
        .I1(\signA_reg[21][7]_0 ),
        .O(gen_double_shift_reg_gate__366_n_0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__367
       (.I0(\signB_reg[20][11]_gen_double_shift_reg_r_19_n_0 ),
        .I1(\signA_reg[21][7]_0 ),
        .O(gen_double_shift_reg_gate__367_n_0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__368
       (.I0(\signB_reg[20][10]_gen_double_shift_reg_r_19_n_0 ),
        .I1(\signA_reg[21][7]_0 ),
        .O(gen_double_shift_reg_gate__368_n_0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__369
       (.I0(\signB_reg[20][9]_gen_double_shift_reg_r_19_n_0 ),
        .I1(\signA_reg[21][7]_0 ),
        .O(gen_double_shift_reg_gate__369_n_0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__370
       (.I0(\signB_reg[20][8]_gen_double_shift_reg_r_19_n_0 ),
        .I1(\signA_reg[21][7]_0 ),
        .O(gen_double_shift_reg_gate__370_n_0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__371
       (.I0(\signB_reg[20][7]_gen_double_shift_reg_r_19_n_0 ),
        .I1(\signA_reg[21][7]_0 ),
        .O(gen_double_shift_reg_gate__371_n_0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__372
       (.I0(\signB_reg[20][6]_gen_double_shift_reg_r_19_n_0 ),
        .I1(\signA_reg[21][7]_0 ),
        .O(gen_double_shift_reg_gate__372_n_0));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__373
       (.I0(\signB_reg[20][5]_gen_double_shift_reg_r_19_n_0 ),
        .I1(\signA_reg[21][7]_0 ),
        .O(gen_double_shift_reg_gate__373_n_0));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__374
       (.I0(\signB_reg[20][4]_gen_double_shift_reg_r_19_n_0 ),
        .I1(\signA_reg[21][7]_0 ),
        .O(gen_double_shift_reg_gate__374_n_0));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__375
       (.I0(\signB_reg[20][3]_gen_double_shift_reg_r_19_n_0 ),
        .I1(\signA_reg[21][7]_0 ),
        .O(gen_double_shift_reg_gate__375_n_0));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__376
       (.I0(\signB_reg[20][2]_gen_double_shift_reg_r_19_n_0 ),
        .I1(\signA_reg[21][7]_0 ),
        .O(gen_double_shift_reg_gate__376_n_0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__377
       (.I0(\signB_reg[20][1]_gen_double_shift_reg_r_19_n_0 ),
        .I1(\signA_reg[21][7]_0 ),
        .O(gen_double_shift_reg_gate__377_n_0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__378
       (.I0(\signB_reg[20][0]_gen_double_shift_reg_r_19_n_0 ),
        .I1(\signA_reg[21][7]_0 ),
        .O(gen_double_shift_reg_gate__378_n_0));
  (* srl_bus_name = "\gen_double_shift_reg[22].double_shift_reg_pm/signA_reg[19] " *) 
  (* srl_name = "\gen_double_shift_reg[22].double_shift_reg_pm/signA_reg[19][0]_srl20___gen_double_shift_reg_r_18 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[19][0]_srl20___gen_double_shift_reg_r_18 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[22] [0]),
        .Q(\signA_reg[19][0]_srl20___gen_double_shift_reg_r_18_n_0 ),
        .Q31(\NLW_signA_reg[19][0]_srl20___gen_double_shift_reg_r_18_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[22].double_shift_reg_pm/signA_reg[19] " *) 
  (* srl_name = "\gen_double_shift_reg[22].double_shift_reg_pm/signA_reg[19][1]_srl20___gen_double_shift_reg_r_18 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[19][1]_srl20___gen_double_shift_reg_r_18 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[22] [1]),
        .Q(\signA_reg[19][1]_srl20___gen_double_shift_reg_r_18_n_0 ),
        .Q31(\NLW_signA_reg[19][1]_srl20___gen_double_shift_reg_r_18_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[22].double_shift_reg_pm/signA_reg[19] " *) 
  (* srl_name = "\gen_double_shift_reg[22].double_shift_reg_pm/signA_reg[19][2]_srl20___gen_double_shift_reg_r_18 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[19][2]_srl20___gen_double_shift_reg_r_18 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[22] [2]),
        .Q(\signA_reg[19][2]_srl20___gen_double_shift_reg_r_18_n_0 ),
        .Q31(\NLW_signA_reg[19][2]_srl20___gen_double_shift_reg_r_18_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[22].double_shift_reg_pm/signA_reg[19] " *) 
  (* srl_name = "\gen_double_shift_reg[22].double_shift_reg_pm/signA_reg[19][3]_srl20___gen_double_shift_reg_r_18 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[19][3]_srl20___gen_double_shift_reg_r_18 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[22] [3]),
        .Q(\signA_reg[19][3]_srl20___gen_double_shift_reg_r_18_n_0 ),
        .Q31(\NLW_signA_reg[19][3]_srl20___gen_double_shift_reg_r_18_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[22].double_shift_reg_pm/signA_reg[19] " *) 
  (* srl_name = "\gen_double_shift_reg[22].double_shift_reg_pm/signA_reg[19][4]_srl20___gen_double_shift_reg_r_18 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[19][4]_srl20___gen_double_shift_reg_r_18 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[22] [4]),
        .Q(\signA_reg[19][4]_srl20___gen_double_shift_reg_r_18_n_0 ),
        .Q31(\NLW_signA_reg[19][4]_srl20___gen_double_shift_reg_r_18_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[22].double_shift_reg_pm/signA_reg[19] " *) 
  (* srl_name = "\gen_double_shift_reg[22].double_shift_reg_pm/signA_reg[19][5]_srl20___gen_double_shift_reg_r_18 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[19][5]_srl20___gen_double_shift_reg_r_18 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[22] [5]),
        .Q(\signA_reg[19][5]_srl20___gen_double_shift_reg_r_18_n_0 ),
        .Q31(\NLW_signA_reg[19][5]_srl20___gen_double_shift_reg_r_18_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[22].double_shift_reg_pm/signA_reg[19] " *) 
  (* srl_name = "\gen_double_shift_reg[22].double_shift_reg_pm/signA_reg[19][6]_srl20___gen_double_shift_reg_r_18 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[19][6]_srl20___gen_double_shift_reg_r_18 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[22] [6]),
        .Q(\signA_reg[19][6]_srl20___gen_double_shift_reg_r_18_n_0 ),
        .Q31(\NLW_signA_reg[19][6]_srl20___gen_double_shift_reg_r_18_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[22].double_shift_reg_pm/signA_reg[19] " *) 
  (* srl_name = "\gen_double_shift_reg[22].double_shift_reg_pm/signA_reg[19][7]_srl20___gen_double_shift_reg_r_18 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[19][7]_srl20___gen_double_shift_reg_r_18 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[22] [7]),
        .Q(\signA_reg[19][7]_srl20___gen_double_shift_reg_r_18_n_0 ),
        .Q31(\NLW_signA_reg[19][7]_srl20___gen_double_shift_reg_r_18_Q31_UNCONNECTED ));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[20][0]_gen_double_shift_reg_r_19 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[19][0]_srl20___gen_double_shift_reg_r_18_n_0 ),
        .Q(\signA_reg[20][0]_gen_double_shift_reg_r_19_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[20][1]_gen_double_shift_reg_r_19 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[19][1]_srl20___gen_double_shift_reg_r_18_n_0 ),
        .Q(\signA_reg[20][1]_gen_double_shift_reg_r_19_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[20][2]_gen_double_shift_reg_r_19 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[19][2]_srl20___gen_double_shift_reg_r_18_n_0 ),
        .Q(\signA_reg[20][2]_gen_double_shift_reg_r_19_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[20][3]_gen_double_shift_reg_r_19 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[19][3]_srl20___gen_double_shift_reg_r_18_n_0 ),
        .Q(\signA_reg[20][3]_gen_double_shift_reg_r_19_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[20][4]_gen_double_shift_reg_r_19 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[19][4]_srl20___gen_double_shift_reg_r_18_n_0 ),
        .Q(\signA_reg[20][4]_gen_double_shift_reg_r_19_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[20][5]_gen_double_shift_reg_r_19 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[19][5]_srl20___gen_double_shift_reg_r_18_n_0 ),
        .Q(\signA_reg[20][5]_gen_double_shift_reg_r_19_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[20][6]_gen_double_shift_reg_r_19 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[19][6]_srl20___gen_double_shift_reg_r_18_n_0 ),
        .Q(\signA_reg[20][6]_gen_double_shift_reg_r_19_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[20][7]_gen_double_shift_reg_r_19 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[19][7]_srl20___gen_double_shift_reg_r_18_n_0 ),
        .Q(\signA_reg[20][7]_gen_double_shift_reg_r_19_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[21][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__366_n_0),
        .Q(\out_Attr_pipe[22] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[21][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__365_n_0),
        .Q(\out_Attr_pipe[22] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[21][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__364_n_0),
        .Q(\out_Attr_pipe[22] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[21][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__363_n_0),
        .Q(\out_Attr_pipe[22] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[21][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__362_n_0),
        .Q(\out_Attr_pipe[22] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[21][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__361_n_0),
        .Q(\out_Attr_pipe[22] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[21][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__360_n_0),
        .Q(\out_Attr_pipe[22] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[21][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__359_n_0),
        .Q(\out_Attr_pipe[22] [7]),
        .R(rstn));
  (* srl_bus_name = "\gen_double_shift_reg[22].double_shift_reg_pm/signB_reg[19] " *) 
  (* srl_name = "\gen_double_shift_reg[22].double_shift_reg_pm/signB_reg[19][0]_srl20___gen_double_shift_reg_r_18 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[19][0]_srl20___gen_double_shift_reg_r_18 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[22] [0]),
        .Q(\signB_reg[19][0]_srl20___gen_double_shift_reg_r_18_n_0 ),
        .Q31(\NLW_signB_reg[19][0]_srl20___gen_double_shift_reg_r_18_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[22].double_shift_reg_pm/signB_reg[19] " *) 
  (* srl_name = "\gen_double_shift_reg[22].double_shift_reg_pm/signB_reg[19][10]_srl20___gen_double_shift_reg_r_18 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[19][10]_srl20___gen_double_shift_reg_r_18 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[22] [10]),
        .Q(\signB_reg[19][10]_srl20___gen_double_shift_reg_r_18_n_0 ),
        .Q31(\NLW_signB_reg[19][10]_srl20___gen_double_shift_reg_r_18_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[22].double_shift_reg_pm/signB_reg[19] " *) 
  (* srl_name = "\gen_double_shift_reg[22].double_shift_reg_pm/signB_reg[19][11]_srl20___gen_double_shift_reg_r_18 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[19][11]_srl20___gen_double_shift_reg_r_18 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[22] [11]),
        .Q(\signB_reg[19][11]_srl20___gen_double_shift_reg_r_18_n_0 ),
        .Q31(\NLW_signB_reg[19][11]_srl20___gen_double_shift_reg_r_18_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[22].double_shift_reg_pm/signB_reg[19] " *) 
  (* srl_name = "\gen_double_shift_reg[22].double_shift_reg_pm/signB_reg[19][1]_srl20___gen_double_shift_reg_r_18 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[19][1]_srl20___gen_double_shift_reg_r_18 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[22] [1]),
        .Q(\signB_reg[19][1]_srl20___gen_double_shift_reg_r_18_n_0 ),
        .Q31(\NLW_signB_reg[19][1]_srl20___gen_double_shift_reg_r_18_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[22].double_shift_reg_pm/signB_reg[19] " *) 
  (* srl_name = "\gen_double_shift_reg[22].double_shift_reg_pm/signB_reg[19][2]_srl20___gen_double_shift_reg_r_18 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[19][2]_srl20___gen_double_shift_reg_r_18 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[22] [2]),
        .Q(\signB_reg[19][2]_srl20___gen_double_shift_reg_r_18_n_0 ),
        .Q31(\NLW_signB_reg[19][2]_srl20___gen_double_shift_reg_r_18_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[22].double_shift_reg_pm/signB_reg[19] " *) 
  (* srl_name = "\gen_double_shift_reg[22].double_shift_reg_pm/signB_reg[19][3]_srl20___gen_double_shift_reg_r_18 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[19][3]_srl20___gen_double_shift_reg_r_18 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[22] [3]),
        .Q(\signB_reg[19][3]_srl20___gen_double_shift_reg_r_18_n_0 ),
        .Q31(\NLW_signB_reg[19][3]_srl20___gen_double_shift_reg_r_18_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[22].double_shift_reg_pm/signB_reg[19] " *) 
  (* srl_name = "\gen_double_shift_reg[22].double_shift_reg_pm/signB_reg[19][4]_srl20___gen_double_shift_reg_r_18 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[19][4]_srl20___gen_double_shift_reg_r_18 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[22] [4]),
        .Q(\signB_reg[19][4]_srl20___gen_double_shift_reg_r_18_n_0 ),
        .Q31(\NLW_signB_reg[19][4]_srl20___gen_double_shift_reg_r_18_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[22].double_shift_reg_pm/signB_reg[19] " *) 
  (* srl_name = "\gen_double_shift_reg[22].double_shift_reg_pm/signB_reg[19][5]_srl20___gen_double_shift_reg_r_18 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[19][5]_srl20___gen_double_shift_reg_r_18 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[22] [5]),
        .Q(\signB_reg[19][5]_srl20___gen_double_shift_reg_r_18_n_0 ),
        .Q31(\NLW_signB_reg[19][5]_srl20___gen_double_shift_reg_r_18_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[22].double_shift_reg_pm/signB_reg[19] " *) 
  (* srl_name = "\gen_double_shift_reg[22].double_shift_reg_pm/signB_reg[19][6]_srl20___gen_double_shift_reg_r_18 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[19][6]_srl20___gen_double_shift_reg_r_18 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[22] [6]),
        .Q(\signB_reg[19][6]_srl20___gen_double_shift_reg_r_18_n_0 ),
        .Q31(\NLW_signB_reg[19][6]_srl20___gen_double_shift_reg_r_18_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[22].double_shift_reg_pm/signB_reg[19] " *) 
  (* srl_name = "\gen_double_shift_reg[22].double_shift_reg_pm/signB_reg[19][7]_srl20___gen_double_shift_reg_r_18 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[19][7]_srl20___gen_double_shift_reg_r_18 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[22] [7]),
        .Q(\signB_reg[19][7]_srl20___gen_double_shift_reg_r_18_n_0 ),
        .Q31(\NLW_signB_reg[19][7]_srl20___gen_double_shift_reg_r_18_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[22].double_shift_reg_pm/signB_reg[19] " *) 
  (* srl_name = "\gen_double_shift_reg[22].double_shift_reg_pm/signB_reg[19][8]_srl20___gen_double_shift_reg_r_18 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[19][8]_srl20___gen_double_shift_reg_r_18 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[22] [8]),
        .Q(\signB_reg[19][8]_srl20___gen_double_shift_reg_r_18_n_0 ),
        .Q31(\NLW_signB_reg[19][8]_srl20___gen_double_shift_reg_r_18_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[22].double_shift_reg_pm/signB_reg[19] " *) 
  (* srl_name = "\gen_double_shift_reg[22].double_shift_reg_pm/signB_reg[19][9]_srl20___gen_double_shift_reg_r_18 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[19][9]_srl20___gen_double_shift_reg_r_18 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[22] [9]),
        .Q(\signB_reg[19][9]_srl20___gen_double_shift_reg_r_18_n_0 ),
        .Q31(\NLW_signB_reg[19][9]_srl20___gen_double_shift_reg_r_18_Q31_UNCONNECTED ));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[20][0]_gen_double_shift_reg_r_19 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[19][0]_srl20___gen_double_shift_reg_r_18_n_0 ),
        .Q(\signB_reg[20][0]_gen_double_shift_reg_r_19_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[20][10]_gen_double_shift_reg_r_19 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[19][10]_srl20___gen_double_shift_reg_r_18_n_0 ),
        .Q(\signB_reg[20][10]_gen_double_shift_reg_r_19_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[20][11]_gen_double_shift_reg_r_19 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[19][11]_srl20___gen_double_shift_reg_r_18_n_0 ),
        .Q(\signB_reg[20][11]_gen_double_shift_reg_r_19_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[20][1]_gen_double_shift_reg_r_19 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[19][1]_srl20___gen_double_shift_reg_r_18_n_0 ),
        .Q(\signB_reg[20][1]_gen_double_shift_reg_r_19_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[20][2]_gen_double_shift_reg_r_19 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[19][2]_srl20___gen_double_shift_reg_r_18_n_0 ),
        .Q(\signB_reg[20][2]_gen_double_shift_reg_r_19_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[20][3]_gen_double_shift_reg_r_19 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[19][3]_srl20___gen_double_shift_reg_r_18_n_0 ),
        .Q(\signB_reg[20][3]_gen_double_shift_reg_r_19_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[20][4]_gen_double_shift_reg_r_19 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[19][4]_srl20___gen_double_shift_reg_r_18_n_0 ),
        .Q(\signB_reg[20][4]_gen_double_shift_reg_r_19_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[20][5]_gen_double_shift_reg_r_19 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[19][5]_srl20___gen_double_shift_reg_r_18_n_0 ),
        .Q(\signB_reg[20][5]_gen_double_shift_reg_r_19_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[20][6]_gen_double_shift_reg_r_19 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[19][6]_srl20___gen_double_shift_reg_r_18_n_0 ),
        .Q(\signB_reg[20][6]_gen_double_shift_reg_r_19_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[20][7]_gen_double_shift_reg_r_19 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[19][7]_srl20___gen_double_shift_reg_r_18_n_0 ),
        .Q(\signB_reg[20][7]_gen_double_shift_reg_r_19_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[20][8]_gen_double_shift_reg_r_19 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[19][8]_srl20___gen_double_shift_reg_r_18_n_0 ),
        .Q(\signB_reg[20][8]_gen_double_shift_reg_r_19_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[20][9]_gen_double_shift_reg_r_19 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[19][9]_srl20___gen_double_shift_reg_r_18_n_0 ),
        .Q(\signB_reg[20][9]_gen_double_shift_reg_r_19_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[21][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__378_n_0),
        .Q(\out_SV_pipe[22] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[21][10] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__368_n_0),
        .Q(\out_SV_pipe[22] [10]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[21][11] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__367_n_0),
        .Q(\out_SV_pipe[22] [11]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[21][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__377_n_0),
        .Q(\out_SV_pipe[22] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[21][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__376_n_0),
        .Q(\out_SV_pipe[22] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[21][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__375_n_0),
        .Q(\out_SV_pipe[22] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[21][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__374_n_0),
        .Q(\out_SV_pipe[22] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[21][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__373_n_0),
        .Q(\out_SV_pipe[22] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[21][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__372_n_0),
        .Q(\out_SV_pipe[22] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[21][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__371_n_0),
        .Q(\out_SV_pipe[22] [7]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[21][8] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__370_n_0),
        .Q(\out_SV_pipe[22] [8]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[21][9] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__369_n_0),
        .Q(\out_SV_pipe[22] [9]),
        .R(rstn));
endmodule

(* ORIG_REF_NAME = "double_shift_reg" *) 
module double_shift_reg__parameterized43
   (\out_Attr_pipe[23] ,
    \out_SV_pipe[23] ,
    enable_transfer,
    \in_Attr_pipe[23] ,
    clk,
    rstn,
    \in_SV_pipe[23] ,
    \signA_reg[22][7]_0 );
  output [7:0]\out_Attr_pipe[23] ;
  output [11:0]\out_SV_pipe[23] ;
  input enable_transfer;
  input [7:0]\in_Attr_pipe[23] ;
  input clk;
  input rstn;
  input [11:0]\in_SV_pipe[23] ;
  input \signA_reg[22][7]_0 ;

  wire clk;
  wire enable_transfer;
  wire gen_double_shift_reg_gate__379_n_0;
  wire gen_double_shift_reg_gate__380_n_0;
  wire gen_double_shift_reg_gate__381_n_0;
  wire gen_double_shift_reg_gate__382_n_0;
  wire gen_double_shift_reg_gate__383_n_0;
  wire gen_double_shift_reg_gate__384_n_0;
  wire gen_double_shift_reg_gate__385_n_0;
  wire gen_double_shift_reg_gate__386_n_0;
  wire gen_double_shift_reg_gate__387_n_0;
  wire gen_double_shift_reg_gate__388_n_0;
  wire gen_double_shift_reg_gate__389_n_0;
  wire gen_double_shift_reg_gate__390_n_0;
  wire gen_double_shift_reg_gate__391_n_0;
  wire gen_double_shift_reg_gate__392_n_0;
  wire gen_double_shift_reg_gate__393_n_0;
  wire gen_double_shift_reg_gate__394_n_0;
  wire gen_double_shift_reg_gate__395_n_0;
  wire gen_double_shift_reg_gate__396_n_0;
  wire gen_double_shift_reg_gate__397_n_0;
  wire gen_double_shift_reg_gate__398_n_0;
  wire [7:0]\in_Attr_pipe[23] ;
  wire [11:0]\in_SV_pipe[23] ;
  wire [7:0]\out_Attr_pipe[23] ;
  wire [11:0]\out_SV_pipe[23] ;
  wire rstn;
  wire \signA_reg[20][0]_srl21___gen_double_shift_reg_r_19_n_0 ;
  wire \signA_reg[20][1]_srl21___gen_double_shift_reg_r_19_n_0 ;
  wire \signA_reg[20][2]_srl21___gen_double_shift_reg_r_19_n_0 ;
  wire \signA_reg[20][3]_srl21___gen_double_shift_reg_r_19_n_0 ;
  wire \signA_reg[20][4]_srl21___gen_double_shift_reg_r_19_n_0 ;
  wire \signA_reg[20][5]_srl21___gen_double_shift_reg_r_19_n_0 ;
  wire \signA_reg[20][6]_srl21___gen_double_shift_reg_r_19_n_0 ;
  wire \signA_reg[20][7]_srl21___gen_double_shift_reg_r_19_n_0 ;
  wire \signA_reg[21][0]_gen_double_shift_reg_r_20_n_0 ;
  wire \signA_reg[21][1]_gen_double_shift_reg_r_20_n_0 ;
  wire \signA_reg[21][2]_gen_double_shift_reg_r_20_n_0 ;
  wire \signA_reg[21][3]_gen_double_shift_reg_r_20_n_0 ;
  wire \signA_reg[21][4]_gen_double_shift_reg_r_20_n_0 ;
  wire \signA_reg[21][5]_gen_double_shift_reg_r_20_n_0 ;
  wire \signA_reg[21][6]_gen_double_shift_reg_r_20_n_0 ;
  wire \signA_reg[21][7]_gen_double_shift_reg_r_20_n_0 ;
  wire \signA_reg[22][7]_0 ;
  wire \signB_reg[20][0]_srl21___gen_double_shift_reg_r_19_n_0 ;
  wire \signB_reg[20][10]_srl21___gen_double_shift_reg_r_19_n_0 ;
  wire \signB_reg[20][11]_srl21___gen_double_shift_reg_r_19_n_0 ;
  wire \signB_reg[20][1]_srl21___gen_double_shift_reg_r_19_n_0 ;
  wire \signB_reg[20][2]_srl21___gen_double_shift_reg_r_19_n_0 ;
  wire \signB_reg[20][3]_srl21___gen_double_shift_reg_r_19_n_0 ;
  wire \signB_reg[20][4]_srl21___gen_double_shift_reg_r_19_n_0 ;
  wire \signB_reg[20][5]_srl21___gen_double_shift_reg_r_19_n_0 ;
  wire \signB_reg[20][6]_srl21___gen_double_shift_reg_r_19_n_0 ;
  wire \signB_reg[20][7]_srl21___gen_double_shift_reg_r_19_n_0 ;
  wire \signB_reg[20][8]_srl21___gen_double_shift_reg_r_19_n_0 ;
  wire \signB_reg[20][9]_srl21___gen_double_shift_reg_r_19_n_0 ;
  wire \signB_reg[21][0]_gen_double_shift_reg_r_20_n_0 ;
  wire \signB_reg[21][10]_gen_double_shift_reg_r_20_n_0 ;
  wire \signB_reg[21][11]_gen_double_shift_reg_r_20_n_0 ;
  wire \signB_reg[21][1]_gen_double_shift_reg_r_20_n_0 ;
  wire \signB_reg[21][2]_gen_double_shift_reg_r_20_n_0 ;
  wire \signB_reg[21][3]_gen_double_shift_reg_r_20_n_0 ;
  wire \signB_reg[21][4]_gen_double_shift_reg_r_20_n_0 ;
  wire \signB_reg[21][5]_gen_double_shift_reg_r_20_n_0 ;
  wire \signB_reg[21][6]_gen_double_shift_reg_r_20_n_0 ;
  wire \signB_reg[21][7]_gen_double_shift_reg_r_20_n_0 ;
  wire \signB_reg[21][8]_gen_double_shift_reg_r_20_n_0 ;
  wire \signB_reg[21][9]_gen_double_shift_reg_r_20_n_0 ;
  wire \NLW_signA_reg[20][0]_srl21___gen_double_shift_reg_r_19_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[20][1]_srl21___gen_double_shift_reg_r_19_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[20][2]_srl21___gen_double_shift_reg_r_19_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[20][3]_srl21___gen_double_shift_reg_r_19_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[20][4]_srl21___gen_double_shift_reg_r_19_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[20][5]_srl21___gen_double_shift_reg_r_19_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[20][6]_srl21___gen_double_shift_reg_r_19_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[20][7]_srl21___gen_double_shift_reg_r_19_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[20][0]_srl21___gen_double_shift_reg_r_19_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[20][10]_srl21___gen_double_shift_reg_r_19_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[20][11]_srl21___gen_double_shift_reg_r_19_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[20][1]_srl21___gen_double_shift_reg_r_19_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[20][2]_srl21___gen_double_shift_reg_r_19_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[20][3]_srl21___gen_double_shift_reg_r_19_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[20][4]_srl21___gen_double_shift_reg_r_19_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[20][5]_srl21___gen_double_shift_reg_r_19_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[20][6]_srl21___gen_double_shift_reg_r_19_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[20][7]_srl21___gen_double_shift_reg_r_19_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[20][8]_srl21___gen_double_shift_reg_r_19_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[20][9]_srl21___gen_double_shift_reg_r_19_Q31_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__379
       (.I0(\signA_reg[21][7]_gen_double_shift_reg_r_20_n_0 ),
        .I1(\signA_reg[22][7]_0 ),
        .O(gen_double_shift_reg_gate__379_n_0));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__380
       (.I0(\signA_reg[21][6]_gen_double_shift_reg_r_20_n_0 ),
        .I1(\signA_reg[22][7]_0 ),
        .O(gen_double_shift_reg_gate__380_n_0));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__381
       (.I0(\signA_reg[21][5]_gen_double_shift_reg_r_20_n_0 ),
        .I1(\signA_reg[22][7]_0 ),
        .O(gen_double_shift_reg_gate__381_n_0));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__382
       (.I0(\signA_reg[21][4]_gen_double_shift_reg_r_20_n_0 ),
        .I1(\signA_reg[22][7]_0 ),
        .O(gen_double_shift_reg_gate__382_n_0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__383
       (.I0(\signA_reg[21][3]_gen_double_shift_reg_r_20_n_0 ),
        .I1(\signA_reg[22][7]_0 ),
        .O(gen_double_shift_reg_gate__383_n_0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__384
       (.I0(\signA_reg[21][2]_gen_double_shift_reg_r_20_n_0 ),
        .I1(\signA_reg[22][7]_0 ),
        .O(gen_double_shift_reg_gate__384_n_0));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__385
       (.I0(\signA_reg[21][1]_gen_double_shift_reg_r_20_n_0 ),
        .I1(\signA_reg[22][7]_0 ),
        .O(gen_double_shift_reg_gate__385_n_0));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__386
       (.I0(\signA_reg[21][0]_gen_double_shift_reg_r_20_n_0 ),
        .I1(\signA_reg[22][7]_0 ),
        .O(gen_double_shift_reg_gate__386_n_0));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__387
       (.I0(\signB_reg[21][11]_gen_double_shift_reg_r_20_n_0 ),
        .I1(\signA_reg[22][7]_0 ),
        .O(gen_double_shift_reg_gate__387_n_0));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__388
       (.I0(\signB_reg[21][10]_gen_double_shift_reg_r_20_n_0 ),
        .I1(\signA_reg[22][7]_0 ),
        .O(gen_double_shift_reg_gate__388_n_0));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__389
       (.I0(\signB_reg[21][9]_gen_double_shift_reg_r_20_n_0 ),
        .I1(\signA_reg[22][7]_0 ),
        .O(gen_double_shift_reg_gate__389_n_0));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__390
       (.I0(\signB_reg[21][8]_gen_double_shift_reg_r_20_n_0 ),
        .I1(\signA_reg[22][7]_0 ),
        .O(gen_double_shift_reg_gate__390_n_0));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__391
       (.I0(\signB_reg[21][7]_gen_double_shift_reg_r_20_n_0 ),
        .I1(\signA_reg[22][7]_0 ),
        .O(gen_double_shift_reg_gate__391_n_0));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__392
       (.I0(\signB_reg[21][6]_gen_double_shift_reg_r_20_n_0 ),
        .I1(\signA_reg[22][7]_0 ),
        .O(gen_double_shift_reg_gate__392_n_0));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__393
       (.I0(\signB_reg[21][5]_gen_double_shift_reg_r_20_n_0 ),
        .I1(\signA_reg[22][7]_0 ),
        .O(gen_double_shift_reg_gate__393_n_0));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__394
       (.I0(\signB_reg[21][4]_gen_double_shift_reg_r_20_n_0 ),
        .I1(\signA_reg[22][7]_0 ),
        .O(gen_double_shift_reg_gate__394_n_0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__395
       (.I0(\signB_reg[21][3]_gen_double_shift_reg_r_20_n_0 ),
        .I1(\signA_reg[22][7]_0 ),
        .O(gen_double_shift_reg_gate__395_n_0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__396
       (.I0(\signB_reg[21][2]_gen_double_shift_reg_r_20_n_0 ),
        .I1(\signA_reg[22][7]_0 ),
        .O(gen_double_shift_reg_gate__396_n_0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__397
       (.I0(\signB_reg[21][1]_gen_double_shift_reg_r_20_n_0 ),
        .I1(\signA_reg[22][7]_0 ),
        .O(gen_double_shift_reg_gate__397_n_0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__398
       (.I0(\signB_reg[21][0]_gen_double_shift_reg_r_20_n_0 ),
        .I1(\signA_reg[22][7]_0 ),
        .O(gen_double_shift_reg_gate__398_n_0));
  (* srl_bus_name = "\gen_double_shift_reg[23].double_shift_reg_pm/signA_reg[20] " *) 
  (* srl_name = "\gen_double_shift_reg[23].double_shift_reg_pm/signA_reg[20][0]_srl21___gen_double_shift_reg_r_19 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[20][0]_srl21___gen_double_shift_reg_r_19 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[23] [0]),
        .Q(\signA_reg[20][0]_srl21___gen_double_shift_reg_r_19_n_0 ),
        .Q31(\NLW_signA_reg[20][0]_srl21___gen_double_shift_reg_r_19_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[23].double_shift_reg_pm/signA_reg[20] " *) 
  (* srl_name = "\gen_double_shift_reg[23].double_shift_reg_pm/signA_reg[20][1]_srl21___gen_double_shift_reg_r_19 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[20][1]_srl21___gen_double_shift_reg_r_19 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[23] [1]),
        .Q(\signA_reg[20][1]_srl21___gen_double_shift_reg_r_19_n_0 ),
        .Q31(\NLW_signA_reg[20][1]_srl21___gen_double_shift_reg_r_19_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[23].double_shift_reg_pm/signA_reg[20] " *) 
  (* srl_name = "\gen_double_shift_reg[23].double_shift_reg_pm/signA_reg[20][2]_srl21___gen_double_shift_reg_r_19 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[20][2]_srl21___gen_double_shift_reg_r_19 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[23] [2]),
        .Q(\signA_reg[20][2]_srl21___gen_double_shift_reg_r_19_n_0 ),
        .Q31(\NLW_signA_reg[20][2]_srl21___gen_double_shift_reg_r_19_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[23].double_shift_reg_pm/signA_reg[20] " *) 
  (* srl_name = "\gen_double_shift_reg[23].double_shift_reg_pm/signA_reg[20][3]_srl21___gen_double_shift_reg_r_19 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[20][3]_srl21___gen_double_shift_reg_r_19 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[23] [3]),
        .Q(\signA_reg[20][3]_srl21___gen_double_shift_reg_r_19_n_0 ),
        .Q31(\NLW_signA_reg[20][3]_srl21___gen_double_shift_reg_r_19_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[23].double_shift_reg_pm/signA_reg[20] " *) 
  (* srl_name = "\gen_double_shift_reg[23].double_shift_reg_pm/signA_reg[20][4]_srl21___gen_double_shift_reg_r_19 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[20][4]_srl21___gen_double_shift_reg_r_19 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[23] [4]),
        .Q(\signA_reg[20][4]_srl21___gen_double_shift_reg_r_19_n_0 ),
        .Q31(\NLW_signA_reg[20][4]_srl21___gen_double_shift_reg_r_19_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[23].double_shift_reg_pm/signA_reg[20] " *) 
  (* srl_name = "\gen_double_shift_reg[23].double_shift_reg_pm/signA_reg[20][5]_srl21___gen_double_shift_reg_r_19 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[20][5]_srl21___gen_double_shift_reg_r_19 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[23] [5]),
        .Q(\signA_reg[20][5]_srl21___gen_double_shift_reg_r_19_n_0 ),
        .Q31(\NLW_signA_reg[20][5]_srl21___gen_double_shift_reg_r_19_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[23].double_shift_reg_pm/signA_reg[20] " *) 
  (* srl_name = "\gen_double_shift_reg[23].double_shift_reg_pm/signA_reg[20][6]_srl21___gen_double_shift_reg_r_19 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[20][6]_srl21___gen_double_shift_reg_r_19 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[23] [6]),
        .Q(\signA_reg[20][6]_srl21___gen_double_shift_reg_r_19_n_0 ),
        .Q31(\NLW_signA_reg[20][6]_srl21___gen_double_shift_reg_r_19_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[23].double_shift_reg_pm/signA_reg[20] " *) 
  (* srl_name = "\gen_double_shift_reg[23].double_shift_reg_pm/signA_reg[20][7]_srl21___gen_double_shift_reg_r_19 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[20][7]_srl21___gen_double_shift_reg_r_19 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[23] [7]),
        .Q(\signA_reg[20][7]_srl21___gen_double_shift_reg_r_19_n_0 ),
        .Q31(\NLW_signA_reg[20][7]_srl21___gen_double_shift_reg_r_19_Q31_UNCONNECTED ));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[21][0]_gen_double_shift_reg_r_20 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[20][0]_srl21___gen_double_shift_reg_r_19_n_0 ),
        .Q(\signA_reg[21][0]_gen_double_shift_reg_r_20_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[21][1]_gen_double_shift_reg_r_20 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[20][1]_srl21___gen_double_shift_reg_r_19_n_0 ),
        .Q(\signA_reg[21][1]_gen_double_shift_reg_r_20_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[21][2]_gen_double_shift_reg_r_20 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[20][2]_srl21___gen_double_shift_reg_r_19_n_0 ),
        .Q(\signA_reg[21][2]_gen_double_shift_reg_r_20_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[21][3]_gen_double_shift_reg_r_20 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[20][3]_srl21___gen_double_shift_reg_r_19_n_0 ),
        .Q(\signA_reg[21][3]_gen_double_shift_reg_r_20_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[21][4]_gen_double_shift_reg_r_20 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[20][4]_srl21___gen_double_shift_reg_r_19_n_0 ),
        .Q(\signA_reg[21][4]_gen_double_shift_reg_r_20_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[21][5]_gen_double_shift_reg_r_20 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[20][5]_srl21___gen_double_shift_reg_r_19_n_0 ),
        .Q(\signA_reg[21][5]_gen_double_shift_reg_r_20_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[21][6]_gen_double_shift_reg_r_20 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[20][6]_srl21___gen_double_shift_reg_r_19_n_0 ),
        .Q(\signA_reg[21][6]_gen_double_shift_reg_r_20_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[21][7]_gen_double_shift_reg_r_20 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[20][7]_srl21___gen_double_shift_reg_r_19_n_0 ),
        .Q(\signA_reg[21][7]_gen_double_shift_reg_r_20_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[22][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__386_n_0),
        .Q(\out_Attr_pipe[23] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[22][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__385_n_0),
        .Q(\out_Attr_pipe[23] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[22][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__384_n_0),
        .Q(\out_Attr_pipe[23] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[22][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__383_n_0),
        .Q(\out_Attr_pipe[23] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[22][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__382_n_0),
        .Q(\out_Attr_pipe[23] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[22][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__381_n_0),
        .Q(\out_Attr_pipe[23] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[22][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__380_n_0),
        .Q(\out_Attr_pipe[23] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[22][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__379_n_0),
        .Q(\out_Attr_pipe[23] [7]),
        .R(rstn));
  (* srl_bus_name = "\gen_double_shift_reg[23].double_shift_reg_pm/signB_reg[20] " *) 
  (* srl_name = "\gen_double_shift_reg[23].double_shift_reg_pm/signB_reg[20][0]_srl21___gen_double_shift_reg_r_19 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[20][0]_srl21___gen_double_shift_reg_r_19 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[23] [0]),
        .Q(\signB_reg[20][0]_srl21___gen_double_shift_reg_r_19_n_0 ),
        .Q31(\NLW_signB_reg[20][0]_srl21___gen_double_shift_reg_r_19_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[23].double_shift_reg_pm/signB_reg[20] " *) 
  (* srl_name = "\gen_double_shift_reg[23].double_shift_reg_pm/signB_reg[20][10]_srl21___gen_double_shift_reg_r_19 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[20][10]_srl21___gen_double_shift_reg_r_19 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[23] [10]),
        .Q(\signB_reg[20][10]_srl21___gen_double_shift_reg_r_19_n_0 ),
        .Q31(\NLW_signB_reg[20][10]_srl21___gen_double_shift_reg_r_19_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[23].double_shift_reg_pm/signB_reg[20] " *) 
  (* srl_name = "\gen_double_shift_reg[23].double_shift_reg_pm/signB_reg[20][11]_srl21___gen_double_shift_reg_r_19 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[20][11]_srl21___gen_double_shift_reg_r_19 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[23] [11]),
        .Q(\signB_reg[20][11]_srl21___gen_double_shift_reg_r_19_n_0 ),
        .Q31(\NLW_signB_reg[20][11]_srl21___gen_double_shift_reg_r_19_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[23].double_shift_reg_pm/signB_reg[20] " *) 
  (* srl_name = "\gen_double_shift_reg[23].double_shift_reg_pm/signB_reg[20][1]_srl21___gen_double_shift_reg_r_19 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[20][1]_srl21___gen_double_shift_reg_r_19 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[23] [1]),
        .Q(\signB_reg[20][1]_srl21___gen_double_shift_reg_r_19_n_0 ),
        .Q31(\NLW_signB_reg[20][1]_srl21___gen_double_shift_reg_r_19_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[23].double_shift_reg_pm/signB_reg[20] " *) 
  (* srl_name = "\gen_double_shift_reg[23].double_shift_reg_pm/signB_reg[20][2]_srl21___gen_double_shift_reg_r_19 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[20][2]_srl21___gen_double_shift_reg_r_19 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[23] [2]),
        .Q(\signB_reg[20][2]_srl21___gen_double_shift_reg_r_19_n_0 ),
        .Q31(\NLW_signB_reg[20][2]_srl21___gen_double_shift_reg_r_19_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[23].double_shift_reg_pm/signB_reg[20] " *) 
  (* srl_name = "\gen_double_shift_reg[23].double_shift_reg_pm/signB_reg[20][3]_srl21___gen_double_shift_reg_r_19 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[20][3]_srl21___gen_double_shift_reg_r_19 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[23] [3]),
        .Q(\signB_reg[20][3]_srl21___gen_double_shift_reg_r_19_n_0 ),
        .Q31(\NLW_signB_reg[20][3]_srl21___gen_double_shift_reg_r_19_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[23].double_shift_reg_pm/signB_reg[20] " *) 
  (* srl_name = "\gen_double_shift_reg[23].double_shift_reg_pm/signB_reg[20][4]_srl21___gen_double_shift_reg_r_19 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[20][4]_srl21___gen_double_shift_reg_r_19 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[23] [4]),
        .Q(\signB_reg[20][4]_srl21___gen_double_shift_reg_r_19_n_0 ),
        .Q31(\NLW_signB_reg[20][4]_srl21___gen_double_shift_reg_r_19_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[23].double_shift_reg_pm/signB_reg[20] " *) 
  (* srl_name = "\gen_double_shift_reg[23].double_shift_reg_pm/signB_reg[20][5]_srl21___gen_double_shift_reg_r_19 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[20][5]_srl21___gen_double_shift_reg_r_19 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[23] [5]),
        .Q(\signB_reg[20][5]_srl21___gen_double_shift_reg_r_19_n_0 ),
        .Q31(\NLW_signB_reg[20][5]_srl21___gen_double_shift_reg_r_19_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[23].double_shift_reg_pm/signB_reg[20] " *) 
  (* srl_name = "\gen_double_shift_reg[23].double_shift_reg_pm/signB_reg[20][6]_srl21___gen_double_shift_reg_r_19 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[20][6]_srl21___gen_double_shift_reg_r_19 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[23] [6]),
        .Q(\signB_reg[20][6]_srl21___gen_double_shift_reg_r_19_n_0 ),
        .Q31(\NLW_signB_reg[20][6]_srl21___gen_double_shift_reg_r_19_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[23].double_shift_reg_pm/signB_reg[20] " *) 
  (* srl_name = "\gen_double_shift_reg[23].double_shift_reg_pm/signB_reg[20][7]_srl21___gen_double_shift_reg_r_19 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[20][7]_srl21___gen_double_shift_reg_r_19 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[23] [7]),
        .Q(\signB_reg[20][7]_srl21___gen_double_shift_reg_r_19_n_0 ),
        .Q31(\NLW_signB_reg[20][7]_srl21___gen_double_shift_reg_r_19_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[23].double_shift_reg_pm/signB_reg[20] " *) 
  (* srl_name = "\gen_double_shift_reg[23].double_shift_reg_pm/signB_reg[20][8]_srl21___gen_double_shift_reg_r_19 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[20][8]_srl21___gen_double_shift_reg_r_19 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[23] [8]),
        .Q(\signB_reg[20][8]_srl21___gen_double_shift_reg_r_19_n_0 ),
        .Q31(\NLW_signB_reg[20][8]_srl21___gen_double_shift_reg_r_19_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[23].double_shift_reg_pm/signB_reg[20] " *) 
  (* srl_name = "\gen_double_shift_reg[23].double_shift_reg_pm/signB_reg[20][9]_srl21___gen_double_shift_reg_r_19 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[20][9]_srl21___gen_double_shift_reg_r_19 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[23] [9]),
        .Q(\signB_reg[20][9]_srl21___gen_double_shift_reg_r_19_n_0 ),
        .Q31(\NLW_signB_reg[20][9]_srl21___gen_double_shift_reg_r_19_Q31_UNCONNECTED ));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[21][0]_gen_double_shift_reg_r_20 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[20][0]_srl21___gen_double_shift_reg_r_19_n_0 ),
        .Q(\signB_reg[21][0]_gen_double_shift_reg_r_20_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[21][10]_gen_double_shift_reg_r_20 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[20][10]_srl21___gen_double_shift_reg_r_19_n_0 ),
        .Q(\signB_reg[21][10]_gen_double_shift_reg_r_20_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[21][11]_gen_double_shift_reg_r_20 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[20][11]_srl21___gen_double_shift_reg_r_19_n_0 ),
        .Q(\signB_reg[21][11]_gen_double_shift_reg_r_20_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[21][1]_gen_double_shift_reg_r_20 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[20][1]_srl21___gen_double_shift_reg_r_19_n_0 ),
        .Q(\signB_reg[21][1]_gen_double_shift_reg_r_20_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[21][2]_gen_double_shift_reg_r_20 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[20][2]_srl21___gen_double_shift_reg_r_19_n_0 ),
        .Q(\signB_reg[21][2]_gen_double_shift_reg_r_20_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[21][3]_gen_double_shift_reg_r_20 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[20][3]_srl21___gen_double_shift_reg_r_19_n_0 ),
        .Q(\signB_reg[21][3]_gen_double_shift_reg_r_20_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[21][4]_gen_double_shift_reg_r_20 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[20][4]_srl21___gen_double_shift_reg_r_19_n_0 ),
        .Q(\signB_reg[21][4]_gen_double_shift_reg_r_20_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[21][5]_gen_double_shift_reg_r_20 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[20][5]_srl21___gen_double_shift_reg_r_19_n_0 ),
        .Q(\signB_reg[21][5]_gen_double_shift_reg_r_20_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[21][6]_gen_double_shift_reg_r_20 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[20][6]_srl21___gen_double_shift_reg_r_19_n_0 ),
        .Q(\signB_reg[21][6]_gen_double_shift_reg_r_20_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[21][7]_gen_double_shift_reg_r_20 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[20][7]_srl21___gen_double_shift_reg_r_19_n_0 ),
        .Q(\signB_reg[21][7]_gen_double_shift_reg_r_20_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[21][8]_gen_double_shift_reg_r_20 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[20][8]_srl21___gen_double_shift_reg_r_19_n_0 ),
        .Q(\signB_reg[21][8]_gen_double_shift_reg_r_20_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[21][9]_gen_double_shift_reg_r_20 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[20][9]_srl21___gen_double_shift_reg_r_19_n_0 ),
        .Q(\signB_reg[21][9]_gen_double_shift_reg_r_20_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[22][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__398_n_0),
        .Q(\out_SV_pipe[23] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[22][10] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__388_n_0),
        .Q(\out_SV_pipe[23] [10]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[22][11] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__387_n_0),
        .Q(\out_SV_pipe[23] [11]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[22][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__397_n_0),
        .Q(\out_SV_pipe[23] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[22][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__396_n_0),
        .Q(\out_SV_pipe[23] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[22][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__395_n_0),
        .Q(\out_SV_pipe[23] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[22][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__394_n_0),
        .Q(\out_SV_pipe[23] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[22][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__393_n_0),
        .Q(\out_SV_pipe[23] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[22][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__392_n_0),
        .Q(\out_SV_pipe[23] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[22][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__391_n_0),
        .Q(\out_SV_pipe[23] [7]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[22][8] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__390_n_0),
        .Q(\out_SV_pipe[23] [8]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[22][9] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__389_n_0),
        .Q(\out_SV_pipe[23] [9]),
        .R(rstn));
endmodule

(* ORIG_REF_NAME = "double_shift_reg" *) 
module double_shift_reg__parameterized45
   (\out_Attr_pipe[24] ,
    \out_SV_pipe[24] ,
    enable_transfer,
    \in_Attr_pipe[24] ,
    clk,
    rstn,
    \in_SV_pipe[24] ,
    \signA_reg[23][7]_0 );
  output [7:0]\out_Attr_pipe[24] ;
  output [11:0]\out_SV_pipe[24] ;
  input enable_transfer;
  input [7:0]\in_Attr_pipe[24] ;
  input clk;
  input rstn;
  input [11:0]\in_SV_pipe[24] ;
  input \signA_reg[23][7]_0 ;

  wire clk;
  wire enable_transfer;
  wire gen_double_shift_reg_gate__399_n_0;
  wire gen_double_shift_reg_gate__400_n_0;
  wire gen_double_shift_reg_gate__401_n_0;
  wire gen_double_shift_reg_gate__402_n_0;
  wire gen_double_shift_reg_gate__403_n_0;
  wire gen_double_shift_reg_gate__404_n_0;
  wire gen_double_shift_reg_gate__405_n_0;
  wire gen_double_shift_reg_gate__406_n_0;
  wire gen_double_shift_reg_gate__407_n_0;
  wire gen_double_shift_reg_gate__408_n_0;
  wire gen_double_shift_reg_gate__409_n_0;
  wire gen_double_shift_reg_gate__410_n_0;
  wire gen_double_shift_reg_gate__411_n_0;
  wire gen_double_shift_reg_gate__412_n_0;
  wire gen_double_shift_reg_gate__413_n_0;
  wire gen_double_shift_reg_gate__414_n_0;
  wire gen_double_shift_reg_gate__415_n_0;
  wire gen_double_shift_reg_gate__416_n_0;
  wire gen_double_shift_reg_gate__417_n_0;
  wire gen_double_shift_reg_gate__418_n_0;
  wire [7:0]\in_Attr_pipe[24] ;
  wire [11:0]\in_SV_pipe[24] ;
  wire [7:0]\out_Attr_pipe[24] ;
  wire [11:0]\out_SV_pipe[24] ;
  wire rstn;
  wire \signA_reg[21][0]_srl22___gen_double_shift_reg_r_20_n_0 ;
  wire \signA_reg[21][1]_srl22___gen_double_shift_reg_r_20_n_0 ;
  wire \signA_reg[21][2]_srl22___gen_double_shift_reg_r_20_n_0 ;
  wire \signA_reg[21][3]_srl22___gen_double_shift_reg_r_20_n_0 ;
  wire \signA_reg[21][4]_srl22___gen_double_shift_reg_r_20_n_0 ;
  wire \signA_reg[21][5]_srl22___gen_double_shift_reg_r_20_n_0 ;
  wire \signA_reg[21][6]_srl22___gen_double_shift_reg_r_20_n_0 ;
  wire \signA_reg[21][7]_srl22___gen_double_shift_reg_r_20_n_0 ;
  wire \signA_reg[22][0]_gen_double_shift_reg_r_21_n_0 ;
  wire \signA_reg[22][1]_gen_double_shift_reg_r_21_n_0 ;
  wire \signA_reg[22][2]_gen_double_shift_reg_r_21_n_0 ;
  wire \signA_reg[22][3]_gen_double_shift_reg_r_21_n_0 ;
  wire \signA_reg[22][4]_gen_double_shift_reg_r_21_n_0 ;
  wire \signA_reg[22][5]_gen_double_shift_reg_r_21_n_0 ;
  wire \signA_reg[22][6]_gen_double_shift_reg_r_21_n_0 ;
  wire \signA_reg[22][7]_gen_double_shift_reg_r_21_n_0 ;
  wire \signA_reg[23][7]_0 ;
  wire \signB_reg[21][0]_srl22___gen_double_shift_reg_r_20_n_0 ;
  wire \signB_reg[21][10]_srl22___gen_double_shift_reg_r_20_n_0 ;
  wire \signB_reg[21][11]_srl22___gen_double_shift_reg_r_20_n_0 ;
  wire \signB_reg[21][1]_srl22___gen_double_shift_reg_r_20_n_0 ;
  wire \signB_reg[21][2]_srl22___gen_double_shift_reg_r_20_n_0 ;
  wire \signB_reg[21][3]_srl22___gen_double_shift_reg_r_20_n_0 ;
  wire \signB_reg[21][4]_srl22___gen_double_shift_reg_r_20_n_0 ;
  wire \signB_reg[21][5]_srl22___gen_double_shift_reg_r_20_n_0 ;
  wire \signB_reg[21][6]_srl22___gen_double_shift_reg_r_20_n_0 ;
  wire \signB_reg[21][7]_srl22___gen_double_shift_reg_r_20_n_0 ;
  wire \signB_reg[21][8]_srl22___gen_double_shift_reg_r_20_n_0 ;
  wire \signB_reg[21][9]_srl22___gen_double_shift_reg_r_20_n_0 ;
  wire \signB_reg[22][0]_gen_double_shift_reg_r_21_n_0 ;
  wire \signB_reg[22][10]_gen_double_shift_reg_r_21_n_0 ;
  wire \signB_reg[22][11]_gen_double_shift_reg_r_21_n_0 ;
  wire \signB_reg[22][1]_gen_double_shift_reg_r_21_n_0 ;
  wire \signB_reg[22][2]_gen_double_shift_reg_r_21_n_0 ;
  wire \signB_reg[22][3]_gen_double_shift_reg_r_21_n_0 ;
  wire \signB_reg[22][4]_gen_double_shift_reg_r_21_n_0 ;
  wire \signB_reg[22][5]_gen_double_shift_reg_r_21_n_0 ;
  wire \signB_reg[22][6]_gen_double_shift_reg_r_21_n_0 ;
  wire \signB_reg[22][7]_gen_double_shift_reg_r_21_n_0 ;
  wire \signB_reg[22][8]_gen_double_shift_reg_r_21_n_0 ;
  wire \signB_reg[22][9]_gen_double_shift_reg_r_21_n_0 ;
  wire \NLW_signA_reg[21][0]_srl22___gen_double_shift_reg_r_20_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[21][1]_srl22___gen_double_shift_reg_r_20_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[21][2]_srl22___gen_double_shift_reg_r_20_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[21][3]_srl22___gen_double_shift_reg_r_20_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[21][4]_srl22___gen_double_shift_reg_r_20_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[21][5]_srl22___gen_double_shift_reg_r_20_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[21][6]_srl22___gen_double_shift_reg_r_20_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[21][7]_srl22___gen_double_shift_reg_r_20_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[21][0]_srl22___gen_double_shift_reg_r_20_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[21][10]_srl22___gen_double_shift_reg_r_20_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[21][11]_srl22___gen_double_shift_reg_r_20_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[21][1]_srl22___gen_double_shift_reg_r_20_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[21][2]_srl22___gen_double_shift_reg_r_20_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[21][3]_srl22___gen_double_shift_reg_r_20_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[21][4]_srl22___gen_double_shift_reg_r_20_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[21][5]_srl22___gen_double_shift_reg_r_20_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[21][6]_srl22___gen_double_shift_reg_r_20_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[21][7]_srl22___gen_double_shift_reg_r_20_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[21][8]_srl22___gen_double_shift_reg_r_20_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[21][9]_srl22___gen_double_shift_reg_r_20_Q31_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__399
       (.I0(\signA_reg[22][7]_gen_double_shift_reg_r_21_n_0 ),
        .I1(\signA_reg[23][7]_0 ),
        .O(gen_double_shift_reg_gate__399_n_0));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__400
       (.I0(\signA_reg[22][6]_gen_double_shift_reg_r_21_n_0 ),
        .I1(\signA_reg[23][7]_0 ),
        .O(gen_double_shift_reg_gate__400_n_0));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__401
       (.I0(\signA_reg[22][5]_gen_double_shift_reg_r_21_n_0 ),
        .I1(\signA_reg[23][7]_0 ),
        .O(gen_double_shift_reg_gate__401_n_0));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__402
       (.I0(\signA_reg[22][4]_gen_double_shift_reg_r_21_n_0 ),
        .I1(\signA_reg[23][7]_0 ),
        .O(gen_double_shift_reg_gate__402_n_0));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__403
       (.I0(\signA_reg[22][3]_gen_double_shift_reg_r_21_n_0 ),
        .I1(\signA_reg[23][7]_0 ),
        .O(gen_double_shift_reg_gate__403_n_0));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__404
       (.I0(\signA_reg[22][2]_gen_double_shift_reg_r_21_n_0 ),
        .I1(\signA_reg[23][7]_0 ),
        .O(gen_double_shift_reg_gate__404_n_0));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__405
       (.I0(\signA_reg[22][1]_gen_double_shift_reg_r_21_n_0 ),
        .I1(\signA_reg[23][7]_0 ),
        .O(gen_double_shift_reg_gate__405_n_0));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__406
       (.I0(\signA_reg[22][0]_gen_double_shift_reg_r_21_n_0 ),
        .I1(\signA_reg[23][7]_0 ),
        .O(gen_double_shift_reg_gate__406_n_0));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__407
       (.I0(\signB_reg[22][11]_gen_double_shift_reg_r_21_n_0 ),
        .I1(\signA_reg[23][7]_0 ),
        .O(gen_double_shift_reg_gate__407_n_0));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__408
       (.I0(\signB_reg[22][10]_gen_double_shift_reg_r_21_n_0 ),
        .I1(\signA_reg[23][7]_0 ),
        .O(gen_double_shift_reg_gate__408_n_0));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__409
       (.I0(\signB_reg[22][9]_gen_double_shift_reg_r_21_n_0 ),
        .I1(\signA_reg[23][7]_0 ),
        .O(gen_double_shift_reg_gate__409_n_0));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__410
       (.I0(\signB_reg[22][8]_gen_double_shift_reg_r_21_n_0 ),
        .I1(\signA_reg[23][7]_0 ),
        .O(gen_double_shift_reg_gate__410_n_0));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__411
       (.I0(\signB_reg[22][7]_gen_double_shift_reg_r_21_n_0 ),
        .I1(\signA_reg[23][7]_0 ),
        .O(gen_double_shift_reg_gate__411_n_0));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__412
       (.I0(\signB_reg[22][6]_gen_double_shift_reg_r_21_n_0 ),
        .I1(\signA_reg[23][7]_0 ),
        .O(gen_double_shift_reg_gate__412_n_0));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__413
       (.I0(\signB_reg[22][5]_gen_double_shift_reg_r_21_n_0 ),
        .I1(\signA_reg[23][7]_0 ),
        .O(gen_double_shift_reg_gate__413_n_0));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__414
       (.I0(\signB_reg[22][4]_gen_double_shift_reg_r_21_n_0 ),
        .I1(\signA_reg[23][7]_0 ),
        .O(gen_double_shift_reg_gate__414_n_0));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__415
       (.I0(\signB_reg[22][3]_gen_double_shift_reg_r_21_n_0 ),
        .I1(\signA_reg[23][7]_0 ),
        .O(gen_double_shift_reg_gate__415_n_0));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__416
       (.I0(\signB_reg[22][2]_gen_double_shift_reg_r_21_n_0 ),
        .I1(\signA_reg[23][7]_0 ),
        .O(gen_double_shift_reg_gate__416_n_0));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__417
       (.I0(\signB_reg[22][1]_gen_double_shift_reg_r_21_n_0 ),
        .I1(\signA_reg[23][7]_0 ),
        .O(gen_double_shift_reg_gate__417_n_0));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__418
       (.I0(\signB_reg[22][0]_gen_double_shift_reg_r_21_n_0 ),
        .I1(\signA_reg[23][7]_0 ),
        .O(gen_double_shift_reg_gate__418_n_0));
  (* srl_bus_name = "\gen_double_shift_reg[24].double_shift_reg_pm/signA_reg[21] " *) 
  (* srl_name = "\gen_double_shift_reg[24].double_shift_reg_pm/signA_reg[21][0]_srl22___gen_double_shift_reg_r_20 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[21][0]_srl22___gen_double_shift_reg_r_20 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[24] [0]),
        .Q(\signA_reg[21][0]_srl22___gen_double_shift_reg_r_20_n_0 ),
        .Q31(\NLW_signA_reg[21][0]_srl22___gen_double_shift_reg_r_20_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[24].double_shift_reg_pm/signA_reg[21] " *) 
  (* srl_name = "\gen_double_shift_reg[24].double_shift_reg_pm/signA_reg[21][1]_srl22___gen_double_shift_reg_r_20 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[21][1]_srl22___gen_double_shift_reg_r_20 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[24] [1]),
        .Q(\signA_reg[21][1]_srl22___gen_double_shift_reg_r_20_n_0 ),
        .Q31(\NLW_signA_reg[21][1]_srl22___gen_double_shift_reg_r_20_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[24].double_shift_reg_pm/signA_reg[21] " *) 
  (* srl_name = "\gen_double_shift_reg[24].double_shift_reg_pm/signA_reg[21][2]_srl22___gen_double_shift_reg_r_20 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[21][2]_srl22___gen_double_shift_reg_r_20 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[24] [2]),
        .Q(\signA_reg[21][2]_srl22___gen_double_shift_reg_r_20_n_0 ),
        .Q31(\NLW_signA_reg[21][2]_srl22___gen_double_shift_reg_r_20_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[24].double_shift_reg_pm/signA_reg[21] " *) 
  (* srl_name = "\gen_double_shift_reg[24].double_shift_reg_pm/signA_reg[21][3]_srl22___gen_double_shift_reg_r_20 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[21][3]_srl22___gen_double_shift_reg_r_20 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[24] [3]),
        .Q(\signA_reg[21][3]_srl22___gen_double_shift_reg_r_20_n_0 ),
        .Q31(\NLW_signA_reg[21][3]_srl22___gen_double_shift_reg_r_20_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[24].double_shift_reg_pm/signA_reg[21] " *) 
  (* srl_name = "\gen_double_shift_reg[24].double_shift_reg_pm/signA_reg[21][4]_srl22___gen_double_shift_reg_r_20 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[21][4]_srl22___gen_double_shift_reg_r_20 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[24] [4]),
        .Q(\signA_reg[21][4]_srl22___gen_double_shift_reg_r_20_n_0 ),
        .Q31(\NLW_signA_reg[21][4]_srl22___gen_double_shift_reg_r_20_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[24].double_shift_reg_pm/signA_reg[21] " *) 
  (* srl_name = "\gen_double_shift_reg[24].double_shift_reg_pm/signA_reg[21][5]_srl22___gen_double_shift_reg_r_20 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[21][5]_srl22___gen_double_shift_reg_r_20 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[24] [5]),
        .Q(\signA_reg[21][5]_srl22___gen_double_shift_reg_r_20_n_0 ),
        .Q31(\NLW_signA_reg[21][5]_srl22___gen_double_shift_reg_r_20_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[24].double_shift_reg_pm/signA_reg[21] " *) 
  (* srl_name = "\gen_double_shift_reg[24].double_shift_reg_pm/signA_reg[21][6]_srl22___gen_double_shift_reg_r_20 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[21][6]_srl22___gen_double_shift_reg_r_20 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[24] [6]),
        .Q(\signA_reg[21][6]_srl22___gen_double_shift_reg_r_20_n_0 ),
        .Q31(\NLW_signA_reg[21][6]_srl22___gen_double_shift_reg_r_20_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[24].double_shift_reg_pm/signA_reg[21] " *) 
  (* srl_name = "\gen_double_shift_reg[24].double_shift_reg_pm/signA_reg[21][7]_srl22___gen_double_shift_reg_r_20 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[21][7]_srl22___gen_double_shift_reg_r_20 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[24] [7]),
        .Q(\signA_reg[21][7]_srl22___gen_double_shift_reg_r_20_n_0 ),
        .Q31(\NLW_signA_reg[21][7]_srl22___gen_double_shift_reg_r_20_Q31_UNCONNECTED ));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[22][0]_gen_double_shift_reg_r_21 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[21][0]_srl22___gen_double_shift_reg_r_20_n_0 ),
        .Q(\signA_reg[22][0]_gen_double_shift_reg_r_21_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[22][1]_gen_double_shift_reg_r_21 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[21][1]_srl22___gen_double_shift_reg_r_20_n_0 ),
        .Q(\signA_reg[22][1]_gen_double_shift_reg_r_21_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[22][2]_gen_double_shift_reg_r_21 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[21][2]_srl22___gen_double_shift_reg_r_20_n_0 ),
        .Q(\signA_reg[22][2]_gen_double_shift_reg_r_21_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[22][3]_gen_double_shift_reg_r_21 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[21][3]_srl22___gen_double_shift_reg_r_20_n_0 ),
        .Q(\signA_reg[22][3]_gen_double_shift_reg_r_21_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[22][4]_gen_double_shift_reg_r_21 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[21][4]_srl22___gen_double_shift_reg_r_20_n_0 ),
        .Q(\signA_reg[22][4]_gen_double_shift_reg_r_21_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[22][5]_gen_double_shift_reg_r_21 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[21][5]_srl22___gen_double_shift_reg_r_20_n_0 ),
        .Q(\signA_reg[22][5]_gen_double_shift_reg_r_21_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[22][6]_gen_double_shift_reg_r_21 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[21][6]_srl22___gen_double_shift_reg_r_20_n_0 ),
        .Q(\signA_reg[22][6]_gen_double_shift_reg_r_21_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[22][7]_gen_double_shift_reg_r_21 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[21][7]_srl22___gen_double_shift_reg_r_20_n_0 ),
        .Q(\signA_reg[22][7]_gen_double_shift_reg_r_21_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[23][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__406_n_0),
        .Q(\out_Attr_pipe[24] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[23][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__405_n_0),
        .Q(\out_Attr_pipe[24] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[23][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__404_n_0),
        .Q(\out_Attr_pipe[24] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[23][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__403_n_0),
        .Q(\out_Attr_pipe[24] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[23][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__402_n_0),
        .Q(\out_Attr_pipe[24] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[23][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__401_n_0),
        .Q(\out_Attr_pipe[24] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[23][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__400_n_0),
        .Q(\out_Attr_pipe[24] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[23][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__399_n_0),
        .Q(\out_Attr_pipe[24] [7]),
        .R(rstn));
  (* srl_bus_name = "\gen_double_shift_reg[24].double_shift_reg_pm/signB_reg[21] " *) 
  (* srl_name = "\gen_double_shift_reg[24].double_shift_reg_pm/signB_reg[21][0]_srl22___gen_double_shift_reg_r_20 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[21][0]_srl22___gen_double_shift_reg_r_20 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[24] [0]),
        .Q(\signB_reg[21][0]_srl22___gen_double_shift_reg_r_20_n_0 ),
        .Q31(\NLW_signB_reg[21][0]_srl22___gen_double_shift_reg_r_20_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[24].double_shift_reg_pm/signB_reg[21] " *) 
  (* srl_name = "\gen_double_shift_reg[24].double_shift_reg_pm/signB_reg[21][10]_srl22___gen_double_shift_reg_r_20 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[21][10]_srl22___gen_double_shift_reg_r_20 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[24] [10]),
        .Q(\signB_reg[21][10]_srl22___gen_double_shift_reg_r_20_n_0 ),
        .Q31(\NLW_signB_reg[21][10]_srl22___gen_double_shift_reg_r_20_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[24].double_shift_reg_pm/signB_reg[21] " *) 
  (* srl_name = "\gen_double_shift_reg[24].double_shift_reg_pm/signB_reg[21][11]_srl22___gen_double_shift_reg_r_20 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[21][11]_srl22___gen_double_shift_reg_r_20 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[24] [11]),
        .Q(\signB_reg[21][11]_srl22___gen_double_shift_reg_r_20_n_0 ),
        .Q31(\NLW_signB_reg[21][11]_srl22___gen_double_shift_reg_r_20_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[24].double_shift_reg_pm/signB_reg[21] " *) 
  (* srl_name = "\gen_double_shift_reg[24].double_shift_reg_pm/signB_reg[21][1]_srl22___gen_double_shift_reg_r_20 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[21][1]_srl22___gen_double_shift_reg_r_20 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[24] [1]),
        .Q(\signB_reg[21][1]_srl22___gen_double_shift_reg_r_20_n_0 ),
        .Q31(\NLW_signB_reg[21][1]_srl22___gen_double_shift_reg_r_20_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[24].double_shift_reg_pm/signB_reg[21] " *) 
  (* srl_name = "\gen_double_shift_reg[24].double_shift_reg_pm/signB_reg[21][2]_srl22___gen_double_shift_reg_r_20 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[21][2]_srl22___gen_double_shift_reg_r_20 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[24] [2]),
        .Q(\signB_reg[21][2]_srl22___gen_double_shift_reg_r_20_n_0 ),
        .Q31(\NLW_signB_reg[21][2]_srl22___gen_double_shift_reg_r_20_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[24].double_shift_reg_pm/signB_reg[21] " *) 
  (* srl_name = "\gen_double_shift_reg[24].double_shift_reg_pm/signB_reg[21][3]_srl22___gen_double_shift_reg_r_20 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[21][3]_srl22___gen_double_shift_reg_r_20 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[24] [3]),
        .Q(\signB_reg[21][3]_srl22___gen_double_shift_reg_r_20_n_0 ),
        .Q31(\NLW_signB_reg[21][3]_srl22___gen_double_shift_reg_r_20_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[24].double_shift_reg_pm/signB_reg[21] " *) 
  (* srl_name = "\gen_double_shift_reg[24].double_shift_reg_pm/signB_reg[21][4]_srl22___gen_double_shift_reg_r_20 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[21][4]_srl22___gen_double_shift_reg_r_20 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[24] [4]),
        .Q(\signB_reg[21][4]_srl22___gen_double_shift_reg_r_20_n_0 ),
        .Q31(\NLW_signB_reg[21][4]_srl22___gen_double_shift_reg_r_20_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[24].double_shift_reg_pm/signB_reg[21] " *) 
  (* srl_name = "\gen_double_shift_reg[24].double_shift_reg_pm/signB_reg[21][5]_srl22___gen_double_shift_reg_r_20 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[21][5]_srl22___gen_double_shift_reg_r_20 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[24] [5]),
        .Q(\signB_reg[21][5]_srl22___gen_double_shift_reg_r_20_n_0 ),
        .Q31(\NLW_signB_reg[21][5]_srl22___gen_double_shift_reg_r_20_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[24].double_shift_reg_pm/signB_reg[21] " *) 
  (* srl_name = "\gen_double_shift_reg[24].double_shift_reg_pm/signB_reg[21][6]_srl22___gen_double_shift_reg_r_20 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[21][6]_srl22___gen_double_shift_reg_r_20 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[24] [6]),
        .Q(\signB_reg[21][6]_srl22___gen_double_shift_reg_r_20_n_0 ),
        .Q31(\NLW_signB_reg[21][6]_srl22___gen_double_shift_reg_r_20_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[24].double_shift_reg_pm/signB_reg[21] " *) 
  (* srl_name = "\gen_double_shift_reg[24].double_shift_reg_pm/signB_reg[21][7]_srl22___gen_double_shift_reg_r_20 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[21][7]_srl22___gen_double_shift_reg_r_20 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[24] [7]),
        .Q(\signB_reg[21][7]_srl22___gen_double_shift_reg_r_20_n_0 ),
        .Q31(\NLW_signB_reg[21][7]_srl22___gen_double_shift_reg_r_20_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[24].double_shift_reg_pm/signB_reg[21] " *) 
  (* srl_name = "\gen_double_shift_reg[24].double_shift_reg_pm/signB_reg[21][8]_srl22___gen_double_shift_reg_r_20 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[21][8]_srl22___gen_double_shift_reg_r_20 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[24] [8]),
        .Q(\signB_reg[21][8]_srl22___gen_double_shift_reg_r_20_n_0 ),
        .Q31(\NLW_signB_reg[21][8]_srl22___gen_double_shift_reg_r_20_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[24].double_shift_reg_pm/signB_reg[21] " *) 
  (* srl_name = "\gen_double_shift_reg[24].double_shift_reg_pm/signB_reg[21][9]_srl22___gen_double_shift_reg_r_20 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[21][9]_srl22___gen_double_shift_reg_r_20 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[24] [9]),
        .Q(\signB_reg[21][9]_srl22___gen_double_shift_reg_r_20_n_0 ),
        .Q31(\NLW_signB_reg[21][9]_srl22___gen_double_shift_reg_r_20_Q31_UNCONNECTED ));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[22][0]_gen_double_shift_reg_r_21 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[21][0]_srl22___gen_double_shift_reg_r_20_n_0 ),
        .Q(\signB_reg[22][0]_gen_double_shift_reg_r_21_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[22][10]_gen_double_shift_reg_r_21 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[21][10]_srl22___gen_double_shift_reg_r_20_n_0 ),
        .Q(\signB_reg[22][10]_gen_double_shift_reg_r_21_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[22][11]_gen_double_shift_reg_r_21 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[21][11]_srl22___gen_double_shift_reg_r_20_n_0 ),
        .Q(\signB_reg[22][11]_gen_double_shift_reg_r_21_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[22][1]_gen_double_shift_reg_r_21 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[21][1]_srl22___gen_double_shift_reg_r_20_n_0 ),
        .Q(\signB_reg[22][1]_gen_double_shift_reg_r_21_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[22][2]_gen_double_shift_reg_r_21 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[21][2]_srl22___gen_double_shift_reg_r_20_n_0 ),
        .Q(\signB_reg[22][2]_gen_double_shift_reg_r_21_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[22][3]_gen_double_shift_reg_r_21 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[21][3]_srl22___gen_double_shift_reg_r_20_n_0 ),
        .Q(\signB_reg[22][3]_gen_double_shift_reg_r_21_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[22][4]_gen_double_shift_reg_r_21 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[21][4]_srl22___gen_double_shift_reg_r_20_n_0 ),
        .Q(\signB_reg[22][4]_gen_double_shift_reg_r_21_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[22][5]_gen_double_shift_reg_r_21 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[21][5]_srl22___gen_double_shift_reg_r_20_n_0 ),
        .Q(\signB_reg[22][5]_gen_double_shift_reg_r_21_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[22][6]_gen_double_shift_reg_r_21 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[21][6]_srl22___gen_double_shift_reg_r_20_n_0 ),
        .Q(\signB_reg[22][6]_gen_double_shift_reg_r_21_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[22][7]_gen_double_shift_reg_r_21 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[21][7]_srl22___gen_double_shift_reg_r_20_n_0 ),
        .Q(\signB_reg[22][7]_gen_double_shift_reg_r_21_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[22][8]_gen_double_shift_reg_r_21 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[21][8]_srl22___gen_double_shift_reg_r_20_n_0 ),
        .Q(\signB_reg[22][8]_gen_double_shift_reg_r_21_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[22][9]_gen_double_shift_reg_r_21 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[21][9]_srl22___gen_double_shift_reg_r_20_n_0 ),
        .Q(\signB_reg[22][9]_gen_double_shift_reg_r_21_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[23][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__418_n_0),
        .Q(\out_SV_pipe[24] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[23][10] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__408_n_0),
        .Q(\out_SV_pipe[24] [10]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[23][11] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__407_n_0),
        .Q(\out_SV_pipe[24] [11]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[23][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__417_n_0),
        .Q(\out_SV_pipe[24] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[23][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__416_n_0),
        .Q(\out_SV_pipe[24] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[23][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__415_n_0),
        .Q(\out_SV_pipe[24] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[23][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__414_n_0),
        .Q(\out_SV_pipe[24] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[23][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__413_n_0),
        .Q(\out_SV_pipe[24] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[23][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__412_n_0),
        .Q(\out_SV_pipe[24] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[23][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__411_n_0),
        .Q(\out_SV_pipe[24] [7]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[23][8] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__410_n_0),
        .Q(\out_SV_pipe[24] [8]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[23][9] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__409_n_0),
        .Q(\out_SV_pipe[24] [9]),
        .R(rstn));
endmodule

(* ORIG_REF_NAME = "double_shift_reg" *) 
module double_shift_reg__parameterized47
   (\out_Attr_pipe[25] ,
    \out_SV_pipe[25] ,
    enable_transfer,
    \in_Attr_pipe[25] ,
    clk,
    rstn,
    \in_SV_pipe[25] ,
    \signA_reg[24][7]_0 );
  output [7:0]\out_Attr_pipe[25] ;
  output [11:0]\out_SV_pipe[25] ;
  input enable_transfer;
  input [7:0]\in_Attr_pipe[25] ;
  input clk;
  input rstn;
  input [11:0]\in_SV_pipe[25] ;
  input \signA_reg[24][7]_0 ;

  wire clk;
  wire enable_transfer;
  wire gen_double_shift_reg_gate__419_n_0;
  wire gen_double_shift_reg_gate__420_n_0;
  wire gen_double_shift_reg_gate__421_n_0;
  wire gen_double_shift_reg_gate__422_n_0;
  wire gen_double_shift_reg_gate__423_n_0;
  wire gen_double_shift_reg_gate__424_n_0;
  wire gen_double_shift_reg_gate__425_n_0;
  wire gen_double_shift_reg_gate__426_n_0;
  wire gen_double_shift_reg_gate__427_n_0;
  wire gen_double_shift_reg_gate__428_n_0;
  wire gen_double_shift_reg_gate__429_n_0;
  wire gen_double_shift_reg_gate__430_n_0;
  wire gen_double_shift_reg_gate__431_n_0;
  wire gen_double_shift_reg_gate__432_n_0;
  wire gen_double_shift_reg_gate__433_n_0;
  wire gen_double_shift_reg_gate__434_n_0;
  wire gen_double_shift_reg_gate__435_n_0;
  wire gen_double_shift_reg_gate__436_n_0;
  wire gen_double_shift_reg_gate__437_n_0;
  wire gen_double_shift_reg_gate__438_n_0;
  wire [7:0]\in_Attr_pipe[25] ;
  wire [11:0]\in_SV_pipe[25] ;
  wire [7:0]\out_Attr_pipe[25] ;
  wire [11:0]\out_SV_pipe[25] ;
  wire rstn;
  wire \signA_reg[22][0]_srl23___gen_double_shift_reg_r_21_n_0 ;
  wire \signA_reg[22][1]_srl23___gen_double_shift_reg_r_21_n_0 ;
  wire \signA_reg[22][2]_srl23___gen_double_shift_reg_r_21_n_0 ;
  wire \signA_reg[22][3]_srl23___gen_double_shift_reg_r_21_n_0 ;
  wire \signA_reg[22][4]_srl23___gen_double_shift_reg_r_21_n_0 ;
  wire \signA_reg[22][5]_srl23___gen_double_shift_reg_r_21_n_0 ;
  wire \signA_reg[22][6]_srl23___gen_double_shift_reg_r_21_n_0 ;
  wire \signA_reg[22][7]_srl23___gen_double_shift_reg_r_21_n_0 ;
  wire \signA_reg[23][0]_gen_double_shift_reg_r_22_n_0 ;
  wire \signA_reg[23][1]_gen_double_shift_reg_r_22_n_0 ;
  wire \signA_reg[23][2]_gen_double_shift_reg_r_22_n_0 ;
  wire \signA_reg[23][3]_gen_double_shift_reg_r_22_n_0 ;
  wire \signA_reg[23][4]_gen_double_shift_reg_r_22_n_0 ;
  wire \signA_reg[23][5]_gen_double_shift_reg_r_22_n_0 ;
  wire \signA_reg[23][6]_gen_double_shift_reg_r_22_n_0 ;
  wire \signA_reg[23][7]_gen_double_shift_reg_r_22_n_0 ;
  wire \signA_reg[24][7]_0 ;
  wire \signB_reg[22][0]_srl23___gen_double_shift_reg_r_21_n_0 ;
  wire \signB_reg[22][10]_srl23___gen_double_shift_reg_r_21_n_0 ;
  wire \signB_reg[22][11]_srl23___gen_double_shift_reg_r_21_n_0 ;
  wire \signB_reg[22][1]_srl23___gen_double_shift_reg_r_21_n_0 ;
  wire \signB_reg[22][2]_srl23___gen_double_shift_reg_r_21_n_0 ;
  wire \signB_reg[22][3]_srl23___gen_double_shift_reg_r_21_n_0 ;
  wire \signB_reg[22][4]_srl23___gen_double_shift_reg_r_21_n_0 ;
  wire \signB_reg[22][5]_srl23___gen_double_shift_reg_r_21_n_0 ;
  wire \signB_reg[22][6]_srl23___gen_double_shift_reg_r_21_n_0 ;
  wire \signB_reg[22][7]_srl23___gen_double_shift_reg_r_21_n_0 ;
  wire \signB_reg[22][8]_srl23___gen_double_shift_reg_r_21_n_0 ;
  wire \signB_reg[22][9]_srl23___gen_double_shift_reg_r_21_n_0 ;
  wire \signB_reg[23][0]_gen_double_shift_reg_r_22_n_0 ;
  wire \signB_reg[23][10]_gen_double_shift_reg_r_22_n_0 ;
  wire \signB_reg[23][11]_gen_double_shift_reg_r_22_n_0 ;
  wire \signB_reg[23][1]_gen_double_shift_reg_r_22_n_0 ;
  wire \signB_reg[23][2]_gen_double_shift_reg_r_22_n_0 ;
  wire \signB_reg[23][3]_gen_double_shift_reg_r_22_n_0 ;
  wire \signB_reg[23][4]_gen_double_shift_reg_r_22_n_0 ;
  wire \signB_reg[23][5]_gen_double_shift_reg_r_22_n_0 ;
  wire \signB_reg[23][6]_gen_double_shift_reg_r_22_n_0 ;
  wire \signB_reg[23][7]_gen_double_shift_reg_r_22_n_0 ;
  wire \signB_reg[23][8]_gen_double_shift_reg_r_22_n_0 ;
  wire \signB_reg[23][9]_gen_double_shift_reg_r_22_n_0 ;
  wire \NLW_signA_reg[22][0]_srl23___gen_double_shift_reg_r_21_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[22][1]_srl23___gen_double_shift_reg_r_21_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[22][2]_srl23___gen_double_shift_reg_r_21_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[22][3]_srl23___gen_double_shift_reg_r_21_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[22][4]_srl23___gen_double_shift_reg_r_21_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[22][5]_srl23___gen_double_shift_reg_r_21_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[22][6]_srl23___gen_double_shift_reg_r_21_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[22][7]_srl23___gen_double_shift_reg_r_21_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[22][0]_srl23___gen_double_shift_reg_r_21_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[22][10]_srl23___gen_double_shift_reg_r_21_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[22][11]_srl23___gen_double_shift_reg_r_21_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[22][1]_srl23___gen_double_shift_reg_r_21_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[22][2]_srl23___gen_double_shift_reg_r_21_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[22][3]_srl23___gen_double_shift_reg_r_21_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[22][4]_srl23___gen_double_shift_reg_r_21_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[22][5]_srl23___gen_double_shift_reg_r_21_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[22][6]_srl23___gen_double_shift_reg_r_21_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[22][7]_srl23___gen_double_shift_reg_r_21_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[22][8]_srl23___gen_double_shift_reg_r_21_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[22][9]_srl23___gen_double_shift_reg_r_21_Q31_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__419
       (.I0(\signA_reg[23][7]_gen_double_shift_reg_r_22_n_0 ),
        .I1(\signA_reg[24][7]_0 ),
        .O(gen_double_shift_reg_gate__419_n_0));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__420
       (.I0(\signA_reg[23][6]_gen_double_shift_reg_r_22_n_0 ),
        .I1(\signA_reg[24][7]_0 ),
        .O(gen_double_shift_reg_gate__420_n_0));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__421
       (.I0(\signA_reg[23][5]_gen_double_shift_reg_r_22_n_0 ),
        .I1(\signA_reg[24][7]_0 ),
        .O(gen_double_shift_reg_gate__421_n_0));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__422
       (.I0(\signA_reg[23][4]_gen_double_shift_reg_r_22_n_0 ),
        .I1(\signA_reg[24][7]_0 ),
        .O(gen_double_shift_reg_gate__422_n_0));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__423
       (.I0(\signA_reg[23][3]_gen_double_shift_reg_r_22_n_0 ),
        .I1(\signA_reg[24][7]_0 ),
        .O(gen_double_shift_reg_gate__423_n_0));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__424
       (.I0(\signA_reg[23][2]_gen_double_shift_reg_r_22_n_0 ),
        .I1(\signA_reg[24][7]_0 ),
        .O(gen_double_shift_reg_gate__424_n_0));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__425
       (.I0(\signA_reg[23][1]_gen_double_shift_reg_r_22_n_0 ),
        .I1(\signA_reg[24][7]_0 ),
        .O(gen_double_shift_reg_gate__425_n_0));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__426
       (.I0(\signA_reg[23][0]_gen_double_shift_reg_r_22_n_0 ),
        .I1(\signA_reg[24][7]_0 ),
        .O(gen_double_shift_reg_gate__426_n_0));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__427
       (.I0(\signB_reg[23][11]_gen_double_shift_reg_r_22_n_0 ),
        .I1(\signA_reg[24][7]_0 ),
        .O(gen_double_shift_reg_gate__427_n_0));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__428
       (.I0(\signB_reg[23][10]_gen_double_shift_reg_r_22_n_0 ),
        .I1(\signA_reg[24][7]_0 ),
        .O(gen_double_shift_reg_gate__428_n_0));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__429
       (.I0(\signB_reg[23][9]_gen_double_shift_reg_r_22_n_0 ),
        .I1(\signA_reg[24][7]_0 ),
        .O(gen_double_shift_reg_gate__429_n_0));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__430
       (.I0(\signB_reg[23][8]_gen_double_shift_reg_r_22_n_0 ),
        .I1(\signA_reg[24][7]_0 ),
        .O(gen_double_shift_reg_gate__430_n_0));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__431
       (.I0(\signB_reg[23][7]_gen_double_shift_reg_r_22_n_0 ),
        .I1(\signA_reg[24][7]_0 ),
        .O(gen_double_shift_reg_gate__431_n_0));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__432
       (.I0(\signB_reg[23][6]_gen_double_shift_reg_r_22_n_0 ),
        .I1(\signA_reg[24][7]_0 ),
        .O(gen_double_shift_reg_gate__432_n_0));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__433
       (.I0(\signB_reg[23][5]_gen_double_shift_reg_r_22_n_0 ),
        .I1(\signA_reg[24][7]_0 ),
        .O(gen_double_shift_reg_gate__433_n_0));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__434
       (.I0(\signB_reg[23][4]_gen_double_shift_reg_r_22_n_0 ),
        .I1(\signA_reg[24][7]_0 ),
        .O(gen_double_shift_reg_gate__434_n_0));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__435
       (.I0(\signB_reg[23][3]_gen_double_shift_reg_r_22_n_0 ),
        .I1(\signA_reg[24][7]_0 ),
        .O(gen_double_shift_reg_gate__435_n_0));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__436
       (.I0(\signB_reg[23][2]_gen_double_shift_reg_r_22_n_0 ),
        .I1(\signA_reg[24][7]_0 ),
        .O(gen_double_shift_reg_gate__436_n_0));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__437
       (.I0(\signB_reg[23][1]_gen_double_shift_reg_r_22_n_0 ),
        .I1(\signA_reg[24][7]_0 ),
        .O(gen_double_shift_reg_gate__437_n_0));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__438
       (.I0(\signB_reg[23][0]_gen_double_shift_reg_r_22_n_0 ),
        .I1(\signA_reg[24][7]_0 ),
        .O(gen_double_shift_reg_gate__438_n_0));
  (* srl_bus_name = "\gen_double_shift_reg[25].double_shift_reg_pm/signA_reg[22] " *) 
  (* srl_name = "\gen_double_shift_reg[25].double_shift_reg_pm/signA_reg[22][0]_srl23___gen_double_shift_reg_r_21 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[22][0]_srl23___gen_double_shift_reg_r_21 
       (.A({1'b1,1'b0,1'b1,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[25] [0]),
        .Q(\signA_reg[22][0]_srl23___gen_double_shift_reg_r_21_n_0 ),
        .Q31(\NLW_signA_reg[22][0]_srl23___gen_double_shift_reg_r_21_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[25].double_shift_reg_pm/signA_reg[22] " *) 
  (* srl_name = "\gen_double_shift_reg[25].double_shift_reg_pm/signA_reg[22][1]_srl23___gen_double_shift_reg_r_21 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[22][1]_srl23___gen_double_shift_reg_r_21 
       (.A({1'b1,1'b0,1'b1,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[25] [1]),
        .Q(\signA_reg[22][1]_srl23___gen_double_shift_reg_r_21_n_0 ),
        .Q31(\NLW_signA_reg[22][1]_srl23___gen_double_shift_reg_r_21_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[25].double_shift_reg_pm/signA_reg[22] " *) 
  (* srl_name = "\gen_double_shift_reg[25].double_shift_reg_pm/signA_reg[22][2]_srl23___gen_double_shift_reg_r_21 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[22][2]_srl23___gen_double_shift_reg_r_21 
       (.A({1'b1,1'b0,1'b1,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[25] [2]),
        .Q(\signA_reg[22][2]_srl23___gen_double_shift_reg_r_21_n_0 ),
        .Q31(\NLW_signA_reg[22][2]_srl23___gen_double_shift_reg_r_21_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[25].double_shift_reg_pm/signA_reg[22] " *) 
  (* srl_name = "\gen_double_shift_reg[25].double_shift_reg_pm/signA_reg[22][3]_srl23___gen_double_shift_reg_r_21 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[22][3]_srl23___gen_double_shift_reg_r_21 
       (.A({1'b1,1'b0,1'b1,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[25] [3]),
        .Q(\signA_reg[22][3]_srl23___gen_double_shift_reg_r_21_n_0 ),
        .Q31(\NLW_signA_reg[22][3]_srl23___gen_double_shift_reg_r_21_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[25].double_shift_reg_pm/signA_reg[22] " *) 
  (* srl_name = "\gen_double_shift_reg[25].double_shift_reg_pm/signA_reg[22][4]_srl23___gen_double_shift_reg_r_21 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[22][4]_srl23___gen_double_shift_reg_r_21 
       (.A({1'b1,1'b0,1'b1,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[25] [4]),
        .Q(\signA_reg[22][4]_srl23___gen_double_shift_reg_r_21_n_0 ),
        .Q31(\NLW_signA_reg[22][4]_srl23___gen_double_shift_reg_r_21_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[25].double_shift_reg_pm/signA_reg[22] " *) 
  (* srl_name = "\gen_double_shift_reg[25].double_shift_reg_pm/signA_reg[22][5]_srl23___gen_double_shift_reg_r_21 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[22][5]_srl23___gen_double_shift_reg_r_21 
       (.A({1'b1,1'b0,1'b1,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[25] [5]),
        .Q(\signA_reg[22][5]_srl23___gen_double_shift_reg_r_21_n_0 ),
        .Q31(\NLW_signA_reg[22][5]_srl23___gen_double_shift_reg_r_21_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[25].double_shift_reg_pm/signA_reg[22] " *) 
  (* srl_name = "\gen_double_shift_reg[25].double_shift_reg_pm/signA_reg[22][6]_srl23___gen_double_shift_reg_r_21 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[22][6]_srl23___gen_double_shift_reg_r_21 
       (.A({1'b1,1'b0,1'b1,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[25] [6]),
        .Q(\signA_reg[22][6]_srl23___gen_double_shift_reg_r_21_n_0 ),
        .Q31(\NLW_signA_reg[22][6]_srl23___gen_double_shift_reg_r_21_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[25].double_shift_reg_pm/signA_reg[22] " *) 
  (* srl_name = "\gen_double_shift_reg[25].double_shift_reg_pm/signA_reg[22][7]_srl23___gen_double_shift_reg_r_21 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[22][7]_srl23___gen_double_shift_reg_r_21 
       (.A({1'b1,1'b0,1'b1,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[25] [7]),
        .Q(\signA_reg[22][7]_srl23___gen_double_shift_reg_r_21_n_0 ),
        .Q31(\NLW_signA_reg[22][7]_srl23___gen_double_shift_reg_r_21_Q31_UNCONNECTED ));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[23][0]_gen_double_shift_reg_r_22 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[22][0]_srl23___gen_double_shift_reg_r_21_n_0 ),
        .Q(\signA_reg[23][0]_gen_double_shift_reg_r_22_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[23][1]_gen_double_shift_reg_r_22 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[22][1]_srl23___gen_double_shift_reg_r_21_n_0 ),
        .Q(\signA_reg[23][1]_gen_double_shift_reg_r_22_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[23][2]_gen_double_shift_reg_r_22 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[22][2]_srl23___gen_double_shift_reg_r_21_n_0 ),
        .Q(\signA_reg[23][2]_gen_double_shift_reg_r_22_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[23][3]_gen_double_shift_reg_r_22 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[22][3]_srl23___gen_double_shift_reg_r_21_n_0 ),
        .Q(\signA_reg[23][3]_gen_double_shift_reg_r_22_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[23][4]_gen_double_shift_reg_r_22 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[22][4]_srl23___gen_double_shift_reg_r_21_n_0 ),
        .Q(\signA_reg[23][4]_gen_double_shift_reg_r_22_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[23][5]_gen_double_shift_reg_r_22 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[22][5]_srl23___gen_double_shift_reg_r_21_n_0 ),
        .Q(\signA_reg[23][5]_gen_double_shift_reg_r_22_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[23][6]_gen_double_shift_reg_r_22 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[22][6]_srl23___gen_double_shift_reg_r_21_n_0 ),
        .Q(\signA_reg[23][6]_gen_double_shift_reg_r_22_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[23][7]_gen_double_shift_reg_r_22 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[22][7]_srl23___gen_double_shift_reg_r_21_n_0 ),
        .Q(\signA_reg[23][7]_gen_double_shift_reg_r_22_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[24][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__426_n_0),
        .Q(\out_Attr_pipe[25] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[24][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__425_n_0),
        .Q(\out_Attr_pipe[25] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[24][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__424_n_0),
        .Q(\out_Attr_pipe[25] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[24][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__423_n_0),
        .Q(\out_Attr_pipe[25] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[24][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__422_n_0),
        .Q(\out_Attr_pipe[25] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[24][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__421_n_0),
        .Q(\out_Attr_pipe[25] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[24][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__420_n_0),
        .Q(\out_Attr_pipe[25] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[24][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__419_n_0),
        .Q(\out_Attr_pipe[25] [7]),
        .R(rstn));
  (* srl_bus_name = "\gen_double_shift_reg[25].double_shift_reg_pm/signB_reg[22] " *) 
  (* srl_name = "\gen_double_shift_reg[25].double_shift_reg_pm/signB_reg[22][0]_srl23___gen_double_shift_reg_r_21 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[22][0]_srl23___gen_double_shift_reg_r_21 
       (.A({1'b1,1'b0,1'b1,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[25] [0]),
        .Q(\signB_reg[22][0]_srl23___gen_double_shift_reg_r_21_n_0 ),
        .Q31(\NLW_signB_reg[22][0]_srl23___gen_double_shift_reg_r_21_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[25].double_shift_reg_pm/signB_reg[22] " *) 
  (* srl_name = "\gen_double_shift_reg[25].double_shift_reg_pm/signB_reg[22][10]_srl23___gen_double_shift_reg_r_21 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[22][10]_srl23___gen_double_shift_reg_r_21 
       (.A({1'b1,1'b0,1'b1,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[25] [10]),
        .Q(\signB_reg[22][10]_srl23___gen_double_shift_reg_r_21_n_0 ),
        .Q31(\NLW_signB_reg[22][10]_srl23___gen_double_shift_reg_r_21_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[25].double_shift_reg_pm/signB_reg[22] " *) 
  (* srl_name = "\gen_double_shift_reg[25].double_shift_reg_pm/signB_reg[22][11]_srl23___gen_double_shift_reg_r_21 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[22][11]_srl23___gen_double_shift_reg_r_21 
       (.A({1'b1,1'b0,1'b1,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[25] [11]),
        .Q(\signB_reg[22][11]_srl23___gen_double_shift_reg_r_21_n_0 ),
        .Q31(\NLW_signB_reg[22][11]_srl23___gen_double_shift_reg_r_21_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[25].double_shift_reg_pm/signB_reg[22] " *) 
  (* srl_name = "\gen_double_shift_reg[25].double_shift_reg_pm/signB_reg[22][1]_srl23___gen_double_shift_reg_r_21 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[22][1]_srl23___gen_double_shift_reg_r_21 
       (.A({1'b1,1'b0,1'b1,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[25] [1]),
        .Q(\signB_reg[22][1]_srl23___gen_double_shift_reg_r_21_n_0 ),
        .Q31(\NLW_signB_reg[22][1]_srl23___gen_double_shift_reg_r_21_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[25].double_shift_reg_pm/signB_reg[22] " *) 
  (* srl_name = "\gen_double_shift_reg[25].double_shift_reg_pm/signB_reg[22][2]_srl23___gen_double_shift_reg_r_21 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[22][2]_srl23___gen_double_shift_reg_r_21 
       (.A({1'b1,1'b0,1'b1,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[25] [2]),
        .Q(\signB_reg[22][2]_srl23___gen_double_shift_reg_r_21_n_0 ),
        .Q31(\NLW_signB_reg[22][2]_srl23___gen_double_shift_reg_r_21_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[25].double_shift_reg_pm/signB_reg[22] " *) 
  (* srl_name = "\gen_double_shift_reg[25].double_shift_reg_pm/signB_reg[22][3]_srl23___gen_double_shift_reg_r_21 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[22][3]_srl23___gen_double_shift_reg_r_21 
       (.A({1'b1,1'b0,1'b1,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[25] [3]),
        .Q(\signB_reg[22][3]_srl23___gen_double_shift_reg_r_21_n_0 ),
        .Q31(\NLW_signB_reg[22][3]_srl23___gen_double_shift_reg_r_21_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[25].double_shift_reg_pm/signB_reg[22] " *) 
  (* srl_name = "\gen_double_shift_reg[25].double_shift_reg_pm/signB_reg[22][4]_srl23___gen_double_shift_reg_r_21 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[22][4]_srl23___gen_double_shift_reg_r_21 
       (.A({1'b1,1'b0,1'b1,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[25] [4]),
        .Q(\signB_reg[22][4]_srl23___gen_double_shift_reg_r_21_n_0 ),
        .Q31(\NLW_signB_reg[22][4]_srl23___gen_double_shift_reg_r_21_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[25].double_shift_reg_pm/signB_reg[22] " *) 
  (* srl_name = "\gen_double_shift_reg[25].double_shift_reg_pm/signB_reg[22][5]_srl23___gen_double_shift_reg_r_21 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[22][5]_srl23___gen_double_shift_reg_r_21 
       (.A({1'b1,1'b0,1'b1,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[25] [5]),
        .Q(\signB_reg[22][5]_srl23___gen_double_shift_reg_r_21_n_0 ),
        .Q31(\NLW_signB_reg[22][5]_srl23___gen_double_shift_reg_r_21_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[25].double_shift_reg_pm/signB_reg[22] " *) 
  (* srl_name = "\gen_double_shift_reg[25].double_shift_reg_pm/signB_reg[22][6]_srl23___gen_double_shift_reg_r_21 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[22][6]_srl23___gen_double_shift_reg_r_21 
       (.A({1'b1,1'b0,1'b1,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[25] [6]),
        .Q(\signB_reg[22][6]_srl23___gen_double_shift_reg_r_21_n_0 ),
        .Q31(\NLW_signB_reg[22][6]_srl23___gen_double_shift_reg_r_21_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[25].double_shift_reg_pm/signB_reg[22] " *) 
  (* srl_name = "\gen_double_shift_reg[25].double_shift_reg_pm/signB_reg[22][7]_srl23___gen_double_shift_reg_r_21 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[22][7]_srl23___gen_double_shift_reg_r_21 
       (.A({1'b1,1'b0,1'b1,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[25] [7]),
        .Q(\signB_reg[22][7]_srl23___gen_double_shift_reg_r_21_n_0 ),
        .Q31(\NLW_signB_reg[22][7]_srl23___gen_double_shift_reg_r_21_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[25].double_shift_reg_pm/signB_reg[22] " *) 
  (* srl_name = "\gen_double_shift_reg[25].double_shift_reg_pm/signB_reg[22][8]_srl23___gen_double_shift_reg_r_21 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[22][8]_srl23___gen_double_shift_reg_r_21 
       (.A({1'b1,1'b0,1'b1,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[25] [8]),
        .Q(\signB_reg[22][8]_srl23___gen_double_shift_reg_r_21_n_0 ),
        .Q31(\NLW_signB_reg[22][8]_srl23___gen_double_shift_reg_r_21_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[25].double_shift_reg_pm/signB_reg[22] " *) 
  (* srl_name = "\gen_double_shift_reg[25].double_shift_reg_pm/signB_reg[22][9]_srl23___gen_double_shift_reg_r_21 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[22][9]_srl23___gen_double_shift_reg_r_21 
       (.A({1'b1,1'b0,1'b1,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[25] [9]),
        .Q(\signB_reg[22][9]_srl23___gen_double_shift_reg_r_21_n_0 ),
        .Q31(\NLW_signB_reg[22][9]_srl23___gen_double_shift_reg_r_21_Q31_UNCONNECTED ));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[23][0]_gen_double_shift_reg_r_22 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[22][0]_srl23___gen_double_shift_reg_r_21_n_0 ),
        .Q(\signB_reg[23][0]_gen_double_shift_reg_r_22_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[23][10]_gen_double_shift_reg_r_22 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[22][10]_srl23___gen_double_shift_reg_r_21_n_0 ),
        .Q(\signB_reg[23][10]_gen_double_shift_reg_r_22_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[23][11]_gen_double_shift_reg_r_22 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[22][11]_srl23___gen_double_shift_reg_r_21_n_0 ),
        .Q(\signB_reg[23][11]_gen_double_shift_reg_r_22_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[23][1]_gen_double_shift_reg_r_22 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[22][1]_srl23___gen_double_shift_reg_r_21_n_0 ),
        .Q(\signB_reg[23][1]_gen_double_shift_reg_r_22_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[23][2]_gen_double_shift_reg_r_22 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[22][2]_srl23___gen_double_shift_reg_r_21_n_0 ),
        .Q(\signB_reg[23][2]_gen_double_shift_reg_r_22_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[23][3]_gen_double_shift_reg_r_22 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[22][3]_srl23___gen_double_shift_reg_r_21_n_0 ),
        .Q(\signB_reg[23][3]_gen_double_shift_reg_r_22_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[23][4]_gen_double_shift_reg_r_22 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[22][4]_srl23___gen_double_shift_reg_r_21_n_0 ),
        .Q(\signB_reg[23][4]_gen_double_shift_reg_r_22_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[23][5]_gen_double_shift_reg_r_22 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[22][5]_srl23___gen_double_shift_reg_r_21_n_0 ),
        .Q(\signB_reg[23][5]_gen_double_shift_reg_r_22_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[23][6]_gen_double_shift_reg_r_22 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[22][6]_srl23___gen_double_shift_reg_r_21_n_0 ),
        .Q(\signB_reg[23][6]_gen_double_shift_reg_r_22_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[23][7]_gen_double_shift_reg_r_22 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[22][7]_srl23___gen_double_shift_reg_r_21_n_0 ),
        .Q(\signB_reg[23][7]_gen_double_shift_reg_r_22_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[23][8]_gen_double_shift_reg_r_22 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[22][8]_srl23___gen_double_shift_reg_r_21_n_0 ),
        .Q(\signB_reg[23][8]_gen_double_shift_reg_r_22_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[23][9]_gen_double_shift_reg_r_22 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[22][9]_srl23___gen_double_shift_reg_r_21_n_0 ),
        .Q(\signB_reg[23][9]_gen_double_shift_reg_r_22_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[24][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__438_n_0),
        .Q(\out_SV_pipe[25] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[24][10] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__428_n_0),
        .Q(\out_SV_pipe[25] [10]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[24][11] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__427_n_0),
        .Q(\out_SV_pipe[25] [11]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[24][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__437_n_0),
        .Q(\out_SV_pipe[25] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[24][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__436_n_0),
        .Q(\out_SV_pipe[25] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[24][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__435_n_0),
        .Q(\out_SV_pipe[25] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[24][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__434_n_0),
        .Q(\out_SV_pipe[25] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[24][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__433_n_0),
        .Q(\out_SV_pipe[25] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[24][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__432_n_0),
        .Q(\out_SV_pipe[25] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[24][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__431_n_0),
        .Q(\out_SV_pipe[25] [7]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[24][8] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__430_n_0),
        .Q(\out_SV_pipe[25] [8]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[24][9] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__429_n_0),
        .Q(\out_SV_pipe[25] [9]),
        .R(rstn));
endmodule

(* ORIG_REF_NAME = "double_shift_reg" *) 
module double_shift_reg__parameterized49
   (\out_Attr_pipe[26] ,
    \out_SV_pipe[26] ,
    enable_transfer,
    \in_Attr_pipe[26] ,
    clk,
    rstn,
    \in_SV_pipe[26] ,
    \signA_reg[25][7]_0 );
  output [7:0]\out_Attr_pipe[26] ;
  output [11:0]\out_SV_pipe[26] ;
  input enable_transfer;
  input [7:0]\in_Attr_pipe[26] ;
  input clk;
  input rstn;
  input [11:0]\in_SV_pipe[26] ;
  input \signA_reg[25][7]_0 ;

  wire clk;
  wire enable_transfer;
  wire gen_double_shift_reg_gate__439_n_0;
  wire gen_double_shift_reg_gate__440_n_0;
  wire gen_double_shift_reg_gate__441_n_0;
  wire gen_double_shift_reg_gate__442_n_0;
  wire gen_double_shift_reg_gate__443_n_0;
  wire gen_double_shift_reg_gate__444_n_0;
  wire gen_double_shift_reg_gate__445_n_0;
  wire gen_double_shift_reg_gate__446_n_0;
  wire gen_double_shift_reg_gate__447_n_0;
  wire gen_double_shift_reg_gate__448_n_0;
  wire gen_double_shift_reg_gate__449_n_0;
  wire gen_double_shift_reg_gate__450_n_0;
  wire gen_double_shift_reg_gate__451_n_0;
  wire gen_double_shift_reg_gate__452_n_0;
  wire gen_double_shift_reg_gate__453_n_0;
  wire gen_double_shift_reg_gate__454_n_0;
  wire gen_double_shift_reg_gate__455_n_0;
  wire gen_double_shift_reg_gate__456_n_0;
  wire gen_double_shift_reg_gate__457_n_0;
  wire gen_double_shift_reg_gate__458_n_0;
  wire [7:0]\in_Attr_pipe[26] ;
  wire [11:0]\in_SV_pipe[26] ;
  wire [7:0]\out_Attr_pipe[26] ;
  wire [11:0]\out_SV_pipe[26] ;
  wire rstn;
  wire \signA_reg[23][0]_srl24___gen_double_shift_reg_r_22_n_0 ;
  wire \signA_reg[23][1]_srl24___gen_double_shift_reg_r_22_n_0 ;
  wire \signA_reg[23][2]_srl24___gen_double_shift_reg_r_22_n_0 ;
  wire \signA_reg[23][3]_srl24___gen_double_shift_reg_r_22_n_0 ;
  wire \signA_reg[23][4]_srl24___gen_double_shift_reg_r_22_n_0 ;
  wire \signA_reg[23][5]_srl24___gen_double_shift_reg_r_22_n_0 ;
  wire \signA_reg[23][6]_srl24___gen_double_shift_reg_r_22_n_0 ;
  wire \signA_reg[23][7]_srl24___gen_double_shift_reg_r_22_n_0 ;
  wire \signA_reg[24][0]_gen_double_shift_reg_r_23_n_0 ;
  wire \signA_reg[24][1]_gen_double_shift_reg_r_23_n_0 ;
  wire \signA_reg[24][2]_gen_double_shift_reg_r_23_n_0 ;
  wire \signA_reg[24][3]_gen_double_shift_reg_r_23_n_0 ;
  wire \signA_reg[24][4]_gen_double_shift_reg_r_23_n_0 ;
  wire \signA_reg[24][5]_gen_double_shift_reg_r_23_n_0 ;
  wire \signA_reg[24][6]_gen_double_shift_reg_r_23_n_0 ;
  wire \signA_reg[24][7]_gen_double_shift_reg_r_23_n_0 ;
  wire \signA_reg[25][7]_0 ;
  wire \signB_reg[23][0]_srl24___gen_double_shift_reg_r_22_n_0 ;
  wire \signB_reg[23][10]_srl24___gen_double_shift_reg_r_22_n_0 ;
  wire \signB_reg[23][11]_srl24___gen_double_shift_reg_r_22_n_0 ;
  wire \signB_reg[23][1]_srl24___gen_double_shift_reg_r_22_n_0 ;
  wire \signB_reg[23][2]_srl24___gen_double_shift_reg_r_22_n_0 ;
  wire \signB_reg[23][3]_srl24___gen_double_shift_reg_r_22_n_0 ;
  wire \signB_reg[23][4]_srl24___gen_double_shift_reg_r_22_n_0 ;
  wire \signB_reg[23][5]_srl24___gen_double_shift_reg_r_22_n_0 ;
  wire \signB_reg[23][6]_srl24___gen_double_shift_reg_r_22_n_0 ;
  wire \signB_reg[23][7]_srl24___gen_double_shift_reg_r_22_n_0 ;
  wire \signB_reg[23][8]_srl24___gen_double_shift_reg_r_22_n_0 ;
  wire \signB_reg[23][9]_srl24___gen_double_shift_reg_r_22_n_0 ;
  wire \signB_reg[24][0]_gen_double_shift_reg_r_23_n_0 ;
  wire \signB_reg[24][10]_gen_double_shift_reg_r_23_n_0 ;
  wire \signB_reg[24][11]_gen_double_shift_reg_r_23_n_0 ;
  wire \signB_reg[24][1]_gen_double_shift_reg_r_23_n_0 ;
  wire \signB_reg[24][2]_gen_double_shift_reg_r_23_n_0 ;
  wire \signB_reg[24][3]_gen_double_shift_reg_r_23_n_0 ;
  wire \signB_reg[24][4]_gen_double_shift_reg_r_23_n_0 ;
  wire \signB_reg[24][5]_gen_double_shift_reg_r_23_n_0 ;
  wire \signB_reg[24][6]_gen_double_shift_reg_r_23_n_0 ;
  wire \signB_reg[24][7]_gen_double_shift_reg_r_23_n_0 ;
  wire \signB_reg[24][8]_gen_double_shift_reg_r_23_n_0 ;
  wire \signB_reg[24][9]_gen_double_shift_reg_r_23_n_0 ;
  wire \NLW_signA_reg[23][0]_srl24___gen_double_shift_reg_r_22_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[23][1]_srl24___gen_double_shift_reg_r_22_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[23][2]_srl24___gen_double_shift_reg_r_22_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[23][3]_srl24___gen_double_shift_reg_r_22_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[23][4]_srl24___gen_double_shift_reg_r_22_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[23][5]_srl24___gen_double_shift_reg_r_22_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[23][6]_srl24___gen_double_shift_reg_r_22_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[23][7]_srl24___gen_double_shift_reg_r_22_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[23][0]_srl24___gen_double_shift_reg_r_22_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[23][10]_srl24___gen_double_shift_reg_r_22_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[23][11]_srl24___gen_double_shift_reg_r_22_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[23][1]_srl24___gen_double_shift_reg_r_22_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[23][2]_srl24___gen_double_shift_reg_r_22_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[23][3]_srl24___gen_double_shift_reg_r_22_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[23][4]_srl24___gen_double_shift_reg_r_22_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[23][5]_srl24___gen_double_shift_reg_r_22_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[23][6]_srl24___gen_double_shift_reg_r_22_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[23][7]_srl24___gen_double_shift_reg_r_22_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[23][8]_srl24___gen_double_shift_reg_r_22_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[23][9]_srl24___gen_double_shift_reg_r_22_Q31_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__439
       (.I0(\signA_reg[24][7]_gen_double_shift_reg_r_23_n_0 ),
        .I1(\signA_reg[25][7]_0 ),
        .O(gen_double_shift_reg_gate__439_n_0));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__440
       (.I0(\signA_reg[24][6]_gen_double_shift_reg_r_23_n_0 ),
        .I1(\signA_reg[25][7]_0 ),
        .O(gen_double_shift_reg_gate__440_n_0));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__441
       (.I0(\signA_reg[24][5]_gen_double_shift_reg_r_23_n_0 ),
        .I1(\signA_reg[25][7]_0 ),
        .O(gen_double_shift_reg_gate__441_n_0));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__442
       (.I0(\signA_reg[24][4]_gen_double_shift_reg_r_23_n_0 ),
        .I1(\signA_reg[25][7]_0 ),
        .O(gen_double_shift_reg_gate__442_n_0));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__443
       (.I0(\signA_reg[24][3]_gen_double_shift_reg_r_23_n_0 ),
        .I1(\signA_reg[25][7]_0 ),
        .O(gen_double_shift_reg_gate__443_n_0));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__444
       (.I0(\signA_reg[24][2]_gen_double_shift_reg_r_23_n_0 ),
        .I1(\signA_reg[25][7]_0 ),
        .O(gen_double_shift_reg_gate__444_n_0));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__445
       (.I0(\signA_reg[24][1]_gen_double_shift_reg_r_23_n_0 ),
        .I1(\signA_reg[25][7]_0 ),
        .O(gen_double_shift_reg_gate__445_n_0));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__446
       (.I0(\signA_reg[24][0]_gen_double_shift_reg_r_23_n_0 ),
        .I1(\signA_reg[25][7]_0 ),
        .O(gen_double_shift_reg_gate__446_n_0));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__447
       (.I0(\signB_reg[24][11]_gen_double_shift_reg_r_23_n_0 ),
        .I1(\signA_reg[25][7]_0 ),
        .O(gen_double_shift_reg_gate__447_n_0));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__448
       (.I0(\signB_reg[24][10]_gen_double_shift_reg_r_23_n_0 ),
        .I1(\signA_reg[25][7]_0 ),
        .O(gen_double_shift_reg_gate__448_n_0));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__449
       (.I0(\signB_reg[24][9]_gen_double_shift_reg_r_23_n_0 ),
        .I1(\signA_reg[25][7]_0 ),
        .O(gen_double_shift_reg_gate__449_n_0));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__450
       (.I0(\signB_reg[24][8]_gen_double_shift_reg_r_23_n_0 ),
        .I1(\signA_reg[25][7]_0 ),
        .O(gen_double_shift_reg_gate__450_n_0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__451
       (.I0(\signB_reg[24][7]_gen_double_shift_reg_r_23_n_0 ),
        .I1(\signA_reg[25][7]_0 ),
        .O(gen_double_shift_reg_gate__451_n_0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__452
       (.I0(\signB_reg[24][6]_gen_double_shift_reg_r_23_n_0 ),
        .I1(\signA_reg[25][7]_0 ),
        .O(gen_double_shift_reg_gate__452_n_0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__453
       (.I0(\signB_reg[24][5]_gen_double_shift_reg_r_23_n_0 ),
        .I1(\signA_reg[25][7]_0 ),
        .O(gen_double_shift_reg_gate__453_n_0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__454
       (.I0(\signB_reg[24][4]_gen_double_shift_reg_r_23_n_0 ),
        .I1(\signA_reg[25][7]_0 ),
        .O(gen_double_shift_reg_gate__454_n_0));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__455
       (.I0(\signB_reg[24][3]_gen_double_shift_reg_r_23_n_0 ),
        .I1(\signA_reg[25][7]_0 ),
        .O(gen_double_shift_reg_gate__455_n_0));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__456
       (.I0(\signB_reg[24][2]_gen_double_shift_reg_r_23_n_0 ),
        .I1(\signA_reg[25][7]_0 ),
        .O(gen_double_shift_reg_gate__456_n_0));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__457
       (.I0(\signB_reg[24][1]_gen_double_shift_reg_r_23_n_0 ),
        .I1(\signA_reg[25][7]_0 ),
        .O(gen_double_shift_reg_gate__457_n_0));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__458
       (.I0(\signB_reg[24][0]_gen_double_shift_reg_r_23_n_0 ),
        .I1(\signA_reg[25][7]_0 ),
        .O(gen_double_shift_reg_gate__458_n_0));
  (* srl_bus_name = "\gen_double_shift_reg[26].double_shift_reg_pm/signA_reg[23] " *) 
  (* srl_name = "\gen_double_shift_reg[26].double_shift_reg_pm/signA_reg[23][0]_srl24___gen_double_shift_reg_r_22 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[23][0]_srl24___gen_double_shift_reg_r_22 
       (.A({1'b1,1'b0,1'b1,1'b1,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[26] [0]),
        .Q(\signA_reg[23][0]_srl24___gen_double_shift_reg_r_22_n_0 ),
        .Q31(\NLW_signA_reg[23][0]_srl24___gen_double_shift_reg_r_22_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[26].double_shift_reg_pm/signA_reg[23] " *) 
  (* srl_name = "\gen_double_shift_reg[26].double_shift_reg_pm/signA_reg[23][1]_srl24___gen_double_shift_reg_r_22 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[23][1]_srl24___gen_double_shift_reg_r_22 
       (.A({1'b1,1'b0,1'b1,1'b1,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[26] [1]),
        .Q(\signA_reg[23][1]_srl24___gen_double_shift_reg_r_22_n_0 ),
        .Q31(\NLW_signA_reg[23][1]_srl24___gen_double_shift_reg_r_22_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[26].double_shift_reg_pm/signA_reg[23] " *) 
  (* srl_name = "\gen_double_shift_reg[26].double_shift_reg_pm/signA_reg[23][2]_srl24___gen_double_shift_reg_r_22 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[23][2]_srl24___gen_double_shift_reg_r_22 
       (.A({1'b1,1'b0,1'b1,1'b1,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[26] [2]),
        .Q(\signA_reg[23][2]_srl24___gen_double_shift_reg_r_22_n_0 ),
        .Q31(\NLW_signA_reg[23][2]_srl24___gen_double_shift_reg_r_22_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[26].double_shift_reg_pm/signA_reg[23] " *) 
  (* srl_name = "\gen_double_shift_reg[26].double_shift_reg_pm/signA_reg[23][3]_srl24___gen_double_shift_reg_r_22 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[23][3]_srl24___gen_double_shift_reg_r_22 
       (.A({1'b1,1'b0,1'b1,1'b1,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[26] [3]),
        .Q(\signA_reg[23][3]_srl24___gen_double_shift_reg_r_22_n_0 ),
        .Q31(\NLW_signA_reg[23][3]_srl24___gen_double_shift_reg_r_22_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[26].double_shift_reg_pm/signA_reg[23] " *) 
  (* srl_name = "\gen_double_shift_reg[26].double_shift_reg_pm/signA_reg[23][4]_srl24___gen_double_shift_reg_r_22 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[23][4]_srl24___gen_double_shift_reg_r_22 
       (.A({1'b1,1'b0,1'b1,1'b1,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[26] [4]),
        .Q(\signA_reg[23][4]_srl24___gen_double_shift_reg_r_22_n_0 ),
        .Q31(\NLW_signA_reg[23][4]_srl24___gen_double_shift_reg_r_22_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[26].double_shift_reg_pm/signA_reg[23] " *) 
  (* srl_name = "\gen_double_shift_reg[26].double_shift_reg_pm/signA_reg[23][5]_srl24___gen_double_shift_reg_r_22 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[23][5]_srl24___gen_double_shift_reg_r_22 
       (.A({1'b1,1'b0,1'b1,1'b1,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[26] [5]),
        .Q(\signA_reg[23][5]_srl24___gen_double_shift_reg_r_22_n_0 ),
        .Q31(\NLW_signA_reg[23][5]_srl24___gen_double_shift_reg_r_22_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[26].double_shift_reg_pm/signA_reg[23] " *) 
  (* srl_name = "\gen_double_shift_reg[26].double_shift_reg_pm/signA_reg[23][6]_srl24___gen_double_shift_reg_r_22 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[23][6]_srl24___gen_double_shift_reg_r_22 
       (.A({1'b1,1'b0,1'b1,1'b1,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[26] [6]),
        .Q(\signA_reg[23][6]_srl24___gen_double_shift_reg_r_22_n_0 ),
        .Q31(\NLW_signA_reg[23][6]_srl24___gen_double_shift_reg_r_22_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[26].double_shift_reg_pm/signA_reg[23] " *) 
  (* srl_name = "\gen_double_shift_reg[26].double_shift_reg_pm/signA_reg[23][7]_srl24___gen_double_shift_reg_r_22 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[23][7]_srl24___gen_double_shift_reg_r_22 
       (.A({1'b1,1'b0,1'b1,1'b1,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[26] [7]),
        .Q(\signA_reg[23][7]_srl24___gen_double_shift_reg_r_22_n_0 ),
        .Q31(\NLW_signA_reg[23][7]_srl24___gen_double_shift_reg_r_22_Q31_UNCONNECTED ));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[24][0]_gen_double_shift_reg_r_23 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[23][0]_srl24___gen_double_shift_reg_r_22_n_0 ),
        .Q(\signA_reg[24][0]_gen_double_shift_reg_r_23_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[24][1]_gen_double_shift_reg_r_23 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[23][1]_srl24___gen_double_shift_reg_r_22_n_0 ),
        .Q(\signA_reg[24][1]_gen_double_shift_reg_r_23_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[24][2]_gen_double_shift_reg_r_23 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[23][2]_srl24___gen_double_shift_reg_r_22_n_0 ),
        .Q(\signA_reg[24][2]_gen_double_shift_reg_r_23_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[24][3]_gen_double_shift_reg_r_23 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[23][3]_srl24___gen_double_shift_reg_r_22_n_0 ),
        .Q(\signA_reg[24][3]_gen_double_shift_reg_r_23_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[24][4]_gen_double_shift_reg_r_23 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[23][4]_srl24___gen_double_shift_reg_r_22_n_0 ),
        .Q(\signA_reg[24][4]_gen_double_shift_reg_r_23_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[24][5]_gen_double_shift_reg_r_23 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[23][5]_srl24___gen_double_shift_reg_r_22_n_0 ),
        .Q(\signA_reg[24][5]_gen_double_shift_reg_r_23_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[24][6]_gen_double_shift_reg_r_23 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[23][6]_srl24___gen_double_shift_reg_r_22_n_0 ),
        .Q(\signA_reg[24][6]_gen_double_shift_reg_r_23_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[24][7]_gen_double_shift_reg_r_23 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[23][7]_srl24___gen_double_shift_reg_r_22_n_0 ),
        .Q(\signA_reg[24][7]_gen_double_shift_reg_r_23_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[25][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__446_n_0),
        .Q(\out_Attr_pipe[26] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[25][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__445_n_0),
        .Q(\out_Attr_pipe[26] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[25][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__444_n_0),
        .Q(\out_Attr_pipe[26] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[25][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__443_n_0),
        .Q(\out_Attr_pipe[26] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[25][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__442_n_0),
        .Q(\out_Attr_pipe[26] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[25][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__441_n_0),
        .Q(\out_Attr_pipe[26] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[25][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__440_n_0),
        .Q(\out_Attr_pipe[26] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[25][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__439_n_0),
        .Q(\out_Attr_pipe[26] [7]),
        .R(rstn));
  (* srl_bus_name = "\gen_double_shift_reg[26].double_shift_reg_pm/signB_reg[23] " *) 
  (* srl_name = "\gen_double_shift_reg[26].double_shift_reg_pm/signB_reg[23][0]_srl24___gen_double_shift_reg_r_22 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[23][0]_srl24___gen_double_shift_reg_r_22 
       (.A({1'b1,1'b0,1'b1,1'b1,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[26] [0]),
        .Q(\signB_reg[23][0]_srl24___gen_double_shift_reg_r_22_n_0 ),
        .Q31(\NLW_signB_reg[23][0]_srl24___gen_double_shift_reg_r_22_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[26].double_shift_reg_pm/signB_reg[23] " *) 
  (* srl_name = "\gen_double_shift_reg[26].double_shift_reg_pm/signB_reg[23][10]_srl24___gen_double_shift_reg_r_22 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[23][10]_srl24___gen_double_shift_reg_r_22 
       (.A({1'b1,1'b0,1'b1,1'b1,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[26] [10]),
        .Q(\signB_reg[23][10]_srl24___gen_double_shift_reg_r_22_n_0 ),
        .Q31(\NLW_signB_reg[23][10]_srl24___gen_double_shift_reg_r_22_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[26].double_shift_reg_pm/signB_reg[23] " *) 
  (* srl_name = "\gen_double_shift_reg[26].double_shift_reg_pm/signB_reg[23][11]_srl24___gen_double_shift_reg_r_22 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[23][11]_srl24___gen_double_shift_reg_r_22 
       (.A({1'b1,1'b0,1'b1,1'b1,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[26] [11]),
        .Q(\signB_reg[23][11]_srl24___gen_double_shift_reg_r_22_n_0 ),
        .Q31(\NLW_signB_reg[23][11]_srl24___gen_double_shift_reg_r_22_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[26].double_shift_reg_pm/signB_reg[23] " *) 
  (* srl_name = "\gen_double_shift_reg[26].double_shift_reg_pm/signB_reg[23][1]_srl24___gen_double_shift_reg_r_22 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[23][1]_srl24___gen_double_shift_reg_r_22 
       (.A({1'b1,1'b0,1'b1,1'b1,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[26] [1]),
        .Q(\signB_reg[23][1]_srl24___gen_double_shift_reg_r_22_n_0 ),
        .Q31(\NLW_signB_reg[23][1]_srl24___gen_double_shift_reg_r_22_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[26].double_shift_reg_pm/signB_reg[23] " *) 
  (* srl_name = "\gen_double_shift_reg[26].double_shift_reg_pm/signB_reg[23][2]_srl24___gen_double_shift_reg_r_22 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[23][2]_srl24___gen_double_shift_reg_r_22 
       (.A({1'b1,1'b0,1'b1,1'b1,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[26] [2]),
        .Q(\signB_reg[23][2]_srl24___gen_double_shift_reg_r_22_n_0 ),
        .Q31(\NLW_signB_reg[23][2]_srl24___gen_double_shift_reg_r_22_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[26].double_shift_reg_pm/signB_reg[23] " *) 
  (* srl_name = "\gen_double_shift_reg[26].double_shift_reg_pm/signB_reg[23][3]_srl24___gen_double_shift_reg_r_22 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[23][3]_srl24___gen_double_shift_reg_r_22 
       (.A({1'b1,1'b0,1'b1,1'b1,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[26] [3]),
        .Q(\signB_reg[23][3]_srl24___gen_double_shift_reg_r_22_n_0 ),
        .Q31(\NLW_signB_reg[23][3]_srl24___gen_double_shift_reg_r_22_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[26].double_shift_reg_pm/signB_reg[23] " *) 
  (* srl_name = "\gen_double_shift_reg[26].double_shift_reg_pm/signB_reg[23][4]_srl24___gen_double_shift_reg_r_22 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[23][4]_srl24___gen_double_shift_reg_r_22 
       (.A({1'b1,1'b0,1'b1,1'b1,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[26] [4]),
        .Q(\signB_reg[23][4]_srl24___gen_double_shift_reg_r_22_n_0 ),
        .Q31(\NLW_signB_reg[23][4]_srl24___gen_double_shift_reg_r_22_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[26].double_shift_reg_pm/signB_reg[23] " *) 
  (* srl_name = "\gen_double_shift_reg[26].double_shift_reg_pm/signB_reg[23][5]_srl24___gen_double_shift_reg_r_22 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[23][5]_srl24___gen_double_shift_reg_r_22 
       (.A({1'b1,1'b0,1'b1,1'b1,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[26] [5]),
        .Q(\signB_reg[23][5]_srl24___gen_double_shift_reg_r_22_n_0 ),
        .Q31(\NLW_signB_reg[23][5]_srl24___gen_double_shift_reg_r_22_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[26].double_shift_reg_pm/signB_reg[23] " *) 
  (* srl_name = "\gen_double_shift_reg[26].double_shift_reg_pm/signB_reg[23][6]_srl24___gen_double_shift_reg_r_22 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[23][6]_srl24___gen_double_shift_reg_r_22 
       (.A({1'b1,1'b0,1'b1,1'b1,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[26] [6]),
        .Q(\signB_reg[23][6]_srl24___gen_double_shift_reg_r_22_n_0 ),
        .Q31(\NLW_signB_reg[23][6]_srl24___gen_double_shift_reg_r_22_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[26].double_shift_reg_pm/signB_reg[23] " *) 
  (* srl_name = "\gen_double_shift_reg[26].double_shift_reg_pm/signB_reg[23][7]_srl24___gen_double_shift_reg_r_22 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[23][7]_srl24___gen_double_shift_reg_r_22 
       (.A({1'b1,1'b0,1'b1,1'b1,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[26] [7]),
        .Q(\signB_reg[23][7]_srl24___gen_double_shift_reg_r_22_n_0 ),
        .Q31(\NLW_signB_reg[23][7]_srl24___gen_double_shift_reg_r_22_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[26].double_shift_reg_pm/signB_reg[23] " *) 
  (* srl_name = "\gen_double_shift_reg[26].double_shift_reg_pm/signB_reg[23][8]_srl24___gen_double_shift_reg_r_22 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[23][8]_srl24___gen_double_shift_reg_r_22 
       (.A({1'b1,1'b0,1'b1,1'b1,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[26] [8]),
        .Q(\signB_reg[23][8]_srl24___gen_double_shift_reg_r_22_n_0 ),
        .Q31(\NLW_signB_reg[23][8]_srl24___gen_double_shift_reg_r_22_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[26].double_shift_reg_pm/signB_reg[23] " *) 
  (* srl_name = "\gen_double_shift_reg[26].double_shift_reg_pm/signB_reg[23][9]_srl24___gen_double_shift_reg_r_22 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[23][9]_srl24___gen_double_shift_reg_r_22 
       (.A({1'b1,1'b0,1'b1,1'b1,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[26] [9]),
        .Q(\signB_reg[23][9]_srl24___gen_double_shift_reg_r_22_n_0 ),
        .Q31(\NLW_signB_reg[23][9]_srl24___gen_double_shift_reg_r_22_Q31_UNCONNECTED ));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[24][0]_gen_double_shift_reg_r_23 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[23][0]_srl24___gen_double_shift_reg_r_22_n_0 ),
        .Q(\signB_reg[24][0]_gen_double_shift_reg_r_23_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[24][10]_gen_double_shift_reg_r_23 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[23][10]_srl24___gen_double_shift_reg_r_22_n_0 ),
        .Q(\signB_reg[24][10]_gen_double_shift_reg_r_23_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[24][11]_gen_double_shift_reg_r_23 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[23][11]_srl24___gen_double_shift_reg_r_22_n_0 ),
        .Q(\signB_reg[24][11]_gen_double_shift_reg_r_23_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[24][1]_gen_double_shift_reg_r_23 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[23][1]_srl24___gen_double_shift_reg_r_22_n_0 ),
        .Q(\signB_reg[24][1]_gen_double_shift_reg_r_23_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[24][2]_gen_double_shift_reg_r_23 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[23][2]_srl24___gen_double_shift_reg_r_22_n_0 ),
        .Q(\signB_reg[24][2]_gen_double_shift_reg_r_23_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[24][3]_gen_double_shift_reg_r_23 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[23][3]_srl24___gen_double_shift_reg_r_22_n_0 ),
        .Q(\signB_reg[24][3]_gen_double_shift_reg_r_23_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[24][4]_gen_double_shift_reg_r_23 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[23][4]_srl24___gen_double_shift_reg_r_22_n_0 ),
        .Q(\signB_reg[24][4]_gen_double_shift_reg_r_23_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[24][5]_gen_double_shift_reg_r_23 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[23][5]_srl24___gen_double_shift_reg_r_22_n_0 ),
        .Q(\signB_reg[24][5]_gen_double_shift_reg_r_23_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[24][6]_gen_double_shift_reg_r_23 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[23][6]_srl24___gen_double_shift_reg_r_22_n_0 ),
        .Q(\signB_reg[24][6]_gen_double_shift_reg_r_23_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[24][7]_gen_double_shift_reg_r_23 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[23][7]_srl24___gen_double_shift_reg_r_22_n_0 ),
        .Q(\signB_reg[24][7]_gen_double_shift_reg_r_23_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[24][8]_gen_double_shift_reg_r_23 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[23][8]_srl24___gen_double_shift_reg_r_22_n_0 ),
        .Q(\signB_reg[24][8]_gen_double_shift_reg_r_23_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[24][9]_gen_double_shift_reg_r_23 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[23][9]_srl24___gen_double_shift_reg_r_22_n_0 ),
        .Q(\signB_reg[24][9]_gen_double_shift_reg_r_23_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[25][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__458_n_0),
        .Q(\out_SV_pipe[26] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[25][10] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__448_n_0),
        .Q(\out_SV_pipe[26] [10]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[25][11] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__447_n_0),
        .Q(\out_SV_pipe[26] [11]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[25][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__457_n_0),
        .Q(\out_SV_pipe[26] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[25][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__456_n_0),
        .Q(\out_SV_pipe[26] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[25][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__455_n_0),
        .Q(\out_SV_pipe[26] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[25][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__454_n_0),
        .Q(\out_SV_pipe[26] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[25][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__453_n_0),
        .Q(\out_SV_pipe[26] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[25][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__452_n_0),
        .Q(\out_SV_pipe[26] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[25][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__451_n_0),
        .Q(\out_SV_pipe[26] [7]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[25][8] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__450_n_0),
        .Q(\out_SV_pipe[26] [8]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[25][9] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__449_n_0),
        .Q(\out_SV_pipe[26] [9]),
        .R(rstn));
endmodule

(* ORIG_REF_NAME = "double_shift_reg" *) 
module double_shift_reg__parameterized5
   (\out_Attr_pipe[4] ,
    \out_SV_pipe[4] ,
    enable_transfer,
    \in_Attr_pipe[4] ,
    clk,
    rstn,
    \in_SV_pipe[4] ,
    \signA_reg[3][7]_0 );
  output [7:0]\out_Attr_pipe[4] ;
  output [11:0]\out_SV_pipe[4] ;
  input enable_transfer;
  input [7:0]\in_Attr_pipe[4] ;
  input clk;
  input rstn;
  input [11:0]\in_SV_pipe[4] ;
  input \signA_reg[3][7]_0 ;

  wire clk;
  wire enable_transfer;
  wire gen_double_shift_reg_gate__0_n_0;
  wire gen_double_shift_reg_gate__10_n_0;
  wire gen_double_shift_reg_gate__11_n_0;
  wire gen_double_shift_reg_gate__12_n_0;
  wire gen_double_shift_reg_gate__13_n_0;
  wire gen_double_shift_reg_gate__14_n_0;
  wire gen_double_shift_reg_gate__15_n_0;
  wire gen_double_shift_reg_gate__16_n_0;
  wire gen_double_shift_reg_gate__17_n_0;
  wire gen_double_shift_reg_gate__18_n_0;
  wire gen_double_shift_reg_gate__1_n_0;
  wire gen_double_shift_reg_gate__2_n_0;
  wire gen_double_shift_reg_gate__3_n_0;
  wire gen_double_shift_reg_gate__4_n_0;
  wire gen_double_shift_reg_gate__5_n_0;
  wire gen_double_shift_reg_gate__6_n_0;
  wire gen_double_shift_reg_gate__7_n_0;
  wire gen_double_shift_reg_gate__8_n_0;
  wire gen_double_shift_reg_gate__9_n_0;
  wire gen_double_shift_reg_gate_n_0;
  wire [7:0]\in_Attr_pipe[4] ;
  wire [11:0]\in_SV_pipe[4] ;
  wire [7:0]\out_Attr_pipe[4] ;
  wire [11:0]\out_SV_pipe[4] ;
  wire rstn;
  wire \signA_reg[1][0]_srl2___gen_double_shift_reg_r_0_n_0 ;
  wire \signA_reg[1][1]_srl2___gen_double_shift_reg_r_0_n_0 ;
  wire \signA_reg[1][2]_srl2___gen_double_shift_reg_r_0_n_0 ;
  wire \signA_reg[1][3]_srl2___gen_double_shift_reg_r_0_n_0 ;
  wire \signA_reg[1][4]_srl2___gen_double_shift_reg_r_0_n_0 ;
  wire \signA_reg[1][5]_srl2___gen_double_shift_reg_r_0_n_0 ;
  wire \signA_reg[1][6]_srl2___gen_double_shift_reg_r_0_n_0 ;
  wire \signA_reg[1][7]_srl2___gen_double_shift_reg_r_0_n_0 ;
  wire \signA_reg[2][0]_gen_double_shift_reg_r_1_n_0 ;
  wire \signA_reg[2][1]_gen_double_shift_reg_r_1_n_0 ;
  wire \signA_reg[2][2]_gen_double_shift_reg_r_1_n_0 ;
  wire \signA_reg[2][3]_gen_double_shift_reg_r_1_n_0 ;
  wire \signA_reg[2][4]_gen_double_shift_reg_r_1_n_0 ;
  wire \signA_reg[2][5]_gen_double_shift_reg_r_1_n_0 ;
  wire \signA_reg[2][6]_gen_double_shift_reg_r_1_n_0 ;
  wire \signA_reg[2][7]_gen_double_shift_reg_r_1_n_0 ;
  wire \signA_reg[3][7]_0 ;
  wire \signB_reg[1][0]_srl2___gen_double_shift_reg_r_0_n_0 ;
  wire \signB_reg[1][10]_srl2___gen_double_shift_reg_r_0_n_0 ;
  wire \signB_reg[1][11]_srl2___gen_double_shift_reg_r_0_n_0 ;
  wire \signB_reg[1][1]_srl2___gen_double_shift_reg_r_0_n_0 ;
  wire \signB_reg[1][2]_srl2___gen_double_shift_reg_r_0_n_0 ;
  wire \signB_reg[1][3]_srl2___gen_double_shift_reg_r_0_n_0 ;
  wire \signB_reg[1][4]_srl2___gen_double_shift_reg_r_0_n_0 ;
  wire \signB_reg[1][5]_srl2___gen_double_shift_reg_r_0_n_0 ;
  wire \signB_reg[1][6]_srl2___gen_double_shift_reg_r_0_n_0 ;
  wire \signB_reg[1][7]_srl2___gen_double_shift_reg_r_0_n_0 ;
  wire \signB_reg[1][8]_srl2___gen_double_shift_reg_r_0_n_0 ;
  wire \signB_reg[1][9]_srl2___gen_double_shift_reg_r_0_n_0 ;
  wire \signB_reg[2][0]_gen_double_shift_reg_r_1_n_0 ;
  wire \signB_reg[2][10]_gen_double_shift_reg_r_1_n_0 ;
  wire \signB_reg[2][11]_gen_double_shift_reg_r_1_n_0 ;
  wire \signB_reg[2][1]_gen_double_shift_reg_r_1_n_0 ;
  wire \signB_reg[2][2]_gen_double_shift_reg_r_1_n_0 ;
  wire \signB_reg[2][3]_gen_double_shift_reg_r_1_n_0 ;
  wire \signB_reg[2][4]_gen_double_shift_reg_r_1_n_0 ;
  wire \signB_reg[2][5]_gen_double_shift_reg_r_1_n_0 ;
  wire \signB_reg[2][6]_gen_double_shift_reg_r_1_n_0 ;
  wire \signB_reg[2][7]_gen_double_shift_reg_r_1_n_0 ;
  wire \signB_reg[2][8]_gen_double_shift_reg_r_1_n_0 ;
  wire \signB_reg[2][9]_gen_double_shift_reg_r_1_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate
       (.I0(\signA_reg[2][7]_gen_double_shift_reg_r_1_n_0 ),
        .I1(\signA_reg[3][7]_0 ),
        .O(gen_double_shift_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__0
       (.I0(\signA_reg[2][6]_gen_double_shift_reg_r_1_n_0 ),
        .I1(\signA_reg[3][7]_0 ),
        .O(gen_double_shift_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__1
       (.I0(\signA_reg[2][5]_gen_double_shift_reg_r_1_n_0 ),
        .I1(\signA_reg[3][7]_0 ),
        .O(gen_double_shift_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__10
       (.I0(\signB_reg[2][8]_gen_double_shift_reg_r_1_n_0 ),
        .I1(\signA_reg[3][7]_0 ),
        .O(gen_double_shift_reg_gate__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__11
       (.I0(\signB_reg[2][7]_gen_double_shift_reg_r_1_n_0 ),
        .I1(\signA_reg[3][7]_0 ),
        .O(gen_double_shift_reg_gate__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__12
       (.I0(\signB_reg[2][6]_gen_double_shift_reg_r_1_n_0 ),
        .I1(\signA_reg[3][7]_0 ),
        .O(gen_double_shift_reg_gate__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__13
       (.I0(\signB_reg[2][5]_gen_double_shift_reg_r_1_n_0 ),
        .I1(\signA_reg[3][7]_0 ),
        .O(gen_double_shift_reg_gate__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__14
       (.I0(\signB_reg[2][4]_gen_double_shift_reg_r_1_n_0 ),
        .I1(\signA_reg[3][7]_0 ),
        .O(gen_double_shift_reg_gate__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__15
       (.I0(\signB_reg[2][3]_gen_double_shift_reg_r_1_n_0 ),
        .I1(\signA_reg[3][7]_0 ),
        .O(gen_double_shift_reg_gate__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__16
       (.I0(\signB_reg[2][2]_gen_double_shift_reg_r_1_n_0 ),
        .I1(\signA_reg[3][7]_0 ),
        .O(gen_double_shift_reg_gate__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__17
       (.I0(\signB_reg[2][1]_gen_double_shift_reg_r_1_n_0 ),
        .I1(\signA_reg[3][7]_0 ),
        .O(gen_double_shift_reg_gate__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__18
       (.I0(\signB_reg[2][0]_gen_double_shift_reg_r_1_n_0 ),
        .I1(\signA_reg[3][7]_0 ),
        .O(gen_double_shift_reg_gate__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__2
       (.I0(\signA_reg[2][4]_gen_double_shift_reg_r_1_n_0 ),
        .I1(\signA_reg[3][7]_0 ),
        .O(gen_double_shift_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__3
       (.I0(\signA_reg[2][3]_gen_double_shift_reg_r_1_n_0 ),
        .I1(\signA_reg[3][7]_0 ),
        .O(gen_double_shift_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__4
       (.I0(\signA_reg[2][2]_gen_double_shift_reg_r_1_n_0 ),
        .I1(\signA_reg[3][7]_0 ),
        .O(gen_double_shift_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__5
       (.I0(\signA_reg[2][1]_gen_double_shift_reg_r_1_n_0 ),
        .I1(\signA_reg[3][7]_0 ),
        .O(gen_double_shift_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__6
       (.I0(\signA_reg[2][0]_gen_double_shift_reg_r_1_n_0 ),
        .I1(\signA_reg[3][7]_0 ),
        .O(gen_double_shift_reg_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__7
       (.I0(\signB_reg[2][11]_gen_double_shift_reg_r_1_n_0 ),
        .I1(\signA_reg[3][7]_0 ),
        .O(gen_double_shift_reg_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__8
       (.I0(\signB_reg[2][10]_gen_double_shift_reg_r_1_n_0 ),
        .I1(\signA_reg[3][7]_0 ),
        .O(gen_double_shift_reg_gate__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__9
       (.I0(\signB_reg[2][9]_gen_double_shift_reg_r_1_n_0 ),
        .I1(\signA_reg[3][7]_0 ),
        .O(gen_double_shift_reg_gate__9_n_0));
  (* srl_bus_name = "\gen_double_shift_reg[4].double_shift_reg_pm/signA_reg[1] " *) 
  (* srl_name = "\gen_double_shift_reg[4].double_shift_reg_pm/signA_reg[1][0]_srl2___gen_double_shift_reg_r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[1][0]_srl2___gen_double_shift_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[4] [0]),
        .Q(\signA_reg[1][0]_srl2___gen_double_shift_reg_r_0_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[4].double_shift_reg_pm/signA_reg[1] " *) 
  (* srl_name = "\gen_double_shift_reg[4].double_shift_reg_pm/signA_reg[1][1]_srl2___gen_double_shift_reg_r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[1][1]_srl2___gen_double_shift_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[4] [1]),
        .Q(\signA_reg[1][1]_srl2___gen_double_shift_reg_r_0_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[4].double_shift_reg_pm/signA_reg[1] " *) 
  (* srl_name = "\gen_double_shift_reg[4].double_shift_reg_pm/signA_reg[1][2]_srl2___gen_double_shift_reg_r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[1][2]_srl2___gen_double_shift_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[4] [2]),
        .Q(\signA_reg[1][2]_srl2___gen_double_shift_reg_r_0_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[4].double_shift_reg_pm/signA_reg[1] " *) 
  (* srl_name = "\gen_double_shift_reg[4].double_shift_reg_pm/signA_reg[1][3]_srl2___gen_double_shift_reg_r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[1][3]_srl2___gen_double_shift_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[4] [3]),
        .Q(\signA_reg[1][3]_srl2___gen_double_shift_reg_r_0_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[4].double_shift_reg_pm/signA_reg[1] " *) 
  (* srl_name = "\gen_double_shift_reg[4].double_shift_reg_pm/signA_reg[1][4]_srl2___gen_double_shift_reg_r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[1][4]_srl2___gen_double_shift_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[4] [4]),
        .Q(\signA_reg[1][4]_srl2___gen_double_shift_reg_r_0_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[4].double_shift_reg_pm/signA_reg[1] " *) 
  (* srl_name = "\gen_double_shift_reg[4].double_shift_reg_pm/signA_reg[1][5]_srl2___gen_double_shift_reg_r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[1][5]_srl2___gen_double_shift_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[4] [5]),
        .Q(\signA_reg[1][5]_srl2___gen_double_shift_reg_r_0_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[4].double_shift_reg_pm/signA_reg[1] " *) 
  (* srl_name = "\gen_double_shift_reg[4].double_shift_reg_pm/signA_reg[1][6]_srl2___gen_double_shift_reg_r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[1][6]_srl2___gen_double_shift_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[4] [6]),
        .Q(\signA_reg[1][6]_srl2___gen_double_shift_reg_r_0_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[4].double_shift_reg_pm/signA_reg[1] " *) 
  (* srl_name = "\gen_double_shift_reg[4].double_shift_reg_pm/signA_reg[1][7]_srl2___gen_double_shift_reg_r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[1][7]_srl2___gen_double_shift_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[4] [7]),
        .Q(\signA_reg[1][7]_srl2___gen_double_shift_reg_r_0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[2][0]_gen_double_shift_reg_r_1 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[1][0]_srl2___gen_double_shift_reg_r_0_n_0 ),
        .Q(\signA_reg[2][0]_gen_double_shift_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[2][1]_gen_double_shift_reg_r_1 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[1][1]_srl2___gen_double_shift_reg_r_0_n_0 ),
        .Q(\signA_reg[2][1]_gen_double_shift_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[2][2]_gen_double_shift_reg_r_1 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[1][2]_srl2___gen_double_shift_reg_r_0_n_0 ),
        .Q(\signA_reg[2][2]_gen_double_shift_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[2][3]_gen_double_shift_reg_r_1 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[1][3]_srl2___gen_double_shift_reg_r_0_n_0 ),
        .Q(\signA_reg[2][3]_gen_double_shift_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[2][4]_gen_double_shift_reg_r_1 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[1][4]_srl2___gen_double_shift_reg_r_0_n_0 ),
        .Q(\signA_reg[2][4]_gen_double_shift_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[2][5]_gen_double_shift_reg_r_1 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[1][5]_srl2___gen_double_shift_reg_r_0_n_0 ),
        .Q(\signA_reg[2][5]_gen_double_shift_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[2][6]_gen_double_shift_reg_r_1 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[1][6]_srl2___gen_double_shift_reg_r_0_n_0 ),
        .Q(\signA_reg[2][6]_gen_double_shift_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[2][7]_gen_double_shift_reg_r_1 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[1][7]_srl2___gen_double_shift_reg_r_0_n_0 ),
        .Q(\signA_reg[2][7]_gen_double_shift_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[3][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__6_n_0),
        .Q(\out_Attr_pipe[4] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[3][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__5_n_0),
        .Q(\out_Attr_pipe[4] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[3][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__4_n_0),
        .Q(\out_Attr_pipe[4] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[3][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__3_n_0),
        .Q(\out_Attr_pipe[4] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[3][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__2_n_0),
        .Q(\out_Attr_pipe[4] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[3][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__1_n_0),
        .Q(\out_Attr_pipe[4] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[3][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__0_n_0),
        .Q(\out_Attr_pipe[4] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[3][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate_n_0),
        .Q(\out_Attr_pipe[4] [7]),
        .R(rstn));
  (* srl_bus_name = "\gen_double_shift_reg[4].double_shift_reg_pm/signB_reg[1] " *) 
  (* srl_name = "\gen_double_shift_reg[4].double_shift_reg_pm/signB_reg[1][0]_srl2___gen_double_shift_reg_r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[1][0]_srl2___gen_double_shift_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[4] [0]),
        .Q(\signB_reg[1][0]_srl2___gen_double_shift_reg_r_0_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[4].double_shift_reg_pm/signB_reg[1] " *) 
  (* srl_name = "\gen_double_shift_reg[4].double_shift_reg_pm/signB_reg[1][10]_srl2___gen_double_shift_reg_r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[1][10]_srl2___gen_double_shift_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[4] [10]),
        .Q(\signB_reg[1][10]_srl2___gen_double_shift_reg_r_0_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[4].double_shift_reg_pm/signB_reg[1] " *) 
  (* srl_name = "\gen_double_shift_reg[4].double_shift_reg_pm/signB_reg[1][11]_srl2___gen_double_shift_reg_r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[1][11]_srl2___gen_double_shift_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[4] [11]),
        .Q(\signB_reg[1][11]_srl2___gen_double_shift_reg_r_0_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[4].double_shift_reg_pm/signB_reg[1] " *) 
  (* srl_name = "\gen_double_shift_reg[4].double_shift_reg_pm/signB_reg[1][1]_srl2___gen_double_shift_reg_r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[1][1]_srl2___gen_double_shift_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[4] [1]),
        .Q(\signB_reg[1][1]_srl2___gen_double_shift_reg_r_0_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[4].double_shift_reg_pm/signB_reg[1] " *) 
  (* srl_name = "\gen_double_shift_reg[4].double_shift_reg_pm/signB_reg[1][2]_srl2___gen_double_shift_reg_r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[1][2]_srl2___gen_double_shift_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[4] [2]),
        .Q(\signB_reg[1][2]_srl2___gen_double_shift_reg_r_0_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[4].double_shift_reg_pm/signB_reg[1] " *) 
  (* srl_name = "\gen_double_shift_reg[4].double_shift_reg_pm/signB_reg[1][3]_srl2___gen_double_shift_reg_r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[1][3]_srl2___gen_double_shift_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[4] [3]),
        .Q(\signB_reg[1][3]_srl2___gen_double_shift_reg_r_0_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[4].double_shift_reg_pm/signB_reg[1] " *) 
  (* srl_name = "\gen_double_shift_reg[4].double_shift_reg_pm/signB_reg[1][4]_srl2___gen_double_shift_reg_r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[1][4]_srl2___gen_double_shift_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[4] [4]),
        .Q(\signB_reg[1][4]_srl2___gen_double_shift_reg_r_0_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[4].double_shift_reg_pm/signB_reg[1] " *) 
  (* srl_name = "\gen_double_shift_reg[4].double_shift_reg_pm/signB_reg[1][5]_srl2___gen_double_shift_reg_r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[1][5]_srl2___gen_double_shift_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[4] [5]),
        .Q(\signB_reg[1][5]_srl2___gen_double_shift_reg_r_0_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[4].double_shift_reg_pm/signB_reg[1] " *) 
  (* srl_name = "\gen_double_shift_reg[4].double_shift_reg_pm/signB_reg[1][6]_srl2___gen_double_shift_reg_r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[1][6]_srl2___gen_double_shift_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[4] [6]),
        .Q(\signB_reg[1][6]_srl2___gen_double_shift_reg_r_0_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[4].double_shift_reg_pm/signB_reg[1] " *) 
  (* srl_name = "\gen_double_shift_reg[4].double_shift_reg_pm/signB_reg[1][7]_srl2___gen_double_shift_reg_r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[1][7]_srl2___gen_double_shift_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[4] [7]),
        .Q(\signB_reg[1][7]_srl2___gen_double_shift_reg_r_0_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[4].double_shift_reg_pm/signB_reg[1] " *) 
  (* srl_name = "\gen_double_shift_reg[4].double_shift_reg_pm/signB_reg[1][8]_srl2___gen_double_shift_reg_r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[1][8]_srl2___gen_double_shift_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[4] [8]),
        .Q(\signB_reg[1][8]_srl2___gen_double_shift_reg_r_0_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[4].double_shift_reg_pm/signB_reg[1] " *) 
  (* srl_name = "\gen_double_shift_reg[4].double_shift_reg_pm/signB_reg[1][9]_srl2___gen_double_shift_reg_r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[1][9]_srl2___gen_double_shift_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[4] [9]),
        .Q(\signB_reg[1][9]_srl2___gen_double_shift_reg_r_0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[2][0]_gen_double_shift_reg_r_1 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[1][0]_srl2___gen_double_shift_reg_r_0_n_0 ),
        .Q(\signB_reg[2][0]_gen_double_shift_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[2][10]_gen_double_shift_reg_r_1 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[1][10]_srl2___gen_double_shift_reg_r_0_n_0 ),
        .Q(\signB_reg[2][10]_gen_double_shift_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[2][11]_gen_double_shift_reg_r_1 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[1][11]_srl2___gen_double_shift_reg_r_0_n_0 ),
        .Q(\signB_reg[2][11]_gen_double_shift_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[2][1]_gen_double_shift_reg_r_1 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[1][1]_srl2___gen_double_shift_reg_r_0_n_0 ),
        .Q(\signB_reg[2][1]_gen_double_shift_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[2][2]_gen_double_shift_reg_r_1 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[1][2]_srl2___gen_double_shift_reg_r_0_n_0 ),
        .Q(\signB_reg[2][2]_gen_double_shift_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[2][3]_gen_double_shift_reg_r_1 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[1][3]_srl2___gen_double_shift_reg_r_0_n_0 ),
        .Q(\signB_reg[2][3]_gen_double_shift_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[2][4]_gen_double_shift_reg_r_1 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[1][4]_srl2___gen_double_shift_reg_r_0_n_0 ),
        .Q(\signB_reg[2][4]_gen_double_shift_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[2][5]_gen_double_shift_reg_r_1 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[1][5]_srl2___gen_double_shift_reg_r_0_n_0 ),
        .Q(\signB_reg[2][5]_gen_double_shift_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[2][6]_gen_double_shift_reg_r_1 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[1][6]_srl2___gen_double_shift_reg_r_0_n_0 ),
        .Q(\signB_reg[2][6]_gen_double_shift_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[2][7]_gen_double_shift_reg_r_1 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[1][7]_srl2___gen_double_shift_reg_r_0_n_0 ),
        .Q(\signB_reg[2][7]_gen_double_shift_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[2][8]_gen_double_shift_reg_r_1 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[1][8]_srl2___gen_double_shift_reg_r_0_n_0 ),
        .Q(\signB_reg[2][8]_gen_double_shift_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[2][9]_gen_double_shift_reg_r_1 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[1][9]_srl2___gen_double_shift_reg_r_0_n_0 ),
        .Q(\signB_reg[2][9]_gen_double_shift_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[3][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__18_n_0),
        .Q(\out_SV_pipe[4] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[3][10] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__8_n_0),
        .Q(\out_SV_pipe[4] [10]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[3][11] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__7_n_0),
        .Q(\out_SV_pipe[4] [11]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[3][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__17_n_0),
        .Q(\out_SV_pipe[4] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[3][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__16_n_0),
        .Q(\out_SV_pipe[4] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[3][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__15_n_0),
        .Q(\out_SV_pipe[4] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[3][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__14_n_0),
        .Q(\out_SV_pipe[4] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[3][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__13_n_0),
        .Q(\out_SV_pipe[4] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[3][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__12_n_0),
        .Q(\out_SV_pipe[4] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[3][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__11_n_0),
        .Q(\out_SV_pipe[4] [7]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[3][8] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__10_n_0),
        .Q(\out_SV_pipe[4] [8]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[3][9] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__9_n_0),
        .Q(\out_SV_pipe[4] [9]),
        .R(rstn));
endmodule

(* ORIG_REF_NAME = "double_shift_reg" *) 
module double_shift_reg__parameterized51
   (\out_Attr_pipe[27] ,
    \out_SV_pipe[27] ,
    enable_transfer,
    \in_Attr_pipe[27] ,
    clk,
    rstn,
    \in_SV_pipe[27] ,
    \signA_reg[26][7]_0 );
  output [7:0]\out_Attr_pipe[27] ;
  output [11:0]\out_SV_pipe[27] ;
  input enable_transfer;
  input [7:0]\in_Attr_pipe[27] ;
  input clk;
  input rstn;
  input [11:0]\in_SV_pipe[27] ;
  input \signA_reg[26][7]_0 ;

  wire clk;
  wire enable_transfer;
  wire gen_double_shift_reg_gate__459_n_0;
  wire gen_double_shift_reg_gate__460_n_0;
  wire gen_double_shift_reg_gate__461_n_0;
  wire gen_double_shift_reg_gate__462_n_0;
  wire gen_double_shift_reg_gate__463_n_0;
  wire gen_double_shift_reg_gate__464_n_0;
  wire gen_double_shift_reg_gate__465_n_0;
  wire gen_double_shift_reg_gate__466_n_0;
  wire gen_double_shift_reg_gate__467_n_0;
  wire gen_double_shift_reg_gate__468_n_0;
  wire gen_double_shift_reg_gate__469_n_0;
  wire gen_double_shift_reg_gate__470_n_0;
  wire gen_double_shift_reg_gate__471_n_0;
  wire gen_double_shift_reg_gate__472_n_0;
  wire gen_double_shift_reg_gate__473_n_0;
  wire gen_double_shift_reg_gate__474_n_0;
  wire gen_double_shift_reg_gate__475_n_0;
  wire gen_double_shift_reg_gate__476_n_0;
  wire gen_double_shift_reg_gate__477_n_0;
  wire gen_double_shift_reg_gate__478_n_0;
  wire [7:0]\in_Attr_pipe[27] ;
  wire [11:0]\in_SV_pipe[27] ;
  wire [7:0]\out_Attr_pipe[27] ;
  wire [11:0]\out_SV_pipe[27] ;
  wire rstn;
  wire \signA_reg[24][0]_srl25___gen_double_shift_reg_r_23_n_0 ;
  wire \signA_reg[24][1]_srl25___gen_double_shift_reg_r_23_n_0 ;
  wire \signA_reg[24][2]_srl25___gen_double_shift_reg_r_23_n_0 ;
  wire \signA_reg[24][3]_srl25___gen_double_shift_reg_r_23_n_0 ;
  wire \signA_reg[24][4]_srl25___gen_double_shift_reg_r_23_n_0 ;
  wire \signA_reg[24][5]_srl25___gen_double_shift_reg_r_23_n_0 ;
  wire \signA_reg[24][6]_srl25___gen_double_shift_reg_r_23_n_0 ;
  wire \signA_reg[24][7]_srl25___gen_double_shift_reg_r_23_n_0 ;
  wire \signA_reg[25][0]_gen_double_shift_reg_r_24_n_0 ;
  wire \signA_reg[25][1]_gen_double_shift_reg_r_24_n_0 ;
  wire \signA_reg[25][2]_gen_double_shift_reg_r_24_n_0 ;
  wire \signA_reg[25][3]_gen_double_shift_reg_r_24_n_0 ;
  wire \signA_reg[25][4]_gen_double_shift_reg_r_24_n_0 ;
  wire \signA_reg[25][5]_gen_double_shift_reg_r_24_n_0 ;
  wire \signA_reg[25][6]_gen_double_shift_reg_r_24_n_0 ;
  wire \signA_reg[25][7]_gen_double_shift_reg_r_24_n_0 ;
  wire \signA_reg[26][7]_0 ;
  wire \signB_reg[24][0]_srl25___gen_double_shift_reg_r_23_n_0 ;
  wire \signB_reg[24][10]_srl25___gen_double_shift_reg_r_23_n_0 ;
  wire \signB_reg[24][11]_srl25___gen_double_shift_reg_r_23_n_0 ;
  wire \signB_reg[24][1]_srl25___gen_double_shift_reg_r_23_n_0 ;
  wire \signB_reg[24][2]_srl25___gen_double_shift_reg_r_23_n_0 ;
  wire \signB_reg[24][3]_srl25___gen_double_shift_reg_r_23_n_0 ;
  wire \signB_reg[24][4]_srl25___gen_double_shift_reg_r_23_n_0 ;
  wire \signB_reg[24][5]_srl25___gen_double_shift_reg_r_23_n_0 ;
  wire \signB_reg[24][6]_srl25___gen_double_shift_reg_r_23_n_0 ;
  wire \signB_reg[24][7]_srl25___gen_double_shift_reg_r_23_n_0 ;
  wire \signB_reg[24][8]_srl25___gen_double_shift_reg_r_23_n_0 ;
  wire \signB_reg[24][9]_srl25___gen_double_shift_reg_r_23_n_0 ;
  wire \signB_reg[25][0]_gen_double_shift_reg_r_24_n_0 ;
  wire \signB_reg[25][10]_gen_double_shift_reg_r_24_n_0 ;
  wire \signB_reg[25][11]_gen_double_shift_reg_r_24_n_0 ;
  wire \signB_reg[25][1]_gen_double_shift_reg_r_24_n_0 ;
  wire \signB_reg[25][2]_gen_double_shift_reg_r_24_n_0 ;
  wire \signB_reg[25][3]_gen_double_shift_reg_r_24_n_0 ;
  wire \signB_reg[25][4]_gen_double_shift_reg_r_24_n_0 ;
  wire \signB_reg[25][5]_gen_double_shift_reg_r_24_n_0 ;
  wire \signB_reg[25][6]_gen_double_shift_reg_r_24_n_0 ;
  wire \signB_reg[25][7]_gen_double_shift_reg_r_24_n_0 ;
  wire \signB_reg[25][8]_gen_double_shift_reg_r_24_n_0 ;
  wire \signB_reg[25][9]_gen_double_shift_reg_r_24_n_0 ;
  wire \NLW_signA_reg[24][0]_srl25___gen_double_shift_reg_r_23_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[24][1]_srl25___gen_double_shift_reg_r_23_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[24][2]_srl25___gen_double_shift_reg_r_23_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[24][3]_srl25___gen_double_shift_reg_r_23_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[24][4]_srl25___gen_double_shift_reg_r_23_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[24][5]_srl25___gen_double_shift_reg_r_23_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[24][6]_srl25___gen_double_shift_reg_r_23_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[24][7]_srl25___gen_double_shift_reg_r_23_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[24][0]_srl25___gen_double_shift_reg_r_23_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[24][10]_srl25___gen_double_shift_reg_r_23_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[24][11]_srl25___gen_double_shift_reg_r_23_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[24][1]_srl25___gen_double_shift_reg_r_23_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[24][2]_srl25___gen_double_shift_reg_r_23_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[24][3]_srl25___gen_double_shift_reg_r_23_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[24][4]_srl25___gen_double_shift_reg_r_23_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[24][5]_srl25___gen_double_shift_reg_r_23_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[24][6]_srl25___gen_double_shift_reg_r_23_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[24][7]_srl25___gen_double_shift_reg_r_23_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[24][8]_srl25___gen_double_shift_reg_r_23_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[24][9]_srl25___gen_double_shift_reg_r_23_Q31_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__459
       (.I0(\signA_reg[25][7]_gen_double_shift_reg_r_24_n_0 ),
        .I1(\signA_reg[26][7]_0 ),
        .O(gen_double_shift_reg_gate__459_n_0));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__460
       (.I0(\signA_reg[25][6]_gen_double_shift_reg_r_24_n_0 ),
        .I1(\signA_reg[26][7]_0 ),
        .O(gen_double_shift_reg_gate__460_n_0));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__461
       (.I0(\signA_reg[25][5]_gen_double_shift_reg_r_24_n_0 ),
        .I1(\signA_reg[26][7]_0 ),
        .O(gen_double_shift_reg_gate__461_n_0));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__462
       (.I0(\signA_reg[25][4]_gen_double_shift_reg_r_24_n_0 ),
        .I1(\signA_reg[26][7]_0 ),
        .O(gen_double_shift_reg_gate__462_n_0));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__463
       (.I0(\signA_reg[25][3]_gen_double_shift_reg_r_24_n_0 ),
        .I1(\signA_reg[26][7]_0 ),
        .O(gen_double_shift_reg_gate__463_n_0));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__464
       (.I0(\signA_reg[25][2]_gen_double_shift_reg_r_24_n_0 ),
        .I1(\signA_reg[26][7]_0 ),
        .O(gen_double_shift_reg_gate__464_n_0));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__465
       (.I0(\signA_reg[25][1]_gen_double_shift_reg_r_24_n_0 ),
        .I1(\signA_reg[26][7]_0 ),
        .O(gen_double_shift_reg_gate__465_n_0));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__466
       (.I0(\signA_reg[25][0]_gen_double_shift_reg_r_24_n_0 ),
        .I1(\signA_reg[26][7]_0 ),
        .O(gen_double_shift_reg_gate__466_n_0));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__467
       (.I0(\signB_reg[25][11]_gen_double_shift_reg_r_24_n_0 ),
        .I1(\signA_reg[26][7]_0 ),
        .O(gen_double_shift_reg_gate__467_n_0));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__468
       (.I0(\signB_reg[25][10]_gen_double_shift_reg_r_24_n_0 ),
        .I1(\signA_reg[26][7]_0 ),
        .O(gen_double_shift_reg_gate__468_n_0));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__469
       (.I0(\signB_reg[25][9]_gen_double_shift_reg_r_24_n_0 ),
        .I1(\signA_reg[26][7]_0 ),
        .O(gen_double_shift_reg_gate__469_n_0));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__470
       (.I0(\signB_reg[25][8]_gen_double_shift_reg_r_24_n_0 ),
        .I1(\signA_reg[26][7]_0 ),
        .O(gen_double_shift_reg_gate__470_n_0));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__471
       (.I0(\signB_reg[25][7]_gen_double_shift_reg_r_24_n_0 ),
        .I1(\signA_reg[26][7]_0 ),
        .O(gen_double_shift_reg_gate__471_n_0));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__472
       (.I0(\signB_reg[25][6]_gen_double_shift_reg_r_24_n_0 ),
        .I1(\signA_reg[26][7]_0 ),
        .O(gen_double_shift_reg_gate__472_n_0));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__473
       (.I0(\signB_reg[25][5]_gen_double_shift_reg_r_24_n_0 ),
        .I1(\signA_reg[26][7]_0 ),
        .O(gen_double_shift_reg_gate__473_n_0));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__474
       (.I0(\signB_reg[25][4]_gen_double_shift_reg_r_24_n_0 ),
        .I1(\signA_reg[26][7]_0 ),
        .O(gen_double_shift_reg_gate__474_n_0));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__475
       (.I0(\signB_reg[25][3]_gen_double_shift_reg_r_24_n_0 ),
        .I1(\signA_reg[26][7]_0 ),
        .O(gen_double_shift_reg_gate__475_n_0));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__476
       (.I0(\signB_reg[25][2]_gen_double_shift_reg_r_24_n_0 ),
        .I1(\signA_reg[26][7]_0 ),
        .O(gen_double_shift_reg_gate__476_n_0));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__477
       (.I0(\signB_reg[25][1]_gen_double_shift_reg_r_24_n_0 ),
        .I1(\signA_reg[26][7]_0 ),
        .O(gen_double_shift_reg_gate__477_n_0));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__478
       (.I0(\signB_reg[25][0]_gen_double_shift_reg_r_24_n_0 ),
        .I1(\signA_reg[26][7]_0 ),
        .O(gen_double_shift_reg_gate__478_n_0));
  (* srl_bus_name = "\gen_double_shift_reg[27].double_shift_reg_pm/signA_reg[24] " *) 
  (* srl_name = "\gen_double_shift_reg[27].double_shift_reg_pm/signA_reg[24][0]_srl25___gen_double_shift_reg_r_23 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[24][0]_srl25___gen_double_shift_reg_r_23 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[27] [0]),
        .Q(\signA_reg[24][0]_srl25___gen_double_shift_reg_r_23_n_0 ),
        .Q31(\NLW_signA_reg[24][0]_srl25___gen_double_shift_reg_r_23_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[27].double_shift_reg_pm/signA_reg[24] " *) 
  (* srl_name = "\gen_double_shift_reg[27].double_shift_reg_pm/signA_reg[24][1]_srl25___gen_double_shift_reg_r_23 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[24][1]_srl25___gen_double_shift_reg_r_23 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[27] [1]),
        .Q(\signA_reg[24][1]_srl25___gen_double_shift_reg_r_23_n_0 ),
        .Q31(\NLW_signA_reg[24][1]_srl25___gen_double_shift_reg_r_23_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[27].double_shift_reg_pm/signA_reg[24] " *) 
  (* srl_name = "\gen_double_shift_reg[27].double_shift_reg_pm/signA_reg[24][2]_srl25___gen_double_shift_reg_r_23 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[24][2]_srl25___gen_double_shift_reg_r_23 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[27] [2]),
        .Q(\signA_reg[24][2]_srl25___gen_double_shift_reg_r_23_n_0 ),
        .Q31(\NLW_signA_reg[24][2]_srl25___gen_double_shift_reg_r_23_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[27].double_shift_reg_pm/signA_reg[24] " *) 
  (* srl_name = "\gen_double_shift_reg[27].double_shift_reg_pm/signA_reg[24][3]_srl25___gen_double_shift_reg_r_23 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[24][3]_srl25___gen_double_shift_reg_r_23 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[27] [3]),
        .Q(\signA_reg[24][3]_srl25___gen_double_shift_reg_r_23_n_0 ),
        .Q31(\NLW_signA_reg[24][3]_srl25___gen_double_shift_reg_r_23_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[27].double_shift_reg_pm/signA_reg[24] " *) 
  (* srl_name = "\gen_double_shift_reg[27].double_shift_reg_pm/signA_reg[24][4]_srl25___gen_double_shift_reg_r_23 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[24][4]_srl25___gen_double_shift_reg_r_23 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[27] [4]),
        .Q(\signA_reg[24][4]_srl25___gen_double_shift_reg_r_23_n_0 ),
        .Q31(\NLW_signA_reg[24][4]_srl25___gen_double_shift_reg_r_23_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[27].double_shift_reg_pm/signA_reg[24] " *) 
  (* srl_name = "\gen_double_shift_reg[27].double_shift_reg_pm/signA_reg[24][5]_srl25___gen_double_shift_reg_r_23 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[24][5]_srl25___gen_double_shift_reg_r_23 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[27] [5]),
        .Q(\signA_reg[24][5]_srl25___gen_double_shift_reg_r_23_n_0 ),
        .Q31(\NLW_signA_reg[24][5]_srl25___gen_double_shift_reg_r_23_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[27].double_shift_reg_pm/signA_reg[24] " *) 
  (* srl_name = "\gen_double_shift_reg[27].double_shift_reg_pm/signA_reg[24][6]_srl25___gen_double_shift_reg_r_23 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[24][6]_srl25___gen_double_shift_reg_r_23 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[27] [6]),
        .Q(\signA_reg[24][6]_srl25___gen_double_shift_reg_r_23_n_0 ),
        .Q31(\NLW_signA_reg[24][6]_srl25___gen_double_shift_reg_r_23_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[27].double_shift_reg_pm/signA_reg[24] " *) 
  (* srl_name = "\gen_double_shift_reg[27].double_shift_reg_pm/signA_reg[24][7]_srl25___gen_double_shift_reg_r_23 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[24][7]_srl25___gen_double_shift_reg_r_23 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[27] [7]),
        .Q(\signA_reg[24][7]_srl25___gen_double_shift_reg_r_23_n_0 ),
        .Q31(\NLW_signA_reg[24][7]_srl25___gen_double_shift_reg_r_23_Q31_UNCONNECTED ));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[25][0]_gen_double_shift_reg_r_24 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[24][0]_srl25___gen_double_shift_reg_r_23_n_0 ),
        .Q(\signA_reg[25][0]_gen_double_shift_reg_r_24_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[25][1]_gen_double_shift_reg_r_24 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[24][1]_srl25___gen_double_shift_reg_r_23_n_0 ),
        .Q(\signA_reg[25][1]_gen_double_shift_reg_r_24_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[25][2]_gen_double_shift_reg_r_24 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[24][2]_srl25___gen_double_shift_reg_r_23_n_0 ),
        .Q(\signA_reg[25][2]_gen_double_shift_reg_r_24_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[25][3]_gen_double_shift_reg_r_24 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[24][3]_srl25___gen_double_shift_reg_r_23_n_0 ),
        .Q(\signA_reg[25][3]_gen_double_shift_reg_r_24_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[25][4]_gen_double_shift_reg_r_24 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[24][4]_srl25___gen_double_shift_reg_r_23_n_0 ),
        .Q(\signA_reg[25][4]_gen_double_shift_reg_r_24_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[25][5]_gen_double_shift_reg_r_24 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[24][5]_srl25___gen_double_shift_reg_r_23_n_0 ),
        .Q(\signA_reg[25][5]_gen_double_shift_reg_r_24_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[25][6]_gen_double_shift_reg_r_24 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[24][6]_srl25___gen_double_shift_reg_r_23_n_0 ),
        .Q(\signA_reg[25][6]_gen_double_shift_reg_r_24_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[25][7]_gen_double_shift_reg_r_24 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[24][7]_srl25___gen_double_shift_reg_r_23_n_0 ),
        .Q(\signA_reg[25][7]_gen_double_shift_reg_r_24_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[26][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__466_n_0),
        .Q(\out_Attr_pipe[27] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[26][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__465_n_0),
        .Q(\out_Attr_pipe[27] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[26][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__464_n_0),
        .Q(\out_Attr_pipe[27] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[26][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__463_n_0),
        .Q(\out_Attr_pipe[27] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[26][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__462_n_0),
        .Q(\out_Attr_pipe[27] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[26][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__461_n_0),
        .Q(\out_Attr_pipe[27] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[26][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__460_n_0),
        .Q(\out_Attr_pipe[27] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[26][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__459_n_0),
        .Q(\out_Attr_pipe[27] [7]),
        .R(rstn));
  (* srl_bus_name = "\gen_double_shift_reg[27].double_shift_reg_pm/signB_reg[24] " *) 
  (* srl_name = "\gen_double_shift_reg[27].double_shift_reg_pm/signB_reg[24][0]_srl25___gen_double_shift_reg_r_23 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[24][0]_srl25___gen_double_shift_reg_r_23 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[27] [0]),
        .Q(\signB_reg[24][0]_srl25___gen_double_shift_reg_r_23_n_0 ),
        .Q31(\NLW_signB_reg[24][0]_srl25___gen_double_shift_reg_r_23_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[27].double_shift_reg_pm/signB_reg[24] " *) 
  (* srl_name = "\gen_double_shift_reg[27].double_shift_reg_pm/signB_reg[24][10]_srl25___gen_double_shift_reg_r_23 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[24][10]_srl25___gen_double_shift_reg_r_23 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[27] [10]),
        .Q(\signB_reg[24][10]_srl25___gen_double_shift_reg_r_23_n_0 ),
        .Q31(\NLW_signB_reg[24][10]_srl25___gen_double_shift_reg_r_23_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[27].double_shift_reg_pm/signB_reg[24] " *) 
  (* srl_name = "\gen_double_shift_reg[27].double_shift_reg_pm/signB_reg[24][11]_srl25___gen_double_shift_reg_r_23 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[24][11]_srl25___gen_double_shift_reg_r_23 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[27] [11]),
        .Q(\signB_reg[24][11]_srl25___gen_double_shift_reg_r_23_n_0 ),
        .Q31(\NLW_signB_reg[24][11]_srl25___gen_double_shift_reg_r_23_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[27].double_shift_reg_pm/signB_reg[24] " *) 
  (* srl_name = "\gen_double_shift_reg[27].double_shift_reg_pm/signB_reg[24][1]_srl25___gen_double_shift_reg_r_23 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[24][1]_srl25___gen_double_shift_reg_r_23 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[27] [1]),
        .Q(\signB_reg[24][1]_srl25___gen_double_shift_reg_r_23_n_0 ),
        .Q31(\NLW_signB_reg[24][1]_srl25___gen_double_shift_reg_r_23_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[27].double_shift_reg_pm/signB_reg[24] " *) 
  (* srl_name = "\gen_double_shift_reg[27].double_shift_reg_pm/signB_reg[24][2]_srl25___gen_double_shift_reg_r_23 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[24][2]_srl25___gen_double_shift_reg_r_23 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[27] [2]),
        .Q(\signB_reg[24][2]_srl25___gen_double_shift_reg_r_23_n_0 ),
        .Q31(\NLW_signB_reg[24][2]_srl25___gen_double_shift_reg_r_23_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[27].double_shift_reg_pm/signB_reg[24] " *) 
  (* srl_name = "\gen_double_shift_reg[27].double_shift_reg_pm/signB_reg[24][3]_srl25___gen_double_shift_reg_r_23 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[24][3]_srl25___gen_double_shift_reg_r_23 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[27] [3]),
        .Q(\signB_reg[24][3]_srl25___gen_double_shift_reg_r_23_n_0 ),
        .Q31(\NLW_signB_reg[24][3]_srl25___gen_double_shift_reg_r_23_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[27].double_shift_reg_pm/signB_reg[24] " *) 
  (* srl_name = "\gen_double_shift_reg[27].double_shift_reg_pm/signB_reg[24][4]_srl25___gen_double_shift_reg_r_23 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[24][4]_srl25___gen_double_shift_reg_r_23 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[27] [4]),
        .Q(\signB_reg[24][4]_srl25___gen_double_shift_reg_r_23_n_0 ),
        .Q31(\NLW_signB_reg[24][4]_srl25___gen_double_shift_reg_r_23_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[27].double_shift_reg_pm/signB_reg[24] " *) 
  (* srl_name = "\gen_double_shift_reg[27].double_shift_reg_pm/signB_reg[24][5]_srl25___gen_double_shift_reg_r_23 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[24][5]_srl25___gen_double_shift_reg_r_23 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[27] [5]),
        .Q(\signB_reg[24][5]_srl25___gen_double_shift_reg_r_23_n_0 ),
        .Q31(\NLW_signB_reg[24][5]_srl25___gen_double_shift_reg_r_23_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[27].double_shift_reg_pm/signB_reg[24] " *) 
  (* srl_name = "\gen_double_shift_reg[27].double_shift_reg_pm/signB_reg[24][6]_srl25___gen_double_shift_reg_r_23 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[24][6]_srl25___gen_double_shift_reg_r_23 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[27] [6]),
        .Q(\signB_reg[24][6]_srl25___gen_double_shift_reg_r_23_n_0 ),
        .Q31(\NLW_signB_reg[24][6]_srl25___gen_double_shift_reg_r_23_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[27].double_shift_reg_pm/signB_reg[24] " *) 
  (* srl_name = "\gen_double_shift_reg[27].double_shift_reg_pm/signB_reg[24][7]_srl25___gen_double_shift_reg_r_23 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[24][7]_srl25___gen_double_shift_reg_r_23 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[27] [7]),
        .Q(\signB_reg[24][7]_srl25___gen_double_shift_reg_r_23_n_0 ),
        .Q31(\NLW_signB_reg[24][7]_srl25___gen_double_shift_reg_r_23_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[27].double_shift_reg_pm/signB_reg[24] " *) 
  (* srl_name = "\gen_double_shift_reg[27].double_shift_reg_pm/signB_reg[24][8]_srl25___gen_double_shift_reg_r_23 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[24][8]_srl25___gen_double_shift_reg_r_23 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[27] [8]),
        .Q(\signB_reg[24][8]_srl25___gen_double_shift_reg_r_23_n_0 ),
        .Q31(\NLW_signB_reg[24][8]_srl25___gen_double_shift_reg_r_23_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[27].double_shift_reg_pm/signB_reg[24] " *) 
  (* srl_name = "\gen_double_shift_reg[27].double_shift_reg_pm/signB_reg[24][9]_srl25___gen_double_shift_reg_r_23 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[24][9]_srl25___gen_double_shift_reg_r_23 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[27] [9]),
        .Q(\signB_reg[24][9]_srl25___gen_double_shift_reg_r_23_n_0 ),
        .Q31(\NLW_signB_reg[24][9]_srl25___gen_double_shift_reg_r_23_Q31_UNCONNECTED ));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[25][0]_gen_double_shift_reg_r_24 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[24][0]_srl25___gen_double_shift_reg_r_23_n_0 ),
        .Q(\signB_reg[25][0]_gen_double_shift_reg_r_24_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[25][10]_gen_double_shift_reg_r_24 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[24][10]_srl25___gen_double_shift_reg_r_23_n_0 ),
        .Q(\signB_reg[25][10]_gen_double_shift_reg_r_24_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[25][11]_gen_double_shift_reg_r_24 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[24][11]_srl25___gen_double_shift_reg_r_23_n_0 ),
        .Q(\signB_reg[25][11]_gen_double_shift_reg_r_24_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[25][1]_gen_double_shift_reg_r_24 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[24][1]_srl25___gen_double_shift_reg_r_23_n_0 ),
        .Q(\signB_reg[25][1]_gen_double_shift_reg_r_24_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[25][2]_gen_double_shift_reg_r_24 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[24][2]_srl25___gen_double_shift_reg_r_23_n_0 ),
        .Q(\signB_reg[25][2]_gen_double_shift_reg_r_24_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[25][3]_gen_double_shift_reg_r_24 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[24][3]_srl25___gen_double_shift_reg_r_23_n_0 ),
        .Q(\signB_reg[25][3]_gen_double_shift_reg_r_24_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[25][4]_gen_double_shift_reg_r_24 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[24][4]_srl25___gen_double_shift_reg_r_23_n_0 ),
        .Q(\signB_reg[25][4]_gen_double_shift_reg_r_24_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[25][5]_gen_double_shift_reg_r_24 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[24][5]_srl25___gen_double_shift_reg_r_23_n_0 ),
        .Q(\signB_reg[25][5]_gen_double_shift_reg_r_24_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[25][6]_gen_double_shift_reg_r_24 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[24][6]_srl25___gen_double_shift_reg_r_23_n_0 ),
        .Q(\signB_reg[25][6]_gen_double_shift_reg_r_24_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[25][7]_gen_double_shift_reg_r_24 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[24][7]_srl25___gen_double_shift_reg_r_23_n_0 ),
        .Q(\signB_reg[25][7]_gen_double_shift_reg_r_24_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[25][8]_gen_double_shift_reg_r_24 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[24][8]_srl25___gen_double_shift_reg_r_23_n_0 ),
        .Q(\signB_reg[25][8]_gen_double_shift_reg_r_24_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[25][9]_gen_double_shift_reg_r_24 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[24][9]_srl25___gen_double_shift_reg_r_23_n_0 ),
        .Q(\signB_reg[25][9]_gen_double_shift_reg_r_24_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[26][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__478_n_0),
        .Q(\out_SV_pipe[27] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[26][10] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__468_n_0),
        .Q(\out_SV_pipe[27] [10]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[26][11] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__467_n_0),
        .Q(\out_SV_pipe[27] [11]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[26][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__477_n_0),
        .Q(\out_SV_pipe[27] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[26][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__476_n_0),
        .Q(\out_SV_pipe[27] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[26][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__475_n_0),
        .Q(\out_SV_pipe[27] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[26][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__474_n_0),
        .Q(\out_SV_pipe[27] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[26][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__473_n_0),
        .Q(\out_SV_pipe[27] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[26][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__472_n_0),
        .Q(\out_SV_pipe[27] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[26][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__471_n_0),
        .Q(\out_SV_pipe[27] [7]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[26][8] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__470_n_0),
        .Q(\out_SV_pipe[27] [8]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[26][9] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__469_n_0),
        .Q(\out_SV_pipe[27] [9]),
        .R(rstn));
endmodule

(* ORIG_REF_NAME = "double_shift_reg" *) 
module double_shift_reg__parameterized53
   (\out_Attr_pipe[28] ,
    \out_SV_pipe[28] ,
    enable_transfer,
    \in_Attr_pipe[28] ,
    clk,
    rstn,
    \in_SV_pipe[28] ,
    \signA_reg[27][7]_0 );
  output [7:0]\out_Attr_pipe[28] ;
  output [11:0]\out_SV_pipe[28] ;
  input enable_transfer;
  input [7:0]\in_Attr_pipe[28] ;
  input clk;
  input rstn;
  input [11:0]\in_SV_pipe[28] ;
  input \signA_reg[27][7]_0 ;

  wire clk;
  wire enable_transfer;
  wire gen_double_shift_reg_gate__479_n_0;
  wire gen_double_shift_reg_gate__480_n_0;
  wire gen_double_shift_reg_gate__481_n_0;
  wire gen_double_shift_reg_gate__482_n_0;
  wire gen_double_shift_reg_gate__483_n_0;
  wire gen_double_shift_reg_gate__484_n_0;
  wire gen_double_shift_reg_gate__485_n_0;
  wire gen_double_shift_reg_gate__486_n_0;
  wire gen_double_shift_reg_gate__487_n_0;
  wire gen_double_shift_reg_gate__488_n_0;
  wire gen_double_shift_reg_gate__489_n_0;
  wire gen_double_shift_reg_gate__490_n_0;
  wire gen_double_shift_reg_gate__491_n_0;
  wire gen_double_shift_reg_gate__492_n_0;
  wire gen_double_shift_reg_gate__493_n_0;
  wire gen_double_shift_reg_gate__494_n_0;
  wire gen_double_shift_reg_gate__495_n_0;
  wire gen_double_shift_reg_gate__496_n_0;
  wire gen_double_shift_reg_gate__497_n_0;
  wire gen_double_shift_reg_gate__498_n_0;
  wire [7:0]\in_Attr_pipe[28] ;
  wire [11:0]\in_SV_pipe[28] ;
  wire [7:0]\out_Attr_pipe[28] ;
  wire [11:0]\out_SV_pipe[28] ;
  wire rstn;
  wire \signA_reg[25][0]_srl26___gen_double_shift_reg_r_24_n_0 ;
  wire \signA_reg[25][1]_srl26___gen_double_shift_reg_r_24_n_0 ;
  wire \signA_reg[25][2]_srl26___gen_double_shift_reg_r_24_n_0 ;
  wire \signA_reg[25][3]_srl26___gen_double_shift_reg_r_24_n_0 ;
  wire \signA_reg[25][4]_srl26___gen_double_shift_reg_r_24_n_0 ;
  wire \signA_reg[25][5]_srl26___gen_double_shift_reg_r_24_n_0 ;
  wire \signA_reg[25][6]_srl26___gen_double_shift_reg_r_24_n_0 ;
  wire \signA_reg[25][7]_srl26___gen_double_shift_reg_r_24_n_0 ;
  wire \signA_reg[26][0]_gen_double_shift_reg_r_25_n_0 ;
  wire \signA_reg[26][1]_gen_double_shift_reg_r_25_n_0 ;
  wire \signA_reg[26][2]_gen_double_shift_reg_r_25_n_0 ;
  wire \signA_reg[26][3]_gen_double_shift_reg_r_25_n_0 ;
  wire \signA_reg[26][4]_gen_double_shift_reg_r_25_n_0 ;
  wire \signA_reg[26][5]_gen_double_shift_reg_r_25_n_0 ;
  wire \signA_reg[26][6]_gen_double_shift_reg_r_25_n_0 ;
  wire \signA_reg[26][7]_gen_double_shift_reg_r_25_n_0 ;
  wire \signA_reg[27][7]_0 ;
  wire \signB_reg[25][0]_srl26___gen_double_shift_reg_r_24_n_0 ;
  wire \signB_reg[25][10]_srl26___gen_double_shift_reg_r_24_n_0 ;
  wire \signB_reg[25][11]_srl26___gen_double_shift_reg_r_24_n_0 ;
  wire \signB_reg[25][1]_srl26___gen_double_shift_reg_r_24_n_0 ;
  wire \signB_reg[25][2]_srl26___gen_double_shift_reg_r_24_n_0 ;
  wire \signB_reg[25][3]_srl26___gen_double_shift_reg_r_24_n_0 ;
  wire \signB_reg[25][4]_srl26___gen_double_shift_reg_r_24_n_0 ;
  wire \signB_reg[25][5]_srl26___gen_double_shift_reg_r_24_n_0 ;
  wire \signB_reg[25][6]_srl26___gen_double_shift_reg_r_24_n_0 ;
  wire \signB_reg[25][7]_srl26___gen_double_shift_reg_r_24_n_0 ;
  wire \signB_reg[25][8]_srl26___gen_double_shift_reg_r_24_n_0 ;
  wire \signB_reg[25][9]_srl26___gen_double_shift_reg_r_24_n_0 ;
  wire \signB_reg[26][0]_gen_double_shift_reg_r_25_n_0 ;
  wire \signB_reg[26][10]_gen_double_shift_reg_r_25_n_0 ;
  wire \signB_reg[26][11]_gen_double_shift_reg_r_25_n_0 ;
  wire \signB_reg[26][1]_gen_double_shift_reg_r_25_n_0 ;
  wire \signB_reg[26][2]_gen_double_shift_reg_r_25_n_0 ;
  wire \signB_reg[26][3]_gen_double_shift_reg_r_25_n_0 ;
  wire \signB_reg[26][4]_gen_double_shift_reg_r_25_n_0 ;
  wire \signB_reg[26][5]_gen_double_shift_reg_r_25_n_0 ;
  wire \signB_reg[26][6]_gen_double_shift_reg_r_25_n_0 ;
  wire \signB_reg[26][7]_gen_double_shift_reg_r_25_n_0 ;
  wire \signB_reg[26][8]_gen_double_shift_reg_r_25_n_0 ;
  wire \signB_reg[26][9]_gen_double_shift_reg_r_25_n_0 ;
  wire \NLW_signA_reg[25][0]_srl26___gen_double_shift_reg_r_24_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[25][1]_srl26___gen_double_shift_reg_r_24_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[25][2]_srl26___gen_double_shift_reg_r_24_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[25][3]_srl26___gen_double_shift_reg_r_24_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[25][4]_srl26___gen_double_shift_reg_r_24_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[25][5]_srl26___gen_double_shift_reg_r_24_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[25][6]_srl26___gen_double_shift_reg_r_24_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[25][7]_srl26___gen_double_shift_reg_r_24_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[25][0]_srl26___gen_double_shift_reg_r_24_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[25][10]_srl26___gen_double_shift_reg_r_24_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[25][11]_srl26___gen_double_shift_reg_r_24_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[25][1]_srl26___gen_double_shift_reg_r_24_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[25][2]_srl26___gen_double_shift_reg_r_24_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[25][3]_srl26___gen_double_shift_reg_r_24_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[25][4]_srl26___gen_double_shift_reg_r_24_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[25][5]_srl26___gen_double_shift_reg_r_24_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[25][6]_srl26___gen_double_shift_reg_r_24_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[25][7]_srl26___gen_double_shift_reg_r_24_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[25][8]_srl26___gen_double_shift_reg_r_24_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[25][9]_srl26___gen_double_shift_reg_r_24_Q31_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__479
       (.I0(\signA_reg[26][7]_gen_double_shift_reg_r_25_n_0 ),
        .I1(\signA_reg[27][7]_0 ),
        .O(gen_double_shift_reg_gate__479_n_0));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__480
       (.I0(\signA_reg[26][6]_gen_double_shift_reg_r_25_n_0 ),
        .I1(\signA_reg[27][7]_0 ),
        .O(gen_double_shift_reg_gate__480_n_0));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__481
       (.I0(\signA_reg[26][5]_gen_double_shift_reg_r_25_n_0 ),
        .I1(\signA_reg[27][7]_0 ),
        .O(gen_double_shift_reg_gate__481_n_0));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__482
       (.I0(\signA_reg[26][4]_gen_double_shift_reg_r_25_n_0 ),
        .I1(\signA_reg[27][7]_0 ),
        .O(gen_double_shift_reg_gate__482_n_0));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__483
       (.I0(\signA_reg[26][3]_gen_double_shift_reg_r_25_n_0 ),
        .I1(\signA_reg[27][7]_0 ),
        .O(gen_double_shift_reg_gate__483_n_0));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__484
       (.I0(\signA_reg[26][2]_gen_double_shift_reg_r_25_n_0 ),
        .I1(\signA_reg[27][7]_0 ),
        .O(gen_double_shift_reg_gate__484_n_0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__485
       (.I0(\signA_reg[26][1]_gen_double_shift_reg_r_25_n_0 ),
        .I1(\signA_reg[27][7]_0 ),
        .O(gen_double_shift_reg_gate__485_n_0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__486
       (.I0(\signA_reg[26][0]_gen_double_shift_reg_r_25_n_0 ),
        .I1(\signA_reg[27][7]_0 ),
        .O(gen_double_shift_reg_gate__486_n_0));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__487
       (.I0(\signB_reg[26][11]_gen_double_shift_reg_r_25_n_0 ),
        .I1(\signA_reg[27][7]_0 ),
        .O(gen_double_shift_reg_gate__487_n_0));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__488
       (.I0(\signB_reg[26][10]_gen_double_shift_reg_r_25_n_0 ),
        .I1(\signA_reg[27][7]_0 ),
        .O(gen_double_shift_reg_gate__488_n_0));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__489
       (.I0(\signB_reg[26][9]_gen_double_shift_reg_r_25_n_0 ),
        .I1(\signA_reg[27][7]_0 ),
        .O(gen_double_shift_reg_gate__489_n_0));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__490
       (.I0(\signB_reg[26][8]_gen_double_shift_reg_r_25_n_0 ),
        .I1(\signA_reg[27][7]_0 ),
        .O(gen_double_shift_reg_gate__490_n_0));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__491
       (.I0(\signB_reg[26][7]_gen_double_shift_reg_r_25_n_0 ),
        .I1(\signA_reg[27][7]_0 ),
        .O(gen_double_shift_reg_gate__491_n_0));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__492
       (.I0(\signB_reg[26][6]_gen_double_shift_reg_r_25_n_0 ),
        .I1(\signA_reg[27][7]_0 ),
        .O(gen_double_shift_reg_gate__492_n_0));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__493
       (.I0(\signB_reg[26][5]_gen_double_shift_reg_r_25_n_0 ),
        .I1(\signA_reg[27][7]_0 ),
        .O(gen_double_shift_reg_gate__493_n_0));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__494
       (.I0(\signB_reg[26][4]_gen_double_shift_reg_r_25_n_0 ),
        .I1(\signA_reg[27][7]_0 ),
        .O(gen_double_shift_reg_gate__494_n_0));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__495
       (.I0(\signB_reg[26][3]_gen_double_shift_reg_r_25_n_0 ),
        .I1(\signA_reg[27][7]_0 ),
        .O(gen_double_shift_reg_gate__495_n_0));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__496
       (.I0(\signB_reg[26][2]_gen_double_shift_reg_r_25_n_0 ),
        .I1(\signA_reg[27][7]_0 ),
        .O(gen_double_shift_reg_gate__496_n_0));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__497
       (.I0(\signB_reg[26][1]_gen_double_shift_reg_r_25_n_0 ),
        .I1(\signA_reg[27][7]_0 ),
        .O(gen_double_shift_reg_gate__497_n_0));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__498
       (.I0(\signB_reg[26][0]_gen_double_shift_reg_r_25_n_0 ),
        .I1(\signA_reg[27][7]_0 ),
        .O(gen_double_shift_reg_gate__498_n_0));
  (* srl_bus_name = "\gen_double_shift_reg[28].double_shift_reg_pm/signA_reg[25] " *) 
  (* srl_name = "\gen_double_shift_reg[28].double_shift_reg_pm/signA_reg[25][0]_srl26___gen_double_shift_reg_r_24 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[25][0]_srl26___gen_double_shift_reg_r_24 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[28] [0]),
        .Q(\signA_reg[25][0]_srl26___gen_double_shift_reg_r_24_n_0 ),
        .Q31(\NLW_signA_reg[25][0]_srl26___gen_double_shift_reg_r_24_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[28].double_shift_reg_pm/signA_reg[25] " *) 
  (* srl_name = "\gen_double_shift_reg[28].double_shift_reg_pm/signA_reg[25][1]_srl26___gen_double_shift_reg_r_24 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[25][1]_srl26___gen_double_shift_reg_r_24 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[28] [1]),
        .Q(\signA_reg[25][1]_srl26___gen_double_shift_reg_r_24_n_0 ),
        .Q31(\NLW_signA_reg[25][1]_srl26___gen_double_shift_reg_r_24_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[28].double_shift_reg_pm/signA_reg[25] " *) 
  (* srl_name = "\gen_double_shift_reg[28].double_shift_reg_pm/signA_reg[25][2]_srl26___gen_double_shift_reg_r_24 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[25][2]_srl26___gen_double_shift_reg_r_24 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[28] [2]),
        .Q(\signA_reg[25][2]_srl26___gen_double_shift_reg_r_24_n_0 ),
        .Q31(\NLW_signA_reg[25][2]_srl26___gen_double_shift_reg_r_24_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[28].double_shift_reg_pm/signA_reg[25] " *) 
  (* srl_name = "\gen_double_shift_reg[28].double_shift_reg_pm/signA_reg[25][3]_srl26___gen_double_shift_reg_r_24 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[25][3]_srl26___gen_double_shift_reg_r_24 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[28] [3]),
        .Q(\signA_reg[25][3]_srl26___gen_double_shift_reg_r_24_n_0 ),
        .Q31(\NLW_signA_reg[25][3]_srl26___gen_double_shift_reg_r_24_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[28].double_shift_reg_pm/signA_reg[25] " *) 
  (* srl_name = "\gen_double_shift_reg[28].double_shift_reg_pm/signA_reg[25][4]_srl26___gen_double_shift_reg_r_24 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[25][4]_srl26___gen_double_shift_reg_r_24 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[28] [4]),
        .Q(\signA_reg[25][4]_srl26___gen_double_shift_reg_r_24_n_0 ),
        .Q31(\NLW_signA_reg[25][4]_srl26___gen_double_shift_reg_r_24_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[28].double_shift_reg_pm/signA_reg[25] " *) 
  (* srl_name = "\gen_double_shift_reg[28].double_shift_reg_pm/signA_reg[25][5]_srl26___gen_double_shift_reg_r_24 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[25][5]_srl26___gen_double_shift_reg_r_24 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[28] [5]),
        .Q(\signA_reg[25][5]_srl26___gen_double_shift_reg_r_24_n_0 ),
        .Q31(\NLW_signA_reg[25][5]_srl26___gen_double_shift_reg_r_24_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[28].double_shift_reg_pm/signA_reg[25] " *) 
  (* srl_name = "\gen_double_shift_reg[28].double_shift_reg_pm/signA_reg[25][6]_srl26___gen_double_shift_reg_r_24 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[25][6]_srl26___gen_double_shift_reg_r_24 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[28] [6]),
        .Q(\signA_reg[25][6]_srl26___gen_double_shift_reg_r_24_n_0 ),
        .Q31(\NLW_signA_reg[25][6]_srl26___gen_double_shift_reg_r_24_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[28].double_shift_reg_pm/signA_reg[25] " *) 
  (* srl_name = "\gen_double_shift_reg[28].double_shift_reg_pm/signA_reg[25][7]_srl26___gen_double_shift_reg_r_24 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[25][7]_srl26___gen_double_shift_reg_r_24 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[28] [7]),
        .Q(\signA_reg[25][7]_srl26___gen_double_shift_reg_r_24_n_0 ),
        .Q31(\NLW_signA_reg[25][7]_srl26___gen_double_shift_reg_r_24_Q31_UNCONNECTED ));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[26][0]_gen_double_shift_reg_r_25 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[25][0]_srl26___gen_double_shift_reg_r_24_n_0 ),
        .Q(\signA_reg[26][0]_gen_double_shift_reg_r_25_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[26][1]_gen_double_shift_reg_r_25 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[25][1]_srl26___gen_double_shift_reg_r_24_n_0 ),
        .Q(\signA_reg[26][1]_gen_double_shift_reg_r_25_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[26][2]_gen_double_shift_reg_r_25 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[25][2]_srl26___gen_double_shift_reg_r_24_n_0 ),
        .Q(\signA_reg[26][2]_gen_double_shift_reg_r_25_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[26][3]_gen_double_shift_reg_r_25 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[25][3]_srl26___gen_double_shift_reg_r_24_n_0 ),
        .Q(\signA_reg[26][3]_gen_double_shift_reg_r_25_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[26][4]_gen_double_shift_reg_r_25 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[25][4]_srl26___gen_double_shift_reg_r_24_n_0 ),
        .Q(\signA_reg[26][4]_gen_double_shift_reg_r_25_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[26][5]_gen_double_shift_reg_r_25 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[25][5]_srl26___gen_double_shift_reg_r_24_n_0 ),
        .Q(\signA_reg[26][5]_gen_double_shift_reg_r_25_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[26][6]_gen_double_shift_reg_r_25 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[25][6]_srl26___gen_double_shift_reg_r_24_n_0 ),
        .Q(\signA_reg[26][6]_gen_double_shift_reg_r_25_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[26][7]_gen_double_shift_reg_r_25 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[25][7]_srl26___gen_double_shift_reg_r_24_n_0 ),
        .Q(\signA_reg[26][7]_gen_double_shift_reg_r_25_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[27][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__486_n_0),
        .Q(\out_Attr_pipe[28] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[27][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__485_n_0),
        .Q(\out_Attr_pipe[28] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[27][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__484_n_0),
        .Q(\out_Attr_pipe[28] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[27][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__483_n_0),
        .Q(\out_Attr_pipe[28] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[27][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__482_n_0),
        .Q(\out_Attr_pipe[28] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[27][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__481_n_0),
        .Q(\out_Attr_pipe[28] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[27][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__480_n_0),
        .Q(\out_Attr_pipe[28] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[27][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__479_n_0),
        .Q(\out_Attr_pipe[28] [7]),
        .R(rstn));
  (* srl_bus_name = "\gen_double_shift_reg[28].double_shift_reg_pm/signB_reg[25] " *) 
  (* srl_name = "\gen_double_shift_reg[28].double_shift_reg_pm/signB_reg[25][0]_srl26___gen_double_shift_reg_r_24 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[25][0]_srl26___gen_double_shift_reg_r_24 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[28] [0]),
        .Q(\signB_reg[25][0]_srl26___gen_double_shift_reg_r_24_n_0 ),
        .Q31(\NLW_signB_reg[25][0]_srl26___gen_double_shift_reg_r_24_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[28].double_shift_reg_pm/signB_reg[25] " *) 
  (* srl_name = "\gen_double_shift_reg[28].double_shift_reg_pm/signB_reg[25][10]_srl26___gen_double_shift_reg_r_24 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[25][10]_srl26___gen_double_shift_reg_r_24 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[28] [10]),
        .Q(\signB_reg[25][10]_srl26___gen_double_shift_reg_r_24_n_0 ),
        .Q31(\NLW_signB_reg[25][10]_srl26___gen_double_shift_reg_r_24_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[28].double_shift_reg_pm/signB_reg[25] " *) 
  (* srl_name = "\gen_double_shift_reg[28].double_shift_reg_pm/signB_reg[25][11]_srl26___gen_double_shift_reg_r_24 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[25][11]_srl26___gen_double_shift_reg_r_24 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[28] [11]),
        .Q(\signB_reg[25][11]_srl26___gen_double_shift_reg_r_24_n_0 ),
        .Q31(\NLW_signB_reg[25][11]_srl26___gen_double_shift_reg_r_24_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[28].double_shift_reg_pm/signB_reg[25] " *) 
  (* srl_name = "\gen_double_shift_reg[28].double_shift_reg_pm/signB_reg[25][1]_srl26___gen_double_shift_reg_r_24 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[25][1]_srl26___gen_double_shift_reg_r_24 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[28] [1]),
        .Q(\signB_reg[25][1]_srl26___gen_double_shift_reg_r_24_n_0 ),
        .Q31(\NLW_signB_reg[25][1]_srl26___gen_double_shift_reg_r_24_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[28].double_shift_reg_pm/signB_reg[25] " *) 
  (* srl_name = "\gen_double_shift_reg[28].double_shift_reg_pm/signB_reg[25][2]_srl26___gen_double_shift_reg_r_24 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[25][2]_srl26___gen_double_shift_reg_r_24 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[28] [2]),
        .Q(\signB_reg[25][2]_srl26___gen_double_shift_reg_r_24_n_0 ),
        .Q31(\NLW_signB_reg[25][2]_srl26___gen_double_shift_reg_r_24_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[28].double_shift_reg_pm/signB_reg[25] " *) 
  (* srl_name = "\gen_double_shift_reg[28].double_shift_reg_pm/signB_reg[25][3]_srl26___gen_double_shift_reg_r_24 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[25][3]_srl26___gen_double_shift_reg_r_24 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[28] [3]),
        .Q(\signB_reg[25][3]_srl26___gen_double_shift_reg_r_24_n_0 ),
        .Q31(\NLW_signB_reg[25][3]_srl26___gen_double_shift_reg_r_24_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[28].double_shift_reg_pm/signB_reg[25] " *) 
  (* srl_name = "\gen_double_shift_reg[28].double_shift_reg_pm/signB_reg[25][4]_srl26___gen_double_shift_reg_r_24 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[25][4]_srl26___gen_double_shift_reg_r_24 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[28] [4]),
        .Q(\signB_reg[25][4]_srl26___gen_double_shift_reg_r_24_n_0 ),
        .Q31(\NLW_signB_reg[25][4]_srl26___gen_double_shift_reg_r_24_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[28].double_shift_reg_pm/signB_reg[25] " *) 
  (* srl_name = "\gen_double_shift_reg[28].double_shift_reg_pm/signB_reg[25][5]_srl26___gen_double_shift_reg_r_24 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[25][5]_srl26___gen_double_shift_reg_r_24 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[28] [5]),
        .Q(\signB_reg[25][5]_srl26___gen_double_shift_reg_r_24_n_0 ),
        .Q31(\NLW_signB_reg[25][5]_srl26___gen_double_shift_reg_r_24_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[28].double_shift_reg_pm/signB_reg[25] " *) 
  (* srl_name = "\gen_double_shift_reg[28].double_shift_reg_pm/signB_reg[25][6]_srl26___gen_double_shift_reg_r_24 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[25][6]_srl26___gen_double_shift_reg_r_24 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[28] [6]),
        .Q(\signB_reg[25][6]_srl26___gen_double_shift_reg_r_24_n_0 ),
        .Q31(\NLW_signB_reg[25][6]_srl26___gen_double_shift_reg_r_24_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[28].double_shift_reg_pm/signB_reg[25] " *) 
  (* srl_name = "\gen_double_shift_reg[28].double_shift_reg_pm/signB_reg[25][7]_srl26___gen_double_shift_reg_r_24 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[25][7]_srl26___gen_double_shift_reg_r_24 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[28] [7]),
        .Q(\signB_reg[25][7]_srl26___gen_double_shift_reg_r_24_n_0 ),
        .Q31(\NLW_signB_reg[25][7]_srl26___gen_double_shift_reg_r_24_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[28].double_shift_reg_pm/signB_reg[25] " *) 
  (* srl_name = "\gen_double_shift_reg[28].double_shift_reg_pm/signB_reg[25][8]_srl26___gen_double_shift_reg_r_24 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[25][8]_srl26___gen_double_shift_reg_r_24 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[28] [8]),
        .Q(\signB_reg[25][8]_srl26___gen_double_shift_reg_r_24_n_0 ),
        .Q31(\NLW_signB_reg[25][8]_srl26___gen_double_shift_reg_r_24_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[28].double_shift_reg_pm/signB_reg[25] " *) 
  (* srl_name = "\gen_double_shift_reg[28].double_shift_reg_pm/signB_reg[25][9]_srl26___gen_double_shift_reg_r_24 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[25][9]_srl26___gen_double_shift_reg_r_24 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[28] [9]),
        .Q(\signB_reg[25][9]_srl26___gen_double_shift_reg_r_24_n_0 ),
        .Q31(\NLW_signB_reg[25][9]_srl26___gen_double_shift_reg_r_24_Q31_UNCONNECTED ));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[26][0]_gen_double_shift_reg_r_25 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[25][0]_srl26___gen_double_shift_reg_r_24_n_0 ),
        .Q(\signB_reg[26][0]_gen_double_shift_reg_r_25_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[26][10]_gen_double_shift_reg_r_25 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[25][10]_srl26___gen_double_shift_reg_r_24_n_0 ),
        .Q(\signB_reg[26][10]_gen_double_shift_reg_r_25_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[26][11]_gen_double_shift_reg_r_25 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[25][11]_srl26___gen_double_shift_reg_r_24_n_0 ),
        .Q(\signB_reg[26][11]_gen_double_shift_reg_r_25_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[26][1]_gen_double_shift_reg_r_25 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[25][1]_srl26___gen_double_shift_reg_r_24_n_0 ),
        .Q(\signB_reg[26][1]_gen_double_shift_reg_r_25_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[26][2]_gen_double_shift_reg_r_25 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[25][2]_srl26___gen_double_shift_reg_r_24_n_0 ),
        .Q(\signB_reg[26][2]_gen_double_shift_reg_r_25_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[26][3]_gen_double_shift_reg_r_25 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[25][3]_srl26___gen_double_shift_reg_r_24_n_0 ),
        .Q(\signB_reg[26][3]_gen_double_shift_reg_r_25_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[26][4]_gen_double_shift_reg_r_25 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[25][4]_srl26___gen_double_shift_reg_r_24_n_0 ),
        .Q(\signB_reg[26][4]_gen_double_shift_reg_r_25_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[26][5]_gen_double_shift_reg_r_25 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[25][5]_srl26___gen_double_shift_reg_r_24_n_0 ),
        .Q(\signB_reg[26][5]_gen_double_shift_reg_r_25_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[26][6]_gen_double_shift_reg_r_25 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[25][6]_srl26___gen_double_shift_reg_r_24_n_0 ),
        .Q(\signB_reg[26][6]_gen_double_shift_reg_r_25_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[26][7]_gen_double_shift_reg_r_25 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[25][7]_srl26___gen_double_shift_reg_r_24_n_0 ),
        .Q(\signB_reg[26][7]_gen_double_shift_reg_r_25_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[26][8]_gen_double_shift_reg_r_25 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[25][8]_srl26___gen_double_shift_reg_r_24_n_0 ),
        .Q(\signB_reg[26][8]_gen_double_shift_reg_r_25_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[26][9]_gen_double_shift_reg_r_25 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[25][9]_srl26___gen_double_shift_reg_r_24_n_0 ),
        .Q(\signB_reg[26][9]_gen_double_shift_reg_r_25_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[27][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__498_n_0),
        .Q(\out_SV_pipe[28] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[27][10] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__488_n_0),
        .Q(\out_SV_pipe[28] [10]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[27][11] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__487_n_0),
        .Q(\out_SV_pipe[28] [11]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[27][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__497_n_0),
        .Q(\out_SV_pipe[28] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[27][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__496_n_0),
        .Q(\out_SV_pipe[28] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[27][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__495_n_0),
        .Q(\out_SV_pipe[28] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[27][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__494_n_0),
        .Q(\out_SV_pipe[28] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[27][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__493_n_0),
        .Q(\out_SV_pipe[28] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[27][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__492_n_0),
        .Q(\out_SV_pipe[28] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[27][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__491_n_0),
        .Q(\out_SV_pipe[28] [7]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[27][8] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__490_n_0),
        .Q(\out_SV_pipe[28] [8]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[27][9] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__489_n_0),
        .Q(\out_SV_pipe[28] [9]),
        .R(rstn));
endmodule

(* ORIG_REF_NAME = "double_shift_reg" *) 
module double_shift_reg__parameterized55
   (\out_Attr_pipe[29] ,
    \out_SV_pipe[29] ,
    enable_transfer,
    \in_Attr_pipe[29] ,
    clk,
    rstn,
    \in_SV_pipe[29] ,
    \signA_reg[28][7]_0 );
  output [7:0]\out_Attr_pipe[29] ;
  output [11:0]\out_SV_pipe[29] ;
  input enable_transfer;
  input [7:0]\in_Attr_pipe[29] ;
  input clk;
  input rstn;
  input [11:0]\in_SV_pipe[29] ;
  input \signA_reg[28][7]_0 ;

  wire clk;
  wire enable_transfer;
  wire gen_double_shift_reg_gate__499_n_0;
  wire gen_double_shift_reg_gate__500_n_0;
  wire gen_double_shift_reg_gate__501_n_0;
  wire gen_double_shift_reg_gate__502_n_0;
  wire gen_double_shift_reg_gate__503_n_0;
  wire gen_double_shift_reg_gate__504_n_0;
  wire gen_double_shift_reg_gate__505_n_0;
  wire gen_double_shift_reg_gate__506_n_0;
  wire gen_double_shift_reg_gate__507_n_0;
  wire gen_double_shift_reg_gate__508_n_0;
  wire gen_double_shift_reg_gate__509_n_0;
  wire gen_double_shift_reg_gate__510_n_0;
  wire gen_double_shift_reg_gate__511_n_0;
  wire gen_double_shift_reg_gate__512_n_0;
  wire gen_double_shift_reg_gate__513_n_0;
  wire gen_double_shift_reg_gate__514_n_0;
  wire gen_double_shift_reg_gate__515_n_0;
  wire gen_double_shift_reg_gate__516_n_0;
  wire gen_double_shift_reg_gate__517_n_0;
  wire gen_double_shift_reg_gate__518_n_0;
  wire [7:0]\in_Attr_pipe[29] ;
  wire [11:0]\in_SV_pipe[29] ;
  wire [7:0]\out_Attr_pipe[29] ;
  wire [11:0]\out_SV_pipe[29] ;
  wire rstn;
  wire \signA_reg[26][0]_srl27___gen_double_shift_reg_r_25_n_0 ;
  wire \signA_reg[26][1]_srl27___gen_double_shift_reg_r_25_n_0 ;
  wire \signA_reg[26][2]_srl27___gen_double_shift_reg_r_25_n_0 ;
  wire \signA_reg[26][3]_srl27___gen_double_shift_reg_r_25_n_0 ;
  wire \signA_reg[26][4]_srl27___gen_double_shift_reg_r_25_n_0 ;
  wire \signA_reg[26][5]_srl27___gen_double_shift_reg_r_25_n_0 ;
  wire \signA_reg[26][6]_srl27___gen_double_shift_reg_r_25_n_0 ;
  wire \signA_reg[26][7]_srl27___gen_double_shift_reg_r_25_n_0 ;
  wire \signA_reg[27][0]_gen_double_shift_reg_r_26_n_0 ;
  wire \signA_reg[27][1]_gen_double_shift_reg_r_26_n_0 ;
  wire \signA_reg[27][2]_gen_double_shift_reg_r_26_n_0 ;
  wire \signA_reg[27][3]_gen_double_shift_reg_r_26_n_0 ;
  wire \signA_reg[27][4]_gen_double_shift_reg_r_26_n_0 ;
  wire \signA_reg[27][5]_gen_double_shift_reg_r_26_n_0 ;
  wire \signA_reg[27][6]_gen_double_shift_reg_r_26_n_0 ;
  wire \signA_reg[27][7]_gen_double_shift_reg_r_26_n_0 ;
  wire \signA_reg[28][7]_0 ;
  wire \signB_reg[26][0]_srl27___gen_double_shift_reg_r_25_n_0 ;
  wire \signB_reg[26][10]_srl27___gen_double_shift_reg_r_25_n_0 ;
  wire \signB_reg[26][11]_srl27___gen_double_shift_reg_r_25_n_0 ;
  wire \signB_reg[26][1]_srl27___gen_double_shift_reg_r_25_n_0 ;
  wire \signB_reg[26][2]_srl27___gen_double_shift_reg_r_25_n_0 ;
  wire \signB_reg[26][3]_srl27___gen_double_shift_reg_r_25_n_0 ;
  wire \signB_reg[26][4]_srl27___gen_double_shift_reg_r_25_n_0 ;
  wire \signB_reg[26][5]_srl27___gen_double_shift_reg_r_25_n_0 ;
  wire \signB_reg[26][6]_srl27___gen_double_shift_reg_r_25_n_0 ;
  wire \signB_reg[26][7]_srl27___gen_double_shift_reg_r_25_n_0 ;
  wire \signB_reg[26][8]_srl27___gen_double_shift_reg_r_25_n_0 ;
  wire \signB_reg[26][9]_srl27___gen_double_shift_reg_r_25_n_0 ;
  wire \signB_reg[27][0]_gen_double_shift_reg_r_26_n_0 ;
  wire \signB_reg[27][10]_gen_double_shift_reg_r_26_n_0 ;
  wire \signB_reg[27][11]_gen_double_shift_reg_r_26_n_0 ;
  wire \signB_reg[27][1]_gen_double_shift_reg_r_26_n_0 ;
  wire \signB_reg[27][2]_gen_double_shift_reg_r_26_n_0 ;
  wire \signB_reg[27][3]_gen_double_shift_reg_r_26_n_0 ;
  wire \signB_reg[27][4]_gen_double_shift_reg_r_26_n_0 ;
  wire \signB_reg[27][5]_gen_double_shift_reg_r_26_n_0 ;
  wire \signB_reg[27][6]_gen_double_shift_reg_r_26_n_0 ;
  wire \signB_reg[27][7]_gen_double_shift_reg_r_26_n_0 ;
  wire \signB_reg[27][8]_gen_double_shift_reg_r_26_n_0 ;
  wire \signB_reg[27][9]_gen_double_shift_reg_r_26_n_0 ;
  wire \NLW_signA_reg[26][0]_srl27___gen_double_shift_reg_r_25_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[26][1]_srl27___gen_double_shift_reg_r_25_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[26][2]_srl27___gen_double_shift_reg_r_25_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[26][3]_srl27___gen_double_shift_reg_r_25_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[26][4]_srl27___gen_double_shift_reg_r_25_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[26][5]_srl27___gen_double_shift_reg_r_25_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[26][6]_srl27___gen_double_shift_reg_r_25_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[26][7]_srl27___gen_double_shift_reg_r_25_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[26][0]_srl27___gen_double_shift_reg_r_25_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[26][10]_srl27___gen_double_shift_reg_r_25_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[26][11]_srl27___gen_double_shift_reg_r_25_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[26][1]_srl27___gen_double_shift_reg_r_25_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[26][2]_srl27___gen_double_shift_reg_r_25_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[26][3]_srl27___gen_double_shift_reg_r_25_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[26][4]_srl27___gen_double_shift_reg_r_25_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[26][5]_srl27___gen_double_shift_reg_r_25_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[26][6]_srl27___gen_double_shift_reg_r_25_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[26][7]_srl27___gen_double_shift_reg_r_25_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[26][8]_srl27___gen_double_shift_reg_r_25_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[26][9]_srl27___gen_double_shift_reg_r_25_Q31_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__499
       (.I0(\signA_reg[27][7]_gen_double_shift_reg_r_26_n_0 ),
        .I1(\signA_reg[28][7]_0 ),
        .O(gen_double_shift_reg_gate__499_n_0));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__500
       (.I0(\signA_reg[27][6]_gen_double_shift_reg_r_26_n_0 ),
        .I1(\signA_reg[28][7]_0 ),
        .O(gen_double_shift_reg_gate__500_n_0));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__501
       (.I0(\signA_reg[27][5]_gen_double_shift_reg_r_26_n_0 ),
        .I1(\signA_reg[28][7]_0 ),
        .O(gen_double_shift_reg_gate__501_n_0));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__502
       (.I0(\signA_reg[27][4]_gen_double_shift_reg_r_26_n_0 ),
        .I1(\signA_reg[28][7]_0 ),
        .O(gen_double_shift_reg_gate__502_n_0));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__503
       (.I0(\signA_reg[27][3]_gen_double_shift_reg_r_26_n_0 ),
        .I1(\signA_reg[28][7]_0 ),
        .O(gen_double_shift_reg_gate__503_n_0));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__504
       (.I0(\signA_reg[27][2]_gen_double_shift_reg_r_26_n_0 ),
        .I1(\signA_reg[28][7]_0 ),
        .O(gen_double_shift_reg_gate__504_n_0));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__505
       (.I0(\signA_reg[27][1]_gen_double_shift_reg_r_26_n_0 ),
        .I1(\signA_reg[28][7]_0 ),
        .O(gen_double_shift_reg_gate__505_n_0));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__506
       (.I0(\signA_reg[27][0]_gen_double_shift_reg_r_26_n_0 ),
        .I1(\signA_reg[28][7]_0 ),
        .O(gen_double_shift_reg_gate__506_n_0));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__507
       (.I0(\signB_reg[27][11]_gen_double_shift_reg_r_26_n_0 ),
        .I1(\signA_reg[28][7]_0 ),
        .O(gen_double_shift_reg_gate__507_n_0));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__508
       (.I0(\signB_reg[27][10]_gen_double_shift_reg_r_26_n_0 ),
        .I1(\signA_reg[28][7]_0 ),
        .O(gen_double_shift_reg_gate__508_n_0));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__509
       (.I0(\signB_reg[27][9]_gen_double_shift_reg_r_26_n_0 ),
        .I1(\signA_reg[28][7]_0 ),
        .O(gen_double_shift_reg_gate__509_n_0));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__510
       (.I0(\signB_reg[27][8]_gen_double_shift_reg_r_26_n_0 ),
        .I1(\signA_reg[28][7]_0 ),
        .O(gen_double_shift_reg_gate__510_n_0));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__511
       (.I0(\signB_reg[27][7]_gen_double_shift_reg_r_26_n_0 ),
        .I1(\signA_reg[28][7]_0 ),
        .O(gen_double_shift_reg_gate__511_n_0));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__512
       (.I0(\signB_reg[27][6]_gen_double_shift_reg_r_26_n_0 ),
        .I1(\signA_reg[28][7]_0 ),
        .O(gen_double_shift_reg_gate__512_n_0));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__513
       (.I0(\signB_reg[27][5]_gen_double_shift_reg_r_26_n_0 ),
        .I1(\signA_reg[28][7]_0 ),
        .O(gen_double_shift_reg_gate__513_n_0));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__514
       (.I0(\signB_reg[27][4]_gen_double_shift_reg_r_26_n_0 ),
        .I1(\signA_reg[28][7]_0 ),
        .O(gen_double_shift_reg_gate__514_n_0));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__515
       (.I0(\signB_reg[27][3]_gen_double_shift_reg_r_26_n_0 ),
        .I1(\signA_reg[28][7]_0 ),
        .O(gen_double_shift_reg_gate__515_n_0));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__516
       (.I0(\signB_reg[27][2]_gen_double_shift_reg_r_26_n_0 ),
        .I1(\signA_reg[28][7]_0 ),
        .O(gen_double_shift_reg_gate__516_n_0));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__517
       (.I0(\signB_reg[27][1]_gen_double_shift_reg_r_26_n_0 ),
        .I1(\signA_reg[28][7]_0 ),
        .O(gen_double_shift_reg_gate__517_n_0));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__518
       (.I0(\signB_reg[27][0]_gen_double_shift_reg_r_26_n_0 ),
        .I1(\signA_reg[28][7]_0 ),
        .O(gen_double_shift_reg_gate__518_n_0));
  (* srl_bus_name = "\gen_double_shift_reg[29].double_shift_reg_pm/signA_reg[26] " *) 
  (* srl_name = "\gen_double_shift_reg[29].double_shift_reg_pm/signA_reg[26][0]_srl27___gen_double_shift_reg_r_25 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[26][0]_srl27___gen_double_shift_reg_r_25 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[29] [0]),
        .Q(\signA_reg[26][0]_srl27___gen_double_shift_reg_r_25_n_0 ),
        .Q31(\NLW_signA_reg[26][0]_srl27___gen_double_shift_reg_r_25_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[29].double_shift_reg_pm/signA_reg[26] " *) 
  (* srl_name = "\gen_double_shift_reg[29].double_shift_reg_pm/signA_reg[26][1]_srl27___gen_double_shift_reg_r_25 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[26][1]_srl27___gen_double_shift_reg_r_25 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[29] [1]),
        .Q(\signA_reg[26][1]_srl27___gen_double_shift_reg_r_25_n_0 ),
        .Q31(\NLW_signA_reg[26][1]_srl27___gen_double_shift_reg_r_25_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[29].double_shift_reg_pm/signA_reg[26] " *) 
  (* srl_name = "\gen_double_shift_reg[29].double_shift_reg_pm/signA_reg[26][2]_srl27___gen_double_shift_reg_r_25 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[26][2]_srl27___gen_double_shift_reg_r_25 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[29] [2]),
        .Q(\signA_reg[26][2]_srl27___gen_double_shift_reg_r_25_n_0 ),
        .Q31(\NLW_signA_reg[26][2]_srl27___gen_double_shift_reg_r_25_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[29].double_shift_reg_pm/signA_reg[26] " *) 
  (* srl_name = "\gen_double_shift_reg[29].double_shift_reg_pm/signA_reg[26][3]_srl27___gen_double_shift_reg_r_25 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[26][3]_srl27___gen_double_shift_reg_r_25 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[29] [3]),
        .Q(\signA_reg[26][3]_srl27___gen_double_shift_reg_r_25_n_0 ),
        .Q31(\NLW_signA_reg[26][3]_srl27___gen_double_shift_reg_r_25_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[29].double_shift_reg_pm/signA_reg[26] " *) 
  (* srl_name = "\gen_double_shift_reg[29].double_shift_reg_pm/signA_reg[26][4]_srl27___gen_double_shift_reg_r_25 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[26][4]_srl27___gen_double_shift_reg_r_25 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[29] [4]),
        .Q(\signA_reg[26][4]_srl27___gen_double_shift_reg_r_25_n_0 ),
        .Q31(\NLW_signA_reg[26][4]_srl27___gen_double_shift_reg_r_25_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[29].double_shift_reg_pm/signA_reg[26] " *) 
  (* srl_name = "\gen_double_shift_reg[29].double_shift_reg_pm/signA_reg[26][5]_srl27___gen_double_shift_reg_r_25 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[26][5]_srl27___gen_double_shift_reg_r_25 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[29] [5]),
        .Q(\signA_reg[26][5]_srl27___gen_double_shift_reg_r_25_n_0 ),
        .Q31(\NLW_signA_reg[26][5]_srl27___gen_double_shift_reg_r_25_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[29].double_shift_reg_pm/signA_reg[26] " *) 
  (* srl_name = "\gen_double_shift_reg[29].double_shift_reg_pm/signA_reg[26][6]_srl27___gen_double_shift_reg_r_25 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[26][6]_srl27___gen_double_shift_reg_r_25 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[29] [6]),
        .Q(\signA_reg[26][6]_srl27___gen_double_shift_reg_r_25_n_0 ),
        .Q31(\NLW_signA_reg[26][6]_srl27___gen_double_shift_reg_r_25_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[29].double_shift_reg_pm/signA_reg[26] " *) 
  (* srl_name = "\gen_double_shift_reg[29].double_shift_reg_pm/signA_reg[26][7]_srl27___gen_double_shift_reg_r_25 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[26][7]_srl27___gen_double_shift_reg_r_25 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[29] [7]),
        .Q(\signA_reg[26][7]_srl27___gen_double_shift_reg_r_25_n_0 ),
        .Q31(\NLW_signA_reg[26][7]_srl27___gen_double_shift_reg_r_25_Q31_UNCONNECTED ));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[27][0]_gen_double_shift_reg_r_26 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[26][0]_srl27___gen_double_shift_reg_r_25_n_0 ),
        .Q(\signA_reg[27][0]_gen_double_shift_reg_r_26_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[27][1]_gen_double_shift_reg_r_26 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[26][1]_srl27___gen_double_shift_reg_r_25_n_0 ),
        .Q(\signA_reg[27][1]_gen_double_shift_reg_r_26_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[27][2]_gen_double_shift_reg_r_26 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[26][2]_srl27___gen_double_shift_reg_r_25_n_0 ),
        .Q(\signA_reg[27][2]_gen_double_shift_reg_r_26_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[27][3]_gen_double_shift_reg_r_26 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[26][3]_srl27___gen_double_shift_reg_r_25_n_0 ),
        .Q(\signA_reg[27][3]_gen_double_shift_reg_r_26_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[27][4]_gen_double_shift_reg_r_26 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[26][4]_srl27___gen_double_shift_reg_r_25_n_0 ),
        .Q(\signA_reg[27][4]_gen_double_shift_reg_r_26_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[27][5]_gen_double_shift_reg_r_26 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[26][5]_srl27___gen_double_shift_reg_r_25_n_0 ),
        .Q(\signA_reg[27][5]_gen_double_shift_reg_r_26_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[27][6]_gen_double_shift_reg_r_26 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[26][6]_srl27___gen_double_shift_reg_r_25_n_0 ),
        .Q(\signA_reg[27][6]_gen_double_shift_reg_r_26_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[27][7]_gen_double_shift_reg_r_26 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[26][7]_srl27___gen_double_shift_reg_r_25_n_0 ),
        .Q(\signA_reg[27][7]_gen_double_shift_reg_r_26_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[28][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__506_n_0),
        .Q(\out_Attr_pipe[29] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[28][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__505_n_0),
        .Q(\out_Attr_pipe[29] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[28][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__504_n_0),
        .Q(\out_Attr_pipe[29] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[28][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__503_n_0),
        .Q(\out_Attr_pipe[29] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[28][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__502_n_0),
        .Q(\out_Attr_pipe[29] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[28][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__501_n_0),
        .Q(\out_Attr_pipe[29] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[28][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__500_n_0),
        .Q(\out_Attr_pipe[29] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[28][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__499_n_0),
        .Q(\out_Attr_pipe[29] [7]),
        .R(rstn));
  (* srl_bus_name = "\gen_double_shift_reg[29].double_shift_reg_pm/signB_reg[26] " *) 
  (* srl_name = "\gen_double_shift_reg[29].double_shift_reg_pm/signB_reg[26][0]_srl27___gen_double_shift_reg_r_25 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[26][0]_srl27___gen_double_shift_reg_r_25 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[29] [0]),
        .Q(\signB_reg[26][0]_srl27___gen_double_shift_reg_r_25_n_0 ),
        .Q31(\NLW_signB_reg[26][0]_srl27___gen_double_shift_reg_r_25_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[29].double_shift_reg_pm/signB_reg[26] " *) 
  (* srl_name = "\gen_double_shift_reg[29].double_shift_reg_pm/signB_reg[26][10]_srl27___gen_double_shift_reg_r_25 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[26][10]_srl27___gen_double_shift_reg_r_25 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[29] [10]),
        .Q(\signB_reg[26][10]_srl27___gen_double_shift_reg_r_25_n_0 ),
        .Q31(\NLW_signB_reg[26][10]_srl27___gen_double_shift_reg_r_25_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[29].double_shift_reg_pm/signB_reg[26] " *) 
  (* srl_name = "\gen_double_shift_reg[29].double_shift_reg_pm/signB_reg[26][11]_srl27___gen_double_shift_reg_r_25 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[26][11]_srl27___gen_double_shift_reg_r_25 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[29] [11]),
        .Q(\signB_reg[26][11]_srl27___gen_double_shift_reg_r_25_n_0 ),
        .Q31(\NLW_signB_reg[26][11]_srl27___gen_double_shift_reg_r_25_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[29].double_shift_reg_pm/signB_reg[26] " *) 
  (* srl_name = "\gen_double_shift_reg[29].double_shift_reg_pm/signB_reg[26][1]_srl27___gen_double_shift_reg_r_25 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[26][1]_srl27___gen_double_shift_reg_r_25 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[29] [1]),
        .Q(\signB_reg[26][1]_srl27___gen_double_shift_reg_r_25_n_0 ),
        .Q31(\NLW_signB_reg[26][1]_srl27___gen_double_shift_reg_r_25_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[29].double_shift_reg_pm/signB_reg[26] " *) 
  (* srl_name = "\gen_double_shift_reg[29].double_shift_reg_pm/signB_reg[26][2]_srl27___gen_double_shift_reg_r_25 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[26][2]_srl27___gen_double_shift_reg_r_25 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[29] [2]),
        .Q(\signB_reg[26][2]_srl27___gen_double_shift_reg_r_25_n_0 ),
        .Q31(\NLW_signB_reg[26][2]_srl27___gen_double_shift_reg_r_25_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[29].double_shift_reg_pm/signB_reg[26] " *) 
  (* srl_name = "\gen_double_shift_reg[29].double_shift_reg_pm/signB_reg[26][3]_srl27___gen_double_shift_reg_r_25 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[26][3]_srl27___gen_double_shift_reg_r_25 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[29] [3]),
        .Q(\signB_reg[26][3]_srl27___gen_double_shift_reg_r_25_n_0 ),
        .Q31(\NLW_signB_reg[26][3]_srl27___gen_double_shift_reg_r_25_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[29].double_shift_reg_pm/signB_reg[26] " *) 
  (* srl_name = "\gen_double_shift_reg[29].double_shift_reg_pm/signB_reg[26][4]_srl27___gen_double_shift_reg_r_25 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[26][4]_srl27___gen_double_shift_reg_r_25 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[29] [4]),
        .Q(\signB_reg[26][4]_srl27___gen_double_shift_reg_r_25_n_0 ),
        .Q31(\NLW_signB_reg[26][4]_srl27___gen_double_shift_reg_r_25_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[29].double_shift_reg_pm/signB_reg[26] " *) 
  (* srl_name = "\gen_double_shift_reg[29].double_shift_reg_pm/signB_reg[26][5]_srl27___gen_double_shift_reg_r_25 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[26][5]_srl27___gen_double_shift_reg_r_25 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[29] [5]),
        .Q(\signB_reg[26][5]_srl27___gen_double_shift_reg_r_25_n_0 ),
        .Q31(\NLW_signB_reg[26][5]_srl27___gen_double_shift_reg_r_25_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[29].double_shift_reg_pm/signB_reg[26] " *) 
  (* srl_name = "\gen_double_shift_reg[29].double_shift_reg_pm/signB_reg[26][6]_srl27___gen_double_shift_reg_r_25 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[26][6]_srl27___gen_double_shift_reg_r_25 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[29] [6]),
        .Q(\signB_reg[26][6]_srl27___gen_double_shift_reg_r_25_n_0 ),
        .Q31(\NLW_signB_reg[26][6]_srl27___gen_double_shift_reg_r_25_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[29].double_shift_reg_pm/signB_reg[26] " *) 
  (* srl_name = "\gen_double_shift_reg[29].double_shift_reg_pm/signB_reg[26][7]_srl27___gen_double_shift_reg_r_25 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[26][7]_srl27___gen_double_shift_reg_r_25 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[29] [7]),
        .Q(\signB_reg[26][7]_srl27___gen_double_shift_reg_r_25_n_0 ),
        .Q31(\NLW_signB_reg[26][7]_srl27___gen_double_shift_reg_r_25_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[29].double_shift_reg_pm/signB_reg[26] " *) 
  (* srl_name = "\gen_double_shift_reg[29].double_shift_reg_pm/signB_reg[26][8]_srl27___gen_double_shift_reg_r_25 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[26][8]_srl27___gen_double_shift_reg_r_25 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[29] [8]),
        .Q(\signB_reg[26][8]_srl27___gen_double_shift_reg_r_25_n_0 ),
        .Q31(\NLW_signB_reg[26][8]_srl27___gen_double_shift_reg_r_25_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[29].double_shift_reg_pm/signB_reg[26] " *) 
  (* srl_name = "\gen_double_shift_reg[29].double_shift_reg_pm/signB_reg[26][9]_srl27___gen_double_shift_reg_r_25 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[26][9]_srl27___gen_double_shift_reg_r_25 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[29] [9]),
        .Q(\signB_reg[26][9]_srl27___gen_double_shift_reg_r_25_n_0 ),
        .Q31(\NLW_signB_reg[26][9]_srl27___gen_double_shift_reg_r_25_Q31_UNCONNECTED ));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[27][0]_gen_double_shift_reg_r_26 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[26][0]_srl27___gen_double_shift_reg_r_25_n_0 ),
        .Q(\signB_reg[27][0]_gen_double_shift_reg_r_26_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[27][10]_gen_double_shift_reg_r_26 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[26][10]_srl27___gen_double_shift_reg_r_25_n_0 ),
        .Q(\signB_reg[27][10]_gen_double_shift_reg_r_26_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[27][11]_gen_double_shift_reg_r_26 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[26][11]_srl27___gen_double_shift_reg_r_25_n_0 ),
        .Q(\signB_reg[27][11]_gen_double_shift_reg_r_26_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[27][1]_gen_double_shift_reg_r_26 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[26][1]_srl27___gen_double_shift_reg_r_25_n_0 ),
        .Q(\signB_reg[27][1]_gen_double_shift_reg_r_26_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[27][2]_gen_double_shift_reg_r_26 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[26][2]_srl27___gen_double_shift_reg_r_25_n_0 ),
        .Q(\signB_reg[27][2]_gen_double_shift_reg_r_26_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[27][3]_gen_double_shift_reg_r_26 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[26][3]_srl27___gen_double_shift_reg_r_25_n_0 ),
        .Q(\signB_reg[27][3]_gen_double_shift_reg_r_26_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[27][4]_gen_double_shift_reg_r_26 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[26][4]_srl27___gen_double_shift_reg_r_25_n_0 ),
        .Q(\signB_reg[27][4]_gen_double_shift_reg_r_26_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[27][5]_gen_double_shift_reg_r_26 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[26][5]_srl27___gen_double_shift_reg_r_25_n_0 ),
        .Q(\signB_reg[27][5]_gen_double_shift_reg_r_26_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[27][6]_gen_double_shift_reg_r_26 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[26][6]_srl27___gen_double_shift_reg_r_25_n_0 ),
        .Q(\signB_reg[27][6]_gen_double_shift_reg_r_26_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[27][7]_gen_double_shift_reg_r_26 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[26][7]_srl27___gen_double_shift_reg_r_25_n_0 ),
        .Q(\signB_reg[27][7]_gen_double_shift_reg_r_26_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[27][8]_gen_double_shift_reg_r_26 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[26][8]_srl27___gen_double_shift_reg_r_25_n_0 ),
        .Q(\signB_reg[27][8]_gen_double_shift_reg_r_26_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[27][9]_gen_double_shift_reg_r_26 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[26][9]_srl27___gen_double_shift_reg_r_25_n_0 ),
        .Q(\signB_reg[27][9]_gen_double_shift_reg_r_26_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[28][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__518_n_0),
        .Q(\out_SV_pipe[29] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[28][10] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__508_n_0),
        .Q(\out_SV_pipe[29] [10]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[28][11] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__507_n_0),
        .Q(\out_SV_pipe[29] [11]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[28][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__517_n_0),
        .Q(\out_SV_pipe[29] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[28][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__516_n_0),
        .Q(\out_SV_pipe[29] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[28][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__515_n_0),
        .Q(\out_SV_pipe[29] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[28][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__514_n_0),
        .Q(\out_SV_pipe[29] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[28][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__513_n_0),
        .Q(\out_SV_pipe[29] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[28][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__512_n_0),
        .Q(\out_SV_pipe[29] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[28][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__511_n_0),
        .Q(\out_SV_pipe[29] [7]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[28][8] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__510_n_0),
        .Q(\out_SV_pipe[29] [8]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[28][9] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__509_n_0),
        .Q(\out_SV_pipe[29] [9]),
        .R(rstn));
endmodule

(* ORIG_REF_NAME = "double_shift_reg" *) 
module double_shift_reg__parameterized57
   (\out_Attr_pipe[30] ,
    \out_SV_pipe[30] ,
    enable_transfer,
    \in_Attr_pipe[30] ,
    clk,
    rstn,
    \in_SV_pipe[30] ,
    \signA_reg[29][7]_0 );
  output [7:0]\out_Attr_pipe[30] ;
  output [11:0]\out_SV_pipe[30] ;
  input enable_transfer;
  input [7:0]\in_Attr_pipe[30] ;
  input clk;
  input rstn;
  input [11:0]\in_SV_pipe[30] ;
  input \signA_reg[29][7]_0 ;

  wire clk;
  wire enable_transfer;
  wire gen_double_shift_reg_gate__519_n_0;
  wire gen_double_shift_reg_gate__520_n_0;
  wire gen_double_shift_reg_gate__521_n_0;
  wire gen_double_shift_reg_gate__522_n_0;
  wire gen_double_shift_reg_gate__523_n_0;
  wire gen_double_shift_reg_gate__524_n_0;
  wire gen_double_shift_reg_gate__525_n_0;
  wire gen_double_shift_reg_gate__526_n_0;
  wire gen_double_shift_reg_gate__527_n_0;
  wire gen_double_shift_reg_gate__528_n_0;
  wire gen_double_shift_reg_gate__529_n_0;
  wire gen_double_shift_reg_gate__530_n_0;
  wire gen_double_shift_reg_gate__531_n_0;
  wire gen_double_shift_reg_gate__532_n_0;
  wire gen_double_shift_reg_gate__533_n_0;
  wire gen_double_shift_reg_gate__534_n_0;
  wire gen_double_shift_reg_gate__535_n_0;
  wire gen_double_shift_reg_gate__536_n_0;
  wire gen_double_shift_reg_gate__537_n_0;
  wire gen_double_shift_reg_gate__538_n_0;
  wire [7:0]\in_Attr_pipe[30] ;
  wire [11:0]\in_SV_pipe[30] ;
  wire [7:0]\out_Attr_pipe[30] ;
  wire [11:0]\out_SV_pipe[30] ;
  wire rstn;
  wire \signA_reg[27][0]_srl28___gen_double_shift_reg_r_26_n_0 ;
  wire \signA_reg[27][1]_srl28___gen_double_shift_reg_r_26_n_0 ;
  wire \signA_reg[27][2]_srl28___gen_double_shift_reg_r_26_n_0 ;
  wire \signA_reg[27][3]_srl28___gen_double_shift_reg_r_26_n_0 ;
  wire \signA_reg[27][4]_srl28___gen_double_shift_reg_r_26_n_0 ;
  wire \signA_reg[27][5]_srl28___gen_double_shift_reg_r_26_n_0 ;
  wire \signA_reg[27][6]_srl28___gen_double_shift_reg_r_26_n_0 ;
  wire \signA_reg[27][7]_srl28___gen_double_shift_reg_r_26_n_0 ;
  wire \signA_reg[28][0]_gen_double_shift_reg_r_27_n_0 ;
  wire \signA_reg[28][1]_gen_double_shift_reg_r_27_n_0 ;
  wire \signA_reg[28][2]_gen_double_shift_reg_r_27_n_0 ;
  wire \signA_reg[28][3]_gen_double_shift_reg_r_27_n_0 ;
  wire \signA_reg[28][4]_gen_double_shift_reg_r_27_n_0 ;
  wire \signA_reg[28][5]_gen_double_shift_reg_r_27_n_0 ;
  wire \signA_reg[28][6]_gen_double_shift_reg_r_27_n_0 ;
  wire \signA_reg[28][7]_gen_double_shift_reg_r_27_n_0 ;
  wire \signA_reg[29][7]_0 ;
  wire \signB_reg[27][0]_srl28___gen_double_shift_reg_r_26_n_0 ;
  wire \signB_reg[27][10]_srl28___gen_double_shift_reg_r_26_n_0 ;
  wire \signB_reg[27][11]_srl28___gen_double_shift_reg_r_26_n_0 ;
  wire \signB_reg[27][1]_srl28___gen_double_shift_reg_r_26_n_0 ;
  wire \signB_reg[27][2]_srl28___gen_double_shift_reg_r_26_n_0 ;
  wire \signB_reg[27][3]_srl28___gen_double_shift_reg_r_26_n_0 ;
  wire \signB_reg[27][4]_srl28___gen_double_shift_reg_r_26_n_0 ;
  wire \signB_reg[27][5]_srl28___gen_double_shift_reg_r_26_n_0 ;
  wire \signB_reg[27][6]_srl28___gen_double_shift_reg_r_26_n_0 ;
  wire \signB_reg[27][7]_srl28___gen_double_shift_reg_r_26_n_0 ;
  wire \signB_reg[27][8]_srl28___gen_double_shift_reg_r_26_n_0 ;
  wire \signB_reg[27][9]_srl28___gen_double_shift_reg_r_26_n_0 ;
  wire \signB_reg[28][0]_gen_double_shift_reg_r_27_n_0 ;
  wire \signB_reg[28][10]_gen_double_shift_reg_r_27_n_0 ;
  wire \signB_reg[28][11]_gen_double_shift_reg_r_27_n_0 ;
  wire \signB_reg[28][1]_gen_double_shift_reg_r_27_n_0 ;
  wire \signB_reg[28][2]_gen_double_shift_reg_r_27_n_0 ;
  wire \signB_reg[28][3]_gen_double_shift_reg_r_27_n_0 ;
  wire \signB_reg[28][4]_gen_double_shift_reg_r_27_n_0 ;
  wire \signB_reg[28][5]_gen_double_shift_reg_r_27_n_0 ;
  wire \signB_reg[28][6]_gen_double_shift_reg_r_27_n_0 ;
  wire \signB_reg[28][7]_gen_double_shift_reg_r_27_n_0 ;
  wire \signB_reg[28][8]_gen_double_shift_reg_r_27_n_0 ;
  wire \signB_reg[28][9]_gen_double_shift_reg_r_27_n_0 ;
  wire \NLW_signA_reg[27][0]_srl28___gen_double_shift_reg_r_26_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[27][1]_srl28___gen_double_shift_reg_r_26_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[27][2]_srl28___gen_double_shift_reg_r_26_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[27][3]_srl28___gen_double_shift_reg_r_26_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[27][4]_srl28___gen_double_shift_reg_r_26_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[27][5]_srl28___gen_double_shift_reg_r_26_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[27][6]_srl28___gen_double_shift_reg_r_26_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[27][7]_srl28___gen_double_shift_reg_r_26_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[27][0]_srl28___gen_double_shift_reg_r_26_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[27][10]_srl28___gen_double_shift_reg_r_26_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[27][11]_srl28___gen_double_shift_reg_r_26_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[27][1]_srl28___gen_double_shift_reg_r_26_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[27][2]_srl28___gen_double_shift_reg_r_26_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[27][3]_srl28___gen_double_shift_reg_r_26_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[27][4]_srl28___gen_double_shift_reg_r_26_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[27][5]_srl28___gen_double_shift_reg_r_26_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[27][6]_srl28___gen_double_shift_reg_r_26_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[27][7]_srl28___gen_double_shift_reg_r_26_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[27][8]_srl28___gen_double_shift_reg_r_26_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[27][9]_srl28___gen_double_shift_reg_r_26_Q31_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__519
       (.I0(\signA_reg[28][7]_gen_double_shift_reg_r_27_n_0 ),
        .I1(\signA_reg[29][7]_0 ),
        .O(gen_double_shift_reg_gate__519_n_0));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__520
       (.I0(\signA_reg[28][6]_gen_double_shift_reg_r_27_n_0 ),
        .I1(\signA_reg[29][7]_0 ),
        .O(gen_double_shift_reg_gate__520_n_0));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__521
       (.I0(\signA_reg[28][5]_gen_double_shift_reg_r_27_n_0 ),
        .I1(\signA_reg[29][7]_0 ),
        .O(gen_double_shift_reg_gate__521_n_0));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__522
       (.I0(\signA_reg[28][4]_gen_double_shift_reg_r_27_n_0 ),
        .I1(\signA_reg[29][7]_0 ),
        .O(gen_double_shift_reg_gate__522_n_0));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__523
       (.I0(\signA_reg[28][3]_gen_double_shift_reg_r_27_n_0 ),
        .I1(\signA_reg[29][7]_0 ),
        .O(gen_double_shift_reg_gate__523_n_0));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__524
       (.I0(\signA_reg[28][2]_gen_double_shift_reg_r_27_n_0 ),
        .I1(\signA_reg[29][7]_0 ),
        .O(gen_double_shift_reg_gate__524_n_0));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__525
       (.I0(\signA_reg[28][1]_gen_double_shift_reg_r_27_n_0 ),
        .I1(\signA_reg[29][7]_0 ),
        .O(gen_double_shift_reg_gate__525_n_0));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__526
       (.I0(\signA_reg[28][0]_gen_double_shift_reg_r_27_n_0 ),
        .I1(\signA_reg[29][7]_0 ),
        .O(gen_double_shift_reg_gate__526_n_0));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__527
       (.I0(\signB_reg[28][11]_gen_double_shift_reg_r_27_n_0 ),
        .I1(\signA_reg[29][7]_0 ),
        .O(gen_double_shift_reg_gate__527_n_0));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__528
       (.I0(\signB_reg[28][10]_gen_double_shift_reg_r_27_n_0 ),
        .I1(\signA_reg[29][7]_0 ),
        .O(gen_double_shift_reg_gate__528_n_0));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__529
       (.I0(\signB_reg[28][9]_gen_double_shift_reg_r_27_n_0 ),
        .I1(\signA_reg[29][7]_0 ),
        .O(gen_double_shift_reg_gate__529_n_0));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__530
       (.I0(\signB_reg[28][8]_gen_double_shift_reg_r_27_n_0 ),
        .I1(\signA_reg[29][7]_0 ),
        .O(gen_double_shift_reg_gate__530_n_0));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__531
       (.I0(\signB_reg[28][7]_gen_double_shift_reg_r_27_n_0 ),
        .I1(\signA_reg[29][7]_0 ),
        .O(gen_double_shift_reg_gate__531_n_0));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__532
       (.I0(\signB_reg[28][6]_gen_double_shift_reg_r_27_n_0 ),
        .I1(\signA_reg[29][7]_0 ),
        .O(gen_double_shift_reg_gate__532_n_0));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__533
       (.I0(\signB_reg[28][5]_gen_double_shift_reg_r_27_n_0 ),
        .I1(\signA_reg[29][7]_0 ),
        .O(gen_double_shift_reg_gate__533_n_0));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__534
       (.I0(\signB_reg[28][4]_gen_double_shift_reg_r_27_n_0 ),
        .I1(\signA_reg[29][7]_0 ),
        .O(gen_double_shift_reg_gate__534_n_0));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__535
       (.I0(\signB_reg[28][3]_gen_double_shift_reg_r_27_n_0 ),
        .I1(\signA_reg[29][7]_0 ),
        .O(gen_double_shift_reg_gate__535_n_0));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__536
       (.I0(\signB_reg[28][2]_gen_double_shift_reg_r_27_n_0 ),
        .I1(\signA_reg[29][7]_0 ),
        .O(gen_double_shift_reg_gate__536_n_0));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__537
       (.I0(\signB_reg[28][1]_gen_double_shift_reg_r_27_n_0 ),
        .I1(\signA_reg[29][7]_0 ),
        .O(gen_double_shift_reg_gate__537_n_0));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__538
       (.I0(\signB_reg[28][0]_gen_double_shift_reg_r_27_n_0 ),
        .I1(\signA_reg[29][7]_0 ),
        .O(gen_double_shift_reg_gate__538_n_0));
  (* srl_bus_name = "\gen_double_shift_reg[30].double_shift_reg_pm/signA_reg[27] " *) 
  (* srl_name = "\gen_double_shift_reg[30].double_shift_reg_pm/signA_reg[27][0]_srl28___gen_double_shift_reg_r_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[27][0]_srl28___gen_double_shift_reg_r_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[30] [0]),
        .Q(\signA_reg[27][0]_srl28___gen_double_shift_reg_r_26_n_0 ),
        .Q31(\NLW_signA_reg[27][0]_srl28___gen_double_shift_reg_r_26_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[30].double_shift_reg_pm/signA_reg[27] " *) 
  (* srl_name = "\gen_double_shift_reg[30].double_shift_reg_pm/signA_reg[27][1]_srl28___gen_double_shift_reg_r_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[27][1]_srl28___gen_double_shift_reg_r_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[30] [1]),
        .Q(\signA_reg[27][1]_srl28___gen_double_shift_reg_r_26_n_0 ),
        .Q31(\NLW_signA_reg[27][1]_srl28___gen_double_shift_reg_r_26_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[30].double_shift_reg_pm/signA_reg[27] " *) 
  (* srl_name = "\gen_double_shift_reg[30].double_shift_reg_pm/signA_reg[27][2]_srl28___gen_double_shift_reg_r_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[27][2]_srl28___gen_double_shift_reg_r_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[30] [2]),
        .Q(\signA_reg[27][2]_srl28___gen_double_shift_reg_r_26_n_0 ),
        .Q31(\NLW_signA_reg[27][2]_srl28___gen_double_shift_reg_r_26_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[30].double_shift_reg_pm/signA_reg[27] " *) 
  (* srl_name = "\gen_double_shift_reg[30].double_shift_reg_pm/signA_reg[27][3]_srl28___gen_double_shift_reg_r_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[27][3]_srl28___gen_double_shift_reg_r_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[30] [3]),
        .Q(\signA_reg[27][3]_srl28___gen_double_shift_reg_r_26_n_0 ),
        .Q31(\NLW_signA_reg[27][3]_srl28___gen_double_shift_reg_r_26_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[30].double_shift_reg_pm/signA_reg[27] " *) 
  (* srl_name = "\gen_double_shift_reg[30].double_shift_reg_pm/signA_reg[27][4]_srl28___gen_double_shift_reg_r_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[27][4]_srl28___gen_double_shift_reg_r_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[30] [4]),
        .Q(\signA_reg[27][4]_srl28___gen_double_shift_reg_r_26_n_0 ),
        .Q31(\NLW_signA_reg[27][4]_srl28___gen_double_shift_reg_r_26_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[30].double_shift_reg_pm/signA_reg[27] " *) 
  (* srl_name = "\gen_double_shift_reg[30].double_shift_reg_pm/signA_reg[27][5]_srl28___gen_double_shift_reg_r_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[27][5]_srl28___gen_double_shift_reg_r_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[30] [5]),
        .Q(\signA_reg[27][5]_srl28___gen_double_shift_reg_r_26_n_0 ),
        .Q31(\NLW_signA_reg[27][5]_srl28___gen_double_shift_reg_r_26_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[30].double_shift_reg_pm/signA_reg[27] " *) 
  (* srl_name = "\gen_double_shift_reg[30].double_shift_reg_pm/signA_reg[27][6]_srl28___gen_double_shift_reg_r_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[27][6]_srl28___gen_double_shift_reg_r_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[30] [6]),
        .Q(\signA_reg[27][6]_srl28___gen_double_shift_reg_r_26_n_0 ),
        .Q31(\NLW_signA_reg[27][6]_srl28___gen_double_shift_reg_r_26_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[30].double_shift_reg_pm/signA_reg[27] " *) 
  (* srl_name = "\gen_double_shift_reg[30].double_shift_reg_pm/signA_reg[27][7]_srl28___gen_double_shift_reg_r_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[27][7]_srl28___gen_double_shift_reg_r_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[30] [7]),
        .Q(\signA_reg[27][7]_srl28___gen_double_shift_reg_r_26_n_0 ),
        .Q31(\NLW_signA_reg[27][7]_srl28___gen_double_shift_reg_r_26_Q31_UNCONNECTED ));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[28][0]_gen_double_shift_reg_r_27 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[27][0]_srl28___gen_double_shift_reg_r_26_n_0 ),
        .Q(\signA_reg[28][0]_gen_double_shift_reg_r_27_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[28][1]_gen_double_shift_reg_r_27 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[27][1]_srl28___gen_double_shift_reg_r_26_n_0 ),
        .Q(\signA_reg[28][1]_gen_double_shift_reg_r_27_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[28][2]_gen_double_shift_reg_r_27 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[27][2]_srl28___gen_double_shift_reg_r_26_n_0 ),
        .Q(\signA_reg[28][2]_gen_double_shift_reg_r_27_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[28][3]_gen_double_shift_reg_r_27 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[27][3]_srl28___gen_double_shift_reg_r_26_n_0 ),
        .Q(\signA_reg[28][3]_gen_double_shift_reg_r_27_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[28][4]_gen_double_shift_reg_r_27 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[27][4]_srl28___gen_double_shift_reg_r_26_n_0 ),
        .Q(\signA_reg[28][4]_gen_double_shift_reg_r_27_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[28][5]_gen_double_shift_reg_r_27 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[27][5]_srl28___gen_double_shift_reg_r_26_n_0 ),
        .Q(\signA_reg[28][5]_gen_double_shift_reg_r_27_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[28][6]_gen_double_shift_reg_r_27 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[27][6]_srl28___gen_double_shift_reg_r_26_n_0 ),
        .Q(\signA_reg[28][6]_gen_double_shift_reg_r_27_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[28][7]_gen_double_shift_reg_r_27 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[27][7]_srl28___gen_double_shift_reg_r_26_n_0 ),
        .Q(\signA_reg[28][7]_gen_double_shift_reg_r_27_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[29][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__526_n_0),
        .Q(\out_Attr_pipe[30] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[29][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__525_n_0),
        .Q(\out_Attr_pipe[30] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[29][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__524_n_0),
        .Q(\out_Attr_pipe[30] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[29][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__523_n_0),
        .Q(\out_Attr_pipe[30] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[29][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__522_n_0),
        .Q(\out_Attr_pipe[30] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[29][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__521_n_0),
        .Q(\out_Attr_pipe[30] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[29][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__520_n_0),
        .Q(\out_Attr_pipe[30] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[29][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__519_n_0),
        .Q(\out_Attr_pipe[30] [7]),
        .R(rstn));
  (* srl_bus_name = "\gen_double_shift_reg[30].double_shift_reg_pm/signB_reg[27] " *) 
  (* srl_name = "\gen_double_shift_reg[30].double_shift_reg_pm/signB_reg[27][0]_srl28___gen_double_shift_reg_r_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[27][0]_srl28___gen_double_shift_reg_r_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[30] [0]),
        .Q(\signB_reg[27][0]_srl28___gen_double_shift_reg_r_26_n_0 ),
        .Q31(\NLW_signB_reg[27][0]_srl28___gen_double_shift_reg_r_26_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[30].double_shift_reg_pm/signB_reg[27] " *) 
  (* srl_name = "\gen_double_shift_reg[30].double_shift_reg_pm/signB_reg[27][10]_srl28___gen_double_shift_reg_r_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[27][10]_srl28___gen_double_shift_reg_r_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[30] [10]),
        .Q(\signB_reg[27][10]_srl28___gen_double_shift_reg_r_26_n_0 ),
        .Q31(\NLW_signB_reg[27][10]_srl28___gen_double_shift_reg_r_26_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[30].double_shift_reg_pm/signB_reg[27] " *) 
  (* srl_name = "\gen_double_shift_reg[30].double_shift_reg_pm/signB_reg[27][11]_srl28___gen_double_shift_reg_r_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[27][11]_srl28___gen_double_shift_reg_r_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[30] [11]),
        .Q(\signB_reg[27][11]_srl28___gen_double_shift_reg_r_26_n_0 ),
        .Q31(\NLW_signB_reg[27][11]_srl28___gen_double_shift_reg_r_26_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[30].double_shift_reg_pm/signB_reg[27] " *) 
  (* srl_name = "\gen_double_shift_reg[30].double_shift_reg_pm/signB_reg[27][1]_srl28___gen_double_shift_reg_r_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[27][1]_srl28___gen_double_shift_reg_r_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[30] [1]),
        .Q(\signB_reg[27][1]_srl28___gen_double_shift_reg_r_26_n_0 ),
        .Q31(\NLW_signB_reg[27][1]_srl28___gen_double_shift_reg_r_26_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[30].double_shift_reg_pm/signB_reg[27] " *) 
  (* srl_name = "\gen_double_shift_reg[30].double_shift_reg_pm/signB_reg[27][2]_srl28___gen_double_shift_reg_r_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[27][2]_srl28___gen_double_shift_reg_r_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[30] [2]),
        .Q(\signB_reg[27][2]_srl28___gen_double_shift_reg_r_26_n_0 ),
        .Q31(\NLW_signB_reg[27][2]_srl28___gen_double_shift_reg_r_26_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[30].double_shift_reg_pm/signB_reg[27] " *) 
  (* srl_name = "\gen_double_shift_reg[30].double_shift_reg_pm/signB_reg[27][3]_srl28___gen_double_shift_reg_r_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[27][3]_srl28___gen_double_shift_reg_r_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[30] [3]),
        .Q(\signB_reg[27][3]_srl28___gen_double_shift_reg_r_26_n_0 ),
        .Q31(\NLW_signB_reg[27][3]_srl28___gen_double_shift_reg_r_26_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[30].double_shift_reg_pm/signB_reg[27] " *) 
  (* srl_name = "\gen_double_shift_reg[30].double_shift_reg_pm/signB_reg[27][4]_srl28___gen_double_shift_reg_r_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[27][4]_srl28___gen_double_shift_reg_r_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[30] [4]),
        .Q(\signB_reg[27][4]_srl28___gen_double_shift_reg_r_26_n_0 ),
        .Q31(\NLW_signB_reg[27][4]_srl28___gen_double_shift_reg_r_26_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[30].double_shift_reg_pm/signB_reg[27] " *) 
  (* srl_name = "\gen_double_shift_reg[30].double_shift_reg_pm/signB_reg[27][5]_srl28___gen_double_shift_reg_r_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[27][5]_srl28___gen_double_shift_reg_r_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[30] [5]),
        .Q(\signB_reg[27][5]_srl28___gen_double_shift_reg_r_26_n_0 ),
        .Q31(\NLW_signB_reg[27][5]_srl28___gen_double_shift_reg_r_26_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[30].double_shift_reg_pm/signB_reg[27] " *) 
  (* srl_name = "\gen_double_shift_reg[30].double_shift_reg_pm/signB_reg[27][6]_srl28___gen_double_shift_reg_r_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[27][6]_srl28___gen_double_shift_reg_r_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[30] [6]),
        .Q(\signB_reg[27][6]_srl28___gen_double_shift_reg_r_26_n_0 ),
        .Q31(\NLW_signB_reg[27][6]_srl28___gen_double_shift_reg_r_26_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[30].double_shift_reg_pm/signB_reg[27] " *) 
  (* srl_name = "\gen_double_shift_reg[30].double_shift_reg_pm/signB_reg[27][7]_srl28___gen_double_shift_reg_r_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[27][7]_srl28___gen_double_shift_reg_r_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[30] [7]),
        .Q(\signB_reg[27][7]_srl28___gen_double_shift_reg_r_26_n_0 ),
        .Q31(\NLW_signB_reg[27][7]_srl28___gen_double_shift_reg_r_26_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[30].double_shift_reg_pm/signB_reg[27] " *) 
  (* srl_name = "\gen_double_shift_reg[30].double_shift_reg_pm/signB_reg[27][8]_srl28___gen_double_shift_reg_r_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[27][8]_srl28___gen_double_shift_reg_r_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[30] [8]),
        .Q(\signB_reg[27][8]_srl28___gen_double_shift_reg_r_26_n_0 ),
        .Q31(\NLW_signB_reg[27][8]_srl28___gen_double_shift_reg_r_26_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[30].double_shift_reg_pm/signB_reg[27] " *) 
  (* srl_name = "\gen_double_shift_reg[30].double_shift_reg_pm/signB_reg[27][9]_srl28___gen_double_shift_reg_r_26 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[27][9]_srl28___gen_double_shift_reg_r_26 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[30] [9]),
        .Q(\signB_reg[27][9]_srl28___gen_double_shift_reg_r_26_n_0 ),
        .Q31(\NLW_signB_reg[27][9]_srl28___gen_double_shift_reg_r_26_Q31_UNCONNECTED ));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[28][0]_gen_double_shift_reg_r_27 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[27][0]_srl28___gen_double_shift_reg_r_26_n_0 ),
        .Q(\signB_reg[28][0]_gen_double_shift_reg_r_27_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[28][10]_gen_double_shift_reg_r_27 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[27][10]_srl28___gen_double_shift_reg_r_26_n_0 ),
        .Q(\signB_reg[28][10]_gen_double_shift_reg_r_27_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[28][11]_gen_double_shift_reg_r_27 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[27][11]_srl28___gen_double_shift_reg_r_26_n_0 ),
        .Q(\signB_reg[28][11]_gen_double_shift_reg_r_27_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[28][1]_gen_double_shift_reg_r_27 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[27][1]_srl28___gen_double_shift_reg_r_26_n_0 ),
        .Q(\signB_reg[28][1]_gen_double_shift_reg_r_27_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[28][2]_gen_double_shift_reg_r_27 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[27][2]_srl28___gen_double_shift_reg_r_26_n_0 ),
        .Q(\signB_reg[28][2]_gen_double_shift_reg_r_27_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[28][3]_gen_double_shift_reg_r_27 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[27][3]_srl28___gen_double_shift_reg_r_26_n_0 ),
        .Q(\signB_reg[28][3]_gen_double_shift_reg_r_27_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[28][4]_gen_double_shift_reg_r_27 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[27][4]_srl28___gen_double_shift_reg_r_26_n_0 ),
        .Q(\signB_reg[28][4]_gen_double_shift_reg_r_27_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[28][5]_gen_double_shift_reg_r_27 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[27][5]_srl28___gen_double_shift_reg_r_26_n_0 ),
        .Q(\signB_reg[28][5]_gen_double_shift_reg_r_27_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[28][6]_gen_double_shift_reg_r_27 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[27][6]_srl28___gen_double_shift_reg_r_26_n_0 ),
        .Q(\signB_reg[28][6]_gen_double_shift_reg_r_27_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[28][7]_gen_double_shift_reg_r_27 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[27][7]_srl28___gen_double_shift_reg_r_26_n_0 ),
        .Q(\signB_reg[28][7]_gen_double_shift_reg_r_27_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[28][8]_gen_double_shift_reg_r_27 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[27][8]_srl28___gen_double_shift_reg_r_26_n_0 ),
        .Q(\signB_reg[28][8]_gen_double_shift_reg_r_27_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[28][9]_gen_double_shift_reg_r_27 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[27][9]_srl28___gen_double_shift_reg_r_26_n_0 ),
        .Q(\signB_reg[28][9]_gen_double_shift_reg_r_27_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[29][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__538_n_0),
        .Q(\out_SV_pipe[30] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[29][10] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__528_n_0),
        .Q(\out_SV_pipe[30] [10]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[29][11] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__527_n_0),
        .Q(\out_SV_pipe[30] [11]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[29][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__537_n_0),
        .Q(\out_SV_pipe[30] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[29][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__536_n_0),
        .Q(\out_SV_pipe[30] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[29][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__535_n_0),
        .Q(\out_SV_pipe[30] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[29][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__534_n_0),
        .Q(\out_SV_pipe[30] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[29][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__533_n_0),
        .Q(\out_SV_pipe[30] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[29][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__532_n_0),
        .Q(\out_SV_pipe[30] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[29][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__531_n_0),
        .Q(\out_SV_pipe[30] [7]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[29][8] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__530_n_0),
        .Q(\out_SV_pipe[30] [8]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[29][9] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__529_n_0),
        .Q(\out_SV_pipe[30] [9]),
        .R(rstn));
endmodule

(* ORIG_REF_NAME = "double_shift_reg" *) 
module double_shift_reg__parameterized59
   (\out_Attr_pipe[31] ,
    \out_SV_pipe[31] ,
    enable_transfer,
    \in_Attr_pipe[31] ,
    clk,
    rstn,
    \in_SV_pipe[31] ,
    \signA_reg[30][7]_0 );
  output [7:0]\out_Attr_pipe[31] ;
  output [11:0]\out_SV_pipe[31] ;
  input enable_transfer;
  input [7:0]\in_Attr_pipe[31] ;
  input clk;
  input rstn;
  input [11:0]\in_SV_pipe[31] ;
  input \signA_reg[30][7]_0 ;

  wire clk;
  wire enable_transfer;
  wire gen_double_shift_reg_gate__539_n_0;
  wire gen_double_shift_reg_gate__540_n_0;
  wire gen_double_shift_reg_gate__541_n_0;
  wire gen_double_shift_reg_gate__542_n_0;
  wire gen_double_shift_reg_gate__543_n_0;
  wire gen_double_shift_reg_gate__544_n_0;
  wire gen_double_shift_reg_gate__545_n_0;
  wire gen_double_shift_reg_gate__546_n_0;
  wire gen_double_shift_reg_gate__547_n_0;
  wire gen_double_shift_reg_gate__548_n_0;
  wire gen_double_shift_reg_gate__549_n_0;
  wire gen_double_shift_reg_gate__550_n_0;
  wire gen_double_shift_reg_gate__551_n_0;
  wire gen_double_shift_reg_gate__552_n_0;
  wire gen_double_shift_reg_gate__553_n_0;
  wire gen_double_shift_reg_gate__554_n_0;
  wire gen_double_shift_reg_gate__555_n_0;
  wire gen_double_shift_reg_gate__556_n_0;
  wire gen_double_shift_reg_gate__557_n_0;
  wire gen_double_shift_reg_gate__558_n_0;
  wire [7:0]\in_Attr_pipe[31] ;
  wire [11:0]\in_SV_pipe[31] ;
  wire [7:0]\out_Attr_pipe[31] ;
  wire [11:0]\out_SV_pipe[31] ;
  wire rstn;
  wire \signA_reg[28][0]_srl29___gen_double_shift_reg_r_27_n_0 ;
  wire \signA_reg[28][1]_srl29___gen_double_shift_reg_r_27_n_0 ;
  wire \signA_reg[28][2]_srl29___gen_double_shift_reg_r_27_n_0 ;
  wire \signA_reg[28][3]_srl29___gen_double_shift_reg_r_27_n_0 ;
  wire \signA_reg[28][4]_srl29___gen_double_shift_reg_r_27_n_0 ;
  wire \signA_reg[28][5]_srl29___gen_double_shift_reg_r_27_n_0 ;
  wire \signA_reg[28][6]_srl29___gen_double_shift_reg_r_27_n_0 ;
  wire \signA_reg[28][7]_srl29___gen_double_shift_reg_r_27_n_0 ;
  wire \signA_reg[29][0]_gen_double_shift_reg_r_28_n_0 ;
  wire \signA_reg[29][1]_gen_double_shift_reg_r_28_n_0 ;
  wire \signA_reg[29][2]_gen_double_shift_reg_r_28_n_0 ;
  wire \signA_reg[29][3]_gen_double_shift_reg_r_28_n_0 ;
  wire \signA_reg[29][4]_gen_double_shift_reg_r_28_n_0 ;
  wire \signA_reg[29][5]_gen_double_shift_reg_r_28_n_0 ;
  wire \signA_reg[29][6]_gen_double_shift_reg_r_28_n_0 ;
  wire \signA_reg[29][7]_gen_double_shift_reg_r_28_n_0 ;
  wire \signA_reg[30][7]_0 ;
  wire \signB_reg[28][0]_srl29___gen_double_shift_reg_r_27_n_0 ;
  wire \signB_reg[28][10]_srl29___gen_double_shift_reg_r_27_n_0 ;
  wire \signB_reg[28][11]_srl29___gen_double_shift_reg_r_27_n_0 ;
  wire \signB_reg[28][1]_srl29___gen_double_shift_reg_r_27_n_0 ;
  wire \signB_reg[28][2]_srl29___gen_double_shift_reg_r_27_n_0 ;
  wire \signB_reg[28][3]_srl29___gen_double_shift_reg_r_27_n_0 ;
  wire \signB_reg[28][4]_srl29___gen_double_shift_reg_r_27_n_0 ;
  wire \signB_reg[28][5]_srl29___gen_double_shift_reg_r_27_n_0 ;
  wire \signB_reg[28][6]_srl29___gen_double_shift_reg_r_27_n_0 ;
  wire \signB_reg[28][7]_srl29___gen_double_shift_reg_r_27_n_0 ;
  wire \signB_reg[28][8]_srl29___gen_double_shift_reg_r_27_n_0 ;
  wire \signB_reg[28][9]_srl29___gen_double_shift_reg_r_27_n_0 ;
  wire \signB_reg[29][0]_gen_double_shift_reg_r_28_n_0 ;
  wire \signB_reg[29][10]_gen_double_shift_reg_r_28_n_0 ;
  wire \signB_reg[29][11]_gen_double_shift_reg_r_28_n_0 ;
  wire \signB_reg[29][1]_gen_double_shift_reg_r_28_n_0 ;
  wire \signB_reg[29][2]_gen_double_shift_reg_r_28_n_0 ;
  wire \signB_reg[29][3]_gen_double_shift_reg_r_28_n_0 ;
  wire \signB_reg[29][4]_gen_double_shift_reg_r_28_n_0 ;
  wire \signB_reg[29][5]_gen_double_shift_reg_r_28_n_0 ;
  wire \signB_reg[29][6]_gen_double_shift_reg_r_28_n_0 ;
  wire \signB_reg[29][7]_gen_double_shift_reg_r_28_n_0 ;
  wire \signB_reg[29][8]_gen_double_shift_reg_r_28_n_0 ;
  wire \signB_reg[29][9]_gen_double_shift_reg_r_28_n_0 ;
  wire \NLW_signA_reg[28][0]_srl29___gen_double_shift_reg_r_27_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[28][1]_srl29___gen_double_shift_reg_r_27_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[28][2]_srl29___gen_double_shift_reg_r_27_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[28][3]_srl29___gen_double_shift_reg_r_27_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[28][4]_srl29___gen_double_shift_reg_r_27_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[28][5]_srl29___gen_double_shift_reg_r_27_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[28][6]_srl29___gen_double_shift_reg_r_27_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[28][7]_srl29___gen_double_shift_reg_r_27_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[28][0]_srl29___gen_double_shift_reg_r_27_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[28][10]_srl29___gen_double_shift_reg_r_27_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[28][11]_srl29___gen_double_shift_reg_r_27_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[28][1]_srl29___gen_double_shift_reg_r_27_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[28][2]_srl29___gen_double_shift_reg_r_27_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[28][3]_srl29___gen_double_shift_reg_r_27_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[28][4]_srl29___gen_double_shift_reg_r_27_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[28][5]_srl29___gen_double_shift_reg_r_27_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[28][6]_srl29___gen_double_shift_reg_r_27_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[28][7]_srl29___gen_double_shift_reg_r_27_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[28][8]_srl29___gen_double_shift_reg_r_27_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[28][9]_srl29___gen_double_shift_reg_r_27_Q31_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__539
       (.I0(\signA_reg[29][7]_gen_double_shift_reg_r_28_n_0 ),
        .I1(\signA_reg[30][7]_0 ),
        .O(gen_double_shift_reg_gate__539_n_0));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__540
       (.I0(\signA_reg[29][6]_gen_double_shift_reg_r_28_n_0 ),
        .I1(\signA_reg[30][7]_0 ),
        .O(gen_double_shift_reg_gate__540_n_0));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__541
       (.I0(\signA_reg[29][5]_gen_double_shift_reg_r_28_n_0 ),
        .I1(\signA_reg[30][7]_0 ),
        .O(gen_double_shift_reg_gate__541_n_0));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__542
       (.I0(\signA_reg[29][4]_gen_double_shift_reg_r_28_n_0 ),
        .I1(\signA_reg[30][7]_0 ),
        .O(gen_double_shift_reg_gate__542_n_0));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__543
       (.I0(\signA_reg[29][3]_gen_double_shift_reg_r_28_n_0 ),
        .I1(\signA_reg[30][7]_0 ),
        .O(gen_double_shift_reg_gate__543_n_0));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__544
       (.I0(\signA_reg[29][2]_gen_double_shift_reg_r_28_n_0 ),
        .I1(\signA_reg[30][7]_0 ),
        .O(gen_double_shift_reg_gate__544_n_0));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__545
       (.I0(\signA_reg[29][1]_gen_double_shift_reg_r_28_n_0 ),
        .I1(\signA_reg[30][7]_0 ),
        .O(gen_double_shift_reg_gate__545_n_0));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__546
       (.I0(\signA_reg[29][0]_gen_double_shift_reg_r_28_n_0 ),
        .I1(\signA_reg[30][7]_0 ),
        .O(gen_double_shift_reg_gate__546_n_0));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__547
       (.I0(\signB_reg[29][11]_gen_double_shift_reg_r_28_n_0 ),
        .I1(\signA_reg[30][7]_0 ),
        .O(gen_double_shift_reg_gate__547_n_0));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__548
       (.I0(\signB_reg[29][10]_gen_double_shift_reg_r_28_n_0 ),
        .I1(\signA_reg[30][7]_0 ),
        .O(gen_double_shift_reg_gate__548_n_0));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__549
       (.I0(\signB_reg[29][9]_gen_double_shift_reg_r_28_n_0 ),
        .I1(\signA_reg[30][7]_0 ),
        .O(gen_double_shift_reg_gate__549_n_0));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__550
       (.I0(\signB_reg[29][8]_gen_double_shift_reg_r_28_n_0 ),
        .I1(\signA_reg[30][7]_0 ),
        .O(gen_double_shift_reg_gate__550_n_0));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__551
       (.I0(\signB_reg[29][7]_gen_double_shift_reg_r_28_n_0 ),
        .I1(\signA_reg[30][7]_0 ),
        .O(gen_double_shift_reg_gate__551_n_0));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__552
       (.I0(\signB_reg[29][6]_gen_double_shift_reg_r_28_n_0 ),
        .I1(\signA_reg[30][7]_0 ),
        .O(gen_double_shift_reg_gate__552_n_0));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__553
       (.I0(\signB_reg[29][5]_gen_double_shift_reg_r_28_n_0 ),
        .I1(\signA_reg[30][7]_0 ),
        .O(gen_double_shift_reg_gate__553_n_0));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__554
       (.I0(\signB_reg[29][4]_gen_double_shift_reg_r_28_n_0 ),
        .I1(\signA_reg[30][7]_0 ),
        .O(gen_double_shift_reg_gate__554_n_0));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__555
       (.I0(\signB_reg[29][3]_gen_double_shift_reg_r_28_n_0 ),
        .I1(\signA_reg[30][7]_0 ),
        .O(gen_double_shift_reg_gate__555_n_0));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__556
       (.I0(\signB_reg[29][2]_gen_double_shift_reg_r_28_n_0 ),
        .I1(\signA_reg[30][7]_0 ),
        .O(gen_double_shift_reg_gate__556_n_0));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__557
       (.I0(\signB_reg[29][1]_gen_double_shift_reg_r_28_n_0 ),
        .I1(\signA_reg[30][7]_0 ),
        .O(gen_double_shift_reg_gate__557_n_0));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__558
       (.I0(\signB_reg[29][0]_gen_double_shift_reg_r_28_n_0 ),
        .I1(\signA_reg[30][7]_0 ),
        .O(gen_double_shift_reg_gate__558_n_0));
  (* srl_bus_name = "\gen_double_shift_reg[31].double_shift_reg_pm/signA_reg[28] " *) 
  (* srl_name = "\gen_double_shift_reg[31].double_shift_reg_pm/signA_reg[28][0]_srl29___gen_double_shift_reg_r_27 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[28][0]_srl29___gen_double_shift_reg_r_27 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[31] [0]),
        .Q(\signA_reg[28][0]_srl29___gen_double_shift_reg_r_27_n_0 ),
        .Q31(\NLW_signA_reg[28][0]_srl29___gen_double_shift_reg_r_27_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[31].double_shift_reg_pm/signA_reg[28] " *) 
  (* srl_name = "\gen_double_shift_reg[31].double_shift_reg_pm/signA_reg[28][1]_srl29___gen_double_shift_reg_r_27 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[28][1]_srl29___gen_double_shift_reg_r_27 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[31] [1]),
        .Q(\signA_reg[28][1]_srl29___gen_double_shift_reg_r_27_n_0 ),
        .Q31(\NLW_signA_reg[28][1]_srl29___gen_double_shift_reg_r_27_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[31].double_shift_reg_pm/signA_reg[28] " *) 
  (* srl_name = "\gen_double_shift_reg[31].double_shift_reg_pm/signA_reg[28][2]_srl29___gen_double_shift_reg_r_27 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[28][2]_srl29___gen_double_shift_reg_r_27 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[31] [2]),
        .Q(\signA_reg[28][2]_srl29___gen_double_shift_reg_r_27_n_0 ),
        .Q31(\NLW_signA_reg[28][2]_srl29___gen_double_shift_reg_r_27_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[31].double_shift_reg_pm/signA_reg[28] " *) 
  (* srl_name = "\gen_double_shift_reg[31].double_shift_reg_pm/signA_reg[28][3]_srl29___gen_double_shift_reg_r_27 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[28][3]_srl29___gen_double_shift_reg_r_27 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[31] [3]),
        .Q(\signA_reg[28][3]_srl29___gen_double_shift_reg_r_27_n_0 ),
        .Q31(\NLW_signA_reg[28][3]_srl29___gen_double_shift_reg_r_27_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[31].double_shift_reg_pm/signA_reg[28] " *) 
  (* srl_name = "\gen_double_shift_reg[31].double_shift_reg_pm/signA_reg[28][4]_srl29___gen_double_shift_reg_r_27 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[28][4]_srl29___gen_double_shift_reg_r_27 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[31] [4]),
        .Q(\signA_reg[28][4]_srl29___gen_double_shift_reg_r_27_n_0 ),
        .Q31(\NLW_signA_reg[28][4]_srl29___gen_double_shift_reg_r_27_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[31].double_shift_reg_pm/signA_reg[28] " *) 
  (* srl_name = "\gen_double_shift_reg[31].double_shift_reg_pm/signA_reg[28][5]_srl29___gen_double_shift_reg_r_27 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[28][5]_srl29___gen_double_shift_reg_r_27 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[31] [5]),
        .Q(\signA_reg[28][5]_srl29___gen_double_shift_reg_r_27_n_0 ),
        .Q31(\NLW_signA_reg[28][5]_srl29___gen_double_shift_reg_r_27_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[31].double_shift_reg_pm/signA_reg[28] " *) 
  (* srl_name = "\gen_double_shift_reg[31].double_shift_reg_pm/signA_reg[28][6]_srl29___gen_double_shift_reg_r_27 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[28][6]_srl29___gen_double_shift_reg_r_27 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[31] [6]),
        .Q(\signA_reg[28][6]_srl29___gen_double_shift_reg_r_27_n_0 ),
        .Q31(\NLW_signA_reg[28][6]_srl29___gen_double_shift_reg_r_27_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[31].double_shift_reg_pm/signA_reg[28] " *) 
  (* srl_name = "\gen_double_shift_reg[31].double_shift_reg_pm/signA_reg[28][7]_srl29___gen_double_shift_reg_r_27 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[28][7]_srl29___gen_double_shift_reg_r_27 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[31] [7]),
        .Q(\signA_reg[28][7]_srl29___gen_double_shift_reg_r_27_n_0 ),
        .Q31(\NLW_signA_reg[28][7]_srl29___gen_double_shift_reg_r_27_Q31_UNCONNECTED ));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[29][0]_gen_double_shift_reg_r_28 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[28][0]_srl29___gen_double_shift_reg_r_27_n_0 ),
        .Q(\signA_reg[29][0]_gen_double_shift_reg_r_28_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[29][1]_gen_double_shift_reg_r_28 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[28][1]_srl29___gen_double_shift_reg_r_27_n_0 ),
        .Q(\signA_reg[29][1]_gen_double_shift_reg_r_28_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[29][2]_gen_double_shift_reg_r_28 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[28][2]_srl29___gen_double_shift_reg_r_27_n_0 ),
        .Q(\signA_reg[29][2]_gen_double_shift_reg_r_28_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[29][3]_gen_double_shift_reg_r_28 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[28][3]_srl29___gen_double_shift_reg_r_27_n_0 ),
        .Q(\signA_reg[29][3]_gen_double_shift_reg_r_28_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[29][4]_gen_double_shift_reg_r_28 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[28][4]_srl29___gen_double_shift_reg_r_27_n_0 ),
        .Q(\signA_reg[29][4]_gen_double_shift_reg_r_28_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[29][5]_gen_double_shift_reg_r_28 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[28][5]_srl29___gen_double_shift_reg_r_27_n_0 ),
        .Q(\signA_reg[29][5]_gen_double_shift_reg_r_28_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[29][6]_gen_double_shift_reg_r_28 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[28][6]_srl29___gen_double_shift_reg_r_27_n_0 ),
        .Q(\signA_reg[29][6]_gen_double_shift_reg_r_28_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[29][7]_gen_double_shift_reg_r_28 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[28][7]_srl29___gen_double_shift_reg_r_27_n_0 ),
        .Q(\signA_reg[29][7]_gen_double_shift_reg_r_28_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[30][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__546_n_0),
        .Q(\out_Attr_pipe[31] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[30][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__545_n_0),
        .Q(\out_Attr_pipe[31] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[30][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__544_n_0),
        .Q(\out_Attr_pipe[31] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[30][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__543_n_0),
        .Q(\out_Attr_pipe[31] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[30][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__542_n_0),
        .Q(\out_Attr_pipe[31] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[30][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__541_n_0),
        .Q(\out_Attr_pipe[31] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[30][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__540_n_0),
        .Q(\out_Attr_pipe[31] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[30][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__539_n_0),
        .Q(\out_Attr_pipe[31] [7]),
        .R(rstn));
  (* srl_bus_name = "\gen_double_shift_reg[31].double_shift_reg_pm/signB_reg[28] " *) 
  (* srl_name = "\gen_double_shift_reg[31].double_shift_reg_pm/signB_reg[28][0]_srl29___gen_double_shift_reg_r_27 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[28][0]_srl29___gen_double_shift_reg_r_27 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[31] [0]),
        .Q(\signB_reg[28][0]_srl29___gen_double_shift_reg_r_27_n_0 ),
        .Q31(\NLW_signB_reg[28][0]_srl29___gen_double_shift_reg_r_27_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[31].double_shift_reg_pm/signB_reg[28] " *) 
  (* srl_name = "\gen_double_shift_reg[31].double_shift_reg_pm/signB_reg[28][10]_srl29___gen_double_shift_reg_r_27 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[28][10]_srl29___gen_double_shift_reg_r_27 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[31] [10]),
        .Q(\signB_reg[28][10]_srl29___gen_double_shift_reg_r_27_n_0 ),
        .Q31(\NLW_signB_reg[28][10]_srl29___gen_double_shift_reg_r_27_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[31].double_shift_reg_pm/signB_reg[28] " *) 
  (* srl_name = "\gen_double_shift_reg[31].double_shift_reg_pm/signB_reg[28][11]_srl29___gen_double_shift_reg_r_27 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[28][11]_srl29___gen_double_shift_reg_r_27 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[31] [11]),
        .Q(\signB_reg[28][11]_srl29___gen_double_shift_reg_r_27_n_0 ),
        .Q31(\NLW_signB_reg[28][11]_srl29___gen_double_shift_reg_r_27_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[31].double_shift_reg_pm/signB_reg[28] " *) 
  (* srl_name = "\gen_double_shift_reg[31].double_shift_reg_pm/signB_reg[28][1]_srl29___gen_double_shift_reg_r_27 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[28][1]_srl29___gen_double_shift_reg_r_27 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[31] [1]),
        .Q(\signB_reg[28][1]_srl29___gen_double_shift_reg_r_27_n_0 ),
        .Q31(\NLW_signB_reg[28][1]_srl29___gen_double_shift_reg_r_27_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[31].double_shift_reg_pm/signB_reg[28] " *) 
  (* srl_name = "\gen_double_shift_reg[31].double_shift_reg_pm/signB_reg[28][2]_srl29___gen_double_shift_reg_r_27 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[28][2]_srl29___gen_double_shift_reg_r_27 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[31] [2]),
        .Q(\signB_reg[28][2]_srl29___gen_double_shift_reg_r_27_n_0 ),
        .Q31(\NLW_signB_reg[28][2]_srl29___gen_double_shift_reg_r_27_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[31].double_shift_reg_pm/signB_reg[28] " *) 
  (* srl_name = "\gen_double_shift_reg[31].double_shift_reg_pm/signB_reg[28][3]_srl29___gen_double_shift_reg_r_27 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[28][3]_srl29___gen_double_shift_reg_r_27 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[31] [3]),
        .Q(\signB_reg[28][3]_srl29___gen_double_shift_reg_r_27_n_0 ),
        .Q31(\NLW_signB_reg[28][3]_srl29___gen_double_shift_reg_r_27_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[31].double_shift_reg_pm/signB_reg[28] " *) 
  (* srl_name = "\gen_double_shift_reg[31].double_shift_reg_pm/signB_reg[28][4]_srl29___gen_double_shift_reg_r_27 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[28][4]_srl29___gen_double_shift_reg_r_27 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[31] [4]),
        .Q(\signB_reg[28][4]_srl29___gen_double_shift_reg_r_27_n_0 ),
        .Q31(\NLW_signB_reg[28][4]_srl29___gen_double_shift_reg_r_27_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[31].double_shift_reg_pm/signB_reg[28] " *) 
  (* srl_name = "\gen_double_shift_reg[31].double_shift_reg_pm/signB_reg[28][5]_srl29___gen_double_shift_reg_r_27 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[28][5]_srl29___gen_double_shift_reg_r_27 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[31] [5]),
        .Q(\signB_reg[28][5]_srl29___gen_double_shift_reg_r_27_n_0 ),
        .Q31(\NLW_signB_reg[28][5]_srl29___gen_double_shift_reg_r_27_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[31].double_shift_reg_pm/signB_reg[28] " *) 
  (* srl_name = "\gen_double_shift_reg[31].double_shift_reg_pm/signB_reg[28][6]_srl29___gen_double_shift_reg_r_27 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[28][6]_srl29___gen_double_shift_reg_r_27 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[31] [6]),
        .Q(\signB_reg[28][6]_srl29___gen_double_shift_reg_r_27_n_0 ),
        .Q31(\NLW_signB_reg[28][6]_srl29___gen_double_shift_reg_r_27_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[31].double_shift_reg_pm/signB_reg[28] " *) 
  (* srl_name = "\gen_double_shift_reg[31].double_shift_reg_pm/signB_reg[28][7]_srl29___gen_double_shift_reg_r_27 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[28][7]_srl29___gen_double_shift_reg_r_27 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[31] [7]),
        .Q(\signB_reg[28][7]_srl29___gen_double_shift_reg_r_27_n_0 ),
        .Q31(\NLW_signB_reg[28][7]_srl29___gen_double_shift_reg_r_27_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[31].double_shift_reg_pm/signB_reg[28] " *) 
  (* srl_name = "\gen_double_shift_reg[31].double_shift_reg_pm/signB_reg[28][8]_srl29___gen_double_shift_reg_r_27 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[28][8]_srl29___gen_double_shift_reg_r_27 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[31] [8]),
        .Q(\signB_reg[28][8]_srl29___gen_double_shift_reg_r_27_n_0 ),
        .Q31(\NLW_signB_reg[28][8]_srl29___gen_double_shift_reg_r_27_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[31].double_shift_reg_pm/signB_reg[28] " *) 
  (* srl_name = "\gen_double_shift_reg[31].double_shift_reg_pm/signB_reg[28][9]_srl29___gen_double_shift_reg_r_27 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[28][9]_srl29___gen_double_shift_reg_r_27 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[31] [9]),
        .Q(\signB_reg[28][9]_srl29___gen_double_shift_reg_r_27_n_0 ),
        .Q31(\NLW_signB_reg[28][9]_srl29___gen_double_shift_reg_r_27_Q31_UNCONNECTED ));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[29][0]_gen_double_shift_reg_r_28 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[28][0]_srl29___gen_double_shift_reg_r_27_n_0 ),
        .Q(\signB_reg[29][0]_gen_double_shift_reg_r_28_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[29][10]_gen_double_shift_reg_r_28 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[28][10]_srl29___gen_double_shift_reg_r_27_n_0 ),
        .Q(\signB_reg[29][10]_gen_double_shift_reg_r_28_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[29][11]_gen_double_shift_reg_r_28 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[28][11]_srl29___gen_double_shift_reg_r_27_n_0 ),
        .Q(\signB_reg[29][11]_gen_double_shift_reg_r_28_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[29][1]_gen_double_shift_reg_r_28 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[28][1]_srl29___gen_double_shift_reg_r_27_n_0 ),
        .Q(\signB_reg[29][1]_gen_double_shift_reg_r_28_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[29][2]_gen_double_shift_reg_r_28 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[28][2]_srl29___gen_double_shift_reg_r_27_n_0 ),
        .Q(\signB_reg[29][2]_gen_double_shift_reg_r_28_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[29][3]_gen_double_shift_reg_r_28 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[28][3]_srl29___gen_double_shift_reg_r_27_n_0 ),
        .Q(\signB_reg[29][3]_gen_double_shift_reg_r_28_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[29][4]_gen_double_shift_reg_r_28 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[28][4]_srl29___gen_double_shift_reg_r_27_n_0 ),
        .Q(\signB_reg[29][4]_gen_double_shift_reg_r_28_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[29][5]_gen_double_shift_reg_r_28 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[28][5]_srl29___gen_double_shift_reg_r_27_n_0 ),
        .Q(\signB_reg[29][5]_gen_double_shift_reg_r_28_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[29][6]_gen_double_shift_reg_r_28 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[28][6]_srl29___gen_double_shift_reg_r_27_n_0 ),
        .Q(\signB_reg[29][6]_gen_double_shift_reg_r_28_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[29][7]_gen_double_shift_reg_r_28 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[28][7]_srl29___gen_double_shift_reg_r_27_n_0 ),
        .Q(\signB_reg[29][7]_gen_double_shift_reg_r_28_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[29][8]_gen_double_shift_reg_r_28 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[28][8]_srl29___gen_double_shift_reg_r_27_n_0 ),
        .Q(\signB_reg[29][8]_gen_double_shift_reg_r_28_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[29][9]_gen_double_shift_reg_r_28 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[28][9]_srl29___gen_double_shift_reg_r_27_n_0 ),
        .Q(\signB_reg[29][9]_gen_double_shift_reg_r_28_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[30][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__558_n_0),
        .Q(\out_SV_pipe[31] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[30][10] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__548_n_0),
        .Q(\out_SV_pipe[31] [10]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[30][11] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__547_n_0),
        .Q(\out_SV_pipe[31] [11]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[30][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__557_n_0),
        .Q(\out_SV_pipe[31] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[30][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__556_n_0),
        .Q(\out_SV_pipe[31] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[30][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__555_n_0),
        .Q(\out_SV_pipe[31] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[30][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__554_n_0),
        .Q(\out_SV_pipe[31] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[30][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__553_n_0),
        .Q(\out_SV_pipe[31] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[30][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__552_n_0),
        .Q(\out_SV_pipe[31] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[30][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__551_n_0),
        .Q(\out_SV_pipe[31] [7]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[30][8] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__550_n_0),
        .Q(\out_SV_pipe[31] [8]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[30][9] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__549_n_0),
        .Q(\out_SV_pipe[31] [9]),
        .R(rstn));
endmodule

(* ORIG_REF_NAME = "double_shift_reg" *) 
module double_shift_reg__parameterized61
   (\out_Attr_pipe[32] ,
    \out_SV_pipe[32] ,
    enable_transfer,
    \in_Attr_pipe[32] ,
    clk,
    rstn,
    \in_SV_pipe[32] ,
    \signA_reg[31][7]_0 );
  output [7:0]\out_Attr_pipe[32] ;
  output [11:0]\out_SV_pipe[32] ;
  input enable_transfer;
  input [7:0]\in_Attr_pipe[32] ;
  input clk;
  input rstn;
  input [11:0]\in_SV_pipe[32] ;
  input \signA_reg[31][7]_0 ;

  wire clk;
  wire enable_transfer;
  wire gen_double_shift_reg_gate__559_n_0;
  wire gen_double_shift_reg_gate__560_n_0;
  wire gen_double_shift_reg_gate__561_n_0;
  wire gen_double_shift_reg_gate__562_n_0;
  wire gen_double_shift_reg_gate__563_n_0;
  wire gen_double_shift_reg_gate__564_n_0;
  wire gen_double_shift_reg_gate__565_n_0;
  wire gen_double_shift_reg_gate__566_n_0;
  wire gen_double_shift_reg_gate__567_n_0;
  wire gen_double_shift_reg_gate__568_n_0;
  wire gen_double_shift_reg_gate__569_n_0;
  wire gen_double_shift_reg_gate__570_n_0;
  wire gen_double_shift_reg_gate__571_n_0;
  wire gen_double_shift_reg_gate__572_n_0;
  wire gen_double_shift_reg_gate__573_n_0;
  wire gen_double_shift_reg_gate__574_n_0;
  wire gen_double_shift_reg_gate__575_n_0;
  wire gen_double_shift_reg_gate__576_n_0;
  wire gen_double_shift_reg_gate__577_n_0;
  wire gen_double_shift_reg_gate__578_n_0;
  wire [7:0]\in_Attr_pipe[32] ;
  wire [11:0]\in_SV_pipe[32] ;
  wire [7:0]\out_Attr_pipe[32] ;
  wire [11:0]\out_SV_pipe[32] ;
  wire rstn;
  wire \signA_reg[29][0]_srl30___gen_double_shift_reg_r_28_n_0 ;
  wire \signA_reg[29][1]_srl30___gen_double_shift_reg_r_28_n_0 ;
  wire \signA_reg[29][2]_srl30___gen_double_shift_reg_r_28_n_0 ;
  wire \signA_reg[29][3]_srl30___gen_double_shift_reg_r_28_n_0 ;
  wire \signA_reg[29][4]_srl30___gen_double_shift_reg_r_28_n_0 ;
  wire \signA_reg[29][5]_srl30___gen_double_shift_reg_r_28_n_0 ;
  wire \signA_reg[29][6]_srl30___gen_double_shift_reg_r_28_n_0 ;
  wire \signA_reg[29][7]_srl30___gen_double_shift_reg_r_28_n_0 ;
  wire \signA_reg[30][0]_gen_double_shift_reg_r_29_n_0 ;
  wire \signA_reg[30][1]_gen_double_shift_reg_r_29_n_0 ;
  wire \signA_reg[30][2]_gen_double_shift_reg_r_29_n_0 ;
  wire \signA_reg[30][3]_gen_double_shift_reg_r_29_n_0 ;
  wire \signA_reg[30][4]_gen_double_shift_reg_r_29_n_0 ;
  wire \signA_reg[30][5]_gen_double_shift_reg_r_29_n_0 ;
  wire \signA_reg[30][6]_gen_double_shift_reg_r_29_n_0 ;
  wire \signA_reg[30][7]_gen_double_shift_reg_r_29_n_0 ;
  wire \signA_reg[31][7]_0 ;
  wire \signB_reg[29][0]_srl30___gen_double_shift_reg_r_28_n_0 ;
  wire \signB_reg[29][10]_srl30___gen_double_shift_reg_r_28_n_0 ;
  wire \signB_reg[29][11]_srl30___gen_double_shift_reg_r_28_n_0 ;
  wire \signB_reg[29][1]_srl30___gen_double_shift_reg_r_28_n_0 ;
  wire \signB_reg[29][2]_srl30___gen_double_shift_reg_r_28_n_0 ;
  wire \signB_reg[29][3]_srl30___gen_double_shift_reg_r_28_n_0 ;
  wire \signB_reg[29][4]_srl30___gen_double_shift_reg_r_28_n_0 ;
  wire \signB_reg[29][5]_srl30___gen_double_shift_reg_r_28_n_0 ;
  wire \signB_reg[29][6]_srl30___gen_double_shift_reg_r_28_n_0 ;
  wire \signB_reg[29][7]_srl30___gen_double_shift_reg_r_28_n_0 ;
  wire \signB_reg[29][8]_srl30___gen_double_shift_reg_r_28_n_0 ;
  wire \signB_reg[29][9]_srl30___gen_double_shift_reg_r_28_n_0 ;
  wire \signB_reg[30][0]_gen_double_shift_reg_r_29_n_0 ;
  wire \signB_reg[30][10]_gen_double_shift_reg_r_29_n_0 ;
  wire \signB_reg[30][11]_gen_double_shift_reg_r_29_n_0 ;
  wire \signB_reg[30][1]_gen_double_shift_reg_r_29_n_0 ;
  wire \signB_reg[30][2]_gen_double_shift_reg_r_29_n_0 ;
  wire \signB_reg[30][3]_gen_double_shift_reg_r_29_n_0 ;
  wire \signB_reg[30][4]_gen_double_shift_reg_r_29_n_0 ;
  wire \signB_reg[30][5]_gen_double_shift_reg_r_29_n_0 ;
  wire \signB_reg[30][6]_gen_double_shift_reg_r_29_n_0 ;
  wire \signB_reg[30][7]_gen_double_shift_reg_r_29_n_0 ;
  wire \signB_reg[30][8]_gen_double_shift_reg_r_29_n_0 ;
  wire \signB_reg[30][9]_gen_double_shift_reg_r_29_n_0 ;
  wire \NLW_signA_reg[29][0]_srl30___gen_double_shift_reg_r_28_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[29][1]_srl30___gen_double_shift_reg_r_28_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[29][2]_srl30___gen_double_shift_reg_r_28_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[29][3]_srl30___gen_double_shift_reg_r_28_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[29][4]_srl30___gen_double_shift_reg_r_28_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[29][5]_srl30___gen_double_shift_reg_r_28_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[29][6]_srl30___gen_double_shift_reg_r_28_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[29][7]_srl30___gen_double_shift_reg_r_28_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[29][0]_srl30___gen_double_shift_reg_r_28_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[29][10]_srl30___gen_double_shift_reg_r_28_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[29][11]_srl30___gen_double_shift_reg_r_28_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[29][1]_srl30___gen_double_shift_reg_r_28_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[29][2]_srl30___gen_double_shift_reg_r_28_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[29][3]_srl30___gen_double_shift_reg_r_28_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[29][4]_srl30___gen_double_shift_reg_r_28_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[29][5]_srl30___gen_double_shift_reg_r_28_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[29][6]_srl30___gen_double_shift_reg_r_28_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[29][7]_srl30___gen_double_shift_reg_r_28_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[29][8]_srl30___gen_double_shift_reg_r_28_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[29][9]_srl30___gen_double_shift_reg_r_28_Q31_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__559
       (.I0(\signA_reg[30][7]_gen_double_shift_reg_r_29_n_0 ),
        .I1(\signA_reg[31][7]_0 ),
        .O(gen_double_shift_reg_gate__559_n_0));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__560
       (.I0(\signA_reg[30][6]_gen_double_shift_reg_r_29_n_0 ),
        .I1(\signA_reg[31][7]_0 ),
        .O(gen_double_shift_reg_gate__560_n_0));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__561
       (.I0(\signA_reg[30][5]_gen_double_shift_reg_r_29_n_0 ),
        .I1(\signA_reg[31][7]_0 ),
        .O(gen_double_shift_reg_gate__561_n_0));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__562
       (.I0(\signA_reg[30][4]_gen_double_shift_reg_r_29_n_0 ),
        .I1(\signA_reg[31][7]_0 ),
        .O(gen_double_shift_reg_gate__562_n_0));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__563
       (.I0(\signA_reg[30][3]_gen_double_shift_reg_r_29_n_0 ),
        .I1(\signA_reg[31][7]_0 ),
        .O(gen_double_shift_reg_gate__563_n_0));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__564
       (.I0(\signA_reg[30][2]_gen_double_shift_reg_r_29_n_0 ),
        .I1(\signA_reg[31][7]_0 ),
        .O(gen_double_shift_reg_gate__564_n_0));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__565
       (.I0(\signA_reg[30][1]_gen_double_shift_reg_r_29_n_0 ),
        .I1(\signA_reg[31][7]_0 ),
        .O(gen_double_shift_reg_gate__565_n_0));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__566
       (.I0(\signA_reg[30][0]_gen_double_shift_reg_r_29_n_0 ),
        .I1(\signA_reg[31][7]_0 ),
        .O(gen_double_shift_reg_gate__566_n_0));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__567
       (.I0(\signB_reg[30][11]_gen_double_shift_reg_r_29_n_0 ),
        .I1(\signA_reg[31][7]_0 ),
        .O(gen_double_shift_reg_gate__567_n_0));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__568
       (.I0(\signB_reg[30][10]_gen_double_shift_reg_r_29_n_0 ),
        .I1(\signA_reg[31][7]_0 ),
        .O(gen_double_shift_reg_gate__568_n_0));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__569
       (.I0(\signB_reg[30][9]_gen_double_shift_reg_r_29_n_0 ),
        .I1(\signA_reg[31][7]_0 ),
        .O(gen_double_shift_reg_gate__569_n_0));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__570
       (.I0(\signB_reg[30][8]_gen_double_shift_reg_r_29_n_0 ),
        .I1(\signA_reg[31][7]_0 ),
        .O(gen_double_shift_reg_gate__570_n_0));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__571
       (.I0(\signB_reg[30][7]_gen_double_shift_reg_r_29_n_0 ),
        .I1(\signA_reg[31][7]_0 ),
        .O(gen_double_shift_reg_gate__571_n_0));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__572
       (.I0(\signB_reg[30][6]_gen_double_shift_reg_r_29_n_0 ),
        .I1(\signA_reg[31][7]_0 ),
        .O(gen_double_shift_reg_gate__572_n_0));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__573
       (.I0(\signB_reg[30][5]_gen_double_shift_reg_r_29_n_0 ),
        .I1(\signA_reg[31][7]_0 ),
        .O(gen_double_shift_reg_gate__573_n_0));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__574
       (.I0(\signB_reg[30][4]_gen_double_shift_reg_r_29_n_0 ),
        .I1(\signA_reg[31][7]_0 ),
        .O(gen_double_shift_reg_gate__574_n_0));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__575
       (.I0(\signB_reg[30][3]_gen_double_shift_reg_r_29_n_0 ),
        .I1(\signA_reg[31][7]_0 ),
        .O(gen_double_shift_reg_gate__575_n_0));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__576
       (.I0(\signB_reg[30][2]_gen_double_shift_reg_r_29_n_0 ),
        .I1(\signA_reg[31][7]_0 ),
        .O(gen_double_shift_reg_gate__576_n_0));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__577
       (.I0(\signB_reg[30][1]_gen_double_shift_reg_r_29_n_0 ),
        .I1(\signA_reg[31][7]_0 ),
        .O(gen_double_shift_reg_gate__577_n_0));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__578
       (.I0(\signB_reg[30][0]_gen_double_shift_reg_r_29_n_0 ),
        .I1(\signA_reg[31][7]_0 ),
        .O(gen_double_shift_reg_gate__578_n_0));
  (* srl_bus_name = "\gen_double_shift_reg[32].double_shift_reg_pm/signA_reg[29] " *) 
  (* srl_name = "\gen_double_shift_reg[32].double_shift_reg_pm/signA_reg[29][0]_srl30___gen_double_shift_reg_r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[29][0]_srl30___gen_double_shift_reg_r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[32] [0]),
        .Q(\signA_reg[29][0]_srl30___gen_double_shift_reg_r_28_n_0 ),
        .Q31(\NLW_signA_reg[29][0]_srl30___gen_double_shift_reg_r_28_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[32].double_shift_reg_pm/signA_reg[29] " *) 
  (* srl_name = "\gen_double_shift_reg[32].double_shift_reg_pm/signA_reg[29][1]_srl30___gen_double_shift_reg_r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[29][1]_srl30___gen_double_shift_reg_r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[32] [1]),
        .Q(\signA_reg[29][1]_srl30___gen_double_shift_reg_r_28_n_0 ),
        .Q31(\NLW_signA_reg[29][1]_srl30___gen_double_shift_reg_r_28_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[32].double_shift_reg_pm/signA_reg[29] " *) 
  (* srl_name = "\gen_double_shift_reg[32].double_shift_reg_pm/signA_reg[29][2]_srl30___gen_double_shift_reg_r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[29][2]_srl30___gen_double_shift_reg_r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[32] [2]),
        .Q(\signA_reg[29][2]_srl30___gen_double_shift_reg_r_28_n_0 ),
        .Q31(\NLW_signA_reg[29][2]_srl30___gen_double_shift_reg_r_28_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[32].double_shift_reg_pm/signA_reg[29] " *) 
  (* srl_name = "\gen_double_shift_reg[32].double_shift_reg_pm/signA_reg[29][3]_srl30___gen_double_shift_reg_r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[29][3]_srl30___gen_double_shift_reg_r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[32] [3]),
        .Q(\signA_reg[29][3]_srl30___gen_double_shift_reg_r_28_n_0 ),
        .Q31(\NLW_signA_reg[29][3]_srl30___gen_double_shift_reg_r_28_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[32].double_shift_reg_pm/signA_reg[29] " *) 
  (* srl_name = "\gen_double_shift_reg[32].double_shift_reg_pm/signA_reg[29][4]_srl30___gen_double_shift_reg_r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[29][4]_srl30___gen_double_shift_reg_r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[32] [4]),
        .Q(\signA_reg[29][4]_srl30___gen_double_shift_reg_r_28_n_0 ),
        .Q31(\NLW_signA_reg[29][4]_srl30___gen_double_shift_reg_r_28_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[32].double_shift_reg_pm/signA_reg[29] " *) 
  (* srl_name = "\gen_double_shift_reg[32].double_shift_reg_pm/signA_reg[29][5]_srl30___gen_double_shift_reg_r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[29][5]_srl30___gen_double_shift_reg_r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[32] [5]),
        .Q(\signA_reg[29][5]_srl30___gen_double_shift_reg_r_28_n_0 ),
        .Q31(\NLW_signA_reg[29][5]_srl30___gen_double_shift_reg_r_28_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[32].double_shift_reg_pm/signA_reg[29] " *) 
  (* srl_name = "\gen_double_shift_reg[32].double_shift_reg_pm/signA_reg[29][6]_srl30___gen_double_shift_reg_r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[29][6]_srl30___gen_double_shift_reg_r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[32] [6]),
        .Q(\signA_reg[29][6]_srl30___gen_double_shift_reg_r_28_n_0 ),
        .Q31(\NLW_signA_reg[29][6]_srl30___gen_double_shift_reg_r_28_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[32].double_shift_reg_pm/signA_reg[29] " *) 
  (* srl_name = "\gen_double_shift_reg[32].double_shift_reg_pm/signA_reg[29][7]_srl30___gen_double_shift_reg_r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[29][7]_srl30___gen_double_shift_reg_r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[32] [7]),
        .Q(\signA_reg[29][7]_srl30___gen_double_shift_reg_r_28_n_0 ),
        .Q31(\NLW_signA_reg[29][7]_srl30___gen_double_shift_reg_r_28_Q31_UNCONNECTED ));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[30][0]_gen_double_shift_reg_r_29 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[29][0]_srl30___gen_double_shift_reg_r_28_n_0 ),
        .Q(\signA_reg[30][0]_gen_double_shift_reg_r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[30][1]_gen_double_shift_reg_r_29 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[29][1]_srl30___gen_double_shift_reg_r_28_n_0 ),
        .Q(\signA_reg[30][1]_gen_double_shift_reg_r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[30][2]_gen_double_shift_reg_r_29 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[29][2]_srl30___gen_double_shift_reg_r_28_n_0 ),
        .Q(\signA_reg[30][2]_gen_double_shift_reg_r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[30][3]_gen_double_shift_reg_r_29 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[29][3]_srl30___gen_double_shift_reg_r_28_n_0 ),
        .Q(\signA_reg[30][3]_gen_double_shift_reg_r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[30][4]_gen_double_shift_reg_r_29 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[29][4]_srl30___gen_double_shift_reg_r_28_n_0 ),
        .Q(\signA_reg[30][4]_gen_double_shift_reg_r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[30][5]_gen_double_shift_reg_r_29 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[29][5]_srl30___gen_double_shift_reg_r_28_n_0 ),
        .Q(\signA_reg[30][5]_gen_double_shift_reg_r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[30][6]_gen_double_shift_reg_r_29 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[29][6]_srl30___gen_double_shift_reg_r_28_n_0 ),
        .Q(\signA_reg[30][6]_gen_double_shift_reg_r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[30][7]_gen_double_shift_reg_r_29 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[29][7]_srl30___gen_double_shift_reg_r_28_n_0 ),
        .Q(\signA_reg[30][7]_gen_double_shift_reg_r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[31][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__566_n_0),
        .Q(\out_Attr_pipe[32] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[31][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__565_n_0),
        .Q(\out_Attr_pipe[32] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[31][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__564_n_0),
        .Q(\out_Attr_pipe[32] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[31][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__563_n_0),
        .Q(\out_Attr_pipe[32] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[31][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__562_n_0),
        .Q(\out_Attr_pipe[32] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[31][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__561_n_0),
        .Q(\out_Attr_pipe[32] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[31][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__560_n_0),
        .Q(\out_Attr_pipe[32] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[31][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__559_n_0),
        .Q(\out_Attr_pipe[32] [7]),
        .R(rstn));
  (* srl_bus_name = "\gen_double_shift_reg[32].double_shift_reg_pm/signB_reg[29] " *) 
  (* srl_name = "\gen_double_shift_reg[32].double_shift_reg_pm/signB_reg[29][0]_srl30___gen_double_shift_reg_r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[29][0]_srl30___gen_double_shift_reg_r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[32] [0]),
        .Q(\signB_reg[29][0]_srl30___gen_double_shift_reg_r_28_n_0 ),
        .Q31(\NLW_signB_reg[29][0]_srl30___gen_double_shift_reg_r_28_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[32].double_shift_reg_pm/signB_reg[29] " *) 
  (* srl_name = "\gen_double_shift_reg[32].double_shift_reg_pm/signB_reg[29][10]_srl30___gen_double_shift_reg_r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[29][10]_srl30___gen_double_shift_reg_r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[32] [10]),
        .Q(\signB_reg[29][10]_srl30___gen_double_shift_reg_r_28_n_0 ),
        .Q31(\NLW_signB_reg[29][10]_srl30___gen_double_shift_reg_r_28_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[32].double_shift_reg_pm/signB_reg[29] " *) 
  (* srl_name = "\gen_double_shift_reg[32].double_shift_reg_pm/signB_reg[29][11]_srl30___gen_double_shift_reg_r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[29][11]_srl30___gen_double_shift_reg_r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[32] [11]),
        .Q(\signB_reg[29][11]_srl30___gen_double_shift_reg_r_28_n_0 ),
        .Q31(\NLW_signB_reg[29][11]_srl30___gen_double_shift_reg_r_28_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[32].double_shift_reg_pm/signB_reg[29] " *) 
  (* srl_name = "\gen_double_shift_reg[32].double_shift_reg_pm/signB_reg[29][1]_srl30___gen_double_shift_reg_r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[29][1]_srl30___gen_double_shift_reg_r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[32] [1]),
        .Q(\signB_reg[29][1]_srl30___gen_double_shift_reg_r_28_n_0 ),
        .Q31(\NLW_signB_reg[29][1]_srl30___gen_double_shift_reg_r_28_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[32].double_shift_reg_pm/signB_reg[29] " *) 
  (* srl_name = "\gen_double_shift_reg[32].double_shift_reg_pm/signB_reg[29][2]_srl30___gen_double_shift_reg_r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[29][2]_srl30___gen_double_shift_reg_r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[32] [2]),
        .Q(\signB_reg[29][2]_srl30___gen_double_shift_reg_r_28_n_0 ),
        .Q31(\NLW_signB_reg[29][2]_srl30___gen_double_shift_reg_r_28_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[32].double_shift_reg_pm/signB_reg[29] " *) 
  (* srl_name = "\gen_double_shift_reg[32].double_shift_reg_pm/signB_reg[29][3]_srl30___gen_double_shift_reg_r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[29][3]_srl30___gen_double_shift_reg_r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[32] [3]),
        .Q(\signB_reg[29][3]_srl30___gen_double_shift_reg_r_28_n_0 ),
        .Q31(\NLW_signB_reg[29][3]_srl30___gen_double_shift_reg_r_28_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[32].double_shift_reg_pm/signB_reg[29] " *) 
  (* srl_name = "\gen_double_shift_reg[32].double_shift_reg_pm/signB_reg[29][4]_srl30___gen_double_shift_reg_r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[29][4]_srl30___gen_double_shift_reg_r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[32] [4]),
        .Q(\signB_reg[29][4]_srl30___gen_double_shift_reg_r_28_n_0 ),
        .Q31(\NLW_signB_reg[29][4]_srl30___gen_double_shift_reg_r_28_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[32].double_shift_reg_pm/signB_reg[29] " *) 
  (* srl_name = "\gen_double_shift_reg[32].double_shift_reg_pm/signB_reg[29][5]_srl30___gen_double_shift_reg_r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[29][5]_srl30___gen_double_shift_reg_r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[32] [5]),
        .Q(\signB_reg[29][5]_srl30___gen_double_shift_reg_r_28_n_0 ),
        .Q31(\NLW_signB_reg[29][5]_srl30___gen_double_shift_reg_r_28_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[32].double_shift_reg_pm/signB_reg[29] " *) 
  (* srl_name = "\gen_double_shift_reg[32].double_shift_reg_pm/signB_reg[29][6]_srl30___gen_double_shift_reg_r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[29][6]_srl30___gen_double_shift_reg_r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[32] [6]),
        .Q(\signB_reg[29][6]_srl30___gen_double_shift_reg_r_28_n_0 ),
        .Q31(\NLW_signB_reg[29][6]_srl30___gen_double_shift_reg_r_28_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[32].double_shift_reg_pm/signB_reg[29] " *) 
  (* srl_name = "\gen_double_shift_reg[32].double_shift_reg_pm/signB_reg[29][7]_srl30___gen_double_shift_reg_r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[29][7]_srl30___gen_double_shift_reg_r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[32] [7]),
        .Q(\signB_reg[29][7]_srl30___gen_double_shift_reg_r_28_n_0 ),
        .Q31(\NLW_signB_reg[29][7]_srl30___gen_double_shift_reg_r_28_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[32].double_shift_reg_pm/signB_reg[29] " *) 
  (* srl_name = "\gen_double_shift_reg[32].double_shift_reg_pm/signB_reg[29][8]_srl30___gen_double_shift_reg_r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[29][8]_srl30___gen_double_shift_reg_r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[32] [8]),
        .Q(\signB_reg[29][8]_srl30___gen_double_shift_reg_r_28_n_0 ),
        .Q31(\NLW_signB_reg[29][8]_srl30___gen_double_shift_reg_r_28_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[32].double_shift_reg_pm/signB_reg[29] " *) 
  (* srl_name = "\gen_double_shift_reg[32].double_shift_reg_pm/signB_reg[29][9]_srl30___gen_double_shift_reg_r_28 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[29][9]_srl30___gen_double_shift_reg_r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[32] [9]),
        .Q(\signB_reg[29][9]_srl30___gen_double_shift_reg_r_28_n_0 ),
        .Q31(\NLW_signB_reg[29][9]_srl30___gen_double_shift_reg_r_28_Q31_UNCONNECTED ));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[30][0]_gen_double_shift_reg_r_29 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[29][0]_srl30___gen_double_shift_reg_r_28_n_0 ),
        .Q(\signB_reg[30][0]_gen_double_shift_reg_r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[30][10]_gen_double_shift_reg_r_29 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[29][10]_srl30___gen_double_shift_reg_r_28_n_0 ),
        .Q(\signB_reg[30][10]_gen_double_shift_reg_r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[30][11]_gen_double_shift_reg_r_29 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[29][11]_srl30___gen_double_shift_reg_r_28_n_0 ),
        .Q(\signB_reg[30][11]_gen_double_shift_reg_r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[30][1]_gen_double_shift_reg_r_29 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[29][1]_srl30___gen_double_shift_reg_r_28_n_0 ),
        .Q(\signB_reg[30][1]_gen_double_shift_reg_r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[30][2]_gen_double_shift_reg_r_29 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[29][2]_srl30___gen_double_shift_reg_r_28_n_0 ),
        .Q(\signB_reg[30][2]_gen_double_shift_reg_r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[30][3]_gen_double_shift_reg_r_29 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[29][3]_srl30___gen_double_shift_reg_r_28_n_0 ),
        .Q(\signB_reg[30][3]_gen_double_shift_reg_r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[30][4]_gen_double_shift_reg_r_29 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[29][4]_srl30___gen_double_shift_reg_r_28_n_0 ),
        .Q(\signB_reg[30][4]_gen_double_shift_reg_r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[30][5]_gen_double_shift_reg_r_29 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[29][5]_srl30___gen_double_shift_reg_r_28_n_0 ),
        .Q(\signB_reg[30][5]_gen_double_shift_reg_r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[30][6]_gen_double_shift_reg_r_29 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[29][6]_srl30___gen_double_shift_reg_r_28_n_0 ),
        .Q(\signB_reg[30][6]_gen_double_shift_reg_r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[30][7]_gen_double_shift_reg_r_29 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[29][7]_srl30___gen_double_shift_reg_r_28_n_0 ),
        .Q(\signB_reg[30][7]_gen_double_shift_reg_r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[30][8]_gen_double_shift_reg_r_29 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[29][8]_srl30___gen_double_shift_reg_r_28_n_0 ),
        .Q(\signB_reg[30][8]_gen_double_shift_reg_r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[30][9]_gen_double_shift_reg_r_29 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[29][9]_srl30___gen_double_shift_reg_r_28_n_0 ),
        .Q(\signB_reg[30][9]_gen_double_shift_reg_r_29_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[31][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__578_n_0),
        .Q(\out_SV_pipe[32] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[31][10] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__568_n_0),
        .Q(\out_SV_pipe[32] [10]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[31][11] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__567_n_0),
        .Q(\out_SV_pipe[32] [11]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[31][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__577_n_0),
        .Q(\out_SV_pipe[32] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[31][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__576_n_0),
        .Q(\out_SV_pipe[32] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[31][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__575_n_0),
        .Q(\out_SV_pipe[32] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[31][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__574_n_0),
        .Q(\out_SV_pipe[32] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[31][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__573_n_0),
        .Q(\out_SV_pipe[32] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[31][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__572_n_0),
        .Q(\out_SV_pipe[32] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[31][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__571_n_0),
        .Q(\out_SV_pipe[32] [7]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[31][8] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__570_n_0),
        .Q(\out_SV_pipe[32] [8]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[31][9] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__569_n_0),
        .Q(\out_SV_pipe[32] [9]),
        .R(rstn));
endmodule

(* ORIG_REF_NAME = "double_shift_reg" *) 
module double_shift_reg__parameterized63
   (\out_Attr_pipe[33] ,
    \out_SV_pipe[33] ,
    enable_transfer,
    \in_Attr_pipe[33] ,
    clk,
    rstn,
    \in_SV_pipe[33] ,
    \signA_reg[32][7]_0 );
  output [7:0]\out_Attr_pipe[33] ;
  output [11:0]\out_SV_pipe[33] ;
  input enable_transfer;
  input [7:0]\in_Attr_pipe[33] ;
  input clk;
  input rstn;
  input [11:0]\in_SV_pipe[33] ;
  input \signA_reg[32][7]_0 ;

  wire clk;
  wire enable_transfer;
  wire gen_double_shift_reg_gate__579_n_0;
  wire gen_double_shift_reg_gate__580_n_0;
  wire gen_double_shift_reg_gate__581_n_0;
  wire gen_double_shift_reg_gate__582_n_0;
  wire gen_double_shift_reg_gate__583_n_0;
  wire gen_double_shift_reg_gate__584_n_0;
  wire gen_double_shift_reg_gate__585_n_0;
  wire gen_double_shift_reg_gate__586_n_0;
  wire gen_double_shift_reg_gate__587_n_0;
  wire gen_double_shift_reg_gate__588_n_0;
  wire gen_double_shift_reg_gate__589_n_0;
  wire gen_double_shift_reg_gate__590_n_0;
  wire gen_double_shift_reg_gate__591_n_0;
  wire gen_double_shift_reg_gate__592_n_0;
  wire gen_double_shift_reg_gate__593_n_0;
  wire gen_double_shift_reg_gate__594_n_0;
  wire gen_double_shift_reg_gate__595_n_0;
  wire gen_double_shift_reg_gate__596_n_0;
  wire gen_double_shift_reg_gate__597_n_0;
  wire gen_double_shift_reg_gate__598_n_0;
  wire [7:0]\in_Attr_pipe[33] ;
  wire [11:0]\in_SV_pipe[33] ;
  wire [7:0]\out_Attr_pipe[33] ;
  wire [11:0]\out_SV_pipe[33] ;
  wire rstn;
  wire \signA_reg[30][0]_srl31___gen_double_shift_reg_r_29_n_0 ;
  wire \signA_reg[30][1]_srl31___gen_double_shift_reg_r_29_n_0 ;
  wire \signA_reg[30][2]_srl31___gen_double_shift_reg_r_29_n_0 ;
  wire \signA_reg[30][3]_srl31___gen_double_shift_reg_r_29_n_0 ;
  wire \signA_reg[30][4]_srl31___gen_double_shift_reg_r_29_n_0 ;
  wire \signA_reg[30][5]_srl31___gen_double_shift_reg_r_29_n_0 ;
  wire \signA_reg[30][6]_srl31___gen_double_shift_reg_r_29_n_0 ;
  wire \signA_reg[30][7]_srl31___gen_double_shift_reg_r_29_n_0 ;
  wire \signA_reg[31][0]_gen_double_shift_reg_r_30_n_0 ;
  wire \signA_reg[31][1]_gen_double_shift_reg_r_30_n_0 ;
  wire \signA_reg[31][2]_gen_double_shift_reg_r_30_n_0 ;
  wire \signA_reg[31][3]_gen_double_shift_reg_r_30_n_0 ;
  wire \signA_reg[31][4]_gen_double_shift_reg_r_30_n_0 ;
  wire \signA_reg[31][5]_gen_double_shift_reg_r_30_n_0 ;
  wire \signA_reg[31][6]_gen_double_shift_reg_r_30_n_0 ;
  wire \signA_reg[31][7]_gen_double_shift_reg_r_30_n_0 ;
  wire \signA_reg[32][7]_0 ;
  wire \signB_reg[30][0]_srl31___gen_double_shift_reg_r_29_n_0 ;
  wire \signB_reg[30][10]_srl31___gen_double_shift_reg_r_29_n_0 ;
  wire \signB_reg[30][11]_srl31___gen_double_shift_reg_r_29_n_0 ;
  wire \signB_reg[30][1]_srl31___gen_double_shift_reg_r_29_n_0 ;
  wire \signB_reg[30][2]_srl31___gen_double_shift_reg_r_29_n_0 ;
  wire \signB_reg[30][3]_srl31___gen_double_shift_reg_r_29_n_0 ;
  wire \signB_reg[30][4]_srl31___gen_double_shift_reg_r_29_n_0 ;
  wire \signB_reg[30][5]_srl31___gen_double_shift_reg_r_29_n_0 ;
  wire \signB_reg[30][6]_srl31___gen_double_shift_reg_r_29_n_0 ;
  wire \signB_reg[30][7]_srl31___gen_double_shift_reg_r_29_n_0 ;
  wire \signB_reg[30][8]_srl31___gen_double_shift_reg_r_29_n_0 ;
  wire \signB_reg[30][9]_srl31___gen_double_shift_reg_r_29_n_0 ;
  wire \signB_reg[31][0]_gen_double_shift_reg_r_30_n_0 ;
  wire \signB_reg[31][10]_gen_double_shift_reg_r_30_n_0 ;
  wire \signB_reg[31][11]_gen_double_shift_reg_r_30_n_0 ;
  wire \signB_reg[31][1]_gen_double_shift_reg_r_30_n_0 ;
  wire \signB_reg[31][2]_gen_double_shift_reg_r_30_n_0 ;
  wire \signB_reg[31][3]_gen_double_shift_reg_r_30_n_0 ;
  wire \signB_reg[31][4]_gen_double_shift_reg_r_30_n_0 ;
  wire \signB_reg[31][5]_gen_double_shift_reg_r_30_n_0 ;
  wire \signB_reg[31][6]_gen_double_shift_reg_r_30_n_0 ;
  wire \signB_reg[31][7]_gen_double_shift_reg_r_30_n_0 ;
  wire \signB_reg[31][8]_gen_double_shift_reg_r_30_n_0 ;
  wire \signB_reg[31][9]_gen_double_shift_reg_r_30_n_0 ;
  wire \NLW_signA_reg[30][0]_srl31___gen_double_shift_reg_r_29_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[30][1]_srl31___gen_double_shift_reg_r_29_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[30][2]_srl31___gen_double_shift_reg_r_29_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[30][3]_srl31___gen_double_shift_reg_r_29_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[30][4]_srl31___gen_double_shift_reg_r_29_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[30][5]_srl31___gen_double_shift_reg_r_29_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[30][6]_srl31___gen_double_shift_reg_r_29_Q31_UNCONNECTED ;
  wire \NLW_signA_reg[30][7]_srl31___gen_double_shift_reg_r_29_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[30][0]_srl31___gen_double_shift_reg_r_29_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[30][10]_srl31___gen_double_shift_reg_r_29_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[30][11]_srl31___gen_double_shift_reg_r_29_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[30][1]_srl31___gen_double_shift_reg_r_29_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[30][2]_srl31___gen_double_shift_reg_r_29_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[30][3]_srl31___gen_double_shift_reg_r_29_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[30][4]_srl31___gen_double_shift_reg_r_29_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[30][5]_srl31___gen_double_shift_reg_r_29_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[30][6]_srl31___gen_double_shift_reg_r_29_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[30][7]_srl31___gen_double_shift_reg_r_29_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[30][8]_srl31___gen_double_shift_reg_r_29_Q31_UNCONNECTED ;
  wire \NLW_signB_reg[30][9]_srl31___gen_double_shift_reg_r_29_Q31_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__579
       (.I0(\signA_reg[31][7]_gen_double_shift_reg_r_30_n_0 ),
        .I1(\signA_reg[32][7]_0 ),
        .O(gen_double_shift_reg_gate__579_n_0));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__580
       (.I0(\signA_reg[31][6]_gen_double_shift_reg_r_30_n_0 ),
        .I1(\signA_reg[32][7]_0 ),
        .O(gen_double_shift_reg_gate__580_n_0));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__581
       (.I0(\signA_reg[31][5]_gen_double_shift_reg_r_30_n_0 ),
        .I1(\signA_reg[32][7]_0 ),
        .O(gen_double_shift_reg_gate__581_n_0));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__582
       (.I0(\signA_reg[31][4]_gen_double_shift_reg_r_30_n_0 ),
        .I1(\signA_reg[32][7]_0 ),
        .O(gen_double_shift_reg_gate__582_n_0));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__583
       (.I0(\signA_reg[31][3]_gen_double_shift_reg_r_30_n_0 ),
        .I1(\signA_reg[32][7]_0 ),
        .O(gen_double_shift_reg_gate__583_n_0));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__584
       (.I0(\signA_reg[31][2]_gen_double_shift_reg_r_30_n_0 ),
        .I1(\signA_reg[32][7]_0 ),
        .O(gen_double_shift_reg_gate__584_n_0));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__585
       (.I0(\signA_reg[31][1]_gen_double_shift_reg_r_30_n_0 ),
        .I1(\signA_reg[32][7]_0 ),
        .O(gen_double_shift_reg_gate__585_n_0));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__586
       (.I0(\signA_reg[31][0]_gen_double_shift_reg_r_30_n_0 ),
        .I1(\signA_reg[32][7]_0 ),
        .O(gen_double_shift_reg_gate__586_n_0));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__587
       (.I0(\signB_reg[31][11]_gen_double_shift_reg_r_30_n_0 ),
        .I1(\signA_reg[32][7]_0 ),
        .O(gen_double_shift_reg_gate__587_n_0));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__588
       (.I0(\signB_reg[31][10]_gen_double_shift_reg_r_30_n_0 ),
        .I1(\signA_reg[32][7]_0 ),
        .O(gen_double_shift_reg_gate__588_n_0));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__589
       (.I0(\signB_reg[31][9]_gen_double_shift_reg_r_30_n_0 ),
        .I1(\signA_reg[32][7]_0 ),
        .O(gen_double_shift_reg_gate__589_n_0));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__590
       (.I0(\signB_reg[31][8]_gen_double_shift_reg_r_30_n_0 ),
        .I1(\signA_reg[32][7]_0 ),
        .O(gen_double_shift_reg_gate__590_n_0));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__591
       (.I0(\signB_reg[31][7]_gen_double_shift_reg_r_30_n_0 ),
        .I1(\signA_reg[32][7]_0 ),
        .O(gen_double_shift_reg_gate__591_n_0));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__592
       (.I0(\signB_reg[31][6]_gen_double_shift_reg_r_30_n_0 ),
        .I1(\signA_reg[32][7]_0 ),
        .O(gen_double_shift_reg_gate__592_n_0));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__593
       (.I0(\signB_reg[31][5]_gen_double_shift_reg_r_30_n_0 ),
        .I1(\signA_reg[32][7]_0 ),
        .O(gen_double_shift_reg_gate__593_n_0));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__594
       (.I0(\signB_reg[31][4]_gen_double_shift_reg_r_30_n_0 ),
        .I1(\signA_reg[32][7]_0 ),
        .O(gen_double_shift_reg_gate__594_n_0));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__595
       (.I0(\signB_reg[31][3]_gen_double_shift_reg_r_30_n_0 ),
        .I1(\signA_reg[32][7]_0 ),
        .O(gen_double_shift_reg_gate__595_n_0));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__596
       (.I0(\signB_reg[31][2]_gen_double_shift_reg_r_30_n_0 ),
        .I1(\signA_reg[32][7]_0 ),
        .O(gen_double_shift_reg_gate__596_n_0));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__597
       (.I0(\signB_reg[31][1]_gen_double_shift_reg_r_30_n_0 ),
        .I1(\signA_reg[32][7]_0 ),
        .O(gen_double_shift_reg_gate__597_n_0));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__598
       (.I0(\signB_reg[31][0]_gen_double_shift_reg_r_30_n_0 ),
        .I1(\signA_reg[32][7]_0 ),
        .O(gen_double_shift_reg_gate__598_n_0));
  (* srl_bus_name = "\gen_double_shift_reg[33].double_shift_reg_pm/signA_reg[30] " *) 
  (* srl_name = "\gen_double_shift_reg[33].double_shift_reg_pm/signA_reg[30][0]_srl31___gen_double_shift_reg_r_29 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[30][0]_srl31___gen_double_shift_reg_r_29 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[33] [0]),
        .Q(\signA_reg[30][0]_srl31___gen_double_shift_reg_r_29_n_0 ),
        .Q31(\NLW_signA_reg[30][0]_srl31___gen_double_shift_reg_r_29_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[33].double_shift_reg_pm/signA_reg[30] " *) 
  (* srl_name = "\gen_double_shift_reg[33].double_shift_reg_pm/signA_reg[30][1]_srl31___gen_double_shift_reg_r_29 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[30][1]_srl31___gen_double_shift_reg_r_29 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[33] [1]),
        .Q(\signA_reg[30][1]_srl31___gen_double_shift_reg_r_29_n_0 ),
        .Q31(\NLW_signA_reg[30][1]_srl31___gen_double_shift_reg_r_29_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[33].double_shift_reg_pm/signA_reg[30] " *) 
  (* srl_name = "\gen_double_shift_reg[33].double_shift_reg_pm/signA_reg[30][2]_srl31___gen_double_shift_reg_r_29 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[30][2]_srl31___gen_double_shift_reg_r_29 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[33] [2]),
        .Q(\signA_reg[30][2]_srl31___gen_double_shift_reg_r_29_n_0 ),
        .Q31(\NLW_signA_reg[30][2]_srl31___gen_double_shift_reg_r_29_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[33].double_shift_reg_pm/signA_reg[30] " *) 
  (* srl_name = "\gen_double_shift_reg[33].double_shift_reg_pm/signA_reg[30][3]_srl31___gen_double_shift_reg_r_29 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[30][3]_srl31___gen_double_shift_reg_r_29 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[33] [3]),
        .Q(\signA_reg[30][3]_srl31___gen_double_shift_reg_r_29_n_0 ),
        .Q31(\NLW_signA_reg[30][3]_srl31___gen_double_shift_reg_r_29_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[33].double_shift_reg_pm/signA_reg[30] " *) 
  (* srl_name = "\gen_double_shift_reg[33].double_shift_reg_pm/signA_reg[30][4]_srl31___gen_double_shift_reg_r_29 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[30][4]_srl31___gen_double_shift_reg_r_29 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[33] [4]),
        .Q(\signA_reg[30][4]_srl31___gen_double_shift_reg_r_29_n_0 ),
        .Q31(\NLW_signA_reg[30][4]_srl31___gen_double_shift_reg_r_29_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[33].double_shift_reg_pm/signA_reg[30] " *) 
  (* srl_name = "\gen_double_shift_reg[33].double_shift_reg_pm/signA_reg[30][5]_srl31___gen_double_shift_reg_r_29 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[30][5]_srl31___gen_double_shift_reg_r_29 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[33] [5]),
        .Q(\signA_reg[30][5]_srl31___gen_double_shift_reg_r_29_n_0 ),
        .Q31(\NLW_signA_reg[30][5]_srl31___gen_double_shift_reg_r_29_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[33].double_shift_reg_pm/signA_reg[30] " *) 
  (* srl_name = "\gen_double_shift_reg[33].double_shift_reg_pm/signA_reg[30][6]_srl31___gen_double_shift_reg_r_29 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[30][6]_srl31___gen_double_shift_reg_r_29 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[33] [6]),
        .Q(\signA_reg[30][6]_srl31___gen_double_shift_reg_r_29_n_0 ),
        .Q31(\NLW_signA_reg[30][6]_srl31___gen_double_shift_reg_r_29_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[33].double_shift_reg_pm/signA_reg[30] " *) 
  (* srl_name = "\gen_double_shift_reg[33].double_shift_reg_pm/signA_reg[30][7]_srl31___gen_double_shift_reg_r_29 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signA_reg[30][7]_srl31___gen_double_shift_reg_r_29 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[33] [7]),
        .Q(\signA_reg[30][7]_srl31___gen_double_shift_reg_r_29_n_0 ),
        .Q31(\NLW_signA_reg[30][7]_srl31___gen_double_shift_reg_r_29_Q31_UNCONNECTED ));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[31][0]_gen_double_shift_reg_r_30 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[30][0]_srl31___gen_double_shift_reg_r_29_n_0 ),
        .Q(\signA_reg[31][0]_gen_double_shift_reg_r_30_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[31][1]_gen_double_shift_reg_r_30 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[30][1]_srl31___gen_double_shift_reg_r_29_n_0 ),
        .Q(\signA_reg[31][1]_gen_double_shift_reg_r_30_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[31][2]_gen_double_shift_reg_r_30 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[30][2]_srl31___gen_double_shift_reg_r_29_n_0 ),
        .Q(\signA_reg[31][2]_gen_double_shift_reg_r_30_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[31][3]_gen_double_shift_reg_r_30 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[30][3]_srl31___gen_double_shift_reg_r_29_n_0 ),
        .Q(\signA_reg[31][3]_gen_double_shift_reg_r_30_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[31][4]_gen_double_shift_reg_r_30 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[30][4]_srl31___gen_double_shift_reg_r_29_n_0 ),
        .Q(\signA_reg[31][4]_gen_double_shift_reg_r_30_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[31][5]_gen_double_shift_reg_r_30 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[30][5]_srl31___gen_double_shift_reg_r_29_n_0 ),
        .Q(\signA_reg[31][5]_gen_double_shift_reg_r_30_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[31][6]_gen_double_shift_reg_r_30 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[30][6]_srl31___gen_double_shift_reg_r_29_n_0 ),
        .Q(\signA_reg[31][6]_gen_double_shift_reg_r_30_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[31][7]_gen_double_shift_reg_r_30 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[30][7]_srl31___gen_double_shift_reg_r_29_n_0 ),
        .Q(\signA_reg[31][7]_gen_double_shift_reg_r_30_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[32][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__586_n_0),
        .Q(\out_Attr_pipe[33] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[32][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__585_n_0),
        .Q(\out_Attr_pipe[33] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[32][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__584_n_0),
        .Q(\out_Attr_pipe[33] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[32][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__583_n_0),
        .Q(\out_Attr_pipe[33] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[32][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__582_n_0),
        .Q(\out_Attr_pipe[33] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[32][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__581_n_0),
        .Q(\out_Attr_pipe[33] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[32][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__580_n_0),
        .Q(\out_Attr_pipe[33] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[32][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__579_n_0),
        .Q(\out_Attr_pipe[33] [7]),
        .R(rstn));
  (* srl_bus_name = "\gen_double_shift_reg[33].double_shift_reg_pm/signB_reg[30] " *) 
  (* srl_name = "\gen_double_shift_reg[33].double_shift_reg_pm/signB_reg[30][0]_srl31___gen_double_shift_reg_r_29 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[30][0]_srl31___gen_double_shift_reg_r_29 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[33] [0]),
        .Q(\signB_reg[30][0]_srl31___gen_double_shift_reg_r_29_n_0 ),
        .Q31(\NLW_signB_reg[30][0]_srl31___gen_double_shift_reg_r_29_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[33].double_shift_reg_pm/signB_reg[30] " *) 
  (* srl_name = "\gen_double_shift_reg[33].double_shift_reg_pm/signB_reg[30][10]_srl31___gen_double_shift_reg_r_29 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[30][10]_srl31___gen_double_shift_reg_r_29 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[33] [10]),
        .Q(\signB_reg[30][10]_srl31___gen_double_shift_reg_r_29_n_0 ),
        .Q31(\NLW_signB_reg[30][10]_srl31___gen_double_shift_reg_r_29_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[33].double_shift_reg_pm/signB_reg[30] " *) 
  (* srl_name = "\gen_double_shift_reg[33].double_shift_reg_pm/signB_reg[30][11]_srl31___gen_double_shift_reg_r_29 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[30][11]_srl31___gen_double_shift_reg_r_29 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[33] [11]),
        .Q(\signB_reg[30][11]_srl31___gen_double_shift_reg_r_29_n_0 ),
        .Q31(\NLW_signB_reg[30][11]_srl31___gen_double_shift_reg_r_29_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[33].double_shift_reg_pm/signB_reg[30] " *) 
  (* srl_name = "\gen_double_shift_reg[33].double_shift_reg_pm/signB_reg[30][1]_srl31___gen_double_shift_reg_r_29 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[30][1]_srl31___gen_double_shift_reg_r_29 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[33] [1]),
        .Q(\signB_reg[30][1]_srl31___gen_double_shift_reg_r_29_n_0 ),
        .Q31(\NLW_signB_reg[30][1]_srl31___gen_double_shift_reg_r_29_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[33].double_shift_reg_pm/signB_reg[30] " *) 
  (* srl_name = "\gen_double_shift_reg[33].double_shift_reg_pm/signB_reg[30][2]_srl31___gen_double_shift_reg_r_29 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[30][2]_srl31___gen_double_shift_reg_r_29 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[33] [2]),
        .Q(\signB_reg[30][2]_srl31___gen_double_shift_reg_r_29_n_0 ),
        .Q31(\NLW_signB_reg[30][2]_srl31___gen_double_shift_reg_r_29_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[33].double_shift_reg_pm/signB_reg[30] " *) 
  (* srl_name = "\gen_double_shift_reg[33].double_shift_reg_pm/signB_reg[30][3]_srl31___gen_double_shift_reg_r_29 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[30][3]_srl31___gen_double_shift_reg_r_29 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[33] [3]),
        .Q(\signB_reg[30][3]_srl31___gen_double_shift_reg_r_29_n_0 ),
        .Q31(\NLW_signB_reg[30][3]_srl31___gen_double_shift_reg_r_29_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[33].double_shift_reg_pm/signB_reg[30] " *) 
  (* srl_name = "\gen_double_shift_reg[33].double_shift_reg_pm/signB_reg[30][4]_srl31___gen_double_shift_reg_r_29 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[30][4]_srl31___gen_double_shift_reg_r_29 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[33] [4]),
        .Q(\signB_reg[30][4]_srl31___gen_double_shift_reg_r_29_n_0 ),
        .Q31(\NLW_signB_reg[30][4]_srl31___gen_double_shift_reg_r_29_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[33].double_shift_reg_pm/signB_reg[30] " *) 
  (* srl_name = "\gen_double_shift_reg[33].double_shift_reg_pm/signB_reg[30][5]_srl31___gen_double_shift_reg_r_29 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[30][5]_srl31___gen_double_shift_reg_r_29 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[33] [5]),
        .Q(\signB_reg[30][5]_srl31___gen_double_shift_reg_r_29_n_0 ),
        .Q31(\NLW_signB_reg[30][5]_srl31___gen_double_shift_reg_r_29_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[33].double_shift_reg_pm/signB_reg[30] " *) 
  (* srl_name = "\gen_double_shift_reg[33].double_shift_reg_pm/signB_reg[30][6]_srl31___gen_double_shift_reg_r_29 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[30][6]_srl31___gen_double_shift_reg_r_29 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[33] [6]),
        .Q(\signB_reg[30][6]_srl31___gen_double_shift_reg_r_29_n_0 ),
        .Q31(\NLW_signB_reg[30][6]_srl31___gen_double_shift_reg_r_29_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[33].double_shift_reg_pm/signB_reg[30] " *) 
  (* srl_name = "\gen_double_shift_reg[33].double_shift_reg_pm/signB_reg[30][7]_srl31___gen_double_shift_reg_r_29 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[30][7]_srl31___gen_double_shift_reg_r_29 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[33] [7]),
        .Q(\signB_reg[30][7]_srl31___gen_double_shift_reg_r_29_n_0 ),
        .Q31(\NLW_signB_reg[30][7]_srl31___gen_double_shift_reg_r_29_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[33].double_shift_reg_pm/signB_reg[30] " *) 
  (* srl_name = "\gen_double_shift_reg[33].double_shift_reg_pm/signB_reg[30][8]_srl31___gen_double_shift_reg_r_29 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[30][8]_srl31___gen_double_shift_reg_r_29 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[33] [8]),
        .Q(\signB_reg[30][8]_srl31___gen_double_shift_reg_r_29_n_0 ),
        .Q31(\NLW_signB_reg[30][8]_srl31___gen_double_shift_reg_r_29_Q31_UNCONNECTED ));
  (* srl_bus_name = "\gen_double_shift_reg[33].double_shift_reg_pm/signB_reg[30] " *) 
  (* srl_name = "\gen_double_shift_reg[33].double_shift_reg_pm/signB_reg[30][9]_srl31___gen_double_shift_reg_r_29 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \signB_reg[30][9]_srl31___gen_double_shift_reg_r_29 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[33] [9]),
        .Q(\signB_reg[30][9]_srl31___gen_double_shift_reg_r_29_n_0 ),
        .Q31(\NLW_signB_reg[30][9]_srl31___gen_double_shift_reg_r_29_Q31_UNCONNECTED ));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[31][0]_gen_double_shift_reg_r_30 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[30][0]_srl31___gen_double_shift_reg_r_29_n_0 ),
        .Q(\signB_reg[31][0]_gen_double_shift_reg_r_30_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[31][10]_gen_double_shift_reg_r_30 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[30][10]_srl31___gen_double_shift_reg_r_29_n_0 ),
        .Q(\signB_reg[31][10]_gen_double_shift_reg_r_30_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[31][11]_gen_double_shift_reg_r_30 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[30][11]_srl31___gen_double_shift_reg_r_29_n_0 ),
        .Q(\signB_reg[31][11]_gen_double_shift_reg_r_30_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[31][1]_gen_double_shift_reg_r_30 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[30][1]_srl31___gen_double_shift_reg_r_29_n_0 ),
        .Q(\signB_reg[31][1]_gen_double_shift_reg_r_30_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[31][2]_gen_double_shift_reg_r_30 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[30][2]_srl31___gen_double_shift_reg_r_29_n_0 ),
        .Q(\signB_reg[31][2]_gen_double_shift_reg_r_30_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[31][3]_gen_double_shift_reg_r_30 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[30][3]_srl31___gen_double_shift_reg_r_29_n_0 ),
        .Q(\signB_reg[31][3]_gen_double_shift_reg_r_30_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[31][4]_gen_double_shift_reg_r_30 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[30][4]_srl31___gen_double_shift_reg_r_29_n_0 ),
        .Q(\signB_reg[31][4]_gen_double_shift_reg_r_30_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[31][5]_gen_double_shift_reg_r_30 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[30][5]_srl31___gen_double_shift_reg_r_29_n_0 ),
        .Q(\signB_reg[31][5]_gen_double_shift_reg_r_30_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[31][6]_gen_double_shift_reg_r_30 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[30][6]_srl31___gen_double_shift_reg_r_29_n_0 ),
        .Q(\signB_reg[31][6]_gen_double_shift_reg_r_30_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[31][7]_gen_double_shift_reg_r_30 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[30][7]_srl31___gen_double_shift_reg_r_29_n_0 ),
        .Q(\signB_reg[31][7]_gen_double_shift_reg_r_30_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[31][8]_gen_double_shift_reg_r_30 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[30][8]_srl31___gen_double_shift_reg_r_29_n_0 ),
        .Q(\signB_reg[31][8]_gen_double_shift_reg_r_30_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[31][9]_gen_double_shift_reg_r_30 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[30][9]_srl31___gen_double_shift_reg_r_29_n_0 ),
        .Q(\signB_reg[31][9]_gen_double_shift_reg_r_30_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[32][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__598_n_0),
        .Q(\out_SV_pipe[33] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[32][10] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__588_n_0),
        .Q(\out_SV_pipe[33] [10]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[32][11] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__587_n_0),
        .Q(\out_SV_pipe[33] [11]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[32][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__597_n_0),
        .Q(\out_SV_pipe[33] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[32][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__596_n_0),
        .Q(\out_SV_pipe[33] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[32][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__595_n_0),
        .Q(\out_SV_pipe[33] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[32][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__594_n_0),
        .Q(\out_SV_pipe[33] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[32][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__593_n_0),
        .Q(\out_SV_pipe[33] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[32][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__592_n_0),
        .Q(\out_SV_pipe[33] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[32][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__591_n_0),
        .Q(\out_SV_pipe[33] [7]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[32][8] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__590_n_0),
        .Q(\out_SV_pipe[33] [8]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[32][9] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__589_n_0),
        .Q(\out_SV_pipe[33] [9]),
        .R(rstn));
endmodule

(* ORIG_REF_NAME = "double_shift_reg" *) 
module double_shift_reg__parameterized7
   (\out_Attr_pipe[5] ,
    \out_SV_pipe[5] ,
    enable_transfer,
    \in_Attr_pipe[5] ,
    clk,
    rstn,
    \in_SV_pipe[5] ,
    \signA_reg[4][7]_0 );
  output [7:0]\out_Attr_pipe[5] ;
  output [11:0]\out_SV_pipe[5] ;
  input enable_transfer;
  input [7:0]\in_Attr_pipe[5] ;
  input clk;
  input rstn;
  input [11:0]\in_SV_pipe[5] ;
  input \signA_reg[4][7]_0 ;

  wire clk;
  wire enable_transfer;
  wire gen_double_shift_reg_gate__19_n_0;
  wire gen_double_shift_reg_gate__20_n_0;
  wire gen_double_shift_reg_gate__21_n_0;
  wire gen_double_shift_reg_gate__22_n_0;
  wire gen_double_shift_reg_gate__23_n_0;
  wire gen_double_shift_reg_gate__24_n_0;
  wire gen_double_shift_reg_gate__25_n_0;
  wire gen_double_shift_reg_gate__26_n_0;
  wire gen_double_shift_reg_gate__27_n_0;
  wire gen_double_shift_reg_gate__28_n_0;
  wire gen_double_shift_reg_gate__29_n_0;
  wire gen_double_shift_reg_gate__30_n_0;
  wire gen_double_shift_reg_gate__31_n_0;
  wire gen_double_shift_reg_gate__32_n_0;
  wire gen_double_shift_reg_gate__33_n_0;
  wire gen_double_shift_reg_gate__34_n_0;
  wire gen_double_shift_reg_gate__35_n_0;
  wire gen_double_shift_reg_gate__36_n_0;
  wire gen_double_shift_reg_gate__37_n_0;
  wire gen_double_shift_reg_gate__38_n_0;
  wire [7:0]\in_Attr_pipe[5] ;
  wire [11:0]\in_SV_pipe[5] ;
  wire [7:0]\out_Attr_pipe[5] ;
  wire [11:0]\out_SV_pipe[5] ;
  wire rstn;
  wire \signA_reg[2][0]_srl3___gen_double_shift_reg_r_1_n_0 ;
  wire \signA_reg[2][1]_srl3___gen_double_shift_reg_r_1_n_0 ;
  wire \signA_reg[2][2]_srl3___gen_double_shift_reg_r_1_n_0 ;
  wire \signA_reg[2][3]_srl3___gen_double_shift_reg_r_1_n_0 ;
  wire \signA_reg[2][4]_srl3___gen_double_shift_reg_r_1_n_0 ;
  wire \signA_reg[2][5]_srl3___gen_double_shift_reg_r_1_n_0 ;
  wire \signA_reg[2][6]_srl3___gen_double_shift_reg_r_1_n_0 ;
  wire \signA_reg[2][7]_srl3___gen_double_shift_reg_r_1_n_0 ;
  wire \signA_reg[3][0]_gen_double_shift_reg_r_2_n_0 ;
  wire \signA_reg[3][1]_gen_double_shift_reg_r_2_n_0 ;
  wire \signA_reg[3][2]_gen_double_shift_reg_r_2_n_0 ;
  wire \signA_reg[3][3]_gen_double_shift_reg_r_2_n_0 ;
  wire \signA_reg[3][4]_gen_double_shift_reg_r_2_n_0 ;
  wire \signA_reg[3][5]_gen_double_shift_reg_r_2_n_0 ;
  wire \signA_reg[3][6]_gen_double_shift_reg_r_2_n_0 ;
  wire \signA_reg[3][7]_gen_double_shift_reg_r_2_n_0 ;
  wire \signA_reg[4][7]_0 ;
  wire \signB_reg[2][0]_srl3___gen_double_shift_reg_r_1_n_0 ;
  wire \signB_reg[2][10]_srl3___gen_double_shift_reg_r_1_n_0 ;
  wire \signB_reg[2][11]_srl3___gen_double_shift_reg_r_1_n_0 ;
  wire \signB_reg[2][1]_srl3___gen_double_shift_reg_r_1_n_0 ;
  wire \signB_reg[2][2]_srl3___gen_double_shift_reg_r_1_n_0 ;
  wire \signB_reg[2][3]_srl3___gen_double_shift_reg_r_1_n_0 ;
  wire \signB_reg[2][4]_srl3___gen_double_shift_reg_r_1_n_0 ;
  wire \signB_reg[2][5]_srl3___gen_double_shift_reg_r_1_n_0 ;
  wire \signB_reg[2][6]_srl3___gen_double_shift_reg_r_1_n_0 ;
  wire \signB_reg[2][7]_srl3___gen_double_shift_reg_r_1_n_0 ;
  wire \signB_reg[2][8]_srl3___gen_double_shift_reg_r_1_n_0 ;
  wire \signB_reg[2][9]_srl3___gen_double_shift_reg_r_1_n_0 ;
  wire \signB_reg[3][0]_gen_double_shift_reg_r_2_n_0 ;
  wire \signB_reg[3][10]_gen_double_shift_reg_r_2_n_0 ;
  wire \signB_reg[3][11]_gen_double_shift_reg_r_2_n_0 ;
  wire \signB_reg[3][1]_gen_double_shift_reg_r_2_n_0 ;
  wire \signB_reg[3][2]_gen_double_shift_reg_r_2_n_0 ;
  wire \signB_reg[3][3]_gen_double_shift_reg_r_2_n_0 ;
  wire \signB_reg[3][4]_gen_double_shift_reg_r_2_n_0 ;
  wire \signB_reg[3][5]_gen_double_shift_reg_r_2_n_0 ;
  wire \signB_reg[3][6]_gen_double_shift_reg_r_2_n_0 ;
  wire \signB_reg[3][7]_gen_double_shift_reg_r_2_n_0 ;
  wire \signB_reg[3][8]_gen_double_shift_reg_r_2_n_0 ;
  wire \signB_reg[3][9]_gen_double_shift_reg_r_2_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__19
       (.I0(\signA_reg[3][7]_gen_double_shift_reg_r_2_n_0 ),
        .I1(\signA_reg[4][7]_0 ),
        .O(gen_double_shift_reg_gate__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__20
       (.I0(\signA_reg[3][6]_gen_double_shift_reg_r_2_n_0 ),
        .I1(\signA_reg[4][7]_0 ),
        .O(gen_double_shift_reg_gate__20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__21
       (.I0(\signA_reg[3][5]_gen_double_shift_reg_r_2_n_0 ),
        .I1(\signA_reg[4][7]_0 ),
        .O(gen_double_shift_reg_gate__21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__22
       (.I0(\signA_reg[3][4]_gen_double_shift_reg_r_2_n_0 ),
        .I1(\signA_reg[4][7]_0 ),
        .O(gen_double_shift_reg_gate__22_n_0));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__23
       (.I0(\signA_reg[3][3]_gen_double_shift_reg_r_2_n_0 ),
        .I1(\signA_reg[4][7]_0 ),
        .O(gen_double_shift_reg_gate__23_n_0));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__24
       (.I0(\signA_reg[3][2]_gen_double_shift_reg_r_2_n_0 ),
        .I1(\signA_reg[4][7]_0 ),
        .O(gen_double_shift_reg_gate__24_n_0));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__25
       (.I0(\signA_reg[3][1]_gen_double_shift_reg_r_2_n_0 ),
        .I1(\signA_reg[4][7]_0 ),
        .O(gen_double_shift_reg_gate__25_n_0));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__26
       (.I0(\signA_reg[3][0]_gen_double_shift_reg_r_2_n_0 ),
        .I1(\signA_reg[4][7]_0 ),
        .O(gen_double_shift_reg_gate__26_n_0));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__27
       (.I0(\signB_reg[3][11]_gen_double_shift_reg_r_2_n_0 ),
        .I1(\signA_reg[4][7]_0 ),
        .O(gen_double_shift_reg_gate__27_n_0));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__28
       (.I0(\signB_reg[3][10]_gen_double_shift_reg_r_2_n_0 ),
        .I1(\signA_reg[4][7]_0 ),
        .O(gen_double_shift_reg_gate__28_n_0));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__29
       (.I0(\signB_reg[3][9]_gen_double_shift_reg_r_2_n_0 ),
        .I1(\signA_reg[4][7]_0 ),
        .O(gen_double_shift_reg_gate__29_n_0));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__30
       (.I0(\signB_reg[3][8]_gen_double_shift_reg_r_2_n_0 ),
        .I1(\signA_reg[4][7]_0 ),
        .O(gen_double_shift_reg_gate__30_n_0));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__31
       (.I0(\signB_reg[3][7]_gen_double_shift_reg_r_2_n_0 ),
        .I1(\signA_reg[4][7]_0 ),
        .O(gen_double_shift_reg_gate__31_n_0));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__32
       (.I0(\signB_reg[3][6]_gen_double_shift_reg_r_2_n_0 ),
        .I1(\signA_reg[4][7]_0 ),
        .O(gen_double_shift_reg_gate__32_n_0));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__33
       (.I0(\signB_reg[3][5]_gen_double_shift_reg_r_2_n_0 ),
        .I1(\signA_reg[4][7]_0 ),
        .O(gen_double_shift_reg_gate__33_n_0));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__34
       (.I0(\signB_reg[3][4]_gen_double_shift_reg_r_2_n_0 ),
        .I1(\signA_reg[4][7]_0 ),
        .O(gen_double_shift_reg_gate__34_n_0));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__35
       (.I0(\signB_reg[3][3]_gen_double_shift_reg_r_2_n_0 ),
        .I1(\signA_reg[4][7]_0 ),
        .O(gen_double_shift_reg_gate__35_n_0));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__36
       (.I0(\signB_reg[3][2]_gen_double_shift_reg_r_2_n_0 ),
        .I1(\signA_reg[4][7]_0 ),
        .O(gen_double_shift_reg_gate__36_n_0));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__37
       (.I0(\signB_reg[3][1]_gen_double_shift_reg_r_2_n_0 ),
        .I1(\signA_reg[4][7]_0 ),
        .O(gen_double_shift_reg_gate__37_n_0));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__38
       (.I0(\signB_reg[3][0]_gen_double_shift_reg_r_2_n_0 ),
        .I1(\signA_reg[4][7]_0 ),
        .O(gen_double_shift_reg_gate__38_n_0));
  (* srl_bus_name = "\gen_double_shift_reg[5].double_shift_reg_pm/signA_reg[2] " *) 
  (* srl_name = "\gen_double_shift_reg[5].double_shift_reg_pm/signA_reg[2][0]_srl3___gen_double_shift_reg_r_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[2][0]_srl3___gen_double_shift_reg_r_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[5] [0]),
        .Q(\signA_reg[2][0]_srl3___gen_double_shift_reg_r_1_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[5].double_shift_reg_pm/signA_reg[2] " *) 
  (* srl_name = "\gen_double_shift_reg[5].double_shift_reg_pm/signA_reg[2][1]_srl3___gen_double_shift_reg_r_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[2][1]_srl3___gen_double_shift_reg_r_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[5] [1]),
        .Q(\signA_reg[2][1]_srl3___gen_double_shift_reg_r_1_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[5].double_shift_reg_pm/signA_reg[2] " *) 
  (* srl_name = "\gen_double_shift_reg[5].double_shift_reg_pm/signA_reg[2][2]_srl3___gen_double_shift_reg_r_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[2][2]_srl3___gen_double_shift_reg_r_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[5] [2]),
        .Q(\signA_reg[2][2]_srl3___gen_double_shift_reg_r_1_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[5].double_shift_reg_pm/signA_reg[2] " *) 
  (* srl_name = "\gen_double_shift_reg[5].double_shift_reg_pm/signA_reg[2][3]_srl3___gen_double_shift_reg_r_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[2][3]_srl3___gen_double_shift_reg_r_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[5] [3]),
        .Q(\signA_reg[2][3]_srl3___gen_double_shift_reg_r_1_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[5].double_shift_reg_pm/signA_reg[2] " *) 
  (* srl_name = "\gen_double_shift_reg[5].double_shift_reg_pm/signA_reg[2][4]_srl3___gen_double_shift_reg_r_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[2][4]_srl3___gen_double_shift_reg_r_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[5] [4]),
        .Q(\signA_reg[2][4]_srl3___gen_double_shift_reg_r_1_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[5].double_shift_reg_pm/signA_reg[2] " *) 
  (* srl_name = "\gen_double_shift_reg[5].double_shift_reg_pm/signA_reg[2][5]_srl3___gen_double_shift_reg_r_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[2][5]_srl3___gen_double_shift_reg_r_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[5] [5]),
        .Q(\signA_reg[2][5]_srl3___gen_double_shift_reg_r_1_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[5].double_shift_reg_pm/signA_reg[2] " *) 
  (* srl_name = "\gen_double_shift_reg[5].double_shift_reg_pm/signA_reg[2][6]_srl3___gen_double_shift_reg_r_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[2][6]_srl3___gen_double_shift_reg_r_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[5] [6]),
        .Q(\signA_reg[2][6]_srl3___gen_double_shift_reg_r_1_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[5].double_shift_reg_pm/signA_reg[2] " *) 
  (* srl_name = "\gen_double_shift_reg[5].double_shift_reg_pm/signA_reg[2][7]_srl3___gen_double_shift_reg_r_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[2][7]_srl3___gen_double_shift_reg_r_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[5] [7]),
        .Q(\signA_reg[2][7]_srl3___gen_double_shift_reg_r_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[3][0]_gen_double_shift_reg_r_2 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[2][0]_srl3___gen_double_shift_reg_r_1_n_0 ),
        .Q(\signA_reg[3][0]_gen_double_shift_reg_r_2_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[3][1]_gen_double_shift_reg_r_2 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[2][1]_srl3___gen_double_shift_reg_r_1_n_0 ),
        .Q(\signA_reg[3][1]_gen_double_shift_reg_r_2_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[3][2]_gen_double_shift_reg_r_2 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[2][2]_srl3___gen_double_shift_reg_r_1_n_0 ),
        .Q(\signA_reg[3][2]_gen_double_shift_reg_r_2_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[3][3]_gen_double_shift_reg_r_2 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[2][3]_srl3___gen_double_shift_reg_r_1_n_0 ),
        .Q(\signA_reg[3][3]_gen_double_shift_reg_r_2_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[3][4]_gen_double_shift_reg_r_2 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[2][4]_srl3___gen_double_shift_reg_r_1_n_0 ),
        .Q(\signA_reg[3][4]_gen_double_shift_reg_r_2_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[3][5]_gen_double_shift_reg_r_2 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[2][5]_srl3___gen_double_shift_reg_r_1_n_0 ),
        .Q(\signA_reg[3][5]_gen_double_shift_reg_r_2_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[3][6]_gen_double_shift_reg_r_2 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[2][6]_srl3___gen_double_shift_reg_r_1_n_0 ),
        .Q(\signA_reg[3][6]_gen_double_shift_reg_r_2_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[3][7]_gen_double_shift_reg_r_2 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[2][7]_srl3___gen_double_shift_reg_r_1_n_0 ),
        .Q(\signA_reg[3][7]_gen_double_shift_reg_r_2_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[4][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__26_n_0),
        .Q(\out_Attr_pipe[5] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[4][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__25_n_0),
        .Q(\out_Attr_pipe[5] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[4][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__24_n_0),
        .Q(\out_Attr_pipe[5] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[4][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__23_n_0),
        .Q(\out_Attr_pipe[5] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[4][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__22_n_0),
        .Q(\out_Attr_pipe[5] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[4][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__21_n_0),
        .Q(\out_Attr_pipe[5] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[4][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__20_n_0),
        .Q(\out_Attr_pipe[5] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[4][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__19_n_0),
        .Q(\out_Attr_pipe[5] [7]),
        .R(rstn));
  (* srl_bus_name = "\gen_double_shift_reg[5].double_shift_reg_pm/signB_reg[2] " *) 
  (* srl_name = "\gen_double_shift_reg[5].double_shift_reg_pm/signB_reg[2][0]_srl3___gen_double_shift_reg_r_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[2][0]_srl3___gen_double_shift_reg_r_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[5] [0]),
        .Q(\signB_reg[2][0]_srl3___gen_double_shift_reg_r_1_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[5].double_shift_reg_pm/signB_reg[2] " *) 
  (* srl_name = "\gen_double_shift_reg[5].double_shift_reg_pm/signB_reg[2][10]_srl3___gen_double_shift_reg_r_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[2][10]_srl3___gen_double_shift_reg_r_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[5] [10]),
        .Q(\signB_reg[2][10]_srl3___gen_double_shift_reg_r_1_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[5].double_shift_reg_pm/signB_reg[2] " *) 
  (* srl_name = "\gen_double_shift_reg[5].double_shift_reg_pm/signB_reg[2][11]_srl3___gen_double_shift_reg_r_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[2][11]_srl3___gen_double_shift_reg_r_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[5] [11]),
        .Q(\signB_reg[2][11]_srl3___gen_double_shift_reg_r_1_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[5].double_shift_reg_pm/signB_reg[2] " *) 
  (* srl_name = "\gen_double_shift_reg[5].double_shift_reg_pm/signB_reg[2][1]_srl3___gen_double_shift_reg_r_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[2][1]_srl3___gen_double_shift_reg_r_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[5] [1]),
        .Q(\signB_reg[2][1]_srl3___gen_double_shift_reg_r_1_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[5].double_shift_reg_pm/signB_reg[2] " *) 
  (* srl_name = "\gen_double_shift_reg[5].double_shift_reg_pm/signB_reg[2][2]_srl3___gen_double_shift_reg_r_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[2][2]_srl3___gen_double_shift_reg_r_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[5] [2]),
        .Q(\signB_reg[2][2]_srl3___gen_double_shift_reg_r_1_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[5].double_shift_reg_pm/signB_reg[2] " *) 
  (* srl_name = "\gen_double_shift_reg[5].double_shift_reg_pm/signB_reg[2][3]_srl3___gen_double_shift_reg_r_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[2][3]_srl3___gen_double_shift_reg_r_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[5] [3]),
        .Q(\signB_reg[2][3]_srl3___gen_double_shift_reg_r_1_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[5].double_shift_reg_pm/signB_reg[2] " *) 
  (* srl_name = "\gen_double_shift_reg[5].double_shift_reg_pm/signB_reg[2][4]_srl3___gen_double_shift_reg_r_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[2][4]_srl3___gen_double_shift_reg_r_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[5] [4]),
        .Q(\signB_reg[2][4]_srl3___gen_double_shift_reg_r_1_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[5].double_shift_reg_pm/signB_reg[2] " *) 
  (* srl_name = "\gen_double_shift_reg[5].double_shift_reg_pm/signB_reg[2][5]_srl3___gen_double_shift_reg_r_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[2][5]_srl3___gen_double_shift_reg_r_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[5] [5]),
        .Q(\signB_reg[2][5]_srl3___gen_double_shift_reg_r_1_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[5].double_shift_reg_pm/signB_reg[2] " *) 
  (* srl_name = "\gen_double_shift_reg[5].double_shift_reg_pm/signB_reg[2][6]_srl3___gen_double_shift_reg_r_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[2][6]_srl3___gen_double_shift_reg_r_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[5] [6]),
        .Q(\signB_reg[2][6]_srl3___gen_double_shift_reg_r_1_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[5].double_shift_reg_pm/signB_reg[2] " *) 
  (* srl_name = "\gen_double_shift_reg[5].double_shift_reg_pm/signB_reg[2][7]_srl3___gen_double_shift_reg_r_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[2][7]_srl3___gen_double_shift_reg_r_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[5] [7]),
        .Q(\signB_reg[2][7]_srl3___gen_double_shift_reg_r_1_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[5].double_shift_reg_pm/signB_reg[2] " *) 
  (* srl_name = "\gen_double_shift_reg[5].double_shift_reg_pm/signB_reg[2][8]_srl3___gen_double_shift_reg_r_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[2][8]_srl3___gen_double_shift_reg_r_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[5] [8]),
        .Q(\signB_reg[2][8]_srl3___gen_double_shift_reg_r_1_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[5].double_shift_reg_pm/signB_reg[2] " *) 
  (* srl_name = "\gen_double_shift_reg[5].double_shift_reg_pm/signB_reg[2][9]_srl3___gen_double_shift_reg_r_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[2][9]_srl3___gen_double_shift_reg_r_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[5] [9]),
        .Q(\signB_reg[2][9]_srl3___gen_double_shift_reg_r_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[3][0]_gen_double_shift_reg_r_2 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[2][0]_srl3___gen_double_shift_reg_r_1_n_0 ),
        .Q(\signB_reg[3][0]_gen_double_shift_reg_r_2_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[3][10]_gen_double_shift_reg_r_2 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[2][10]_srl3___gen_double_shift_reg_r_1_n_0 ),
        .Q(\signB_reg[3][10]_gen_double_shift_reg_r_2_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[3][11]_gen_double_shift_reg_r_2 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[2][11]_srl3___gen_double_shift_reg_r_1_n_0 ),
        .Q(\signB_reg[3][11]_gen_double_shift_reg_r_2_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[3][1]_gen_double_shift_reg_r_2 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[2][1]_srl3___gen_double_shift_reg_r_1_n_0 ),
        .Q(\signB_reg[3][1]_gen_double_shift_reg_r_2_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[3][2]_gen_double_shift_reg_r_2 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[2][2]_srl3___gen_double_shift_reg_r_1_n_0 ),
        .Q(\signB_reg[3][2]_gen_double_shift_reg_r_2_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[3][3]_gen_double_shift_reg_r_2 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[2][3]_srl3___gen_double_shift_reg_r_1_n_0 ),
        .Q(\signB_reg[3][3]_gen_double_shift_reg_r_2_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[3][4]_gen_double_shift_reg_r_2 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[2][4]_srl3___gen_double_shift_reg_r_1_n_0 ),
        .Q(\signB_reg[3][4]_gen_double_shift_reg_r_2_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[3][5]_gen_double_shift_reg_r_2 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[2][5]_srl3___gen_double_shift_reg_r_1_n_0 ),
        .Q(\signB_reg[3][5]_gen_double_shift_reg_r_2_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[3][6]_gen_double_shift_reg_r_2 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[2][6]_srl3___gen_double_shift_reg_r_1_n_0 ),
        .Q(\signB_reg[3][6]_gen_double_shift_reg_r_2_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[3][7]_gen_double_shift_reg_r_2 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[2][7]_srl3___gen_double_shift_reg_r_1_n_0 ),
        .Q(\signB_reg[3][7]_gen_double_shift_reg_r_2_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[3][8]_gen_double_shift_reg_r_2 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[2][8]_srl3___gen_double_shift_reg_r_1_n_0 ),
        .Q(\signB_reg[3][8]_gen_double_shift_reg_r_2_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[3][9]_gen_double_shift_reg_r_2 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[2][9]_srl3___gen_double_shift_reg_r_1_n_0 ),
        .Q(\signB_reg[3][9]_gen_double_shift_reg_r_2_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[4][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__38_n_0),
        .Q(\out_SV_pipe[5] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[4][10] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__28_n_0),
        .Q(\out_SV_pipe[5] [10]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[4][11] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__27_n_0),
        .Q(\out_SV_pipe[5] [11]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[4][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__37_n_0),
        .Q(\out_SV_pipe[5] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[4][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__36_n_0),
        .Q(\out_SV_pipe[5] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[4][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__35_n_0),
        .Q(\out_SV_pipe[5] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[4][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__34_n_0),
        .Q(\out_SV_pipe[5] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[4][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__33_n_0),
        .Q(\out_SV_pipe[5] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[4][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__32_n_0),
        .Q(\out_SV_pipe[5] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[4][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__31_n_0),
        .Q(\out_SV_pipe[5] [7]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[4][8] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__30_n_0),
        .Q(\out_SV_pipe[5] [8]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[4][9] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__29_n_0),
        .Q(\out_SV_pipe[5] [9]),
        .R(rstn));
endmodule

(* ORIG_REF_NAME = "double_shift_reg" *) 
module double_shift_reg__parameterized9
   (\out_Attr_pipe[6] ,
    \out_SV_pipe[6] ,
    enable_transfer,
    \in_Attr_pipe[6] ,
    clk,
    rstn,
    \in_SV_pipe[6] ,
    \signA_reg[5][7]_0 );
  output [7:0]\out_Attr_pipe[6] ;
  output [11:0]\out_SV_pipe[6] ;
  input enable_transfer;
  input [7:0]\in_Attr_pipe[6] ;
  input clk;
  input rstn;
  input [11:0]\in_SV_pipe[6] ;
  input \signA_reg[5][7]_0 ;

  wire clk;
  wire enable_transfer;
  wire gen_double_shift_reg_gate__39_n_0;
  wire gen_double_shift_reg_gate__40_n_0;
  wire gen_double_shift_reg_gate__41_n_0;
  wire gen_double_shift_reg_gate__42_n_0;
  wire gen_double_shift_reg_gate__43_n_0;
  wire gen_double_shift_reg_gate__44_n_0;
  wire gen_double_shift_reg_gate__45_n_0;
  wire gen_double_shift_reg_gate__46_n_0;
  wire gen_double_shift_reg_gate__47_n_0;
  wire gen_double_shift_reg_gate__48_n_0;
  wire gen_double_shift_reg_gate__49_n_0;
  wire gen_double_shift_reg_gate__50_n_0;
  wire gen_double_shift_reg_gate__51_n_0;
  wire gen_double_shift_reg_gate__52_n_0;
  wire gen_double_shift_reg_gate__53_n_0;
  wire gen_double_shift_reg_gate__54_n_0;
  wire gen_double_shift_reg_gate__55_n_0;
  wire gen_double_shift_reg_gate__56_n_0;
  wire gen_double_shift_reg_gate__57_n_0;
  wire gen_double_shift_reg_gate__58_n_0;
  wire [7:0]\in_Attr_pipe[6] ;
  wire [11:0]\in_SV_pipe[6] ;
  wire [7:0]\out_Attr_pipe[6] ;
  wire [11:0]\out_SV_pipe[6] ;
  wire rstn;
  wire \signA_reg[3][0]_srl4___gen_double_shift_reg_r_2_n_0 ;
  wire \signA_reg[3][1]_srl4___gen_double_shift_reg_r_2_n_0 ;
  wire \signA_reg[3][2]_srl4___gen_double_shift_reg_r_2_n_0 ;
  wire \signA_reg[3][3]_srl4___gen_double_shift_reg_r_2_n_0 ;
  wire \signA_reg[3][4]_srl4___gen_double_shift_reg_r_2_n_0 ;
  wire \signA_reg[3][5]_srl4___gen_double_shift_reg_r_2_n_0 ;
  wire \signA_reg[3][6]_srl4___gen_double_shift_reg_r_2_n_0 ;
  wire \signA_reg[3][7]_srl4___gen_double_shift_reg_r_2_n_0 ;
  wire \signA_reg[4][0]_gen_double_shift_reg_r_3_n_0 ;
  wire \signA_reg[4][1]_gen_double_shift_reg_r_3_n_0 ;
  wire \signA_reg[4][2]_gen_double_shift_reg_r_3_n_0 ;
  wire \signA_reg[4][3]_gen_double_shift_reg_r_3_n_0 ;
  wire \signA_reg[4][4]_gen_double_shift_reg_r_3_n_0 ;
  wire \signA_reg[4][5]_gen_double_shift_reg_r_3_n_0 ;
  wire \signA_reg[4][6]_gen_double_shift_reg_r_3_n_0 ;
  wire \signA_reg[4][7]_gen_double_shift_reg_r_3_n_0 ;
  wire \signA_reg[5][7]_0 ;
  wire \signB_reg[3][0]_srl4___gen_double_shift_reg_r_2_n_0 ;
  wire \signB_reg[3][10]_srl4___gen_double_shift_reg_r_2_n_0 ;
  wire \signB_reg[3][11]_srl4___gen_double_shift_reg_r_2_n_0 ;
  wire \signB_reg[3][1]_srl4___gen_double_shift_reg_r_2_n_0 ;
  wire \signB_reg[3][2]_srl4___gen_double_shift_reg_r_2_n_0 ;
  wire \signB_reg[3][3]_srl4___gen_double_shift_reg_r_2_n_0 ;
  wire \signB_reg[3][4]_srl4___gen_double_shift_reg_r_2_n_0 ;
  wire \signB_reg[3][5]_srl4___gen_double_shift_reg_r_2_n_0 ;
  wire \signB_reg[3][6]_srl4___gen_double_shift_reg_r_2_n_0 ;
  wire \signB_reg[3][7]_srl4___gen_double_shift_reg_r_2_n_0 ;
  wire \signB_reg[3][8]_srl4___gen_double_shift_reg_r_2_n_0 ;
  wire \signB_reg[3][9]_srl4___gen_double_shift_reg_r_2_n_0 ;
  wire \signB_reg[4][0]_gen_double_shift_reg_r_3_n_0 ;
  wire \signB_reg[4][10]_gen_double_shift_reg_r_3_n_0 ;
  wire \signB_reg[4][11]_gen_double_shift_reg_r_3_n_0 ;
  wire \signB_reg[4][1]_gen_double_shift_reg_r_3_n_0 ;
  wire \signB_reg[4][2]_gen_double_shift_reg_r_3_n_0 ;
  wire \signB_reg[4][3]_gen_double_shift_reg_r_3_n_0 ;
  wire \signB_reg[4][4]_gen_double_shift_reg_r_3_n_0 ;
  wire \signB_reg[4][5]_gen_double_shift_reg_r_3_n_0 ;
  wire \signB_reg[4][6]_gen_double_shift_reg_r_3_n_0 ;
  wire \signB_reg[4][7]_gen_double_shift_reg_r_3_n_0 ;
  wire \signB_reg[4][8]_gen_double_shift_reg_r_3_n_0 ;
  wire \signB_reg[4][9]_gen_double_shift_reg_r_3_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__39
       (.I0(\signA_reg[4][7]_gen_double_shift_reg_r_3_n_0 ),
        .I1(\signA_reg[5][7]_0 ),
        .O(gen_double_shift_reg_gate__39_n_0));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__40
       (.I0(\signA_reg[4][6]_gen_double_shift_reg_r_3_n_0 ),
        .I1(\signA_reg[5][7]_0 ),
        .O(gen_double_shift_reg_gate__40_n_0));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__41
       (.I0(\signA_reg[4][5]_gen_double_shift_reg_r_3_n_0 ),
        .I1(\signA_reg[5][7]_0 ),
        .O(gen_double_shift_reg_gate__41_n_0));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__42
       (.I0(\signA_reg[4][4]_gen_double_shift_reg_r_3_n_0 ),
        .I1(\signA_reg[5][7]_0 ),
        .O(gen_double_shift_reg_gate__42_n_0));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__43
       (.I0(\signA_reg[4][3]_gen_double_shift_reg_r_3_n_0 ),
        .I1(\signA_reg[5][7]_0 ),
        .O(gen_double_shift_reg_gate__43_n_0));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__44
       (.I0(\signA_reg[4][2]_gen_double_shift_reg_r_3_n_0 ),
        .I1(\signA_reg[5][7]_0 ),
        .O(gen_double_shift_reg_gate__44_n_0));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__45
       (.I0(\signA_reg[4][1]_gen_double_shift_reg_r_3_n_0 ),
        .I1(\signA_reg[5][7]_0 ),
        .O(gen_double_shift_reg_gate__45_n_0));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__46
       (.I0(\signA_reg[4][0]_gen_double_shift_reg_r_3_n_0 ),
        .I1(\signA_reg[5][7]_0 ),
        .O(gen_double_shift_reg_gate__46_n_0));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__47
       (.I0(\signB_reg[4][11]_gen_double_shift_reg_r_3_n_0 ),
        .I1(\signA_reg[5][7]_0 ),
        .O(gen_double_shift_reg_gate__47_n_0));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__48
       (.I0(\signB_reg[4][10]_gen_double_shift_reg_r_3_n_0 ),
        .I1(\signA_reg[5][7]_0 ),
        .O(gen_double_shift_reg_gate__48_n_0));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__49
       (.I0(\signB_reg[4][9]_gen_double_shift_reg_r_3_n_0 ),
        .I1(\signA_reg[5][7]_0 ),
        .O(gen_double_shift_reg_gate__49_n_0));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__50
       (.I0(\signB_reg[4][8]_gen_double_shift_reg_r_3_n_0 ),
        .I1(\signA_reg[5][7]_0 ),
        .O(gen_double_shift_reg_gate__50_n_0));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__51
       (.I0(\signB_reg[4][7]_gen_double_shift_reg_r_3_n_0 ),
        .I1(\signA_reg[5][7]_0 ),
        .O(gen_double_shift_reg_gate__51_n_0));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__52
       (.I0(\signB_reg[4][6]_gen_double_shift_reg_r_3_n_0 ),
        .I1(\signA_reg[5][7]_0 ),
        .O(gen_double_shift_reg_gate__52_n_0));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__53
       (.I0(\signB_reg[4][5]_gen_double_shift_reg_r_3_n_0 ),
        .I1(\signA_reg[5][7]_0 ),
        .O(gen_double_shift_reg_gate__53_n_0));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__54
       (.I0(\signB_reg[4][4]_gen_double_shift_reg_r_3_n_0 ),
        .I1(\signA_reg[5][7]_0 ),
        .O(gen_double_shift_reg_gate__54_n_0));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__55
       (.I0(\signB_reg[4][3]_gen_double_shift_reg_r_3_n_0 ),
        .I1(\signA_reg[5][7]_0 ),
        .O(gen_double_shift_reg_gate__55_n_0));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__56
       (.I0(\signB_reg[4][2]_gen_double_shift_reg_r_3_n_0 ),
        .I1(\signA_reg[5][7]_0 ),
        .O(gen_double_shift_reg_gate__56_n_0));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__57
       (.I0(\signB_reg[4][1]_gen_double_shift_reg_r_3_n_0 ),
        .I1(\signA_reg[5][7]_0 ),
        .O(gen_double_shift_reg_gate__57_n_0));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gen_double_shift_reg_gate__58
       (.I0(\signB_reg[4][0]_gen_double_shift_reg_r_3_n_0 ),
        .I1(\signA_reg[5][7]_0 ),
        .O(gen_double_shift_reg_gate__58_n_0));
  (* srl_bus_name = "\gen_double_shift_reg[6].double_shift_reg_pm/signA_reg[3] " *) 
  (* srl_name = "\gen_double_shift_reg[6].double_shift_reg_pm/signA_reg[3][0]_srl4___gen_double_shift_reg_r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[3][0]_srl4___gen_double_shift_reg_r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[6] [0]),
        .Q(\signA_reg[3][0]_srl4___gen_double_shift_reg_r_2_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[6].double_shift_reg_pm/signA_reg[3] " *) 
  (* srl_name = "\gen_double_shift_reg[6].double_shift_reg_pm/signA_reg[3][1]_srl4___gen_double_shift_reg_r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[3][1]_srl4___gen_double_shift_reg_r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[6] [1]),
        .Q(\signA_reg[3][1]_srl4___gen_double_shift_reg_r_2_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[6].double_shift_reg_pm/signA_reg[3] " *) 
  (* srl_name = "\gen_double_shift_reg[6].double_shift_reg_pm/signA_reg[3][2]_srl4___gen_double_shift_reg_r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[3][2]_srl4___gen_double_shift_reg_r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[6] [2]),
        .Q(\signA_reg[3][2]_srl4___gen_double_shift_reg_r_2_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[6].double_shift_reg_pm/signA_reg[3] " *) 
  (* srl_name = "\gen_double_shift_reg[6].double_shift_reg_pm/signA_reg[3][3]_srl4___gen_double_shift_reg_r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[3][3]_srl4___gen_double_shift_reg_r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[6] [3]),
        .Q(\signA_reg[3][3]_srl4___gen_double_shift_reg_r_2_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[6].double_shift_reg_pm/signA_reg[3] " *) 
  (* srl_name = "\gen_double_shift_reg[6].double_shift_reg_pm/signA_reg[3][4]_srl4___gen_double_shift_reg_r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[3][4]_srl4___gen_double_shift_reg_r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[6] [4]),
        .Q(\signA_reg[3][4]_srl4___gen_double_shift_reg_r_2_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[6].double_shift_reg_pm/signA_reg[3] " *) 
  (* srl_name = "\gen_double_shift_reg[6].double_shift_reg_pm/signA_reg[3][5]_srl4___gen_double_shift_reg_r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[3][5]_srl4___gen_double_shift_reg_r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[6] [5]),
        .Q(\signA_reg[3][5]_srl4___gen_double_shift_reg_r_2_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[6].double_shift_reg_pm/signA_reg[3] " *) 
  (* srl_name = "\gen_double_shift_reg[6].double_shift_reg_pm/signA_reg[3][6]_srl4___gen_double_shift_reg_r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[3][6]_srl4___gen_double_shift_reg_r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[6] [6]),
        .Q(\signA_reg[3][6]_srl4___gen_double_shift_reg_r_2_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[6].double_shift_reg_pm/signA_reg[3] " *) 
  (* srl_name = "\gen_double_shift_reg[6].double_shift_reg_pm/signA_reg[3][7]_srl4___gen_double_shift_reg_r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signA_reg[3][7]_srl4___gen_double_shift_reg_r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_Attr_pipe[6] [7]),
        .Q(\signA_reg[3][7]_srl4___gen_double_shift_reg_r_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[4][0]_gen_double_shift_reg_r_3 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[3][0]_srl4___gen_double_shift_reg_r_2_n_0 ),
        .Q(\signA_reg[4][0]_gen_double_shift_reg_r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[4][1]_gen_double_shift_reg_r_3 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[3][1]_srl4___gen_double_shift_reg_r_2_n_0 ),
        .Q(\signA_reg[4][1]_gen_double_shift_reg_r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[4][2]_gen_double_shift_reg_r_3 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[3][2]_srl4___gen_double_shift_reg_r_2_n_0 ),
        .Q(\signA_reg[4][2]_gen_double_shift_reg_r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[4][3]_gen_double_shift_reg_r_3 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[3][3]_srl4___gen_double_shift_reg_r_2_n_0 ),
        .Q(\signA_reg[4][3]_gen_double_shift_reg_r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[4][4]_gen_double_shift_reg_r_3 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[3][4]_srl4___gen_double_shift_reg_r_2_n_0 ),
        .Q(\signA_reg[4][4]_gen_double_shift_reg_r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[4][5]_gen_double_shift_reg_r_3 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[3][5]_srl4___gen_double_shift_reg_r_2_n_0 ),
        .Q(\signA_reg[4][5]_gen_double_shift_reg_r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[4][6]_gen_double_shift_reg_r_3 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[3][6]_srl4___gen_double_shift_reg_r_2_n_0 ),
        .Q(\signA_reg[4][6]_gen_double_shift_reg_r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[4][7]_gen_double_shift_reg_r_3 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signA_reg[3][7]_srl4___gen_double_shift_reg_r_2_n_0 ),
        .Q(\signA_reg[4][7]_gen_double_shift_reg_r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[5][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__46_n_0),
        .Q(\out_Attr_pipe[6] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[5][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__45_n_0),
        .Q(\out_Attr_pipe[6] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[5][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__44_n_0),
        .Q(\out_Attr_pipe[6] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[5][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__43_n_0),
        .Q(\out_Attr_pipe[6] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[5][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__42_n_0),
        .Q(\out_Attr_pipe[6] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[5][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__41_n_0),
        .Q(\out_Attr_pipe[6] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[5][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__40_n_0),
        .Q(\out_Attr_pipe[6] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signA_reg[5][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__39_n_0),
        .Q(\out_Attr_pipe[6] [7]),
        .R(rstn));
  (* srl_bus_name = "\gen_double_shift_reg[6].double_shift_reg_pm/signB_reg[3] " *) 
  (* srl_name = "\gen_double_shift_reg[6].double_shift_reg_pm/signB_reg[3][0]_srl4___gen_double_shift_reg_r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[3][0]_srl4___gen_double_shift_reg_r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[6] [0]),
        .Q(\signB_reg[3][0]_srl4___gen_double_shift_reg_r_2_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[6].double_shift_reg_pm/signB_reg[3] " *) 
  (* srl_name = "\gen_double_shift_reg[6].double_shift_reg_pm/signB_reg[3][10]_srl4___gen_double_shift_reg_r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[3][10]_srl4___gen_double_shift_reg_r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[6] [10]),
        .Q(\signB_reg[3][10]_srl4___gen_double_shift_reg_r_2_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[6].double_shift_reg_pm/signB_reg[3] " *) 
  (* srl_name = "\gen_double_shift_reg[6].double_shift_reg_pm/signB_reg[3][11]_srl4___gen_double_shift_reg_r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[3][11]_srl4___gen_double_shift_reg_r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[6] [11]),
        .Q(\signB_reg[3][11]_srl4___gen_double_shift_reg_r_2_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[6].double_shift_reg_pm/signB_reg[3] " *) 
  (* srl_name = "\gen_double_shift_reg[6].double_shift_reg_pm/signB_reg[3][1]_srl4___gen_double_shift_reg_r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[3][1]_srl4___gen_double_shift_reg_r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[6] [1]),
        .Q(\signB_reg[3][1]_srl4___gen_double_shift_reg_r_2_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[6].double_shift_reg_pm/signB_reg[3] " *) 
  (* srl_name = "\gen_double_shift_reg[6].double_shift_reg_pm/signB_reg[3][2]_srl4___gen_double_shift_reg_r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[3][2]_srl4___gen_double_shift_reg_r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[6] [2]),
        .Q(\signB_reg[3][2]_srl4___gen_double_shift_reg_r_2_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[6].double_shift_reg_pm/signB_reg[3] " *) 
  (* srl_name = "\gen_double_shift_reg[6].double_shift_reg_pm/signB_reg[3][3]_srl4___gen_double_shift_reg_r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[3][3]_srl4___gen_double_shift_reg_r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[6] [3]),
        .Q(\signB_reg[3][3]_srl4___gen_double_shift_reg_r_2_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[6].double_shift_reg_pm/signB_reg[3] " *) 
  (* srl_name = "\gen_double_shift_reg[6].double_shift_reg_pm/signB_reg[3][4]_srl4___gen_double_shift_reg_r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[3][4]_srl4___gen_double_shift_reg_r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[6] [4]),
        .Q(\signB_reg[3][4]_srl4___gen_double_shift_reg_r_2_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[6].double_shift_reg_pm/signB_reg[3] " *) 
  (* srl_name = "\gen_double_shift_reg[6].double_shift_reg_pm/signB_reg[3][5]_srl4___gen_double_shift_reg_r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[3][5]_srl4___gen_double_shift_reg_r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[6] [5]),
        .Q(\signB_reg[3][5]_srl4___gen_double_shift_reg_r_2_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[6].double_shift_reg_pm/signB_reg[3] " *) 
  (* srl_name = "\gen_double_shift_reg[6].double_shift_reg_pm/signB_reg[3][6]_srl4___gen_double_shift_reg_r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[3][6]_srl4___gen_double_shift_reg_r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[6] [6]),
        .Q(\signB_reg[3][6]_srl4___gen_double_shift_reg_r_2_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[6].double_shift_reg_pm/signB_reg[3] " *) 
  (* srl_name = "\gen_double_shift_reg[6].double_shift_reg_pm/signB_reg[3][7]_srl4___gen_double_shift_reg_r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[3][7]_srl4___gen_double_shift_reg_r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[6] [7]),
        .Q(\signB_reg[3][7]_srl4___gen_double_shift_reg_r_2_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[6].double_shift_reg_pm/signB_reg[3] " *) 
  (* srl_name = "\gen_double_shift_reg[6].double_shift_reg_pm/signB_reg[3][8]_srl4___gen_double_shift_reg_r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[3][8]_srl4___gen_double_shift_reg_r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[6] [8]),
        .Q(\signB_reg[3][8]_srl4___gen_double_shift_reg_r_2_n_0 ));
  (* srl_bus_name = "\gen_double_shift_reg[6].double_shift_reg_pm/signB_reg[3] " *) 
  (* srl_name = "\gen_double_shift_reg[6].double_shift_reg_pm/signB_reg[3][9]_srl4___gen_double_shift_reg_r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \signB_reg[3][9]_srl4___gen_double_shift_reg_r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(enable_transfer),
        .CLK(clk),
        .D(\in_SV_pipe[6] [9]),
        .Q(\signB_reg[3][9]_srl4___gen_double_shift_reg_r_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[4][0]_gen_double_shift_reg_r_3 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[3][0]_srl4___gen_double_shift_reg_r_2_n_0 ),
        .Q(\signB_reg[4][0]_gen_double_shift_reg_r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[4][10]_gen_double_shift_reg_r_3 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[3][10]_srl4___gen_double_shift_reg_r_2_n_0 ),
        .Q(\signB_reg[4][10]_gen_double_shift_reg_r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[4][11]_gen_double_shift_reg_r_3 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[3][11]_srl4___gen_double_shift_reg_r_2_n_0 ),
        .Q(\signB_reg[4][11]_gen_double_shift_reg_r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[4][1]_gen_double_shift_reg_r_3 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[3][1]_srl4___gen_double_shift_reg_r_2_n_0 ),
        .Q(\signB_reg[4][1]_gen_double_shift_reg_r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[4][2]_gen_double_shift_reg_r_3 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[3][2]_srl4___gen_double_shift_reg_r_2_n_0 ),
        .Q(\signB_reg[4][2]_gen_double_shift_reg_r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[4][3]_gen_double_shift_reg_r_3 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[3][3]_srl4___gen_double_shift_reg_r_2_n_0 ),
        .Q(\signB_reg[4][3]_gen_double_shift_reg_r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[4][4]_gen_double_shift_reg_r_3 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[3][4]_srl4___gen_double_shift_reg_r_2_n_0 ),
        .Q(\signB_reg[4][4]_gen_double_shift_reg_r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[4][5]_gen_double_shift_reg_r_3 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[3][5]_srl4___gen_double_shift_reg_r_2_n_0 ),
        .Q(\signB_reg[4][5]_gen_double_shift_reg_r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[4][6]_gen_double_shift_reg_r_3 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[3][6]_srl4___gen_double_shift_reg_r_2_n_0 ),
        .Q(\signB_reg[4][6]_gen_double_shift_reg_r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[4][7]_gen_double_shift_reg_r_3 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[3][7]_srl4___gen_double_shift_reg_r_2_n_0 ),
        .Q(\signB_reg[4][7]_gen_double_shift_reg_r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[4][8]_gen_double_shift_reg_r_3 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[3][8]_srl4___gen_double_shift_reg_r_2_n_0 ),
        .Q(\signB_reg[4][8]_gen_double_shift_reg_r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[4][9]_gen_double_shift_reg_r_3 
       (.C(clk),
        .CE(enable_transfer),
        .D(\signB_reg[3][9]_srl4___gen_double_shift_reg_r_2_n_0 ),
        .Q(\signB_reg[4][9]_gen_double_shift_reg_r_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[5][0] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__58_n_0),
        .Q(\out_SV_pipe[6] [0]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[5][10] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__48_n_0),
        .Q(\out_SV_pipe[6] [10]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[5][11] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__47_n_0),
        .Q(\out_SV_pipe[6] [11]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[5][1] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__57_n_0),
        .Q(\out_SV_pipe[6] [1]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[5][2] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__56_n_0),
        .Q(\out_SV_pipe[6] [2]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[5][3] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__55_n_0),
        .Q(\out_SV_pipe[6] [3]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[5][4] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__54_n_0),
        .Q(\out_SV_pipe[6] [4]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[5][5] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__53_n_0),
        .Q(\out_SV_pipe[6] [5]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[5][6] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__52_n_0),
        .Q(\out_SV_pipe[6] [6]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[5][7] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__51_n_0),
        .Q(\out_SV_pipe[6] [7]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[5][8] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__50_n_0),
        .Q(\out_SV_pipe[6] [8]),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    \signB_reg[5][9] 
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_gate__49_n_0),
        .Q(\out_SV_pipe[6] [9]),
        .R(rstn));
endmodule

(* NotValidForBitStream *)
module incremental_pipe
   (\in_Attr_pipe[0] ,
    \in_Attr_pipe[1] ,
    \in_Attr_pipe[2] ,
    \in_Attr_pipe[3] ,
    \in_Attr_pipe[4] ,
    \in_Attr_pipe[5] ,
    \in_Attr_pipe[6] ,
    \in_Attr_pipe[7] ,
    \in_Attr_pipe[8] ,
    \in_Attr_pipe[9] ,
    \in_Attr_pipe[10] ,
    \in_Attr_pipe[11] ,
    \in_Attr_pipe[12] ,
    \in_Attr_pipe[13] ,
    \in_Attr_pipe[14] ,
    \in_Attr_pipe[15] ,
    \in_Attr_pipe[16] ,
    \in_Attr_pipe[17] ,
    \in_Attr_pipe[18] ,
    \in_Attr_pipe[19] ,
    \in_Attr_pipe[20] ,
    \in_Attr_pipe[21] ,
    \in_Attr_pipe[22] ,
    \in_Attr_pipe[23] ,
    \in_Attr_pipe[24] ,
    \in_Attr_pipe[25] ,
    \in_Attr_pipe[26] ,
    \in_Attr_pipe[27] ,
    \in_Attr_pipe[28] ,
    \in_Attr_pipe[29] ,
    \in_Attr_pipe[30] ,
    \in_Attr_pipe[31] ,
    \in_Attr_pipe[32] ,
    \in_Attr_pipe[33] ,
    \in_SV_pipe[0] ,
    \in_SV_pipe[1] ,
    \in_SV_pipe[2] ,
    \in_SV_pipe[3] ,
    \in_SV_pipe[4] ,
    \in_SV_pipe[5] ,
    \in_SV_pipe[6] ,
    \in_SV_pipe[7] ,
    \in_SV_pipe[8] ,
    \in_SV_pipe[9] ,
    \in_SV_pipe[10] ,
    \in_SV_pipe[11] ,
    \in_SV_pipe[12] ,
    \in_SV_pipe[13] ,
    \in_SV_pipe[14] ,
    \in_SV_pipe[15] ,
    \in_SV_pipe[16] ,
    \in_SV_pipe[17] ,
    \in_SV_pipe[18] ,
    \in_SV_pipe[19] ,
    \in_SV_pipe[20] ,
    \in_SV_pipe[21] ,
    \in_SV_pipe[22] ,
    \in_SV_pipe[23] ,
    \in_SV_pipe[24] ,
    \in_SV_pipe[25] ,
    \in_SV_pipe[26] ,
    \in_SV_pipe[27] ,
    \in_SV_pipe[28] ,
    \in_SV_pipe[29] ,
    \in_SV_pipe[30] ,
    \in_SV_pipe[31] ,
    \in_SV_pipe[32] ,
    \in_SV_pipe[33] ,
    \out_Attr_pipe[0] ,
    \out_Attr_pipe[1] ,
    \out_Attr_pipe[2] ,
    \out_Attr_pipe[3] ,
    \out_Attr_pipe[4] ,
    \out_Attr_pipe[5] ,
    \out_Attr_pipe[6] ,
    \out_Attr_pipe[7] ,
    \out_Attr_pipe[8] ,
    \out_Attr_pipe[9] ,
    \out_Attr_pipe[10] ,
    \out_Attr_pipe[11] ,
    \out_Attr_pipe[12] ,
    \out_Attr_pipe[13] ,
    \out_Attr_pipe[14] ,
    \out_Attr_pipe[15] ,
    \out_Attr_pipe[16] ,
    \out_Attr_pipe[17] ,
    \out_Attr_pipe[18] ,
    \out_Attr_pipe[19] ,
    \out_Attr_pipe[20] ,
    \out_Attr_pipe[21] ,
    \out_Attr_pipe[22] ,
    \out_Attr_pipe[23] ,
    \out_Attr_pipe[24] ,
    \out_Attr_pipe[25] ,
    \out_Attr_pipe[26] ,
    \out_Attr_pipe[27] ,
    \out_Attr_pipe[28] ,
    \out_Attr_pipe[29] ,
    \out_Attr_pipe[30] ,
    \out_Attr_pipe[31] ,
    \out_Attr_pipe[32] ,
    \out_Attr_pipe[33] ,
    \out_SV_pipe[0] ,
    \out_SV_pipe[1] ,
    \out_SV_pipe[2] ,
    \out_SV_pipe[3] ,
    \out_SV_pipe[4] ,
    \out_SV_pipe[5] ,
    \out_SV_pipe[6] ,
    \out_SV_pipe[7] ,
    \out_SV_pipe[8] ,
    \out_SV_pipe[9] ,
    \out_SV_pipe[10] ,
    \out_SV_pipe[11] ,
    \out_SV_pipe[12] ,
    \out_SV_pipe[13] ,
    \out_SV_pipe[14] ,
    \out_SV_pipe[15] ,
    \out_SV_pipe[16] ,
    \out_SV_pipe[17] ,
    \out_SV_pipe[18] ,
    \out_SV_pipe[19] ,
    \out_SV_pipe[20] ,
    \out_SV_pipe[21] ,
    \out_SV_pipe[22] ,
    \out_SV_pipe[23] ,
    \out_SV_pipe[24] ,
    \out_SV_pipe[25] ,
    \out_SV_pipe[26] ,
    \out_SV_pipe[27] ,
    \out_SV_pipe[28] ,
    \out_SV_pipe[29] ,
    \out_SV_pipe[30] ,
    \out_SV_pipe[31] ,
    \out_SV_pipe[32] ,
    \out_SV_pipe[33] ,
    clk,
    rstn,
    enable_transfer);
  input [7:0]\in_Attr_pipe[0] ;
  input [7:0]\in_Attr_pipe[1] ;
  input [7:0]\in_Attr_pipe[2] ;
  input [7:0]\in_Attr_pipe[3] ;
  input [7:0]\in_Attr_pipe[4] ;
  input [7:0]\in_Attr_pipe[5] ;
  input [7:0]\in_Attr_pipe[6] ;
  input [7:0]\in_Attr_pipe[7] ;
  input [7:0]\in_Attr_pipe[8] ;
  input [7:0]\in_Attr_pipe[9] ;
  input [7:0]\in_Attr_pipe[10] ;
  input [7:0]\in_Attr_pipe[11] ;
  input [7:0]\in_Attr_pipe[12] ;
  input [7:0]\in_Attr_pipe[13] ;
  input [7:0]\in_Attr_pipe[14] ;
  input [7:0]\in_Attr_pipe[15] ;
  input [7:0]\in_Attr_pipe[16] ;
  input [7:0]\in_Attr_pipe[17] ;
  input [7:0]\in_Attr_pipe[18] ;
  input [7:0]\in_Attr_pipe[19] ;
  input [7:0]\in_Attr_pipe[20] ;
  input [7:0]\in_Attr_pipe[21] ;
  input [7:0]\in_Attr_pipe[22] ;
  input [7:0]\in_Attr_pipe[23] ;
  input [7:0]\in_Attr_pipe[24] ;
  input [7:0]\in_Attr_pipe[25] ;
  input [7:0]\in_Attr_pipe[26] ;
  input [7:0]\in_Attr_pipe[27] ;
  input [7:0]\in_Attr_pipe[28] ;
  input [7:0]\in_Attr_pipe[29] ;
  input [7:0]\in_Attr_pipe[30] ;
  input [7:0]\in_Attr_pipe[31] ;
  input [7:0]\in_Attr_pipe[32] ;
  input [7:0]\in_Attr_pipe[33] ;
  input [11:0]\in_SV_pipe[0] ;
  input [11:0]\in_SV_pipe[1] ;
  input [11:0]\in_SV_pipe[2] ;
  input [11:0]\in_SV_pipe[3] ;
  input [11:0]\in_SV_pipe[4] ;
  input [11:0]\in_SV_pipe[5] ;
  input [11:0]\in_SV_pipe[6] ;
  input [11:0]\in_SV_pipe[7] ;
  input [11:0]\in_SV_pipe[8] ;
  input [11:0]\in_SV_pipe[9] ;
  input [11:0]\in_SV_pipe[10] ;
  input [11:0]\in_SV_pipe[11] ;
  input [11:0]\in_SV_pipe[12] ;
  input [11:0]\in_SV_pipe[13] ;
  input [11:0]\in_SV_pipe[14] ;
  input [11:0]\in_SV_pipe[15] ;
  input [11:0]\in_SV_pipe[16] ;
  input [11:0]\in_SV_pipe[17] ;
  input [11:0]\in_SV_pipe[18] ;
  input [11:0]\in_SV_pipe[19] ;
  input [11:0]\in_SV_pipe[20] ;
  input [11:0]\in_SV_pipe[21] ;
  input [11:0]\in_SV_pipe[22] ;
  input [11:0]\in_SV_pipe[23] ;
  input [11:0]\in_SV_pipe[24] ;
  input [11:0]\in_SV_pipe[25] ;
  input [11:0]\in_SV_pipe[26] ;
  input [11:0]\in_SV_pipe[27] ;
  input [11:0]\in_SV_pipe[28] ;
  input [11:0]\in_SV_pipe[29] ;
  input [11:0]\in_SV_pipe[30] ;
  input [11:0]\in_SV_pipe[31] ;
  input [11:0]\in_SV_pipe[32] ;
  input [11:0]\in_SV_pipe[33] ;
  output [24:0]\out_Attr_pipe[0] ;
  output [24:0]\out_Attr_pipe[1] ;
  output [24:0]\out_Attr_pipe[2] ;
  output [24:0]\out_Attr_pipe[3] ;
  output [24:0]\out_Attr_pipe[4] ;
  output [24:0]\out_Attr_pipe[5] ;
  output [24:0]\out_Attr_pipe[6] ;
  output [24:0]\out_Attr_pipe[7] ;
  output [24:0]\out_Attr_pipe[8] ;
  output [24:0]\out_Attr_pipe[9] ;
  output [24:0]\out_Attr_pipe[10] ;
  output [24:0]\out_Attr_pipe[11] ;
  output [24:0]\out_Attr_pipe[12] ;
  output [24:0]\out_Attr_pipe[13] ;
  output [24:0]\out_Attr_pipe[14] ;
  output [24:0]\out_Attr_pipe[15] ;
  output [24:0]\out_Attr_pipe[16] ;
  output [24:0]\out_Attr_pipe[17] ;
  output [24:0]\out_Attr_pipe[18] ;
  output [24:0]\out_Attr_pipe[19] ;
  output [24:0]\out_Attr_pipe[20] ;
  output [24:0]\out_Attr_pipe[21] ;
  output [24:0]\out_Attr_pipe[22] ;
  output [24:0]\out_Attr_pipe[23] ;
  output [24:0]\out_Attr_pipe[24] ;
  output [24:0]\out_Attr_pipe[25] ;
  output [24:0]\out_Attr_pipe[26] ;
  output [24:0]\out_Attr_pipe[27] ;
  output [24:0]\out_Attr_pipe[28] ;
  output [24:0]\out_Attr_pipe[29] ;
  output [24:0]\out_Attr_pipe[30] ;
  output [24:0]\out_Attr_pipe[31] ;
  output [24:0]\out_Attr_pipe[32] ;
  output [24:0]\out_Attr_pipe[33] ;
  output [17:0]\out_SV_pipe[0] ;
  output [17:0]\out_SV_pipe[1] ;
  output [17:0]\out_SV_pipe[2] ;
  output [17:0]\out_SV_pipe[3] ;
  output [17:0]\out_SV_pipe[4] ;
  output [17:0]\out_SV_pipe[5] ;
  output [17:0]\out_SV_pipe[6] ;
  output [17:0]\out_SV_pipe[7] ;
  output [17:0]\out_SV_pipe[8] ;
  output [17:0]\out_SV_pipe[9] ;
  output [17:0]\out_SV_pipe[10] ;
  output [17:0]\out_SV_pipe[11] ;
  output [17:0]\out_SV_pipe[12] ;
  output [17:0]\out_SV_pipe[13] ;
  output [17:0]\out_SV_pipe[14] ;
  output [17:0]\out_SV_pipe[15] ;
  output [17:0]\out_SV_pipe[16] ;
  output [17:0]\out_SV_pipe[17] ;
  output [17:0]\out_SV_pipe[18] ;
  output [17:0]\out_SV_pipe[19] ;
  output [17:0]\out_SV_pipe[20] ;
  output [17:0]\out_SV_pipe[21] ;
  output [17:0]\out_SV_pipe[22] ;
  output [17:0]\out_SV_pipe[23] ;
  output [17:0]\out_SV_pipe[24] ;
  output [17:0]\out_SV_pipe[25] ;
  output [17:0]\out_SV_pipe[26] ;
  output [17:0]\out_SV_pipe[27] ;
  output [17:0]\out_SV_pipe[28] ;
  output [17:0]\out_SV_pipe[29] ;
  output [17:0]\out_SV_pipe[30] ;
  output [17:0]\out_SV_pipe[31] ;
  output [17:0]\out_SV_pipe[32] ;
  output [17:0]\out_SV_pipe[33] ;
  input clk;
  input rstn;
  input enable_transfer;

  wire \<const0> ;
  wire clk;
  wire enable_transfer;
  wire gen_double_shift_reg_r_0_n_0;
  wire gen_double_shift_reg_r_10_n_0;
  wire gen_double_shift_reg_r_11_n_0;
  wire gen_double_shift_reg_r_12_n_0;
  wire gen_double_shift_reg_r_13_n_0;
  wire gen_double_shift_reg_r_14_n_0;
  wire gen_double_shift_reg_r_15_n_0;
  wire gen_double_shift_reg_r_16_n_0;
  wire gen_double_shift_reg_r_17_n_0;
  wire gen_double_shift_reg_r_18_n_0;
  wire gen_double_shift_reg_r_19_n_0;
  wire gen_double_shift_reg_r_1_n_0;
  wire gen_double_shift_reg_r_20_n_0;
  wire gen_double_shift_reg_r_21_n_0;
  wire gen_double_shift_reg_r_22_n_0;
  wire gen_double_shift_reg_r_23_n_0;
  wire gen_double_shift_reg_r_24_n_0;
  wire gen_double_shift_reg_r_25_n_0;
  wire gen_double_shift_reg_r_26_n_0;
  wire gen_double_shift_reg_r_27_n_0;
  wire gen_double_shift_reg_r_28_n_0;
  wire gen_double_shift_reg_r_29_n_0;
  wire gen_double_shift_reg_r_2_n_0;
  wire gen_double_shift_reg_r_30_n_0;
  wire gen_double_shift_reg_r_3_n_0;
  wire gen_double_shift_reg_r_4_n_0;
  wire gen_double_shift_reg_r_5_n_0;
  wire gen_double_shift_reg_r_6_n_0;
  wire gen_double_shift_reg_r_7_n_0;
  wire gen_double_shift_reg_r_8_n_0;
  wire gen_double_shift_reg_r_9_n_0;
  wire gen_double_shift_reg_r_n_0;
  wire [7:0]\in_Attr_pipe[0] ;
  wire [7:0]\in_Attr_pipe[10] ;
  wire [7:0]\in_Attr_pipe[11] ;
  wire [7:0]\in_Attr_pipe[12] ;
  wire [7:0]\in_Attr_pipe[13] ;
  wire [7:0]\in_Attr_pipe[14] ;
  wire [7:0]\in_Attr_pipe[15] ;
  wire [7:0]\in_Attr_pipe[16] ;
  wire [7:0]\in_Attr_pipe[17] ;
  wire [7:0]\in_Attr_pipe[18] ;
  wire [7:0]\in_Attr_pipe[19] ;
  wire [7:0]\in_Attr_pipe[1] ;
  wire [7:0]\in_Attr_pipe[20] ;
  wire [7:0]\in_Attr_pipe[21] ;
  wire [7:0]\in_Attr_pipe[22] ;
  wire [7:0]\in_Attr_pipe[23] ;
  wire [7:0]\in_Attr_pipe[24] ;
  wire [7:0]\in_Attr_pipe[25] ;
  wire [7:0]\in_Attr_pipe[26] ;
  wire [7:0]\in_Attr_pipe[27] ;
  wire [7:0]\in_Attr_pipe[28] ;
  wire [7:0]\in_Attr_pipe[29] ;
  wire [7:0]\in_Attr_pipe[2] ;
  wire [7:0]\in_Attr_pipe[30] ;
  wire [7:0]\in_Attr_pipe[31] ;
  wire [7:0]\in_Attr_pipe[32] ;
  wire [7:0]\in_Attr_pipe[33] ;
  wire [7:0]\in_Attr_pipe[3] ;
  wire [7:0]\in_Attr_pipe[4] ;
  wire [7:0]\in_Attr_pipe[5] ;
  wire [7:0]\in_Attr_pipe[6] ;
  wire [7:0]\in_Attr_pipe[7] ;
  wire [7:0]\in_Attr_pipe[8] ;
  wire [7:0]\in_Attr_pipe[9] ;
  wire [11:0]\in_SV_pipe[0] ;
  wire [11:0]\in_SV_pipe[10] ;
  wire [11:0]\in_SV_pipe[11] ;
  wire [11:0]\in_SV_pipe[12] ;
  wire [11:0]\in_SV_pipe[13] ;
  wire [11:0]\in_SV_pipe[14] ;
  wire [11:0]\in_SV_pipe[15] ;
  wire [11:0]\in_SV_pipe[16] ;
  wire [11:0]\in_SV_pipe[17] ;
  wire [11:0]\in_SV_pipe[18] ;
  wire [11:0]\in_SV_pipe[19] ;
  wire [11:0]\in_SV_pipe[1] ;
  wire [11:0]\in_SV_pipe[20] ;
  wire [11:0]\in_SV_pipe[21] ;
  wire [11:0]\in_SV_pipe[22] ;
  wire [11:0]\in_SV_pipe[23] ;
  wire [11:0]\in_SV_pipe[24] ;
  wire [11:0]\in_SV_pipe[25] ;
  wire [11:0]\in_SV_pipe[26] ;
  wire [11:0]\in_SV_pipe[27] ;
  wire [11:0]\in_SV_pipe[28] ;
  wire [11:0]\in_SV_pipe[29] ;
  wire [11:0]\in_SV_pipe[2] ;
  wire [11:0]\in_SV_pipe[30] ;
  wire [11:0]\in_SV_pipe[31] ;
  wire [11:0]\in_SV_pipe[32] ;
  wire [11:0]\in_SV_pipe[33] ;
  wire [11:0]\in_SV_pipe[3] ;
  wire [11:0]\in_SV_pipe[4] ;
  wire [11:0]\in_SV_pipe[5] ;
  wire [11:0]\in_SV_pipe[6] ;
  wire [11:0]\in_SV_pipe[7] ;
  wire [11:0]\in_SV_pipe[8] ;
  wire [11:0]\in_SV_pipe[9] ;
  wire [7:0]\^out_Attr_pipe[10] ;
  wire [7:0]\^out_Attr_pipe[11] ;
  wire [7:0]\^out_Attr_pipe[12] ;
  wire [7:0]\^out_Attr_pipe[13] ;
  wire [7:0]\^out_Attr_pipe[14] ;
  wire [7:0]\^out_Attr_pipe[15] ;
  wire [7:0]\^out_Attr_pipe[16] ;
  wire [7:0]\^out_Attr_pipe[17] ;
  wire [7:0]\^out_Attr_pipe[18] ;
  wire [7:0]\^out_Attr_pipe[19] ;
  wire [7:0]\^out_Attr_pipe[1] ;
  wire [7:0]\^out_Attr_pipe[20] ;
  wire [7:0]\^out_Attr_pipe[21] ;
  wire [7:0]\^out_Attr_pipe[22] ;
  wire [7:0]\^out_Attr_pipe[23] ;
  wire [7:0]\^out_Attr_pipe[24] ;
  wire [7:0]\^out_Attr_pipe[25] ;
  wire [7:0]\^out_Attr_pipe[26] ;
  wire [7:0]\^out_Attr_pipe[27] ;
  wire [7:0]\^out_Attr_pipe[28] ;
  wire [7:0]\^out_Attr_pipe[29] ;
  wire [7:0]\^out_Attr_pipe[2] ;
  wire [7:0]\^out_Attr_pipe[30] ;
  wire [7:0]\^out_Attr_pipe[31] ;
  wire [7:0]\^out_Attr_pipe[32] ;
  wire [7:0]\^out_Attr_pipe[33] ;
  wire [7:0]\^out_Attr_pipe[3] ;
  wire [7:0]\^out_Attr_pipe[4] ;
  wire [7:0]\^out_Attr_pipe[5] ;
  wire [7:0]\^out_Attr_pipe[6] ;
  wire [7:0]\^out_Attr_pipe[7] ;
  wire [7:0]\^out_Attr_pipe[8] ;
  wire [7:0]\^out_Attr_pipe[9] ;
  wire [11:0]\^out_SV_pipe[10] ;
  wire [11:0]\^out_SV_pipe[11] ;
  wire [11:0]\^out_SV_pipe[12] ;
  wire [11:0]\^out_SV_pipe[13] ;
  wire [11:0]\^out_SV_pipe[14] ;
  wire [11:0]\^out_SV_pipe[15] ;
  wire [11:0]\^out_SV_pipe[16] ;
  wire [11:0]\^out_SV_pipe[17] ;
  wire [11:0]\^out_SV_pipe[18] ;
  wire [11:0]\^out_SV_pipe[19] ;
  wire [11:0]\^out_SV_pipe[1] ;
  wire [11:0]\^out_SV_pipe[20] ;
  wire [11:0]\^out_SV_pipe[21] ;
  wire [11:0]\^out_SV_pipe[22] ;
  wire [11:0]\^out_SV_pipe[23] ;
  wire [11:0]\^out_SV_pipe[24] ;
  wire [11:0]\^out_SV_pipe[25] ;
  wire [11:0]\^out_SV_pipe[26] ;
  wire [11:0]\^out_SV_pipe[27] ;
  wire [11:0]\^out_SV_pipe[28] ;
  wire [11:0]\^out_SV_pipe[29] ;
  wire [11:0]\^out_SV_pipe[2] ;
  wire [11:0]\^out_SV_pipe[30] ;
  wire [11:0]\^out_SV_pipe[31] ;
  wire [11:0]\^out_SV_pipe[32] ;
  wire [11:0]\^out_SV_pipe[33] ;
  wire [11:0]\^out_SV_pipe[3] ;
  wire [11:0]\^out_SV_pipe[4] ;
  wire [11:0]\^out_SV_pipe[5] ;
  wire [11:0]\^out_SV_pipe[6] ;
  wire [11:0]\^out_SV_pipe[7] ;
  wire [11:0]\^out_SV_pipe[8] ;
  wire [11:0]\^out_SV_pipe[9] ;
  wire rstn;

initial begin
 $sdf_annotate("TB_incremental_pipe_time_synth.sdf",,,,"tool_control");
end
  assign \out_Attr_pipe[0] [24] = \<const0> ;
  assign \out_Attr_pipe[0] [23] = \<const0> ;
  assign \out_Attr_pipe[0] [22] = \<const0> ;
  assign \out_Attr_pipe[0] [21] = \<const0> ;
  assign \out_Attr_pipe[0] [20] = \<const0> ;
  assign \out_Attr_pipe[0] [19] = \<const0> ;
  assign \out_Attr_pipe[0] [18] = \<const0> ;
  assign \out_Attr_pipe[0] [17] = \<const0> ;
  assign \out_Attr_pipe[0] [16] = \<const0> ;
  assign \out_Attr_pipe[0] [15] = \<const0> ;
  assign \out_Attr_pipe[0] [14] = \<const0> ;
  assign \out_Attr_pipe[0] [13] = \<const0> ;
  assign \out_Attr_pipe[0] [12] = \<const0> ;
  assign \out_Attr_pipe[0] [11] = \<const0> ;
  assign \out_Attr_pipe[0] [10] = \<const0> ;
  assign \out_Attr_pipe[0] [9] = \<const0> ;
  assign \out_Attr_pipe[0] [8] = \<const0> ;
  assign \out_Attr_pipe[0] [7:0] = \in_Attr_pipe[0] ;
  assign \out_Attr_pipe[10] [24] = \<const0> ;
  assign \out_Attr_pipe[10] [23] = \<const0> ;
  assign \out_Attr_pipe[10] [22] = \<const0> ;
  assign \out_Attr_pipe[10] [21] = \<const0> ;
  assign \out_Attr_pipe[10] [20] = \<const0> ;
  assign \out_Attr_pipe[10] [19] = \<const0> ;
  assign \out_Attr_pipe[10] [18] = \<const0> ;
  assign \out_Attr_pipe[10] [17] = \<const0> ;
  assign \out_Attr_pipe[10] [16] = \<const0> ;
  assign \out_Attr_pipe[10] [15] = \<const0> ;
  assign \out_Attr_pipe[10] [14] = \<const0> ;
  assign \out_Attr_pipe[10] [13] = \<const0> ;
  assign \out_Attr_pipe[10] [12] = \<const0> ;
  assign \out_Attr_pipe[10] [11] = \<const0> ;
  assign \out_Attr_pipe[10] [10] = \<const0> ;
  assign \out_Attr_pipe[10] [9] = \<const0> ;
  assign \out_Attr_pipe[10] [8] = \<const0> ;
  assign \out_Attr_pipe[10] [7:0] = \^out_Attr_pipe[10] [7:0];
  assign \out_Attr_pipe[11] [24] = \<const0> ;
  assign \out_Attr_pipe[11] [23] = \<const0> ;
  assign \out_Attr_pipe[11] [22] = \<const0> ;
  assign \out_Attr_pipe[11] [21] = \<const0> ;
  assign \out_Attr_pipe[11] [20] = \<const0> ;
  assign \out_Attr_pipe[11] [19] = \<const0> ;
  assign \out_Attr_pipe[11] [18] = \<const0> ;
  assign \out_Attr_pipe[11] [17] = \<const0> ;
  assign \out_Attr_pipe[11] [16] = \<const0> ;
  assign \out_Attr_pipe[11] [15] = \<const0> ;
  assign \out_Attr_pipe[11] [14] = \<const0> ;
  assign \out_Attr_pipe[11] [13] = \<const0> ;
  assign \out_Attr_pipe[11] [12] = \<const0> ;
  assign \out_Attr_pipe[11] [11] = \<const0> ;
  assign \out_Attr_pipe[11] [10] = \<const0> ;
  assign \out_Attr_pipe[11] [9] = \<const0> ;
  assign \out_Attr_pipe[11] [8] = \<const0> ;
  assign \out_Attr_pipe[11] [7:0] = \^out_Attr_pipe[11] [7:0];
  assign \out_Attr_pipe[12] [24] = \<const0> ;
  assign \out_Attr_pipe[12] [23] = \<const0> ;
  assign \out_Attr_pipe[12] [22] = \<const0> ;
  assign \out_Attr_pipe[12] [21] = \<const0> ;
  assign \out_Attr_pipe[12] [20] = \<const0> ;
  assign \out_Attr_pipe[12] [19] = \<const0> ;
  assign \out_Attr_pipe[12] [18] = \<const0> ;
  assign \out_Attr_pipe[12] [17] = \<const0> ;
  assign \out_Attr_pipe[12] [16] = \<const0> ;
  assign \out_Attr_pipe[12] [15] = \<const0> ;
  assign \out_Attr_pipe[12] [14] = \<const0> ;
  assign \out_Attr_pipe[12] [13] = \<const0> ;
  assign \out_Attr_pipe[12] [12] = \<const0> ;
  assign \out_Attr_pipe[12] [11] = \<const0> ;
  assign \out_Attr_pipe[12] [10] = \<const0> ;
  assign \out_Attr_pipe[12] [9] = \<const0> ;
  assign \out_Attr_pipe[12] [8] = \<const0> ;
  assign \out_Attr_pipe[12] [7:0] = \^out_Attr_pipe[12] [7:0];
  assign \out_Attr_pipe[13] [24] = \<const0> ;
  assign \out_Attr_pipe[13] [23] = \<const0> ;
  assign \out_Attr_pipe[13] [22] = \<const0> ;
  assign \out_Attr_pipe[13] [21] = \<const0> ;
  assign \out_Attr_pipe[13] [20] = \<const0> ;
  assign \out_Attr_pipe[13] [19] = \<const0> ;
  assign \out_Attr_pipe[13] [18] = \<const0> ;
  assign \out_Attr_pipe[13] [17] = \<const0> ;
  assign \out_Attr_pipe[13] [16] = \<const0> ;
  assign \out_Attr_pipe[13] [15] = \<const0> ;
  assign \out_Attr_pipe[13] [14] = \<const0> ;
  assign \out_Attr_pipe[13] [13] = \<const0> ;
  assign \out_Attr_pipe[13] [12] = \<const0> ;
  assign \out_Attr_pipe[13] [11] = \<const0> ;
  assign \out_Attr_pipe[13] [10] = \<const0> ;
  assign \out_Attr_pipe[13] [9] = \<const0> ;
  assign \out_Attr_pipe[13] [8] = \<const0> ;
  assign \out_Attr_pipe[13] [7:0] = \^out_Attr_pipe[13] [7:0];
  assign \out_Attr_pipe[14] [24] = \<const0> ;
  assign \out_Attr_pipe[14] [23] = \<const0> ;
  assign \out_Attr_pipe[14] [22] = \<const0> ;
  assign \out_Attr_pipe[14] [21] = \<const0> ;
  assign \out_Attr_pipe[14] [20] = \<const0> ;
  assign \out_Attr_pipe[14] [19] = \<const0> ;
  assign \out_Attr_pipe[14] [18] = \<const0> ;
  assign \out_Attr_pipe[14] [17] = \<const0> ;
  assign \out_Attr_pipe[14] [16] = \<const0> ;
  assign \out_Attr_pipe[14] [15] = \<const0> ;
  assign \out_Attr_pipe[14] [14] = \<const0> ;
  assign \out_Attr_pipe[14] [13] = \<const0> ;
  assign \out_Attr_pipe[14] [12] = \<const0> ;
  assign \out_Attr_pipe[14] [11] = \<const0> ;
  assign \out_Attr_pipe[14] [10] = \<const0> ;
  assign \out_Attr_pipe[14] [9] = \<const0> ;
  assign \out_Attr_pipe[14] [8] = \<const0> ;
  assign \out_Attr_pipe[14] [7:0] = \^out_Attr_pipe[14] [7:0];
  assign \out_Attr_pipe[15] [24] = \<const0> ;
  assign \out_Attr_pipe[15] [23] = \<const0> ;
  assign \out_Attr_pipe[15] [22] = \<const0> ;
  assign \out_Attr_pipe[15] [21] = \<const0> ;
  assign \out_Attr_pipe[15] [20] = \<const0> ;
  assign \out_Attr_pipe[15] [19] = \<const0> ;
  assign \out_Attr_pipe[15] [18] = \<const0> ;
  assign \out_Attr_pipe[15] [17] = \<const0> ;
  assign \out_Attr_pipe[15] [16] = \<const0> ;
  assign \out_Attr_pipe[15] [15] = \<const0> ;
  assign \out_Attr_pipe[15] [14] = \<const0> ;
  assign \out_Attr_pipe[15] [13] = \<const0> ;
  assign \out_Attr_pipe[15] [12] = \<const0> ;
  assign \out_Attr_pipe[15] [11] = \<const0> ;
  assign \out_Attr_pipe[15] [10] = \<const0> ;
  assign \out_Attr_pipe[15] [9] = \<const0> ;
  assign \out_Attr_pipe[15] [8] = \<const0> ;
  assign \out_Attr_pipe[15] [7:0] = \^out_Attr_pipe[15] [7:0];
  assign \out_Attr_pipe[16] [24] = \<const0> ;
  assign \out_Attr_pipe[16] [23] = \<const0> ;
  assign \out_Attr_pipe[16] [22] = \<const0> ;
  assign \out_Attr_pipe[16] [21] = \<const0> ;
  assign \out_Attr_pipe[16] [20] = \<const0> ;
  assign \out_Attr_pipe[16] [19] = \<const0> ;
  assign \out_Attr_pipe[16] [18] = \<const0> ;
  assign \out_Attr_pipe[16] [17] = \<const0> ;
  assign \out_Attr_pipe[16] [16] = \<const0> ;
  assign \out_Attr_pipe[16] [15] = \<const0> ;
  assign \out_Attr_pipe[16] [14] = \<const0> ;
  assign \out_Attr_pipe[16] [13] = \<const0> ;
  assign \out_Attr_pipe[16] [12] = \<const0> ;
  assign \out_Attr_pipe[16] [11] = \<const0> ;
  assign \out_Attr_pipe[16] [10] = \<const0> ;
  assign \out_Attr_pipe[16] [9] = \<const0> ;
  assign \out_Attr_pipe[16] [8] = \<const0> ;
  assign \out_Attr_pipe[16] [7:0] = \^out_Attr_pipe[16] [7:0];
  assign \out_Attr_pipe[17] [24] = \<const0> ;
  assign \out_Attr_pipe[17] [23] = \<const0> ;
  assign \out_Attr_pipe[17] [22] = \<const0> ;
  assign \out_Attr_pipe[17] [21] = \<const0> ;
  assign \out_Attr_pipe[17] [20] = \<const0> ;
  assign \out_Attr_pipe[17] [19] = \<const0> ;
  assign \out_Attr_pipe[17] [18] = \<const0> ;
  assign \out_Attr_pipe[17] [17] = \<const0> ;
  assign \out_Attr_pipe[17] [16] = \<const0> ;
  assign \out_Attr_pipe[17] [15] = \<const0> ;
  assign \out_Attr_pipe[17] [14] = \<const0> ;
  assign \out_Attr_pipe[17] [13] = \<const0> ;
  assign \out_Attr_pipe[17] [12] = \<const0> ;
  assign \out_Attr_pipe[17] [11] = \<const0> ;
  assign \out_Attr_pipe[17] [10] = \<const0> ;
  assign \out_Attr_pipe[17] [9] = \<const0> ;
  assign \out_Attr_pipe[17] [8] = \<const0> ;
  assign \out_Attr_pipe[17] [7:0] = \^out_Attr_pipe[17] [7:0];
  assign \out_Attr_pipe[18] [24] = \<const0> ;
  assign \out_Attr_pipe[18] [23] = \<const0> ;
  assign \out_Attr_pipe[18] [22] = \<const0> ;
  assign \out_Attr_pipe[18] [21] = \<const0> ;
  assign \out_Attr_pipe[18] [20] = \<const0> ;
  assign \out_Attr_pipe[18] [19] = \<const0> ;
  assign \out_Attr_pipe[18] [18] = \<const0> ;
  assign \out_Attr_pipe[18] [17] = \<const0> ;
  assign \out_Attr_pipe[18] [16] = \<const0> ;
  assign \out_Attr_pipe[18] [15] = \<const0> ;
  assign \out_Attr_pipe[18] [14] = \<const0> ;
  assign \out_Attr_pipe[18] [13] = \<const0> ;
  assign \out_Attr_pipe[18] [12] = \<const0> ;
  assign \out_Attr_pipe[18] [11] = \<const0> ;
  assign \out_Attr_pipe[18] [10] = \<const0> ;
  assign \out_Attr_pipe[18] [9] = \<const0> ;
  assign \out_Attr_pipe[18] [8] = \<const0> ;
  assign \out_Attr_pipe[18] [7:0] = \^out_Attr_pipe[18] [7:0];
  assign \out_Attr_pipe[19] [24] = \<const0> ;
  assign \out_Attr_pipe[19] [23] = \<const0> ;
  assign \out_Attr_pipe[19] [22] = \<const0> ;
  assign \out_Attr_pipe[19] [21] = \<const0> ;
  assign \out_Attr_pipe[19] [20] = \<const0> ;
  assign \out_Attr_pipe[19] [19] = \<const0> ;
  assign \out_Attr_pipe[19] [18] = \<const0> ;
  assign \out_Attr_pipe[19] [17] = \<const0> ;
  assign \out_Attr_pipe[19] [16] = \<const0> ;
  assign \out_Attr_pipe[19] [15] = \<const0> ;
  assign \out_Attr_pipe[19] [14] = \<const0> ;
  assign \out_Attr_pipe[19] [13] = \<const0> ;
  assign \out_Attr_pipe[19] [12] = \<const0> ;
  assign \out_Attr_pipe[19] [11] = \<const0> ;
  assign \out_Attr_pipe[19] [10] = \<const0> ;
  assign \out_Attr_pipe[19] [9] = \<const0> ;
  assign \out_Attr_pipe[19] [8] = \<const0> ;
  assign \out_Attr_pipe[19] [7:0] = \^out_Attr_pipe[19] [7:0];
  assign \out_Attr_pipe[1] [24] = \<const0> ;
  assign \out_Attr_pipe[1] [23] = \<const0> ;
  assign \out_Attr_pipe[1] [22] = \<const0> ;
  assign \out_Attr_pipe[1] [21] = \<const0> ;
  assign \out_Attr_pipe[1] [20] = \<const0> ;
  assign \out_Attr_pipe[1] [19] = \<const0> ;
  assign \out_Attr_pipe[1] [18] = \<const0> ;
  assign \out_Attr_pipe[1] [17] = \<const0> ;
  assign \out_Attr_pipe[1] [16] = \<const0> ;
  assign \out_Attr_pipe[1] [15] = \<const0> ;
  assign \out_Attr_pipe[1] [14] = \<const0> ;
  assign \out_Attr_pipe[1] [13] = \<const0> ;
  assign \out_Attr_pipe[1] [12] = \<const0> ;
  assign \out_Attr_pipe[1] [11] = \<const0> ;
  assign \out_Attr_pipe[1] [10] = \<const0> ;
  assign \out_Attr_pipe[1] [9] = \<const0> ;
  assign \out_Attr_pipe[1] [8] = \<const0> ;
  assign \out_Attr_pipe[1] [7:0] = \^out_Attr_pipe[1] [7:0];
  assign \out_Attr_pipe[20] [24] = \<const0> ;
  assign \out_Attr_pipe[20] [23] = \<const0> ;
  assign \out_Attr_pipe[20] [22] = \<const0> ;
  assign \out_Attr_pipe[20] [21] = \<const0> ;
  assign \out_Attr_pipe[20] [20] = \<const0> ;
  assign \out_Attr_pipe[20] [19] = \<const0> ;
  assign \out_Attr_pipe[20] [18] = \<const0> ;
  assign \out_Attr_pipe[20] [17] = \<const0> ;
  assign \out_Attr_pipe[20] [16] = \<const0> ;
  assign \out_Attr_pipe[20] [15] = \<const0> ;
  assign \out_Attr_pipe[20] [14] = \<const0> ;
  assign \out_Attr_pipe[20] [13] = \<const0> ;
  assign \out_Attr_pipe[20] [12] = \<const0> ;
  assign \out_Attr_pipe[20] [11] = \<const0> ;
  assign \out_Attr_pipe[20] [10] = \<const0> ;
  assign \out_Attr_pipe[20] [9] = \<const0> ;
  assign \out_Attr_pipe[20] [8] = \<const0> ;
  assign \out_Attr_pipe[20] [7:0] = \^out_Attr_pipe[20] [7:0];
  assign \out_Attr_pipe[21] [24] = \<const0> ;
  assign \out_Attr_pipe[21] [23] = \<const0> ;
  assign \out_Attr_pipe[21] [22] = \<const0> ;
  assign \out_Attr_pipe[21] [21] = \<const0> ;
  assign \out_Attr_pipe[21] [20] = \<const0> ;
  assign \out_Attr_pipe[21] [19] = \<const0> ;
  assign \out_Attr_pipe[21] [18] = \<const0> ;
  assign \out_Attr_pipe[21] [17] = \<const0> ;
  assign \out_Attr_pipe[21] [16] = \<const0> ;
  assign \out_Attr_pipe[21] [15] = \<const0> ;
  assign \out_Attr_pipe[21] [14] = \<const0> ;
  assign \out_Attr_pipe[21] [13] = \<const0> ;
  assign \out_Attr_pipe[21] [12] = \<const0> ;
  assign \out_Attr_pipe[21] [11] = \<const0> ;
  assign \out_Attr_pipe[21] [10] = \<const0> ;
  assign \out_Attr_pipe[21] [9] = \<const0> ;
  assign \out_Attr_pipe[21] [8] = \<const0> ;
  assign \out_Attr_pipe[21] [7:0] = \^out_Attr_pipe[21] [7:0];
  assign \out_Attr_pipe[22] [24] = \<const0> ;
  assign \out_Attr_pipe[22] [23] = \<const0> ;
  assign \out_Attr_pipe[22] [22] = \<const0> ;
  assign \out_Attr_pipe[22] [21] = \<const0> ;
  assign \out_Attr_pipe[22] [20] = \<const0> ;
  assign \out_Attr_pipe[22] [19] = \<const0> ;
  assign \out_Attr_pipe[22] [18] = \<const0> ;
  assign \out_Attr_pipe[22] [17] = \<const0> ;
  assign \out_Attr_pipe[22] [16] = \<const0> ;
  assign \out_Attr_pipe[22] [15] = \<const0> ;
  assign \out_Attr_pipe[22] [14] = \<const0> ;
  assign \out_Attr_pipe[22] [13] = \<const0> ;
  assign \out_Attr_pipe[22] [12] = \<const0> ;
  assign \out_Attr_pipe[22] [11] = \<const0> ;
  assign \out_Attr_pipe[22] [10] = \<const0> ;
  assign \out_Attr_pipe[22] [9] = \<const0> ;
  assign \out_Attr_pipe[22] [8] = \<const0> ;
  assign \out_Attr_pipe[22] [7:0] = \^out_Attr_pipe[22] [7:0];
  assign \out_Attr_pipe[23] [24] = \<const0> ;
  assign \out_Attr_pipe[23] [23] = \<const0> ;
  assign \out_Attr_pipe[23] [22] = \<const0> ;
  assign \out_Attr_pipe[23] [21] = \<const0> ;
  assign \out_Attr_pipe[23] [20] = \<const0> ;
  assign \out_Attr_pipe[23] [19] = \<const0> ;
  assign \out_Attr_pipe[23] [18] = \<const0> ;
  assign \out_Attr_pipe[23] [17] = \<const0> ;
  assign \out_Attr_pipe[23] [16] = \<const0> ;
  assign \out_Attr_pipe[23] [15] = \<const0> ;
  assign \out_Attr_pipe[23] [14] = \<const0> ;
  assign \out_Attr_pipe[23] [13] = \<const0> ;
  assign \out_Attr_pipe[23] [12] = \<const0> ;
  assign \out_Attr_pipe[23] [11] = \<const0> ;
  assign \out_Attr_pipe[23] [10] = \<const0> ;
  assign \out_Attr_pipe[23] [9] = \<const0> ;
  assign \out_Attr_pipe[23] [8] = \<const0> ;
  assign \out_Attr_pipe[23] [7:0] = \^out_Attr_pipe[23] [7:0];
  assign \out_Attr_pipe[24] [24] = \<const0> ;
  assign \out_Attr_pipe[24] [23] = \<const0> ;
  assign \out_Attr_pipe[24] [22] = \<const0> ;
  assign \out_Attr_pipe[24] [21] = \<const0> ;
  assign \out_Attr_pipe[24] [20] = \<const0> ;
  assign \out_Attr_pipe[24] [19] = \<const0> ;
  assign \out_Attr_pipe[24] [18] = \<const0> ;
  assign \out_Attr_pipe[24] [17] = \<const0> ;
  assign \out_Attr_pipe[24] [16] = \<const0> ;
  assign \out_Attr_pipe[24] [15] = \<const0> ;
  assign \out_Attr_pipe[24] [14] = \<const0> ;
  assign \out_Attr_pipe[24] [13] = \<const0> ;
  assign \out_Attr_pipe[24] [12] = \<const0> ;
  assign \out_Attr_pipe[24] [11] = \<const0> ;
  assign \out_Attr_pipe[24] [10] = \<const0> ;
  assign \out_Attr_pipe[24] [9] = \<const0> ;
  assign \out_Attr_pipe[24] [8] = \<const0> ;
  assign \out_Attr_pipe[24] [7:0] = \^out_Attr_pipe[24] [7:0];
  assign \out_Attr_pipe[25] [24] = \<const0> ;
  assign \out_Attr_pipe[25] [23] = \<const0> ;
  assign \out_Attr_pipe[25] [22] = \<const0> ;
  assign \out_Attr_pipe[25] [21] = \<const0> ;
  assign \out_Attr_pipe[25] [20] = \<const0> ;
  assign \out_Attr_pipe[25] [19] = \<const0> ;
  assign \out_Attr_pipe[25] [18] = \<const0> ;
  assign \out_Attr_pipe[25] [17] = \<const0> ;
  assign \out_Attr_pipe[25] [16] = \<const0> ;
  assign \out_Attr_pipe[25] [15] = \<const0> ;
  assign \out_Attr_pipe[25] [14] = \<const0> ;
  assign \out_Attr_pipe[25] [13] = \<const0> ;
  assign \out_Attr_pipe[25] [12] = \<const0> ;
  assign \out_Attr_pipe[25] [11] = \<const0> ;
  assign \out_Attr_pipe[25] [10] = \<const0> ;
  assign \out_Attr_pipe[25] [9] = \<const0> ;
  assign \out_Attr_pipe[25] [8] = \<const0> ;
  assign \out_Attr_pipe[25] [7:0] = \^out_Attr_pipe[25] [7:0];
  assign \out_Attr_pipe[26] [24] = \<const0> ;
  assign \out_Attr_pipe[26] [23] = \<const0> ;
  assign \out_Attr_pipe[26] [22] = \<const0> ;
  assign \out_Attr_pipe[26] [21] = \<const0> ;
  assign \out_Attr_pipe[26] [20] = \<const0> ;
  assign \out_Attr_pipe[26] [19] = \<const0> ;
  assign \out_Attr_pipe[26] [18] = \<const0> ;
  assign \out_Attr_pipe[26] [17] = \<const0> ;
  assign \out_Attr_pipe[26] [16] = \<const0> ;
  assign \out_Attr_pipe[26] [15] = \<const0> ;
  assign \out_Attr_pipe[26] [14] = \<const0> ;
  assign \out_Attr_pipe[26] [13] = \<const0> ;
  assign \out_Attr_pipe[26] [12] = \<const0> ;
  assign \out_Attr_pipe[26] [11] = \<const0> ;
  assign \out_Attr_pipe[26] [10] = \<const0> ;
  assign \out_Attr_pipe[26] [9] = \<const0> ;
  assign \out_Attr_pipe[26] [8] = \<const0> ;
  assign \out_Attr_pipe[26] [7:0] = \^out_Attr_pipe[26] [7:0];
  assign \out_Attr_pipe[27] [24] = \<const0> ;
  assign \out_Attr_pipe[27] [23] = \<const0> ;
  assign \out_Attr_pipe[27] [22] = \<const0> ;
  assign \out_Attr_pipe[27] [21] = \<const0> ;
  assign \out_Attr_pipe[27] [20] = \<const0> ;
  assign \out_Attr_pipe[27] [19] = \<const0> ;
  assign \out_Attr_pipe[27] [18] = \<const0> ;
  assign \out_Attr_pipe[27] [17] = \<const0> ;
  assign \out_Attr_pipe[27] [16] = \<const0> ;
  assign \out_Attr_pipe[27] [15] = \<const0> ;
  assign \out_Attr_pipe[27] [14] = \<const0> ;
  assign \out_Attr_pipe[27] [13] = \<const0> ;
  assign \out_Attr_pipe[27] [12] = \<const0> ;
  assign \out_Attr_pipe[27] [11] = \<const0> ;
  assign \out_Attr_pipe[27] [10] = \<const0> ;
  assign \out_Attr_pipe[27] [9] = \<const0> ;
  assign \out_Attr_pipe[27] [8] = \<const0> ;
  assign \out_Attr_pipe[27] [7:0] = \^out_Attr_pipe[27] [7:0];
  assign \out_Attr_pipe[28] [24] = \<const0> ;
  assign \out_Attr_pipe[28] [23] = \<const0> ;
  assign \out_Attr_pipe[28] [22] = \<const0> ;
  assign \out_Attr_pipe[28] [21] = \<const0> ;
  assign \out_Attr_pipe[28] [20] = \<const0> ;
  assign \out_Attr_pipe[28] [19] = \<const0> ;
  assign \out_Attr_pipe[28] [18] = \<const0> ;
  assign \out_Attr_pipe[28] [17] = \<const0> ;
  assign \out_Attr_pipe[28] [16] = \<const0> ;
  assign \out_Attr_pipe[28] [15] = \<const0> ;
  assign \out_Attr_pipe[28] [14] = \<const0> ;
  assign \out_Attr_pipe[28] [13] = \<const0> ;
  assign \out_Attr_pipe[28] [12] = \<const0> ;
  assign \out_Attr_pipe[28] [11] = \<const0> ;
  assign \out_Attr_pipe[28] [10] = \<const0> ;
  assign \out_Attr_pipe[28] [9] = \<const0> ;
  assign \out_Attr_pipe[28] [8] = \<const0> ;
  assign \out_Attr_pipe[28] [7:0] = \^out_Attr_pipe[28] [7:0];
  assign \out_Attr_pipe[29] [24] = \<const0> ;
  assign \out_Attr_pipe[29] [23] = \<const0> ;
  assign \out_Attr_pipe[29] [22] = \<const0> ;
  assign \out_Attr_pipe[29] [21] = \<const0> ;
  assign \out_Attr_pipe[29] [20] = \<const0> ;
  assign \out_Attr_pipe[29] [19] = \<const0> ;
  assign \out_Attr_pipe[29] [18] = \<const0> ;
  assign \out_Attr_pipe[29] [17] = \<const0> ;
  assign \out_Attr_pipe[29] [16] = \<const0> ;
  assign \out_Attr_pipe[29] [15] = \<const0> ;
  assign \out_Attr_pipe[29] [14] = \<const0> ;
  assign \out_Attr_pipe[29] [13] = \<const0> ;
  assign \out_Attr_pipe[29] [12] = \<const0> ;
  assign \out_Attr_pipe[29] [11] = \<const0> ;
  assign \out_Attr_pipe[29] [10] = \<const0> ;
  assign \out_Attr_pipe[29] [9] = \<const0> ;
  assign \out_Attr_pipe[29] [8] = \<const0> ;
  assign \out_Attr_pipe[29] [7:0] = \^out_Attr_pipe[29] [7:0];
  assign \out_Attr_pipe[2] [24] = \<const0> ;
  assign \out_Attr_pipe[2] [23] = \<const0> ;
  assign \out_Attr_pipe[2] [22] = \<const0> ;
  assign \out_Attr_pipe[2] [21] = \<const0> ;
  assign \out_Attr_pipe[2] [20] = \<const0> ;
  assign \out_Attr_pipe[2] [19] = \<const0> ;
  assign \out_Attr_pipe[2] [18] = \<const0> ;
  assign \out_Attr_pipe[2] [17] = \<const0> ;
  assign \out_Attr_pipe[2] [16] = \<const0> ;
  assign \out_Attr_pipe[2] [15] = \<const0> ;
  assign \out_Attr_pipe[2] [14] = \<const0> ;
  assign \out_Attr_pipe[2] [13] = \<const0> ;
  assign \out_Attr_pipe[2] [12] = \<const0> ;
  assign \out_Attr_pipe[2] [11] = \<const0> ;
  assign \out_Attr_pipe[2] [10] = \<const0> ;
  assign \out_Attr_pipe[2] [9] = \<const0> ;
  assign \out_Attr_pipe[2] [8] = \<const0> ;
  assign \out_Attr_pipe[2] [7:0] = \^out_Attr_pipe[2] [7:0];
  assign \out_Attr_pipe[30] [24] = \<const0> ;
  assign \out_Attr_pipe[30] [23] = \<const0> ;
  assign \out_Attr_pipe[30] [22] = \<const0> ;
  assign \out_Attr_pipe[30] [21] = \<const0> ;
  assign \out_Attr_pipe[30] [20] = \<const0> ;
  assign \out_Attr_pipe[30] [19] = \<const0> ;
  assign \out_Attr_pipe[30] [18] = \<const0> ;
  assign \out_Attr_pipe[30] [17] = \<const0> ;
  assign \out_Attr_pipe[30] [16] = \<const0> ;
  assign \out_Attr_pipe[30] [15] = \<const0> ;
  assign \out_Attr_pipe[30] [14] = \<const0> ;
  assign \out_Attr_pipe[30] [13] = \<const0> ;
  assign \out_Attr_pipe[30] [12] = \<const0> ;
  assign \out_Attr_pipe[30] [11] = \<const0> ;
  assign \out_Attr_pipe[30] [10] = \<const0> ;
  assign \out_Attr_pipe[30] [9] = \<const0> ;
  assign \out_Attr_pipe[30] [8] = \<const0> ;
  assign \out_Attr_pipe[30] [7:0] = \^out_Attr_pipe[30] [7:0];
  assign \out_Attr_pipe[31] [24] = \<const0> ;
  assign \out_Attr_pipe[31] [23] = \<const0> ;
  assign \out_Attr_pipe[31] [22] = \<const0> ;
  assign \out_Attr_pipe[31] [21] = \<const0> ;
  assign \out_Attr_pipe[31] [20] = \<const0> ;
  assign \out_Attr_pipe[31] [19] = \<const0> ;
  assign \out_Attr_pipe[31] [18] = \<const0> ;
  assign \out_Attr_pipe[31] [17] = \<const0> ;
  assign \out_Attr_pipe[31] [16] = \<const0> ;
  assign \out_Attr_pipe[31] [15] = \<const0> ;
  assign \out_Attr_pipe[31] [14] = \<const0> ;
  assign \out_Attr_pipe[31] [13] = \<const0> ;
  assign \out_Attr_pipe[31] [12] = \<const0> ;
  assign \out_Attr_pipe[31] [11] = \<const0> ;
  assign \out_Attr_pipe[31] [10] = \<const0> ;
  assign \out_Attr_pipe[31] [9] = \<const0> ;
  assign \out_Attr_pipe[31] [8] = \<const0> ;
  assign \out_Attr_pipe[31] [7:0] = \^out_Attr_pipe[31] [7:0];
  assign \out_Attr_pipe[32] [24] = \<const0> ;
  assign \out_Attr_pipe[32] [23] = \<const0> ;
  assign \out_Attr_pipe[32] [22] = \<const0> ;
  assign \out_Attr_pipe[32] [21] = \<const0> ;
  assign \out_Attr_pipe[32] [20] = \<const0> ;
  assign \out_Attr_pipe[32] [19] = \<const0> ;
  assign \out_Attr_pipe[32] [18] = \<const0> ;
  assign \out_Attr_pipe[32] [17] = \<const0> ;
  assign \out_Attr_pipe[32] [16] = \<const0> ;
  assign \out_Attr_pipe[32] [15] = \<const0> ;
  assign \out_Attr_pipe[32] [14] = \<const0> ;
  assign \out_Attr_pipe[32] [13] = \<const0> ;
  assign \out_Attr_pipe[32] [12] = \<const0> ;
  assign \out_Attr_pipe[32] [11] = \<const0> ;
  assign \out_Attr_pipe[32] [10] = \<const0> ;
  assign \out_Attr_pipe[32] [9] = \<const0> ;
  assign \out_Attr_pipe[32] [8] = \<const0> ;
  assign \out_Attr_pipe[32] [7:0] = \^out_Attr_pipe[32] [7:0];
  assign \out_Attr_pipe[33] [24] = \<const0> ;
  assign \out_Attr_pipe[33] [23] = \<const0> ;
  assign \out_Attr_pipe[33] [22] = \<const0> ;
  assign \out_Attr_pipe[33] [21] = \<const0> ;
  assign \out_Attr_pipe[33] [20] = \<const0> ;
  assign \out_Attr_pipe[33] [19] = \<const0> ;
  assign \out_Attr_pipe[33] [18] = \<const0> ;
  assign \out_Attr_pipe[33] [17] = \<const0> ;
  assign \out_Attr_pipe[33] [16] = \<const0> ;
  assign \out_Attr_pipe[33] [15] = \<const0> ;
  assign \out_Attr_pipe[33] [14] = \<const0> ;
  assign \out_Attr_pipe[33] [13] = \<const0> ;
  assign \out_Attr_pipe[33] [12] = \<const0> ;
  assign \out_Attr_pipe[33] [11] = \<const0> ;
  assign \out_Attr_pipe[33] [10] = \<const0> ;
  assign \out_Attr_pipe[33] [9] = \<const0> ;
  assign \out_Attr_pipe[33] [8] = \<const0> ;
  assign \out_Attr_pipe[33] [7:0] = \^out_Attr_pipe[33] [7:0];
  assign \out_Attr_pipe[3] [24] = \<const0> ;
  assign \out_Attr_pipe[3] [23] = \<const0> ;
  assign \out_Attr_pipe[3] [22] = \<const0> ;
  assign \out_Attr_pipe[3] [21] = \<const0> ;
  assign \out_Attr_pipe[3] [20] = \<const0> ;
  assign \out_Attr_pipe[3] [19] = \<const0> ;
  assign \out_Attr_pipe[3] [18] = \<const0> ;
  assign \out_Attr_pipe[3] [17] = \<const0> ;
  assign \out_Attr_pipe[3] [16] = \<const0> ;
  assign \out_Attr_pipe[3] [15] = \<const0> ;
  assign \out_Attr_pipe[3] [14] = \<const0> ;
  assign \out_Attr_pipe[3] [13] = \<const0> ;
  assign \out_Attr_pipe[3] [12] = \<const0> ;
  assign \out_Attr_pipe[3] [11] = \<const0> ;
  assign \out_Attr_pipe[3] [10] = \<const0> ;
  assign \out_Attr_pipe[3] [9] = \<const0> ;
  assign \out_Attr_pipe[3] [8] = \<const0> ;
  assign \out_Attr_pipe[3] [7:0] = \^out_Attr_pipe[3] [7:0];
  assign \out_Attr_pipe[4] [24] = \<const0> ;
  assign \out_Attr_pipe[4] [23] = \<const0> ;
  assign \out_Attr_pipe[4] [22] = \<const0> ;
  assign \out_Attr_pipe[4] [21] = \<const0> ;
  assign \out_Attr_pipe[4] [20] = \<const0> ;
  assign \out_Attr_pipe[4] [19] = \<const0> ;
  assign \out_Attr_pipe[4] [18] = \<const0> ;
  assign \out_Attr_pipe[4] [17] = \<const0> ;
  assign \out_Attr_pipe[4] [16] = \<const0> ;
  assign \out_Attr_pipe[4] [15] = \<const0> ;
  assign \out_Attr_pipe[4] [14] = \<const0> ;
  assign \out_Attr_pipe[4] [13] = \<const0> ;
  assign \out_Attr_pipe[4] [12] = \<const0> ;
  assign \out_Attr_pipe[4] [11] = \<const0> ;
  assign \out_Attr_pipe[4] [10] = \<const0> ;
  assign \out_Attr_pipe[4] [9] = \<const0> ;
  assign \out_Attr_pipe[4] [8] = \<const0> ;
  assign \out_Attr_pipe[4] [7:0] = \^out_Attr_pipe[4] [7:0];
  assign \out_Attr_pipe[5] [24] = \<const0> ;
  assign \out_Attr_pipe[5] [23] = \<const0> ;
  assign \out_Attr_pipe[5] [22] = \<const0> ;
  assign \out_Attr_pipe[5] [21] = \<const0> ;
  assign \out_Attr_pipe[5] [20] = \<const0> ;
  assign \out_Attr_pipe[5] [19] = \<const0> ;
  assign \out_Attr_pipe[5] [18] = \<const0> ;
  assign \out_Attr_pipe[5] [17] = \<const0> ;
  assign \out_Attr_pipe[5] [16] = \<const0> ;
  assign \out_Attr_pipe[5] [15] = \<const0> ;
  assign \out_Attr_pipe[5] [14] = \<const0> ;
  assign \out_Attr_pipe[5] [13] = \<const0> ;
  assign \out_Attr_pipe[5] [12] = \<const0> ;
  assign \out_Attr_pipe[5] [11] = \<const0> ;
  assign \out_Attr_pipe[5] [10] = \<const0> ;
  assign \out_Attr_pipe[5] [9] = \<const0> ;
  assign \out_Attr_pipe[5] [8] = \<const0> ;
  assign \out_Attr_pipe[5] [7:0] = \^out_Attr_pipe[5] [7:0];
  assign \out_Attr_pipe[6] [24] = \<const0> ;
  assign \out_Attr_pipe[6] [23] = \<const0> ;
  assign \out_Attr_pipe[6] [22] = \<const0> ;
  assign \out_Attr_pipe[6] [21] = \<const0> ;
  assign \out_Attr_pipe[6] [20] = \<const0> ;
  assign \out_Attr_pipe[6] [19] = \<const0> ;
  assign \out_Attr_pipe[6] [18] = \<const0> ;
  assign \out_Attr_pipe[6] [17] = \<const0> ;
  assign \out_Attr_pipe[6] [16] = \<const0> ;
  assign \out_Attr_pipe[6] [15] = \<const0> ;
  assign \out_Attr_pipe[6] [14] = \<const0> ;
  assign \out_Attr_pipe[6] [13] = \<const0> ;
  assign \out_Attr_pipe[6] [12] = \<const0> ;
  assign \out_Attr_pipe[6] [11] = \<const0> ;
  assign \out_Attr_pipe[6] [10] = \<const0> ;
  assign \out_Attr_pipe[6] [9] = \<const0> ;
  assign \out_Attr_pipe[6] [8] = \<const0> ;
  assign \out_Attr_pipe[6] [7:0] = \^out_Attr_pipe[6] [7:0];
  assign \out_Attr_pipe[7] [24] = \<const0> ;
  assign \out_Attr_pipe[7] [23] = \<const0> ;
  assign \out_Attr_pipe[7] [22] = \<const0> ;
  assign \out_Attr_pipe[7] [21] = \<const0> ;
  assign \out_Attr_pipe[7] [20] = \<const0> ;
  assign \out_Attr_pipe[7] [19] = \<const0> ;
  assign \out_Attr_pipe[7] [18] = \<const0> ;
  assign \out_Attr_pipe[7] [17] = \<const0> ;
  assign \out_Attr_pipe[7] [16] = \<const0> ;
  assign \out_Attr_pipe[7] [15] = \<const0> ;
  assign \out_Attr_pipe[7] [14] = \<const0> ;
  assign \out_Attr_pipe[7] [13] = \<const0> ;
  assign \out_Attr_pipe[7] [12] = \<const0> ;
  assign \out_Attr_pipe[7] [11] = \<const0> ;
  assign \out_Attr_pipe[7] [10] = \<const0> ;
  assign \out_Attr_pipe[7] [9] = \<const0> ;
  assign \out_Attr_pipe[7] [8] = \<const0> ;
  assign \out_Attr_pipe[7] [7:0] = \^out_Attr_pipe[7] [7:0];
  assign \out_Attr_pipe[8] [24] = \<const0> ;
  assign \out_Attr_pipe[8] [23] = \<const0> ;
  assign \out_Attr_pipe[8] [22] = \<const0> ;
  assign \out_Attr_pipe[8] [21] = \<const0> ;
  assign \out_Attr_pipe[8] [20] = \<const0> ;
  assign \out_Attr_pipe[8] [19] = \<const0> ;
  assign \out_Attr_pipe[8] [18] = \<const0> ;
  assign \out_Attr_pipe[8] [17] = \<const0> ;
  assign \out_Attr_pipe[8] [16] = \<const0> ;
  assign \out_Attr_pipe[8] [15] = \<const0> ;
  assign \out_Attr_pipe[8] [14] = \<const0> ;
  assign \out_Attr_pipe[8] [13] = \<const0> ;
  assign \out_Attr_pipe[8] [12] = \<const0> ;
  assign \out_Attr_pipe[8] [11] = \<const0> ;
  assign \out_Attr_pipe[8] [10] = \<const0> ;
  assign \out_Attr_pipe[8] [9] = \<const0> ;
  assign \out_Attr_pipe[8] [8] = \<const0> ;
  assign \out_Attr_pipe[8] [7:0] = \^out_Attr_pipe[8] [7:0];
  assign \out_Attr_pipe[9] [24] = \<const0> ;
  assign \out_Attr_pipe[9] [23] = \<const0> ;
  assign \out_Attr_pipe[9] [22] = \<const0> ;
  assign \out_Attr_pipe[9] [21] = \<const0> ;
  assign \out_Attr_pipe[9] [20] = \<const0> ;
  assign \out_Attr_pipe[9] [19] = \<const0> ;
  assign \out_Attr_pipe[9] [18] = \<const0> ;
  assign \out_Attr_pipe[9] [17] = \<const0> ;
  assign \out_Attr_pipe[9] [16] = \<const0> ;
  assign \out_Attr_pipe[9] [15] = \<const0> ;
  assign \out_Attr_pipe[9] [14] = \<const0> ;
  assign \out_Attr_pipe[9] [13] = \<const0> ;
  assign \out_Attr_pipe[9] [12] = \<const0> ;
  assign \out_Attr_pipe[9] [11] = \<const0> ;
  assign \out_Attr_pipe[9] [10] = \<const0> ;
  assign \out_Attr_pipe[9] [9] = \<const0> ;
  assign \out_Attr_pipe[9] [8] = \<const0> ;
  assign \out_Attr_pipe[9] [7:0] = \^out_Attr_pipe[9] [7:0];
  assign \out_SV_pipe[0] [17] = \in_SV_pipe[0] [11];
  assign \out_SV_pipe[0] [16] = \in_SV_pipe[0] [11];
  assign \out_SV_pipe[0] [15] = \in_SV_pipe[0] [11];
  assign \out_SV_pipe[0] [14] = \in_SV_pipe[0] [11];
  assign \out_SV_pipe[0] [13] = \in_SV_pipe[0] [11];
  assign \out_SV_pipe[0] [12] = \in_SV_pipe[0] [11];
  assign \out_SV_pipe[0] [11:0] = \in_SV_pipe[0] ;
  assign \out_SV_pipe[10] [17] = \^out_SV_pipe[10] [11];
  assign \out_SV_pipe[10] [16] = \^out_SV_pipe[10] [11];
  assign \out_SV_pipe[10] [15] = \^out_SV_pipe[10] [11];
  assign \out_SV_pipe[10] [14] = \^out_SV_pipe[10] [11];
  assign \out_SV_pipe[10] [13] = \^out_SV_pipe[10] [11];
  assign \out_SV_pipe[10] [12] = \^out_SV_pipe[10] [11];
  assign \out_SV_pipe[10] [11:0] = \^out_SV_pipe[10] [11:0];
  assign \out_SV_pipe[11] [17] = \^out_SV_pipe[11] [11];
  assign \out_SV_pipe[11] [16] = \^out_SV_pipe[11] [11];
  assign \out_SV_pipe[11] [15] = \^out_SV_pipe[11] [11];
  assign \out_SV_pipe[11] [14] = \^out_SV_pipe[11] [11];
  assign \out_SV_pipe[11] [13] = \^out_SV_pipe[11] [11];
  assign \out_SV_pipe[11] [12] = \^out_SV_pipe[11] [11];
  assign \out_SV_pipe[11] [11:0] = \^out_SV_pipe[11] [11:0];
  assign \out_SV_pipe[12] [17] = \^out_SV_pipe[12] [11];
  assign \out_SV_pipe[12] [16] = \^out_SV_pipe[12] [11];
  assign \out_SV_pipe[12] [15] = \^out_SV_pipe[12] [11];
  assign \out_SV_pipe[12] [14] = \^out_SV_pipe[12] [11];
  assign \out_SV_pipe[12] [13] = \^out_SV_pipe[12] [11];
  assign \out_SV_pipe[12] [12] = \^out_SV_pipe[12] [11];
  assign \out_SV_pipe[12] [11:0] = \^out_SV_pipe[12] [11:0];
  assign \out_SV_pipe[13] [17] = \^out_SV_pipe[13] [11];
  assign \out_SV_pipe[13] [16] = \^out_SV_pipe[13] [11];
  assign \out_SV_pipe[13] [15] = \^out_SV_pipe[13] [11];
  assign \out_SV_pipe[13] [14] = \^out_SV_pipe[13] [11];
  assign \out_SV_pipe[13] [13] = \^out_SV_pipe[13] [11];
  assign \out_SV_pipe[13] [12] = \^out_SV_pipe[13] [11];
  assign \out_SV_pipe[13] [11:0] = \^out_SV_pipe[13] [11:0];
  assign \out_SV_pipe[14] [17] = \^out_SV_pipe[14] [11];
  assign \out_SV_pipe[14] [16] = \^out_SV_pipe[14] [11];
  assign \out_SV_pipe[14] [15] = \^out_SV_pipe[14] [11];
  assign \out_SV_pipe[14] [14] = \^out_SV_pipe[14] [11];
  assign \out_SV_pipe[14] [13] = \^out_SV_pipe[14] [11];
  assign \out_SV_pipe[14] [12] = \^out_SV_pipe[14] [11];
  assign \out_SV_pipe[14] [11:0] = \^out_SV_pipe[14] [11:0];
  assign \out_SV_pipe[15] [17] = \^out_SV_pipe[15] [11];
  assign \out_SV_pipe[15] [16] = \^out_SV_pipe[15] [11];
  assign \out_SV_pipe[15] [15] = \^out_SV_pipe[15] [11];
  assign \out_SV_pipe[15] [14] = \^out_SV_pipe[15] [11];
  assign \out_SV_pipe[15] [13] = \^out_SV_pipe[15] [11];
  assign \out_SV_pipe[15] [12] = \^out_SV_pipe[15] [11];
  assign \out_SV_pipe[15] [11:0] = \^out_SV_pipe[15] [11:0];
  assign \out_SV_pipe[16] [17] = \^out_SV_pipe[16] [11];
  assign \out_SV_pipe[16] [16] = \^out_SV_pipe[16] [11];
  assign \out_SV_pipe[16] [15] = \^out_SV_pipe[16] [11];
  assign \out_SV_pipe[16] [14] = \^out_SV_pipe[16] [11];
  assign \out_SV_pipe[16] [13] = \^out_SV_pipe[16] [11];
  assign \out_SV_pipe[16] [12] = \^out_SV_pipe[16] [11];
  assign \out_SV_pipe[16] [11:0] = \^out_SV_pipe[16] [11:0];
  assign \out_SV_pipe[17] [17] = \^out_SV_pipe[17] [11];
  assign \out_SV_pipe[17] [16] = \^out_SV_pipe[17] [11];
  assign \out_SV_pipe[17] [15] = \^out_SV_pipe[17] [11];
  assign \out_SV_pipe[17] [14] = \^out_SV_pipe[17] [11];
  assign \out_SV_pipe[17] [13] = \^out_SV_pipe[17] [11];
  assign \out_SV_pipe[17] [12] = \^out_SV_pipe[17] [11];
  assign \out_SV_pipe[17] [11:0] = \^out_SV_pipe[17] [11:0];
  assign \out_SV_pipe[18] [17] = \^out_SV_pipe[18] [11];
  assign \out_SV_pipe[18] [16] = \^out_SV_pipe[18] [11];
  assign \out_SV_pipe[18] [15] = \^out_SV_pipe[18] [11];
  assign \out_SV_pipe[18] [14] = \^out_SV_pipe[18] [11];
  assign \out_SV_pipe[18] [13] = \^out_SV_pipe[18] [11];
  assign \out_SV_pipe[18] [12] = \^out_SV_pipe[18] [11];
  assign \out_SV_pipe[18] [11:0] = \^out_SV_pipe[18] [11:0];
  assign \out_SV_pipe[19] [17] = \^out_SV_pipe[19] [11];
  assign \out_SV_pipe[19] [16] = \^out_SV_pipe[19] [11];
  assign \out_SV_pipe[19] [15] = \^out_SV_pipe[19] [11];
  assign \out_SV_pipe[19] [14] = \^out_SV_pipe[19] [11];
  assign \out_SV_pipe[19] [13] = \^out_SV_pipe[19] [11];
  assign \out_SV_pipe[19] [12] = \^out_SV_pipe[19] [11];
  assign \out_SV_pipe[19] [11:0] = \^out_SV_pipe[19] [11:0];
  assign \out_SV_pipe[1] [17] = \^out_SV_pipe[1] [11];
  assign \out_SV_pipe[1] [16] = \^out_SV_pipe[1] [11];
  assign \out_SV_pipe[1] [15] = \^out_SV_pipe[1] [11];
  assign \out_SV_pipe[1] [14] = \^out_SV_pipe[1] [11];
  assign \out_SV_pipe[1] [13] = \^out_SV_pipe[1] [11];
  assign \out_SV_pipe[1] [12] = \^out_SV_pipe[1] [11];
  assign \out_SV_pipe[1] [11:0] = \^out_SV_pipe[1] [11:0];
  assign \out_SV_pipe[20] [17] = \^out_SV_pipe[20] [11];
  assign \out_SV_pipe[20] [16] = \^out_SV_pipe[20] [11];
  assign \out_SV_pipe[20] [15] = \^out_SV_pipe[20] [11];
  assign \out_SV_pipe[20] [14] = \^out_SV_pipe[20] [11];
  assign \out_SV_pipe[20] [13] = \^out_SV_pipe[20] [11];
  assign \out_SV_pipe[20] [12] = \^out_SV_pipe[20] [11];
  assign \out_SV_pipe[20] [11:0] = \^out_SV_pipe[20] [11:0];
  assign \out_SV_pipe[21] [17] = \^out_SV_pipe[21] [11];
  assign \out_SV_pipe[21] [16] = \^out_SV_pipe[21] [11];
  assign \out_SV_pipe[21] [15] = \^out_SV_pipe[21] [11];
  assign \out_SV_pipe[21] [14] = \^out_SV_pipe[21] [11];
  assign \out_SV_pipe[21] [13] = \^out_SV_pipe[21] [11];
  assign \out_SV_pipe[21] [12] = \^out_SV_pipe[21] [11];
  assign \out_SV_pipe[21] [11:0] = \^out_SV_pipe[21] [11:0];
  assign \out_SV_pipe[22] [17] = \^out_SV_pipe[22] [11];
  assign \out_SV_pipe[22] [16] = \^out_SV_pipe[22] [11];
  assign \out_SV_pipe[22] [15] = \^out_SV_pipe[22] [11];
  assign \out_SV_pipe[22] [14] = \^out_SV_pipe[22] [11];
  assign \out_SV_pipe[22] [13] = \^out_SV_pipe[22] [11];
  assign \out_SV_pipe[22] [12] = \^out_SV_pipe[22] [11];
  assign \out_SV_pipe[22] [11:0] = \^out_SV_pipe[22] [11:0];
  assign \out_SV_pipe[23] [17] = \^out_SV_pipe[23] [11];
  assign \out_SV_pipe[23] [16] = \^out_SV_pipe[23] [11];
  assign \out_SV_pipe[23] [15] = \^out_SV_pipe[23] [11];
  assign \out_SV_pipe[23] [14] = \^out_SV_pipe[23] [11];
  assign \out_SV_pipe[23] [13] = \^out_SV_pipe[23] [11];
  assign \out_SV_pipe[23] [12] = \^out_SV_pipe[23] [11];
  assign \out_SV_pipe[23] [11:0] = \^out_SV_pipe[23] [11:0];
  assign \out_SV_pipe[24] [17] = \^out_SV_pipe[24] [11];
  assign \out_SV_pipe[24] [16] = \^out_SV_pipe[24] [11];
  assign \out_SV_pipe[24] [15] = \^out_SV_pipe[24] [11];
  assign \out_SV_pipe[24] [14] = \^out_SV_pipe[24] [11];
  assign \out_SV_pipe[24] [13] = \^out_SV_pipe[24] [11];
  assign \out_SV_pipe[24] [12] = \^out_SV_pipe[24] [11];
  assign \out_SV_pipe[24] [11:0] = \^out_SV_pipe[24] [11:0];
  assign \out_SV_pipe[25] [17] = \^out_SV_pipe[25] [11];
  assign \out_SV_pipe[25] [16] = \^out_SV_pipe[25] [11];
  assign \out_SV_pipe[25] [15] = \^out_SV_pipe[25] [11];
  assign \out_SV_pipe[25] [14] = \^out_SV_pipe[25] [11];
  assign \out_SV_pipe[25] [13] = \^out_SV_pipe[25] [11];
  assign \out_SV_pipe[25] [12] = \^out_SV_pipe[25] [11];
  assign \out_SV_pipe[25] [11:0] = \^out_SV_pipe[25] [11:0];
  assign \out_SV_pipe[26] [17] = \^out_SV_pipe[26] [11];
  assign \out_SV_pipe[26] [16] = \^out_SV_pipe[26] [11];
  assign \out_SV_pipe[26] [15] = \^out_SV_pipe[26] [11];
  assign \out_SV_pipe[26] [14] = \^out_SV_pipe[26] [11];
  assign \out_SV_pipe[26] [13] = \^out_SV_pipe[26] [11];
  assign \out_SV_pipe[26] [12] = \^out_SV_pipe[26] [11];
  assign \out_SV_pipe[26] [11:0] = \^out_SV_pipe[26] [11:0];
  assign \out_SV_pipe[27] [17] = \^out_SV_pipe[27] [11];
  assign \out_SV_pipe[27] [16] = \^out_SV_pipe[27] [11];
  assign \out_SV_pipe[27] [15] = \^out_SV_pipe[27] [11];
  assign \out_SV_pipe[27] [14] = \^out_SV_pipe[27] [11];
  assign \out_SV_pipe[27] [13] = \^out_SV_pipe[27] [11];
  assign \out_SV_pipe[27] [12] = \^out_SV_pipe[27] [11];
  assign \out_SV_pipe[27] [11:0] = \^out_SV_pipe[27] [11:0];
  assign \out_SV_pipe[28] [17] = \^out_SV_pipe[28] [11];
  assign \out_SV_pipe[28] [16] = \^out_SV_pipe[28] [11];
  assign \out_SV_pipe[28] [15] = \^out_SV_pipe[28] [11];
  assign \out_SV_pipe[28] [14] = \^out_SV_pipe[28] [11];
  assign \out_SV_pipe[28] [13] = \^out_SV_pipe[28] [11];
  assign \out_SV_pipe[28] [12] = \^out_SV_pipe[28] [11];
  assign \out_SV_pipe[28] [11:0] = \^out_SV_pipe[28] [11:0];
  assign \out_SV_pipe[29] [17] = \^out_SV_pipe[29] [11];
  assign \out_SV_pipe[29] [16] = \^out_SV_pipe[29] [11];
  assign \out_SV_pipe[29] [15] = \^out_SV_pipe[29] [11];
  assign \out_SV_pipe[29] [14] = \^out_SV_pipe[29] [11];
  assign \out_SV_pipe[29] [13] = \^out_SV_pipe[29] [11];
  assign \out_SV_pipe[29] [12] = \^out_SV_pipe[29] [11];
  assign \out_SV_pipe[29] [11:0] = \^out_SV_pipe[29] [11:0];
  assign \out_SV_pipe[2] [17] = \^out_SV_pipe[2] [11];
  assign \out_SV_pipe[2] [16] = \^out_SV_pipe[2] [11];
  assign \out_SV_pipe[2] [15] = \^out_SV_pipe[2] [11];
  assign \out_SV_pipe[2] [14] = \^out_SV_pipe[2] [11];
  assign \out_SV_pipe[2] [13] = \^out_SV_pipe[2] [11];
  assign \out_SV_pipe[2] [12] = \^out_SV_pipe[2] [11];
  assign \out_SV_pipe[2] [11:0] = \^out_SV_pipe[2] [11:0];
  assign \out_SV_pipe[30] [17] = \^out_SV_pipe[30] [11];
  assign \out_SV_pipe[30] [16] = \^out_SV_pipe[30] [11];
  assign \out_SV_pipe[30] [15] = \^out_SV_pipe[30] [11];
  assign \out_SV_pipe[30] [14] = \^out_SV_pipe[30] [11];
  assign \out_SV_pipe[30] [13] = \^out_SV_pipe[30] [11];
  assign \out_SV_pipe[30] [12] = \^out_SV_pipe[30] [11];
  assign \out_SV_pipe[30] [11:0] = \^out_SV_pipe[30] [11:0];
  assign \out_SV_pipe[31] [17] = \^out_SV_pipe[31] [11];
  assign \out_SV_pipe[31] [16] = \^out_SV_pipe[31] [11];
  assign \out_SV_pipe[31] [15] = \^out_SV_pipe[31] [11];
  assign \out_SV_pipe[31] [14] = \^out_SV_pipe[31] [11];
  assign \out_SV_pipe[31] [13] = \^out_SV_pipe[31] [11];
  assign \out_SV_pipe[31] [12] = \^out_SV_pipe[31] [11];
  assign \out_SV_pipe[31] [11:0] = \^out_SV_pipe[31] [11:0];
  assign \out_SV_pipe[32] [17] = \^out_SV_pipe[32] [11];
  assign \out_SV_pipe[32] [16] = \^out_SV_pipe[32] [11];
  assign \out_SV_pipe[32] [15] = \^out_SV_pipe[32] [11];
  assign \out_SV_pipe[32] [14] = \^out_SV_pipe[32] [11];
  assign \out_SV_pipe[32] [13] = \^out_SV_pipe[32] [11];
  assign \out_SV_pipe[32] [12] = \^out_SV_pipe[32] [11];
  assign \out_SV_pipe[32] [11:0] = \^out_SV_pipe[32] [11:0];
  assign \out_SV_pipe[33] [17] = \^out_SV_pipe[33] [11];
  assign \out_SV_pipe[33] [16] = \^out_SV_pipe[33] [11];
  assign \out_SV_pipe[33] [15] = \^out_SV_pipe[33] [11];
  assign \out_SV_pipe[33] [14] = \^out_SV_pipe[33] [11];
  assign \out_SV_pipe[33] [13] = \^out_SV_pipe[33] [11];
  assign \out_SV_pipe[33] [12] = \^out_SV_pipe[33] [11];
  assign \out_SV_pipe[33] [11:0] = \^out_SV_pipe[33] [11:0];
  assign \out_SV_pipe[3] [17] = \^out_SV_pipe[3] [11];
  assign \out_SV_pipe[3] [16] = \^out_SV_pipe[3] [11];
  assign \out_SV_pipe[3] [15] = \^out_SV_pipe[3] [11];
  assign \out_SV_pipe[3] [14] = \^out_SV_pipe[3] [11];
  assign \out_SV_pipe[3] [13] = \^out_SV_pipe[3] [11];
  assign \out_SV_pipe[3] [12] = \^out_SV_pipe[3] [11];
  assign \out_SV_pipe[3] [11:0] = \^out_SV_pipe[3] [11:0];
  assign \out_SV_pipe[4] [17] = \^out_SV_pipe[4] [11];
  assign \out_SV_pipe[4] [16] = \^out_SV_pipe[4] [11];
  assign \out_SV_pipe[4] [15] = \^out_SV_pipe[4] [11];
  assign \out_SV_pipe[4] [14] = \^out_SV_pipe[4] [11];
  assign \out_SV_pipe[4] [13] = \^out_SV_pipe[4] [11];
  assign \out_SV_pipe[4] [12] = \^out_SV_pipe[4] [11];
  assign \out_SV_pipe[4] [11:0] = \^out_SV_pipe[4] [11:0];
  assign \out_SV_pipe[5] [17] = \^out_SV_pipe[5] [11];
  assign \out_SV_pipe[5] [16] = \^out_SV_pipe[5] [11];
  assign \out_SV_pipe[5] [15] = \^out_SV_pipe[5] [11];
  assign \out_SV_pipe[5] [14] = \^out_SV_pipe[5] [11];
  assign \out_SV_pipe[5] [13] = \^out_SV_pipe[5] [11];
  assign \out_SV_pipe[5] [12] = \^out_SV_pipe[5] [11];
  assign \out_SV_pipe[5] [11:0] = \^out_SV_pipe[5] [11:0];
  assign \out_SV_pipe[6] [17] = \^out_SV_pipe[6] [11];
  assign \out_SV_pipe[6] [16] = \^out_SV_pipe[6] [11];
  assign \out_SV_pipe[6] [15] = \^out_SV_pipe[6] [11];
  assign \out_SV_pipe[6] [14] = \^out_SV_pipe[6] [11];
  assign \out_SV_pipe[6] [13] = \^out_SV_pipe[6] [11];
  assign \out_SV_pipe[6] [12] = \^out_SV_pipe[6] [11];
  assign \out_SV_pipe[6] [11:0] = \^out_SV_pipe[6] [11:0];
  assign \out_SV_pipe[7] [17] = \^out_SV_pipe[7] [11];
  assign \out_SV_pipe[7] [16] = \^out_SV_pipe[7] [11];
  assign \out_SV_pipe[7] [15] = \^out_SV_pipe[7] [11];
  assign \out_SV_pipe[7] [14] = \^out_SV_pipe[7] [11];
  assign \out_SV_pipe[7] [13] = \^out_SV_pipe[7] [11];
  assign \out_SV_pipe[7] [12] = \^out_SV_pipe[7] [11];
  assign \out_SV_pipe[7] [11:0] = \^out_SV_pipe[7] [11:0];
  assign \out_SV_pipe[8] [17] = \^out_SV_pipe[8] [11];
  assign \out_SV_pipe[8] [16] = \^out_SV_pipe[8] [11];
  assign \out_SV_pipe[8] [15] = \^out_SV_pipe[8] [11];
  assign \out_SV_pipe[8] [14] = \^out_SV_pipe[8] [11];
  assign \out_SV_pipe[8] [13] = \^out_SV_pipe[8] [11];
  assign \out_SV_pipe[8] [12] = \^out_SV_pipe[8] [11];
  assign \out_SV_pipe[8] [11:0] = \^out_SV_pipe[8] [11:0];
  assign \out_SV_pipe[9] [17] = \^out_SV_pipe[9] [11];
  assign \out_SV_pipe[9] [16] = \^out_SV_pipe[9] [11];
  assign \out_SV_pipe[9] [15] = \^out_SV_pipe[9] [11];
  assign \out_SV_pipe[9] [14] = \^out_SV_pipe[9] [11];
  assign \out_SV_pipe[9] [13] = \^out_SV_pipe[9] [11];
  assign \out_SV_pipe[9] [12] = \^out_SV_pipe[9] [11];
  assign \out_SV_pipe[9] [11:0] = \^out_SV_pipe[9] [11:0];
  GND GND
       (.G(\<const0> ));
  double_shift_reg__parameterized17 \gen_double_shift_reg[10].double_shift_reg_pm 
       (.clk(clk),
        .enable_transfer(enable_transfer),
        .\in_Attr_pipe[10] (\in_Attr_pipe[10] ),
        .\in_SV_pipe[10] (\in_SV_pipe[10] ),
        .\out_Attr_pipe[10] (\^out_Attr_pipe[10] ),
        .\out_SV_pipe[10] (\^out_SV_pipe[10] ),
        .rstn(rstn),
        .\signA_reg[9][7]_0 (gen_double_shift_reg_r_7_n_0));
  double_shift_reg__parameterized19 \gen_double_shift_reg[11].double_shift_reg_pm 
       (.clk(clk),
        .enable_transfer(enable_transfer),
        .\in_Attr_pipe[11] (\in_Attr_pipe[11] ),
        .\in_SV_pipe[11] (\in_SV_pipe[11] ),
        .\out_Attr_pipe[11] (\^out_Attr_pipe[11] ),
        .\out_SV_pipe[11] (\^out_SV_pipe[11] ),
        .rstn(rstn),
        .\signA_reg[10][7]_0 (gen_double_shift_reg_r_8_n_0));
  double_shift_reg__parameterized21 \gen_double_shift_reg[12].double_shift_reg_pm 
       (.clk(clk),
        .enable_transfer(enable_transfer),
        .\in_Attr_pipe[12] (\in_Attr_pipe[12] ),
        .\in_SV_pipe[12] (\in_SV_pipe[12] ),
        .\out_Attr_pipe[12] (\^out_Attr_pipe[12] ),
        .\out_SV_pipe[12] (\^out_SV_pipe[12] ),
        .rstn(rstn),
        .\signA_reg[11][7]_0 (gen_double_shift_reg_r_9_n_0));
  double_shift_reg__parameterized23 \gen_double_shift_reg[13].double_shift_reg_pm 
       (.clk(clk),
        .enable_transfer(enable_transfer),
        .\in_Attr_pipe[13] (\in_Attr_pipe[13] ),
        .\in_SV_pipe[13] (\in_SV_pipe[13] ),
        .\out_Attr_pipe[13] (\^out_Attr_pipe[13] ),
        .\out_SV_pipe[13] (\^out_SV_pipe[13] ),
        .rstn(rstn),
        .\signA_reg[12][7]_0 (gen_double_shift_reg_r_10_n_0));
  double_shift_reg__parameterized25 \gen_double_shift_reg[14].double_shift_reg_pm 
       (.clk(clk),
        .enable_transfer(enable_transfer),
        .\in_Attr_pipe[14] (\in_Attr_pipe[14] ),
        .\in_SV_pipe[14] (\in_SV_pipe[14] ),
        .\out_Attr_pipe[14] (\^out_Attr_pipe[14] ),
        .\out_SV_pipe[14] (\^out_SV_pipe[14] ),
        .rstn(rstn),
        .\signA_reg[13][7]_0 (gen_double_shift_reg_r_11_n_0));
  double_shift_reg__parameterized27 \gen_double_shift_reg[15].double_shift_reg_pm 
       (.clk(clk),
        .enable_transfer(enable_transfer),
        .\in_Attr_pipe[15] (\in_Attr_pipe[15] ),
        .\in_SV_pipe[15] (\in_SV_pipe[15] ),
        .\out_Attr_pipe[15] (\^out_Attr_pipe[15] ),
        .\out_SV_pipe[15] (\^out_SV_pipe[15] ),
        .rstn(rstn),
        .\signA_reg[14][7]_0 (gen_double_shift_reg_r_12_n_0));
  double_shift_reg__parameterized29 \gen_double_shift_reg[16].double_shift_reg_pm 
       (.clk(clk),
        .enable_transfer(enable_transfer),
        .\in_Attr_pipe[16] (\in_Attr_pipe[16] ),
        .\in_SV_pipe[16] (\in_SV_pipe[16] ),
        .\out_Attr_pipe[16] (\^out_Attr_pipe[16] ),
        .\out_SV_pipe[16] (\^out_SV_pipe[16] ),
        .rstn(rstn),
        .\signA_reg[15][7]_0 (gen_double_shift_reg_r_13_n_0));
  double_shift_reg__parameterized31 \gen_double_shift_reg[17].double_shift_reg_pm 
       (.clk(clk),
        .enable_transfer(enable_transfer),
        .\in_Attr_pipe[17] (\in_Attr_pipe[17] ),
        .\in_SV_pipe[17] (\in_SV_pipe[17] ),
        .\out_Attr_pipe[17] (\^out_Attr_pipe[17] ),
        .\out_SV_pipe[17] (\^out_SV_pipe[17] ),
        .rstn(rstn),
        .\signA_reg[16][7]_0 (gen_double_shift_reg_r_14_n_0));
  double_shift_reg__parameterized33 \gen_double_shift_reg[18].double_shift_reg_pm 
       (.clk(clk),
        .enable_transfer(enable_transfer),
        .\in_Attr_pipe[18] (\in_Attr_pipe[18] ),
        .\in_SV_pipe[18] (\in_SV_pipe[18] ),
        .\out_Attr_pipe[18] (\^out_Attr_pipe[18] ),
        .\out_SV_pipe[18] (\^out_SV_pipe[18] ),
        .rstn(rstn),
        .\signA_reg[17][7]_0 (gen_double_shift_reg_r_15_n_0));
  double_shift_reg__parameterized35 \gen_double_shift_reg[19].double_shift_reg_pm 
       (.clk(clk),
        .enable_transfer(enable_transfer),
        .\in_Attr_pipe[19] (\in_Attr_pipe[19] ),
        .\in_SV_pipe[19] (\in_SV_pipe[19] ),
        .\out_Attr_pipe[19] (\^out_Attr_pipe[19] ),
        .\out_SV_pipe[19] (\^out_SV_pipe[19] ),
        .rstn(rstn),
        .\signA_reg[18][7]_0 (gen_double_shift_reg_r_16_n_0));
  double_shift_reg \gen_double_shift_reg[1].double_shift_reg_pm 
       (.clk(clk),
        .enable_transfer(enable_transfer),
        .\in_Attr_pipe[1] (\in_Attr_pipe[1] ),
        .\in_SV_pipe[1] (\in_SV_pipe[1] ),
        .\out_Attr_pipe[1] (\^out_Attr_pipe[1] ),
        .\out_SV_pipe[1] (\^out_SV_pipe[1] ),
        .rstn(rstn));
  double_shift_reg__parameterized37 \gen_double_shift_reg[20].double_shift_reg_pm 
       (.clk(clk),
        .enable_transfer(enable_transfer),
        .\in_Attr_pipe[20] (\in_Attr_pipe[20] ),
        .\in_SV_pipe[20] (\in_SV_pipe[20] ),
        .\out_Attr_pipe[20] (\^out_Attr_pipe[20] ),
        .\out_SV_pipe[20] (\^out_SV_pipe[20] ),
        .rstn(rstn),
        .\signA_reg[19][7]_0 (gen_double_shift_reg_r_17_n_0));
  double_shift_reg__parameterized39 \gen_double_shift_reg[21].double_shift_reg_pm 
       (.clk(clk),
        .enable_transfer(enable_transfer),
        .\in_Attr_pipe[21] (\in_Attr_pipe[21] ),
        .\in_SV_pipe[21] (\in_SV_pipe[21] ),
        .\out_Attr_pipe[21] (\^out_Attr_pipe[21] ),
        .\out_SV_pipe[21] (\^out_SV_pipe[21] ),
        .rstn(rstn),
        .\signA_reg[20][7]_0 (gen_double_shift_reg_r_18_n_0));
  double_shift_reg__parameterized41 \gen_double_shift_reg[22].double_shift_reg_pm 
       (.clk(clk),
        .enable_transfer(enable_transfer),
        .\in_Attr_pipe[22] (\in_Attr_pipe[22] ),
        .\in_SV_pipe[22] (\in_SV_pipe[22] ),
        .\out_Attr_pipe[22] (\^out_Attr_pipe[22] ),
        .\out_SV_pipe[22] (\^out_SV_pipe[22] ),
        .rstn(rstn),
        .\signA_reg[21][7]_0 (gen_double_shift_reg_r_19_n_0));
  double_shift_reg__parameterized43 \gen_double_shift_reg[23].double_shift_reg_pm 
       (.clk(clk),
        .enable_transfer(enable_transfer),
        .\in_Attr_pipe[23] (\in_Attr_pipe[23] ),
        .\in_SV_pipe[23] (\in_SV_pipe[23] ),
        .\out_Attr_pipe[23] (\^out_Attr_pipe[23] ),
        .\out_SV_pipe[23] (\^out_SV_pipe[23] ),
        .rstn(rstn),
        .\signA_reg[22][7]_0 (gen_double_shift_reg_r_20_n_0));
  double_shift_reg__parameterized45 \gen_double_shift_reg[24].double_shift_reg_pm 
       (.clk(clk),
        .enable_transfer(enable_transfer),
        .\in_Attr_pipe[24] (\in_Attr_pipe[24] ),
        .\in_SV_pipe[24] (\in_SV_pipe[24] ),
        .\out_Attr_pipe[24] (\^out_Attr_pipe[24] ),
        .\out_SV_pipe[24] (\^out_SV_pipe[24] ),
        .rstn(rstn),
        .\signA_reg[23][7]_0 (gen_double_shift_reg_r_21_n_0));
  double_shift_reg__parameterized47 \gen_double_shift_reg[25].double_shift_reg_pm 
       (.clk(clk),
        .enable_transfer(enable_transfer),
        .\in_Attr_pipe[25] (\in_Attr_pipe[25] ),
        .\in_SV_pipe[25] (\in_SV_pipe[25] ),
        .\out_Attr_pipe[25] (\^out_Attr_pipe[25] ),
        .\out_SV_pipe[25] (\^out_SV_pipe[25] ),
        .rstn(rstn),
        .\signA_reg[24][7]_0 (gen_double_shift_reg_r_22_n_0));
  double_shift_reg__parameterized49 \gen_double_shift_reg[26].double_shift_reg_pm 
       (.clk(clk),
        .enable_transfer(enable_transfer),
        .\in_Attr_pipe[26] (\in_Attr_pipe[26] ),
        .\in_SV_pipe[26] (\in_SV_pipe[26] ),
        .\out_Attr_pipe[26] (\^out_Attr_pipe[26] ),
        .\out_SV_pipe[26] (\^out_SV_pipe[26] ),
        .rstn(rstn),
        .\signA_reg[25][7]_0 (gen_double_shift_reg_r_23_n_0));
  double_shift_reg__parameterized51 \gen_double_shift_reg[27].double_shift_reg_pm 
       (.clk(clk),
        .enable_transfer(enable_transfer),
        .\in_Attr_pipe[27] (\in_Attr_pipe[27] ),
        .\in_SV_pipe[27] (\in_SV_pipe[27] ),
        .\out_Attr_pipe[27] (\^out_Attr_pipe[27] ),
        .\out_SV_pipe[27] (\^out_SV_pipe[27] ),
        .rstn(rstn),
        .\signA_reg[26][7]_0 (gen_double_shift_reg_r_24_n_0));
  double_shift_reg__parameterized53 \gen_double_shift_reg[28].double_shift_reg_pm 
       (.clk(clk),
        .enable_transfer(enable_transfer),
        .\in_Attr_pipe[28] (\in_Attr_pipe[28] ),
        .\in_SV_pipe[28] (\in_SV_pipe[28] ),
        .\out_Attr_pipe[28] (\^out_Attr_pipe[28] ),
        .\out_SV_pipe[28] (\^out_SV_pipe[28] ),
        .rstn(rstn),
        .\signA_reg[27][7]_0 (gen_double_shift_reg_r_25_n_0));
  double_shift_reg__parameterized55 \gen_double_shift_reg[29].double_shift_reg_pm 
       (.clk(clk),
        .enable_transfer(enable_transfer),
        .\in_Attr_pipe[29] (\in_Attr_pipe[29] ),
        .\in_SV_pipe[29] (\in_SV_pipe[29] ),
        .\out_Attr_pipe[29] (\^out_Attr_pipe[29] ),
        .\out_SV_pipe[29] (\^out_SV_pipe[29] ),
        .rstn(rstn),
        .\signA_reg[28][7]_0 (gen_double_shift_reg_r_26_n_0));
  double_shift_reg__parameterized1 \gen_double_shift_reg[2].double_shift_reg_pm 
       (.clk(clk),
        .enable_transfer(enable_transfer),
        .\in_Attr_pipe[2] (\in_Attr_pipe[2] ),
        .\in_SV_pipe[2] (\in_SV_pipe[2] ),
        .\out_Attr_pipe[2] (\^out_Attr_pipe[2] ),
        .\out_SV_pipe[2] (\^out_SV_pipe[2] ),
        .rstn(rstn));
  double_shift_reg__parameterized57 \gen_double_shift_reg[30].double_shift_reg_pm 
       (.clk(clk),
        .enable_transfer(enable_transfer),
        .\in_Attr_pipe[30] (\in_Attr_pipe[30] ),
        .\in_SV_pipe[30] (\in_SV_pipe[30] ),
        .\out_Attr_pipe[30] (\^out_Attr_pipe[30] ),
        .\out_SV_pipe[30] (\^out_SV_pipe[30] ),
        .rstn(rstn),
        .\signA_reg[29][7]_0 (gen_double_shift_reg_r_27_n_0));
  double_shift_reg__parameterized59 \gen_double_shift_reg[31].double_shift_reg_pm 
       (.clk(clk),
        .enable_transfer(enable_transfer),
        .\in_Attr_pipe[31] (\in_Attr_pipe[31] ),
        .\in_SV_pipe[31] (\in_SV_pipe[31] ),
        .\out_Attr_pipe[31] (\^out_Attr_pipe[31] ),
        .\out_SV_pipe[31] (\^out_SV_pipe[31] ),
        .rstn(rstn),
        .\signA_reg[30][7]_0 (gen_double_shift_reg_r_28_n_0));
  double_shift_reg__parameterized61 \gen_double_shift_reg[32].double_shift_reg_pm 
       (.clk(clk),
        .enable_transfer(enable_transfer),
        .\in_Attr_pipe[32] (\in_Attr_pipe[32] ),
        .\in_SV_pipe[32] (\in_SV_pipe[32] ),
        .\out_Attr_pipe[32] (\^out_Attr_pipe[32] ),
        .\out_SV_pipe[32] (\^out_SV_pipe[32] ),
        .rstn(rstn),
        .\signA_reg[31][7]_0 (gen_double_shift_reg_r_29_n_0));
  double_shift_reg__parameterized63 \gen_double_shift_reg[33].double_shift_reg_pm 
       (.clk(clk),
        .enable_transfer(enable_transfer),
        .\in_Attr_pipe[33] (\in_Attr_pipe[33] ),
        .\in_SV_pipe[33] (\in_SV_pipe[33] ),
        .\out_Attr_pipe[33] (\^out_Attr_pipe[33] ),
        .\out_SV_pipe[33] (\^out_SV_pipe[33] ),
        .rstn(rstn),
        .\signA_reg[32][7]_0 (gen_double_shift_reg_r_30_n_0));
  double_shift_reg__parameterized3 \gen_double_shift_reg[3].double_shift_reg_pm 
       (.clk(clk),
        .enable_transfer(enable_transfer),
        .\in_Attr_pipe[3] (\in_Attr_pipe[3] ),
        .\in_SV_pipe[3] (\in_SV_pipe[3] ),
        .\out_Attr_pipe[3] (\^out_Attr_pipe[3] ),
        .\out_SV_pipe[3] (\^out_SV_pipe[3] ),
        .rstn(rstn));
  double_shift_reg__parameterized5 \gen_double_shift_reg[4].double_shift_reg_pm 
       (.clk(clk),
        .enable_transfer(enable_transfer),
        .\in_Attr_pipe[4] (\in_Attr_pipe[4] ),
        .\in_SV_pipe[4] (\in_SV_pipe[4] ),
        .\out_Attr_pipe[4] (\^out_Attr_pipe[4] ),
        .\out_SV_pipe[4] (\^out_SV_pipe[4] ),
        .rstn(rstn),
        .\signA_reg[3][7]_0 (gen_double_shift_reg_r_1_n_0));
  double_shift_reg__parameterized7 \gen_double_shift_reg[5].double_shift_reg_pm 
       (.clk(clk),
        .enable_transfer(enable_transfer),
        .\in_Attr_pipe[5] (\in_Attr_pipe[5] ),
        .\in_SV_pipe[5] (\in_SV_pipe[5] ),
        .\out_Attr_pipe[5] (\^out_Attr_pipe[5] ),
        .\out_SV_pipe[5] (\^out_SV_pipe[5] ),
        .rstn(rstn),
        .\signA_reg[4][7]_0 (gen_double_shift_reg_r_2_n_0));
  double_shift_reg__parameterized9 \gen_double_shift_reg[6].double_shift_reg_pm 
       (.clk(clk),
        .enable_transfer(enable_transfer),
        .\in_Attr_pipe[6] (\in_Attr_pipe[6] ),
        .\in_SV_pipe[6] (\in_SV_pipe[6] ),
        .\out_Attr_pipe[6] (\^out_Attr_pipe[6] ),
        .\out_SV_pipe[6] (\^out_SV_pipe[6] ),
        .rstn(rstn),
        .\signA_reg[5][7]_0 (gen_double_shift_reg_r_3_n_0));
  double_shift_reg__parameterized11 \gen_double_shift_reg[7].double_shift_reg_pm 
       (.clk(clk),
        .enable_transfer(enable_transfer),
        .\in_Attr_pipe[7] (\in_Attr_pipe[7] ),
        .\in_SV_pipe[7] (\in_SV_pipe[7] ),
        .\out_Attr_pipe[7] (\^out_Attr_pipe[7] ),
        .\out_SV_pipe[7] (\^out_SV_pipe[7] ),
        .rstn(rstn),
        .\signA_reg[6][7]_0 (gen_double_shift_reg_r_4_n_0));
  double_shift_reg__parameterized13 \gen_double_shift_reg[8].double_shift_reg_pm 
       (.clk(clk),
        .enable_transfer(enable_transfer),
        .\in_Attr_pipe[8] (\in_Attr_pipe[8] ),
        .\in_SV_pipe[8] (\in_SV_pipe[8] ),
        .\out_Attr_pipe[8] (\^out_Attr_pipe[8] ),
        .\out_SV_pipe[8] (\^out_SV_pipe[8] ),
        .rstn(rstn),
        .\signA_reg[7][7]_0 (gen_double_shift_reg_r_5_n_0));
  double_shift_reg__parameterized15 \gen_double_shift_reg[9].double_shift_reg_pm 
       (.clk(clk),
        .enable_transfer(enable_transfer),
        .\in_Attr_pipe[9] (\in_Attr_pipe[9] ),
        .\in_SV_pipe[9] (\in_SV_pipe[9] ),
        .\out_Attr_pipe[9] (\^out_Attr_pipe[9] ),
        .\out_SV_pipe[9] (\^out_SV_pipe[9] ),
        .rstn(rstn),
        .\signA_reg[8][7]_0 (gen_double_shift_reg_r_6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gen_double_shift_reg_r
       (.C(clk),
        .CE(enable_transfer),
        .D(1'b1),
        .Q(gen_double_shift_reg_r_n_0),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    gen_double_shift_reg_r_0
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_r_n_0),
        .Q(gen_double_shift_reg_r_0_n_0),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    gen_double_shift_reg_r_1
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_r_0_n_0),
        .Q(gen_double_shift_reg_r_1_n_0),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    gen_double_shift_reg_r_10
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_r_9_n_0),
        .Q(gen_double_shift_reg_r_10_n_0),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    gen_double_shift_reg_r_11
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_r_10_n_0),
        .Q(gen_double_shift_reg_r_11_n_0),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    gen_double_shift_reg_r_12
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_r_11_n_0),
        .Q(gen_double_shift_reg_r_12_n_0),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    gen_double_shift_reg_r_13
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_r_12_n_0),
        .Q(gen_double_shift_reg_r_13_n_0),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    gen_double_shift_reg_r_14
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_r_13_n_0),
        .Q(gen_double_shift_reg_r_14_n_0),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    gen_double_shift_reg_r_15
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_r_14_n_0),
        .Q(gen_double_shift_reg_r_15_n_0),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    gen_double_shift_reg_r_16
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_r_15_n_0),
        .Q(gen_double_shift_reg_r_16_n_0),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    gen_double_shift_reg_r_17
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_r_16_n_0),
        .Q(gen_double_shift_reg_r_17_n_0),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    gen_double_shift_reg_r_18
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_r_17_n_0),
        .Q(gen_double_shift_reg_r_18_n_0),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    gen_double_shift_reg_r_19
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_r_18_n_0),
        .Q(gen_double_shift_reg_r_19_n_0),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    gen_double_shift_reg_r_2
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_r_1_n_0),
        .Q(gen_double_shift_reg_r_2_n_0),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    gen_double_shift_reg_r_20
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_r_19_n_0),
        .Q(gen_double_shift_reg_r_20_n_0),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    gen_double_shift_reg_r_21
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_r_20_n_0),
        .Q(gen_double_shift_reg_r_21_n_0),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    gen_double_shift_reg_r_22
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_r_21_n_0),
        .Q(gen_double_shift_reg_r_22_n_0),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    gen_double_shift_reg_r_23
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_r_22_n_0),
        .Q(gen_double_shift_reg_r_23_n_0),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    gen_double_shift_reg_r_24
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_r_23_n_0),
        .Q(gen_double_shift_reg_r_24_n_0),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    gen_double_shift_reg_r_25
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_r_24_n_0),
        .Q(gen_double_shift_reg_r_25_n_0),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    gen_double_shift_reg_r_26
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_r_25_n_0),
        .Q(gen_double_shift_reg_r_26_n_0),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    gen_double_shift_reg_r_27
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_r_26_n_0),
        .Q(gen_double_shift_reg_r_27_n_0),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    gen_double_shift_reg_r_28
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_r_27_n_0),
        .Q(gen_double_shift_reg_r_28_n_0),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    gen_double_shift_reg_r_29
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_r_28_n_0),
        .Q(gen_double_shift_reg_r_29_n_0),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    gen_double_shift_reg_r_3
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_r_2_n_0),
        .Q(gen_double_shift_reg_r_3_n_0),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    gen_double_shift_reg_r_30
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_r_29_n_0),
        .Q(gen_double_shift_reg_r_30_n_0),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    gen_double_shift_reg_r_4
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_r_3_n_0),
        .Q(gen_double_shift_reg_r_4_n_0),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    gen_double_shift_reg_r_5
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_r_4_n_0),
        .Q(gen_double_shift_reg_r_5_n_0),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    gen_double_shift_reg_r_6
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_r_5_n_0),
        .Q(gen_double_shift_reg_r_6_n_0),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    gen_double_shift_reg_r_7
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_r_6_n_0),
        .Q(gen_double_shift_reg_r_7_n_0),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    gen_double_shift_reg_r_8
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_r_7_n_0),
        .Q(gen_double_shift_reg_r_8_n_0),
        .R(rstn));
  FDRE #(
    .INIT(1'b0)) 
    gen_double_shift_reg_r_9
       (.C(clk),
        .CE(enable_transfer),
        .D(gen_double_shift_reg_r_8_n_0),
        .Q(gen_double_shift_reg_r_9_n_0),
        .R(rstn));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
