<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>gem5: cpu/inorder/resources/fetch_unit.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
<div class="header">
  <div class="headertitle">
<h1>cpu/inorder/resources/fetch_unit.cc</h1>  </div>
</div>
<div class="contents">
<a href="fetch__unit_8cc.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2011 The Regents of The University of Michigan</span>
<a name="l00003"></a>00003 <span class="comment"> * All rights reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00006"></a>00006 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00007"></a>00007 <span class="comment"> * met: redistributions of source code must retain the above copyright</span>
<a name="l00008"></a>00008 <span class="comment"> * notice, this list of conditions and the following disclaimer;</span>
<a name="l00009"></a>00009 <span class="comment"> * redistributions in binary form must reproduce the above copyright</span>
<a name="l00010"></a>00010 <span class="comment"> * notice, this list of conditions and the following disclaimer in the</span>
<a name="l00011"></a>00011 <span class="comment"> * documentation and/or other materials provided with the distribution;</span>
<a name="l00012"></a>00012 <span class="comment"> * neither the name of the copyright holders nor the names of its</span>
<a name="l00013"></a>00013 <span class="comment"> * contributors may be used to endorse or promote products derived from</span>
<a name="l00014"></a>00014 <span class="comment"> * this software without specific prior written permission.</span>
<a name="l00015"></a>00015 <span class="comment"> *</span>
<a name="l00016"></a>00016 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span>
<a name="l00017"></a>00017 <span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00018"></a>00018 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span>
<a name="l00019"></a>00019 <span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span>
<a name="l00020"></a>00020 <span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span>
<a name="l00021"></a>00021 <span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span>
<a name="l00022"></a>00022 <span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span>
<a name="l00023"></a>00023 <span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span>
<a name="l00024"></a>00024 <span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<a name="l00025"></a>00025 <span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span>
<a name="l00026"></a>00026 <span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00027"></a>00027 <span class="comment"> *</span>
<a name="l00028"></a>00028 <span class="comment"> * Authors: Korey Sewell</span>
<a name="l00029"></a>00029 <span class="comment"> *</span>
<a name="l00030"></a>00030 <span class="comment"> */</span>
<a name="l00031"></a>00031 
<a name="l00032"></a>00032 <span class="preprocessor">#include &lt;list&gt;</span>
<a name="l00033"></a>00033 <span class="preprocessor">#include &lt;vector&gt;</span>
<a name="l00034"></a>00034 
<a name="l00035"></a>00035 <span class="preprocessor">#include &quot;arch/isa_traits.hh&quot;</span>
<a name="l00036"></a>00036 <span class="preprocessor">#include &quot;arch/locked_mem.hh&quot;</span>
<a name="l00037"></a>00037 <span class="preprocessor">#include &quot;arch/utility.hh&quot;</span>
<a name="l00038"></a>00038 <span class="preprocessor">#include &quot;config/the_isa.hh&quot;</span>
<a name="l00039"></a>00039 <span class="preprocessor">#include &quot;<a class="code" href="cache__unit_8hh.html">cpu/inorder/resources/cache_unit.hh</a>&quot;</span>
<a name="l00040"></a>00040 <span class="preprocessor">#include &quot;<a class="code" href="fetch__unit_8hh.html">cpu/inorder/resources/fetch_unit.hh</a>&quot;</span>
<a name="l00041"></a>00041 <span class="preprocessor">#include &quot;<a class="code" href="inorder_2cpu_8hh.html">cpu/inorder/cpu.hh</a>&quot;</span>
<a name="l00042"></a>00042 <span class="preprocessor">#include &quot;<a class="code" href="pipeline__traits_8hh.html">cpu/inorder/pipeline_traits.hh</a>&quot;</span>
<a name="l00043"></a>00043 <span class="preprocessor">#include &quot;<a class="code" href="resource__pool_8hh.html">cpu/inorder/resource_pool.hh</a>&quot;</span>
<a name="l00044"></a>00044 <span class="preprocessor">#include &quot;debug/Activity.hh&quot;</span>
<a name="l00045"></a>00045 <span class="preprocessor">#include &quot;debug/InOrderCachePort.hh&quot;</span>
<a name="l00046"></a>00046 <span class="preprocessor">#include &quot;debug/InOrderStall.hh&quot;</span>
<a name="l00047"></a>00047 <span class="preprocessor">#include &quot;debug/RefCount.hh&quot;</span>
<a name="l00048"></a>00048 <span class="preprocessor">#include &quot;debug/ThreadModel.hh&quot;</span>
<a name="l00049"></a>00049 <span class="preprocessor">#include &quot;<a class="code" href="request_8hh.html" title="Declaration of a request, the overall memory request consisting of the parts of the request that are ...">mem/request.hh</a>&quot;</span>
<a name="l00050"></a>00050 
<a name="l00051"></a>00051 <span class="keyword">using namespace </span>std;
<a name="l00052"></a>00052 <span class="keyword">using namespace </span>TheISA;
<a name="l00053"></a>00053 <span class="keyword">using namespace </span>ThePipeline;
<a name="l00054"></a>00054 
<a name="l00055"></a>00055 <a class="code" href="classFetchUnit.html#a1c72c4c61938a2e0feceb78a91d63615">FetchUnit::FetchUnit</a>(<span class="keywordtype">string</span> res_name, <span class="keywordtype">int</span> res_id, <span class="keywordtype">int</span> res_width,
<a name="l00056"></a>00056                      <a class="code" href="classCycles.html" title="Cycles is a wrapper class for representing cycle counts, i.e.">Cycles</a> res_latency, <a class="code" href="classInOrderCPU.html">InOrderCPU</a> *_cpu,
<a name="l00057"></a>00057                      <a class="code" href="namespaceThePipeline.html#aa93998cbab17d7a8eb0acb0c9153b70a">ThePipeline::Params</a> *params)
<a name="l00058"></a>00058     : <a class="code" href="classCacheUnit.html">CacheUnit</a>(res_name, res_id, res_width, res_latency, _cpu, params),
<a name="l00059"></a>00059       instSize(sizeof(TheISA::<a class="code" href="namespaceAlphaISA.html#a63693d656cc2bf4bdd0de3e493eabe66">MachInst</a>)), fetchBuffSize(params-&gt;fetchBuffSize)
<a name="l00060"></a>00060 {
<a name="l00061"></a>00061     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> tid = 0; tid &lt; <a class="code" href="namespaceThePipeline.html#ac112f78ed37b295b4f2f3d8c9fe9dc64">MaxThreads</a>; tid++)
<a name="l00062"></a>00062         decoder[tid] = <span class="keyword">new</span> Decoder;
<a name="l00063"></a>00063 }
<a name="l00064"></a>00064 
<a name="l00065"></a><a class="code" href="classFetchUnit.html#ab38e0f618d51236da1717db713c4bb35">00065</a> <a class="code" href="classFetchUnit.html#ab38e0f618d51236da1717db713c4bb35">FetchUnit::~FetchUnit</a>()
<a name="l00066"></a>00066 {
<a name="l00067"></a>00067     <a class="code" href="classstd_1_1list.html" title="STL list class.">std::list&lt;FetchBlock*&gt;::iterator</a> fetch_it = <a class="code" href="classFetchUnit.html#a4116b050591ce44d51da547858f65f0c" title="Valid Cache Blocks.">fetchBuffer</a>.begin();
<a name="l00068"></a>00068     <a class="code" href="classstd_1_1list.html" title="STL list class.">std::list&lt;FetchBlock*&gt;::iterator</a> end_it = <a class="code" href="classFetchUnit.html#a4116b050591ce44d51da547858f65f0c" title="Valid Cache Blocks.">fetchBuffer</a>.end();
<a name="l00069"></a>00069     <span class="keywordflow">while</span> (fetch_it != end_it) {
<a name="l00070"></a>00070         <span class="keyword">delete</span> (*fetch_it)-&gt;block;
<a name="l00071"></a>00071         <span class="keyword">delete</span> *fetch_it;
<a name="l00072"></a>00072         fetch_it++;
<a name="l00073"></a>00073     }
<a name="l00074"></a>00074     <a class="code" href="classFetchUnit.html#a4116b050591ce44d51da547858f65f0c" title="Valid Cache Blocks.">fetchBuffer</a>.clear();
<a name="l00075"></a>00075 
<a name="l00076"></a>00076 
<a name="l00077"></a>00077     <a class="code" href="classstd_1_1list.html" title="STL list class.">std::list&lt;FetchBlock*&gt;::iterator</a> pend_it = <a class="code" href="classFetchUnit.html#a30fb7c9361feea2713474e98b9c4431a" title="Cache lines that are pending.">pendingFetch</a>.begin();
<a name="l00078"></a>00078     <a class="code" href="classstd_1_1list.html" title="STL list class.">std::list&lt;FetchBlock*&gt;::iterator</a> pend_end = <a class="code" href="classFetchUnit.html#a30fb7c9361feea2713474e98b9c4431a" title="Cache lines that are pending.">pendingFetch</a>.end();
<a name="l00079"></a>00079     <span class="keywordflow">while</span> (pend_it != pend_end) {
<a name="l00080"></a>00080         <span class="keywordflow">if</span> ((*pend_it)-&gt;block) {
<a name="l00081"></a>00081             <span class="keyword">delete</span> (*pend_it)-&gt;block;
<a name="l00082"></a>00082         }
<a name="l00083"></a>00083 
<a name="l00084"></a>00084         <span class="keyword">delete</span> *pend_it;
<a name="l00085"></a>00085         pend_it++;
<a name="l00086"></a>00086     }
<a name="l00087"></a>00087     <a class="code" href="classFetchUnit.html#a30fb7c9361feea2713474e98b9c4431a" title="Cache lines that are pending.">pendingFetch</a>.clear();
<a name="l00088"></a>00088 }
<a name="l00089"></a>00089 
<a name="l00090"></a>00090 <span class="keywordtype">void</span>
<a name="l00091"></a><a class="code" href="classFetchUnit.html#a4191ac34b50d0609ffdd33d6794be670">00091</a> <a class="code" href="classFetchUnit.html#a4191ac34b50d0609ffdd33d6794be670">FetchUnit::createMachInst</a>(<a class="code" href="classstd_1_1list.html" title="STL list class.">std::list&lt;FetchBlock*&gt;::iterator</a> fetch_it,
<a name="l00092"></a>00092                           <a class="code" href="classRefCountingPtr.html">DynInstPtr</a> inst)
<a name="l00093"></a>00093 {
<a name="l00094"></a>00094     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> block_addr = <a class="code" href="classCacheUnit.html#a19525d53100aebc743d0f71352d506ea" title="Align a PC to the start of the Cache block.">cacheBlockAlign</a>(inst-&gt;getMemAddr());
<a name="l00095"></a>00095     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> fetch_addr = inst-&gt;getMemAddr();
<a name="l00096"></a>00096     <span class="keywordtype">unsigned</span> fetch_offset = (fetch_addr - block_addr) / <a class="code" href="classFetchUnit.html#adc68af774e77210fa6977f3846fe1590">instSize</a>;
<a name="l00097"></a>00097     <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b" title="Thread index/ID type.">ThreadID</a> tid = inst-&gt;readTid();
<a name="l00098"></a>00098     <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">TheISA::PCState</a> instPC = inst-&gt;pcState();
<a name="l00099"></a>00099 
<a name="l00100"></a>00100 
<a name="l00101"></a>00101     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;Creating instruction [sn:%i] w/fetch data @&quot;</span>
<a name="l00102"></a>00102             <span class="stringliteral">&quot;addr:%08p block:%08p\n&quot;</span>, inst-&gt;seqNum, fetch_addr, block_addr);
<a name="l00103"></a>00103 
<a name="l00104"></a>00104     assert((*fetch_it)-&gt;valid);
<a name="l00105"></a>00105 
<a name="l00106"></a>00106     <a class="code" href="namespaceAlphaISA.html#a63693d656cc2bf4bdd0de3e493eabe66">TheISA::MachInst</a> *fetchInsts =
<a name="l00107"></a>00107         <span class="keyword">reinterpret_cast&lt;</span><a class="code" href="namespaceAlphaISA.html#a63693d656cc2bf4bdd0de3e493eabe66">TheISA::MachInst</a> *<span class="keyword">&gt;</span>((*fetch_it)-&gt;block);
<a name="l00108"></a>00108 
<a name="l00109"></a>00109     <a class="code" href="namespaceAlphaISA.html#a63693d656cc2bf4bdd0de3e493eabe66">MachInst</a> mach_inst =
<a name="l00110"></a>00110         <a class="code" href="namespaceBigEndianGuest.html#adb51b41dd17278558edf419359f52de6">TheISA::gtoh</a>(fetchInsts[fetch_offset]);
<a name="l00111"></a>00111 
<a name="l00112"></a>00112     <a class="code" href="classFetchUnit.html#acbfbf614701d7f8aff0a1aac19052f86">decoder</a>[tid]-&gt;moreBytes(instPC, inst-&gt;instAddr(), mach_inst);
<a name="l00113"></a>00113     assert(<a class="code" href="classFetchUnit.html#acbfbf614701d7f8aff0a1aac19052f86">decoder</a>[tid]-&gt;instReady());
<a name="l00114"></a>00114     inst-&gt;setStaticInst(<a class="code" href="classFetchUnit.html#acbfbf614701d7f8aff0a1aac19052f86">decoder</a>[tid]-&gt;decode(instPC));
<a name="l00115"></a>00115     inst-&gt;pcState(instPC);
<a name="l00116"></a>00116 }
<a name="l00117"></a>00117 
<a name="l00118"></a>00118 <span class="keywordtype">void</span>
<a name="l00119"></a><a class="code" href="classFetchUnit.html#ab5fe2ab423da5c3d209243f088f6909e">00119</a> <a class="code" href="classFetchUnit.html#ab5fe2ab423da5c3d209243f088f6909e">FetchUnit::removeAddrDependency</a>(<a class="code" href="classRefCountingPtr.html">DynInstPtr</a> inst)
<a name="l00120"></a>00120 {
<a name="l00121"></a>00121     inst-&gt;unsetMemAddr();
<a name="l00122"></a>00122 }
<a name="l00123"></a>00123 
<a name="l00124"></a>00124 <a class="code" href="classResourceRequest.html">ResReqPtr</a>
<a name="l00125"></a><a class="code" href="classFetchUnit.html#af57942ab78faa3c28352cf05ba40c3bc">00125</a> <a class="code" href="classFetchUnit.html#af57942ab78faa3c28352cf05ba40c3bc" title="Request usage of a resource for this instruction.">FetchUnit::getRequest</a>(<a class="code" href="classRefCountingPtr.html">DynInstPtr</a> inst, <span class="keywordtype">int</span> stage_num, <span class="keywordtype">int</span> res_idx,
<a name="l00126"></a>00126                      <span class="keywordtype">int</span> slot_num, <span class="keywordtype">unsigned</span> cmd)
<a name="l00127"></a>00127 {
<a name="l00128"></a>00128     <a class="code" href="structThePipeline_1_1ScheduleEntry.html">ScheduleEntry</a>* sched_entry = *inst-&gt;curSkedEntry;
<a name="l00129"></a>00129     <a class="code" href="classCacheRequest.html">CacheRequest</a>* cache_req = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classCacheRequest.html">CacheRequest</a>*<span class="keyword">&gt;</span>(<a class="code" href="classResource.html#a1c23c65f4d7838732f8313d78f7af416" title="List of all Requests the Resource is Servicing.">reqs</a>[slot_num]);
<a name="l00130"></a>00130 
<a name="l00131"></a>00131     <span class="keywordflow">if</span> (!inst-&gt;validMemAddr()) {
<a name="l00132"></a>00132         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Mem. Addr. must be set before requesting cache access\n&quot;</span>);
<a name="l00133"></a>00133     }
<a name="l00134"></a>00134 
<a name="l00135"></a>00135     assert(sched_entry-&gt;<a class="code" href="structThePipeline_1_1ScheduleEntry.html#a908acfb80869ef35d270a3d5487f0699">cmd</a> == <a class="code" href="classFetchUnit.html#a18e204ec78d59de1d47aaa7bd94f9591a57b8a12bc3bf471b8b0643082046a946">InitiateFetch</a>);
<a name="l00136"></a>00136 
<a name="l00137"></a>00137     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l00138"></a>00138             <span class="stringliteral">&quot;[tid:%i]: Fetch request from [sn:%i] for addr %08p\n&quot;</span>,
<a name="l00139"></a>00139             inst-&gt;readTid(), inst-&gt;seqNum, inst-&gt;getMemAddr());
<a name="l00140"></a>00140 
<a name="l00141"></a>00141     cache_req-&gt;<a class="code" href="classCacheRequest.html#a1f6ec59c661144886ad4b388cb8c3eea">setRequest</a>(inst, stage_num, <span class="keywordtype">id</span>, slot_num,
<a name="l00142"></a>00142                           sched_entry-&gt;<a class="code" href="structThePipeline_1_1ScheduleEntry.html#a908acfb80869ef35d270a3d5487f0699">cmd</a>, <a class="code" href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102aa21449f51bc9023b2dc730a7cd2cbf16">MemCmd::ReadReq</a>,
<a name="l00143"></a>00143                           inst-&gt;curSkedEntry-&gt;idx);
<a name="l00144"></a>00144 
<a name="l00145"></a>00145     <span class="keywordflow">return</span> cache_req;
<a name="l00146"></a>00146 }
<a name="l00147"></a>00147 
<a name="l00148"></a>00148 <span class="keywordtype">void</span>
<a name="l00149"></a><a class="code" href="classFetchUnit.html#afa63fdb5465c768e1f0d3f06f500d3f0">00149</a> <a class="code" href="classFetchUnit.html#afa63fdb5465c768e1f0d3f06f500d3f0" title="Create request that will interface w/TLB and Memory objects.">FetchUnit::setupMemRequest</a>(<a class="code" href="classRefCountingPtr.html">DynInstPtr</a> inst, <a class="code" href="classCacheRequest.html">CacheReqPtr</a> cache_req,
<a name="l00150"></a>00150                            <span class="keywordtype">int</span> acc_size, <span class="keywordtype">int</span> flags)
<a name="l00151"></a>00151 {
<a name="l00152"></a>00152     <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b" title="Thread index/ID type.">ThreadID</a> tid = inst-&gt;readTid();
<a name="l00153"></a>00153     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> aligned_addr = <a class="code" href="classCacheUnit.html#a19525d53100aebc743d0f71352d506ea" title="Align a PC to the start of the Cache block.">cacheBlockAlign</a>(inst-&gt;getMemAddr());
<a name="l00154"></a>00154     <span class="keywordflow">if</span> (cache_req-&gt;<a class="code" href="classCacheRequest.html#a977e4f0fa717bbc13e43b44b90f62cce">memReq</a> == NULL) {
<a name="l00155"></a>00155         cache_req-&gt;<a class="code" href="classCacheRequest.html#a977e4f0fa717bbc13e43b44b90f62cce">memReq</a> =
<a name="l00156"></a>00156             <span class="keyword">new</span> <a class="code" href="classRequest.html">Request</a>(tid, aligned_addr, acc_size, flags,
<a name="l00157"></a>00157                         <a class="code" href="classResource.html#a44fde3f0863948661fde5360dd557e33" title="The CPU(s) that this resource interacts with.">cpu</a>-&gt;<a class="code" href="classBaseCPU.html#a5afcf225b3ff14d5cb61d32f5211af7c" title="Reads this CPU&amp;#39;s unique instruction requestor ID.">instMasterId</a>(), inst-&gt;instAddr(), <a class="code" href="classResource.html#a44fde3f0863948661fde5360dd557e33" title="The CPU(s) that this resource interacts with.">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#ace852f3b806ef07528dd05044483d349">readCpuId</a>(),
<a name="l00158"></a>00158                         tid);
<a name="l00159"></a>00159         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;[sn:%i] Created memReq @%x, -&gt;%x\n&quot;</span>,
<a name="l00160"></a>00160                 inst-&gt;seqNum, &amp;cache_req-&gt;<a class="code" href="classCacheRequest.html#a977e4f0fa717bbc13e43b44b90f62cce">memReq</a>, cache_req-&gt;<a class="code" href="classCacheRequest.html#a977e4f0fa717bbc13e43b44b90f62cce">memReq</a>);
<a name="l00161"></a>00161     }
<a name="l00162"></a>00162 }
<a name="l00163"></a>00163 
<a name="l00164"></a>00164 <a class="code" href="classstd_1_1list.html" title="STL list class.">std::list&lt;FetchUnit::FetchBlock*&gt;::iterator</a>
<a name="l00165"></a><a class="code" href="classFetchUnit.html#aefb352cbc794f6862a28a509c6a83a71">00165</a> <a class="code" href="classFetchUnit.html#aefb352cbc794f6862a28a509c6a83a71">FetchUnit::findBlock</a>(<a class="code" href="classstd_1_1list.html">std::list&lt;FetchBlock*&gt;</a> &amp;fetch_blocks, <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#aaff4c7c57057268242cad9e94c8ff5d7">asid</a>,
<a name="l00166"></a>00166                      <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> block_addr)
<a name="l00167"></a>00167 {
<a name="l00168"></a>00168     <a class="code" href="classstd_1_1list.html" title="STL list class.">std::list&lt;FetchBlock*&gt;::iterator</a> fetch_it = fetch_blocks.begin();
<a name="l00169"></a>00169     <a class="code" href="classstd_1_1list.html" title="STL list class.">std::list&lt;FetchBlock*&gt;::iterator</a> end_it = fetch_blocks.end();
<a name="l00170"></a>00170 
<a name="l00171"></a>00171     <span class="keywordflow">while</span> (fetch_it != end_it) {
<a name="l00172"></a>00172         <span class="keywordflow">if</span> ((*fetch_it)-&gt;asid == asid &amp;&amp;
<a name="l00173"></a>00173             (*fetch_it)-&gt;addr == block_addr) {
<a name="l00174"></a>00174             <span class="keywordflow">return</span> fetch_it;
<a name="l00175"></a>00175         }
<a name="l00176"></a>00176 
<a name="l00177"></a>00177         fetch_it++;
<a name="l00178"></a>00178     }
<a name="l00179"></a>00179 
<a name="l00180"></a>00180     <span class="keywordflow">return</span> fetch_it;
<a name="l00181"></a>00181 }
<a name="l00182"></a>00182 
<a name="l00183"></a>00183 <a class="code" href="classstd_1_1list.html" title="STL list class.">std::list&lt;FetchUnit::FetchBlock*&gt;::iterator</a>
<a name="l00184"></a><a class="code" href="classFetchUnit.html#af87942d60bbe309496921ff6985f89f1">00184</a> <a class="code" href="classFetchUnit.html#af87942d60bbe309496921ff6985f89f1">FetchUnit::findReplacementBlock</a>()
<a name="l00185"></a>00185 {
<a name="l00186"></a>00186     <a class="code" href="classstd_1_1list.html" title="STL list class.">std::list&lt;FetchBlock*&gt;::iterator</a> fetch_it = <a class="code" href="classFetchUnit.html#a4116b050591ce44d51da547858f65f0c" title="Valid Cache Blocks.">fetchBuffer</a>.begin();
<a name="l00187"></a>00187     <a class="code" href="classstd_1_1list.html" title="STL list class.">std::list&lt;FetchBlock*&gt;::iterator</a> end_it = <a class="code" href="classFetchUnit.html#a4116b050591ce44d51da547858f65f0c" title="Valid Cache Blocks.">fetchBuffer</a>.end();
<a name="l00188"></a>00188 
<a name="l00189"></a>00189     <span class="keywordflow">while</span> (fetch_it != end_it) {
<a name="l00190"></a>00190         <span class="keywordflow">if</span> ((*fetch_it)-&gt;cnt == 0) {
<a name="l00191"></a>00191             <span class="keywordflow">return</span> fetch_it;
<a name="l00192"></a>00192         } <span class="keywordflow">else</span> {
<a name="l00193"></a>00193             <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;Block %08p has %i insts pending.\n&quot;</span>,
<a name="l00194"></a>00194                     (*fetch_it)-&gt;addr, (*fetch_it)-&gt;cnt);
<a name="l00195"></a>00195         }
<a name="l00196"></a>00196         fetch_it++;
<a name="l00197"></a>00197     }
<a name="l00198"></a>00198 
<a name="l00199"></a>00199     <span class="keywordflow">return</span> fetch_it;
<a name="l00200"></a>00200 }
<a name="l00201"></a>00201 
<a name="l00202"></a>00202 <span class="keywordtype">void</span>
<a name="l00203"></a><a class="code" href="classFetchUnit.html#a25b2207824f7b38df4529f5bfad0b5fe">00203</a> <a class="code" href="classFetchUnit.html#a25b2207824f7b38df4529f5bfad0b5fe">FetchUnit::markBlockUsed</a>(<a class="code" href="classstd_1_1list.html" title="STL list class.">std::list&lt;FetchBlock*&gt;::iterator</a> block_it)
<a name="l00204"></a>00204 {
<a name="l00205"></a>00205     <span class="comment">// Move block from whatever location it is in fetch buffer</span>
<a name="l00206"></a>00206     <span class="comment">// to the back (represents most-recently-used location)</span>
<a name="l00207"></a>00207     <span class="keywordflow">if</span> (block_it != <a class="code" href="classFetchUnit.html#a4116b050591ce44d51da547858f65f0c" title="Valid Cache Blocks.">fetchBuffer</a>.end()) {
<a name="l00208"></a>00208         <a class="code" href="structFetchUnit_1_1FetchBlock.html">FetchBlock</a> *mru_blk = *block_it;
<a name="l00209"></a>00209         <a class="code" href="classFetchUnit.html#a4116b050591ce44d51da547858f65f0c" title="Valid Cache Blocks.">fetchBuffer</a>.erase(block_it);
<a name="l00210"></a>00210         <a class="code" href="classFetchUnit.html#a4116b050591ce44d51da547858f65f0c" title="Valid Cache Blocks.">fetchBuffer</a>.push_back(mru_blk);
<a name="l00211"></a>00211     }
<a name="l00212"></a>00212 }
<a name="l00213"></a>00213 
<a name="l00214"></a>00214 <span class="keywordtype">int</span>
<a name="l00215"></a><a class="code" href="classFetchUnit.html#a4362dfb1cbd586ba6becec29bf218b7e">00215</a> <a class="code" href="classFetchUnit.html#a4362dfb1cbd586ba6becec29bf218b7e">FetchUnit::blocksInUse</a>()
<a name="l00216"></a>00216 {
<a name="l00217"></a>00217     <a class="code" href="classstd_1_1list.html" title="STL list class.">std::list&lt;FetchBlock*&gt;::iterator</a> fetch_it = <a class="code" href="classFetchUnit.html#a4116b050591ce44d51da547858f65f0c" title="Valid Cache Blocks.">fetchBuffer</a>.begin();
<a name="l00218"></a>00218     <a class="code" href="classstd_1_1list.html" title="STL list class.">std::list&lt;FetchBlock*&gt;::iterator</a> end_it = <a class="code" href="classFetchUnit.html#a4116b050591ce44d51da547858f65f0c" title="Valid Cache Blocks.">fetchBuffer</a>.end();
<a name="l00219"></a>00219 
<a name="l00220"></a>00220     <span class="keywordtype">int</span> cnt = 0;
<a name="l00221"></a>00221     <span class="keywordflow">while</span> (fetch_it != end_it) {
<a name="l00222"></a>00222         <span class="keywordflow">if</span> ((*fetch_it)-&gt;cnt &gt; 0)
<a name="l00223"></a>00223             cnt++;
<a name="l00224"></a>00224 
<a name="l00225"></a>00225         fetch_it++;
<a name="l00226"></a>00226     }
<a name="l00227"></a>00227 
<a name="l00228"></a>00228     <span class="keywordflow">return</span> cnt;
<a name="l00229"></a>00229 }
<a name="l00230"></a>00230 
<a name="l00231"></a>00231 <span class="keywordtype">void</span>
<a name="l00232"></a><a class="code" href="classFetchUnit.html#a8bf8a0880c2bcc039cca17fbb00969b8">00232</a> <a class="code" href="classFetchUnit.html#a8bf8a0880c2bcc039cca17fbb00969b8">FetchUnit::clearFetchBuffer</a>()
<a name="l00233"></a>00233 {
<a name="l00234"></a>00234     <a class="code" href="classstd_1_1list.html" title="STL list class.">std::list&lt;FetchBlock*&gt;::iterator</a> fetch_it = <a class="code" href="classFetchUnit.html#a4116b050591ce44d51da547858f65f0c" title="Valid Cache Blocks.">fetchBuffer</a>.begin();
<a name="l00235"></a>00235     <a class="code" href="classstd_1_1list.html" title="STL list class.">std::list&lt;FetchBlock*&gt;::iterator</a> end_it = <a class="code" href="classFetchUnit.html#a4116b050591ce44d51da547858f65f0c" title="Valid Cache Blocks.">fetchBuffer</a>.end();
<a name="l00236"></a>00236 
<a name="l00237"></a>00237     <span class="keywordflow">while</span> (fetch_it != end_it) {
<a name="l00238"></a>00238         <span class="keywordflow">if</span> ((*fetch_it)-&gt;block) {
<a name="l00239"></a>00239             <span class="keyword">delete</span> [] (*fetch_it)-&gt;block;
<a name="l00240"></a>00240         }
<a name="l00241"></a>00241         <span class="keyword">delete</span> *fetch_it;
<a name="l00242"></a>00242         fetch_it++;
<a name="l00243"></a>00243     }
<a name="l00244"></a>00244     <a class="code" href="classFetchUnit.html#a4116b050591ce44d51da547858f65f0c" title="Valid Cache Blocks.">fetchBuffer</a>.clear();
<a name="l00245"></a>00245 }
<a name="l00246"></a>00246 
<a name="l00247"></a>00247 <span class="keywordtype">void</span>
<a name="l00248"></a><a class="code" href="classFetchUnit.html#a61e7f3a74a70d21317d2a2b10a0bfe97">00248</a> <a class="code" href="classFetchUnit.html#a61e7f3a74a70d21317d2a2b10a0bfe97" title="Executes one of the commands from the &amp;quot;Command&amp;quot; enum.">FetchUnit::execute</a>(<span class="keywordtype">int</span> slot_num)
<a name="l00249"></a>00249 {
<a name="l00250"></a>00250     <a class="code" href="classCacheRequest.html">CacheReqPtr</a> cache_req = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classCacheRequest.html">CacheReqPtr</a><span class="keyword">&gt;</span>(<a class="code" href="classResource.html#a1c23c65f4d7838732f8313d78f7af416" title="List of all Requests the Resource is Servicing.">reqs</a>[slot_num]);
<a name="l00251"></a>00251     assert(cache_req);
<a name="l00252"></a>00252 
<a name="l00253"></a>00253     <span class="keywordflow">if</span> (<a class="code" href="classCacheUnit.html#a2cac84f10aa4525f5fe328273abb2fdb">cachePortBlocked</a> &amp;&amp; cache_req-&gt;<a class="code" href="classResourceRequest.html#a4abfabac3207c5ae6140dfd11099d46a" title="Command For This Resource.">cmd</a> == <a class="code" href="classFetchUnit.html#a18e204ec78d59de1d47aaa7bd94f9591a57b8a12bc3bf471b8b0643082046a946">InitiateFetch</a>) {
<a name="l00254"></a>00254         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;Cache Port Blocked. Cannot Access\n&quot;</span>);
<a name="l00255"></a>00255         cache_req-&gt;<a class="code" href="classResourceRequest.html#a5138d3c53d171433266d96c98cec6d26" title="Acknowledge that this is a request is done and remove from resource.">done</a>(<span class="keyword">false</span>);
<a name="l00256"></a>00256         <span class="keywordflow">return</span>;
<a name="l00257"></a>00257     }
<a name="l00258"></a>00258 
<a name="l00259"></a>00259     <a class="code" href="classRefCountingPtr.html">DynInstPtr</a> inst = cache_req-&gt;<a class="code" href="classResourceRequest.html#ad34e91ab69ad8741b5efdf499fbafa5b" title="Instruction being used.">inst</a>;
<a name="l00260"></a>00260     <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b" title="Thread index/ID type.">ThreadID</a> tid = inst-&gt;readTid();
<a name="l00261"></a>00261     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> block_addr = <a class="code" href="classCacheUnit.html#a19525d53100aebc743d0f71352d506ea" title="Align a PC to the start of the Cache block.">cacheBlockAlign</a>(inst-&gt;getMemAddr());
<a name="l00262"></a>00262     <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#aaff4c7c57057268242cad9e94c8ff5d7">asid</a> = <a class="code" href="classResource.html#a44fde3f0863948661fde5360dd557e33" title="The CPU(s) that this resource interacts with.">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#a2ecb3e5a075e164cd24aceb3929512e4">asid</a>[tid];
<a name="l00263"></a>00263 
<a name="l00264"></a>00264     <span class="keywordflow">if</span> (inst-&gt;fault != <a class="code" href="fault__fwd_8hh.html#ab8ce3b69a6737f63fcdcf99910feb153">NoFault</a>) {
<a name="l00265"></a>00265         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l00266"></a>00266                 <span class="stringliteral">&quot;[tid:%i]: [sn:%i]: Detected %s fault @ %x. Forwarding to &quot;</span>
<a name="l00267"></a>00267                 <span class="stringliteral">&quot;next stage.\n&quot;</span>, tid, inst-&gt;seqNum, inst-&gt;fault-&gt;name(),
<a name="l00268"></a>00268                 <a class="code" href="classCacheUnit.html#a19525d53100aebc743d0f71352d506ea" title="Align a PC to the start of the Cache block.">cacheBlockAlign</a>(inst-&gt;getMemAddr()));
<a name="l00269"></a>00269         <a class="code" href="classCacheUnit.html#a9a7ec683af71cb55f5e93e6479355540">finishCacheUnitReq</a>(inst, cache_req);
<a name="l00270"></a>00270         <span class="keywordflow">return</span>;
<a name="l00271"></a>00271     }
<a name="l00272"></a>00272 
<a name="l00273"></a>00273     <span class="keywordflow">switch</span> (cache_req-&gt;<a class="code" href="classResourceRequest.html#a4abfabac3207c5ae6140dfd11099d46a" title="Command For This Resource.">cmd</a>)
<a name="l00274"></a>00274     {
<a name="l00275"></a>00275       <span class="keywordflow">case</span> <a class="code" href="classFetchUnit.html#a18e204ec78d59de1d47aaa7bd94f9591a57b8a12bc3bf471b8b0643082046a946">InitiateFetch</a>:
<a name="l00276"></a>00276         {
<a name="l00277"></a>00277             <span class="comment">// Check to see if we&#39;ve already got this request buffered</span>
<a name="l00278"></a>00278             <span class="comment">// or pending to be buffered</span>
<a name="l00279"></a>00279             <span class="keywordtype">bool</span> do_fetch = <span class="keyword">true</span>;
<a name="l00280"></a>00280             <span class="keywordtype">int</span> total_pending = <a class="code" href="classFetchUnit.html#a30fb7c9361feea2713474e98b9c4431a" title="Cache lines that are pending.">pendingFetch</a>.size() + <a class="code" href="classFetchUnit.html#a4362dfb1cbd586ba6becec29bf218b7e">blocksInUse</a>();
<a name="l00281"></a>00281 
<a name="l00282"></a>00282             <a class="code" href="classstd_1_1list.html" title="STL list class.">std::list&lt;FetchBlock*&gt;::iterator</a> pending_it;
<a name="l00283"></a>00283             pending_it = <a class="code" href="classFetchUnit.html#aefb352cbc794f6862a28a509c6a83a71">findBlock</a>(<a class="code" href="classFetchUnit.html#a30fb7c9361feea2713474e98b9c4431a" title="Cache lines that are pending.">pendingFetch</a>, asid, block_addr);
<a name="l00284"></a>00284             <span class="keywordflow">if</span> (pending_it != <a class="code" href="classFetchUnit.html#a30fb7c9361feea2713474e98b9c4431a" title="Cache lines that are pending.">pendingFetch</a>.end()) {
<a name="l00285"></a>00285                 (*pending_it)-&gt;cnt++;
<a name="l00286"></a>00286                 do_fetch = <span class="keyword">false</span>;
<a name="l00287"></a>00287 
<a name="l00288"></a>00288                 <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;%08p is a pending fetch block &quot;</span>
<a name="l00289"></a>00289                         <span class="stringliteral">&quot;(pending:%i).\n&quot;</span>, block_addr,
<a name="l00290"></a>00290                         (*pending_it)-&gt;cnt);
<a name="l00291"></a>00291             } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (total_pending &lt; <a class="code" href="classFetchUnit.html#ad4fbf3d65521e77188dd392ea5904dc5">fetchBuffSize</a>) {
<a name="l00292"></a>00292                 <a class="code" href="classstd_1_1list.html" title="STL list class.">std::list&lt;FetchBlock*&gt;::iterator</a> buff_it;
<a name="l00293"></a>00293                 buff_it = <a class="code" href="classFetchUnit.html#aefb352cbc794f6862a28a509c6a83a71">findBlock</a>(<a class="code" href="classFetchUnit.html#a4116b050591ce44d51da547858f65f0c" title="Valid Cache Blocks.">fetchBuffer</a>, asid, block_addr);
<a name="l00294"></a>00294                 <span class="keywordflow">if</span> (buff_it != <a class="code" href="classFetchUnit.html#a4116b050591ce44d51da547858f65f0c" title="Valid Cache Blocks.">fetchBuffer</a>.end()) {
<a name="l00295"></a>00295                     (*buff_it)-&gt;cnt++;
<a name="l00296"></a>00296                     do_fetch = <span class="keyword">false</span>;
<a name="l00297"></a>00297 
<a name="l00298"></a>00298                     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;%08p is in fetch buffer &quot;</span>
<a name="l00299"></a>00299                             <span class="stringliteral">&quot;(pending:%i).\n&quot;</span>, block_addr, (*buff_it)-&gt;cnt);
<a name="l00300"></a>00300                 }
<a name="l00301"></a>00301             }
<a name="l00302"></a>00302 
<a name="l00303"></a>00303             <span class="keywordflow">if</span> (!do_fetch) {
<a name="l00304"></a>00304                 <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;Inst. [sn:%i] marked to be filled &quot;</span>
<a name="l00305"></a>00305                         <span class="stringliteral">&quot;through fetch buffer.\n&quot;</span>, inst-&gt;seqNum);
<a name="l00306"></a>00306                 cache_req-&gt;<a class="code" href="classCacheRequest.html#a94b062cb8a3bc4f5e047a971515ef948" title="Should we expect block from cache access or fetch buffer?">fetchBufferFill</a> = <span class="keyword">true</span>;
<a name="l00307"></a>00307                 cache_req-&gt;<a class="code" href="classResourceRequest.html#aaaa8b900ed7cf39b25541d4d5f8c16a0">setCompleted</a>(<span class="keyword">true</span>);
<a name="l00308"></a>00308                 <span class="keywordflow">return</span>;
<a name="l00309"></a>00309             }
<a name="l00310"></a>00310 
<a name="l00311"></a>00311             <span class="comment">// Check to see if there is room in the fetchbuffer for this instruction.</span>
<a name="l00312"></a>00312             <span class="comment">// If not, block this request.</span>
<a name="l00313"></a>00313             <span class="keywordflow">if</span> (total_pending &gt;= <a class="code" href="classFetchUnit.html#ad4fbf3d65521e77188dd392ea5904dc5">fetchBuffSize</a>) {
<a name="l00314"></a>00314                 <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;No room available in fetch buffer.\n&quot;</span>);
<a name="l00315"></a>00315                 cache_req-&gt;<a class="code" href="classResourceRequest.html#a5138d3c53d171433266d96c98cec6d26" title="Acknowledge that this is a request is done and remove from resource.">done</a>(<span class="keyword">false</span>);
<a name="l00316"></a>00316                 <span class="keywordflow">return</span>;
<a name="l00317"></a>00317             }
<a name="l00318"></a>00318 
<a name="l00319"></a>00319             <a class="code" href="classCacheUnit.html#ab7660256d3b5502fb2c2e9bf720513f8">doTLBAccess</a>(inst, cache_req, <a class="code" href="classCacheUnit.html#aba8036a525b6aa536c738700e67a1d1f">cacheBlkSize</a>, <a class="code" href="classRequest.html#a28c8ec6b7b6b21126adeb663dcca4cf9" title="The request was an instruction fetch.">Request::INST_FETCH</a>, TheISA::TLB::Execute);
<a name="l00320"></a>00320 
<a name="l00321"></a>00321             <span class="keywordflow">if</span> (inst-&gt;fault == <a class="code" href="fault__fwd_8hh.html#ab8ce3b69a6737f63fcdcf99910feb153">NoFault</a>) {
<a name="l00322"></a>00322                 <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l00323"></a>00323                         <span class="stringliteral">&quot;[tid:%u]: Initiating fetch access to %s for &quot;</span>
<a name="l00324"></a>00324                         <span class="stringliteral">&quot;addr:%#x (block:%#x)\n&quot;</span>, tid, <a class="code" href="classResource.html#a0dc98d91cd7aefea8225c28e3e799f6f" title="Return name of this resource.">name</a>(),
<a name="l00325"></a>00325                         cache_req-&gt;<a class="code" href="classResourceRequest.html#ad34e91ab69ad8741b5efdf499fbafa5b" title="Instruction being used.">inst</a>-&gt;getMemAddr(), block_addr);
<a name="l00326"></a>00326 
<a name="l00327"></a>00327                 cache_req-&gt;<a class="code" href="classCacheRequest.html#aa0373d151baa09c1dbf17f774c3c064f">reqData</a> = <span class="keyword">new</span> uint8_t[<a class="code" href="classCacheUnit.html#aba8036a525b6aa536c738700e67a1d1f">cacheBlkSize</a>];
<a name="l00328"></a>00328 
<a name="l00329"></a>00329                 inst-&gt;setCurResSlot(slot_num);
<a name="l00330"></a>00330 
<a name="l00331"></a>00331                 <a class="code" href="classCacheUnit.html#ac897e9b4fbfe3c413ce5ebcbd8478245" title="Read/Write on behalf of an instruction.">doCacheAccess</a>(inst);
<a name="l00332"></a>00332 
<a name="l00333"></a>00333                 <span class="keywordflow">if</span> (cache_req-&gt;<a class="code" href="classCacheRequest.html#a16e0787924ca390346129a0773238816">isMemAccPending</a>()) {
<a name="l00334"></a>00334                     <a class="code" href="classFetchUnit.html#a30fb7c9361feea2713474e98b9c4431a" title="Cache lines that are pending.">pendingFetch</a>.push_back(<span class="keyword">new</span> <a class="code" href="structFetchUnit_1_1FetchBlock.html">FetchBlock</a>(asid, block_addr));
<a name="l00335"></a>00335 
<a name="l00336"></a>00336                     <span class="comment">// mark replacement block</span>
<a name="l00337"></a>00337                 }
<a name="l00338"></a>00338             }
<a name="l00339"></a>00339 
<a name="l00340"></a>00340             <span class="keywordflow">break</span>;
<a name="l00341"></a>00341         }
<a name="l00342"></a>00342 
<a name="l00343"></a>00343       <span class="keywordflow">case</span> <a class="code" href="classFetchUnit.html#a18e204ec78d59de1d47aaa7bd94f9591a644daf523ab89d6c3e32d9606921c442">CompleteFetch</a>:
<a name="l00344"></a>00344         <span class="keywordflow">if</span> (inst-&gt;fault != <a class="code" href="fault__fwd_8hh.html#ab8ce3b69a6737f63fcdcf99910feb153">NoFault</a>) {
<a name="l00345"></a>00345             <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l00346"></a>00346                 <span class="stringliteral">&quot;[tid:%i]: [sn:%i]: Detected %s fault @ %x. Forwarding to &quot;</span>
<a name="l00347"></a>00347                 <span class="stringliteral">&quot;next stage.\n&quot;</span>, tid, inst-&gt;seqNum, inst-&gt;fault-&gt;name(),
<a name="l00348"></a>00348                 inst-&gt;getMemAddr());
<a name="l00349"></a>00349             <a class="code" href="classCacheUnit.html#a9a7ec683af71cb55f5e93e6479355540">finishCacheUnitReq</a>(inst, cache_req);
<a name="l00350"></a>00350             <span class="keywordflow">return</span>;
<a name="l00351"></a>00351         }
<a name="l00352"></a>00352 
<a name="l00353"></a>00353         <span class="keywordflow">if</span> (cache_req-&gt;<a class="code" href="classCacheRequest.html#a94b062cb8a3bc4f5e047a971515ef948" title="Should we expect block from cache access or fetch buffer?">fetchBufferFill</a>) {
<a name="l00354"></a>00354             <span class="comment">// Block request if it&#39;s depending on a previous fetch, but it hasnt made it yet</span>
<a name="l00355"></a>00355             <a class="code" href="classstd_1_1list.html" title="STL list class.">std::list&lt;FetchBlock*&gt;::iterator</a> fetch_it = <a class="code" href="classFetchUnit.html#aefb352cbc794f6862a28a509c6a83a71">findBlock</a>(<a class="code" href="classFetchUnit.html#a4116b050591ce44d51da547858f65f0c" title="Valid Cache Blocks.">fetchBuffer</a>, asid, block_addr);
<a name="l00356"></a>00356             <span class="keywordflow">if</span> (fetch_it == <a class="code" href="classFetchUnit.html#a4116b050591ce44d51da547858f65f0c" title="Valid Cache Blocks.">fetchBuffer</a>.end()) {
<a name="l00357"></a>00357                 <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;%#x not available yet\n&quot;</span>,
<a name="l00358"></a>00358                         block_addr);
<a name="l00359"></a>00359                 cache_req-&gt;<a class="code" href="classResourceRequest.html#aaaa8b900ed7cf39b25541d4d5f8c16a0">setCompleted</a>(<span class="keyword">false</span>);
<a name="l00360"></a>00360                 <span class="keywordflow">return</span>;
<a name="l00361"></a>00361             }
<a name="l00362"></a>00362 
<a name="l00363"></a>00363             <span class="comment">// Make New Instruction</span>
<a name="l00364"></a>00364             <a class="code" href="classFetchUnit.html#a4191ac34b50d0609ffdd33d6794be670">createMachInst</a>(fetch_it, inst);
<a name="l00365"></a>00365             <span class="keywordflow">if</span> (inst-&gt;traceData) {
<a name="l00366"></a>00366                 inst-&gt;traceData-&gt;setStaticInst(inst-&gt;staticInst);
<a name="l00367"></a>00367                 inst-&gt;traceData-&gt;setPC(inst-&gt;pcState());
<a name="l00368"></a>00368             }
<a name="l00369"></a>00369 
<a name="l00370"></a>00370             <span class="comment">// FetchBuffer Book-Keeping</span>
<a name="l00371"></a>00371             (*fetch_it)-&gt;cnt--;
<a name="l00372"></a>00372             assert((*fetch_it)-&gt;cnt &gt;= 0);
<a name="l00373"></a>00373             <a class="code" href="classFetchUnit.html#a25b2207824f7b38df4529f5bfad0b5fe">markBlockUsed</a>(fetch_it);
<a name="l00374"></a>00374 
<a name="l00375"></a>00375             cache_req-&gt;<a class="code" href="classResourceRequest.html#a5138d3c53d171433266d96c98cec6d26" title="Acknowledge that this is a request is done and remove from resource.">done</a>();
<a name="l00376"></a>00376             <span class="keywordflow">return</span>;
<a name="l00377"></a>00377         }
<a name="l00378"></a>00378 
<a name="l00379"></a>00379         <span class="keywordflow">if</span> (cache_req-&gt;<a class="code" href="classCacheRequest.html#a75d659b92bdaa4b0954696ac15f963fc">isMemAccComplete</a>()) {
<a name="l00380"></a>00380             <span class="keywordflow">if</span> (<a class="code" href="classFetchUnit.html#a4116b050591ce44d51da547858f65f0c" title="Valid Cache Blocks.">fetchBuffer</a>.size() &gt;= <a class="code" href="classFetchUnit.html#ad4fbf3d65521e77188dd392ea5904dc5">fetchBuffSize</a>) {
<a name="l00381"></a>00381                 <span class="comment">// If there is no replacement block, then we&#39;ll just have</span>
<a name="l00382"></a>00382                 <span class="comment">// to wait till that gets cleared before satisfying the fetch</span>
<a name="l00383"></a>00383                 <span class="comment">// for this instruction</span>
<a name="l00384"></a>00384                 <a class="code" href="classstd_1_1list.html" title="STL list class.">std::list&lt;FetchBlock*&gt;::iterator</a> repl_it  =
<a name="l00385"></a>00385                     <a class="code" href="classFetchUnit.html#af87942d60bbe309496921ff6985f89f1">findReplacementBlock</a>();
<a name="l00386"></a>00386                 <span class="keywordflow">if</span> (repl_it == <a class="code" href="classFetchUnit.html#a4116b050591ce44d51da547858f65f0c" title="Valid Cache Blocks.">fetchBuffer</a>.end()) {
<a name="l00387"></a>00387                     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;Unable to find replacement block&quot;</span>
<a name="l00388"></a>00388                             <span class="stringliteral">&quot; and complete fetch.\n&quot;</span>);
<a name="l00389"></a>00389                     cache_req-&gt;<a class="code" href="classResourceRequest.html#aaaa8b900ed7cf39b25541d4d5f8c16a0">setCompleted</a>(<span class="keyword">false</span>);
<a name="l00390"></a>00390                     <span class="keywordflow">return</span>;
<a name="l00391"></a>00391                 }
<a name="l00392"></a>00392 
<a name="l00393"></a>00393                 <span class="keyword">delete</span> [] (*repl_it)-&gt;block;
<a name="l00394"></a>00394                 <span class="keyword">delete</span> *repl_it;
<a name="l00395"></a>00395                 <a class="code" href="classFetchUnit.html#a4116b050591ce44d51da547858f65f0c" title="Valid Cache Blocks.">fetchBuffer</a>.erase(repl_it);
<a name="l00396"></a>00396             }
<a name="l00397"></a>00397 
<a name="l00398"></a>00398             <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l00399"></a>00399                     <span class="stringliteral">&quot;[tid:%i]: Completing Fetch Access for [sn:%i]\n&quot;</span>,
<a name="l00400"></a>00400                     tid, inst-&gt;seqNum);
<a name="l00401"></a>00401 
<a name="l00402"></a>00402             <span class="comment">// Make New Instruction</span>
<a name="l00403"></a>00403             <a class="code" href="classstd_1_1list.html" title="STL list class.">std::list&lt;FetchBlock*&gt;::iterator</a> fetch_it  =
<a name="l00404"></a>00404                 <a class="code" href="classFetchUnit.html#aefb352cbc794f6862a28a509c6a83a71">findBlock</a>(<a class="code" href="classFetchUnit.html#a30fb7c9361feea2713474e98b9c4431a" title="Cache lines that are pending.">pendingFetch</a>, asid, block_addr);
<a name="l00405"></a>00405 
<a name="l00406"></a>00406             assert(fetch_it != <a class="code" href="classFetchUnit.html#a30fb7c9361feea2713474e98b9c4431a" title="Cache lines that are pending.">pendingFetch</a>.end());
<a name="l00407"></a>00407             assert((*fetch_it)-&gt;valid);
<a name="l00408"></a>00408 
<a name="l00409"></a>00409             <a class="code" href="classFetchUnit.html#a4191ac34b50d0609ffdd33d6794be670">createMachInst</a>(fetch_it, inst);
<a name="l00410"></a>00410             <span class="keywordflow">if</span> (inst-&gt;traceData) {
<a name="l00411"></a>00411                 inst-&gt;traceData-&gt;setStaticInst(inst-&gt;staticInst);
<a name="l00412"></a>00412                 inst-&gt;traceData-&gt;setPC(inst-&gt;pcState());
<a name="l00413"></a>00413             }
<a name="l00414"></a>00414 
<a name="l00415"></a>00415 
<a name="l00416"></a>00416             <span class="comment">// Update instructions waiting on new fetch block</span>
<a name="l00417"></a>00417             <a class="code" href="structFetchUnit_1_1FetchBlock.html">FetchBlock</a> *new_block = (*fetch_it);
<a name="l00418"></a>00418             new_block-&gt;<a class="code" href="structFetchUnit_1_1FetchBlock.html#a4cd8f2096e45ab739b58bb3bb81c71d7">cnt</a>--;
<a name="l00419"></a>00419             assert(new_block-&gt;<a class="code" href="structFetchUnit_1_1FetchBlock.html#a4cd8f2096e45ab739b58bb3bb81c71d7">cnt</a> &gt;= 0);
<a name="l00420"></a>00420 
<a name="l00421"></a>00421             <span class="comment">// Finally, update FetchBuffer w/Pending Block into the</span>
<a name="l00422"></a>00422             <span class="comment">// MRU location</span>
<a name="l00423"></a>00423             <a class="code" href="classFetchUnit.html#a30fb7c9361feea2713474e98b9c4431a" title="Cache lines that are pending.">pendingFetch</a>.erase(fetch_it);
<a name="l00424"></a>00424             <a class="code" href="classFetchUnit.html#a4116b050591ce44d51da547858f65f0c" title="Valid Cache Blocks.">fetchBuffer</a>.push_back(new_block);
<a name="l00425"></a>00425 
<a name="l00426"></a>00426             <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;[tid:%i]: Instruction [sn:%i] is: %s\n&quot;</span>,
<a name="l00427"></a>00427                     tid, inst-&gt;seqNum,
<a name="l00428"></a>00428                     inst-&gt;staticInst-&gt;disassemble(inst-&gt;instAddr()));
<a name="l00429"></a>00429 
<a name="l00430"></a>00430             inst-&gt;unsetMemAddr();
<a name="l00431"></a>00431 
<a name="l00432"></a>00432             cache_req-&gt;<a class="code" href="classResourceRequest.html#a5138d3c53d171433266d96c98cec6d26" title="Acknowledge that this is a request is done and remove from resource.">done</a>();
<a name="l00433"></a>00433         } <span class="keywordflow">else</span> {
<a name="l00434"></a>00434             <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l00435"></a>00435                      <span class="stringliteral">&quot;[tid:%i]: [sn:%i]: Unable to Complete Fetch Access\n&quot;</span>,
<a name="l00436"></a>00436                     tid, inst-&gt;seqNum);
<a name="l00437"></a>00437             <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderStall,
<a name="l00438"></a>00438                     <span class="stringliteral">&quot;STALL: [tid:%i]: Fetch miss from %08p\n&quot;</span>,
<a name="l00439"></a>00439                     tid, cache_req-&gt;<a class="code" href="classResourceRequest.html#ad34e91ab69ad8741b5efdf499fbafa5b" title="Instruction being used.">inst</a>-&gt;instAddr());
<a name="l00440"></a>00440             cache_req-&gt;<a class="code" href="classResourceRequest.html#aaaa8b900ed7cf39b25541d4d5f8c16a0">setCompleted</a>(<span class="keyword">false</span>);
<a name="l00441"></a>00441             <span class="comment">// NOTE: For SwitchOnCacheMiss ThreadModel, we *don&#39;t* switch on</span>
<a name="l00442"></a>00442             <span class="comment">//       fetch miss, but we could ...</span>
<a name="l00443"></a>00443             <span class="comment">// cache_req-&gt;setMemStall(true);</span>
<a name="l00444"></a>00444         }
<a name="l00445"></a>00445         <span class="keywordflow">break</span>;
<a name="l00446"></a>00446 
<a name="l00447"></a>00447       <span class="keywordflow">default</span>:
<a name="l00448"></a>00448         <a class="code" href="base_2misc_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;Unrecognized command to %s&quot;</span>, <a class="code" href="classResource.html#a7e39a1850acec203d73d28619e6440b4" title="The name of this resource.">resName</a>);
<a name="l00449"></a>00449     }
<a name="l00450"></a>00450 }
<a name="l00451"></a>00451 
<a name="l00452"></a>00452 <span class="keywordtype">void</span>
<a name="l00453"></a><a class="code" href="classFetchUnit.html#afdf914896f74395d37f61ed7b05c7746">00453</a> <a class="code" href="classFetchUnit.html#afdf914896f74395d37f61ed7b05c7746" title="After memory request is completed, then turn the fetched data into an instruction.">FetchUnit::processCacheCompletion</a>(<a class="code" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system (e...">PacketPtr</a> pkt)
<a name="l00454"></a>00454 {
<a name="l00455"></a>00455     <span class="comment">// Cast to correct packet type</span>
<a name="l00456"></a>00456     <span class="comment">// @todo: use pkt Sender state here to be consistent with other</span>
<a name="l00457"></a>00457     <span class="comment">// cpu models</span>
<a name="l00458"></a>00458     <a class="code" href="classCacheReqPacket.html">CacheReqPacket</a>* cache_pkt = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classCacheReqPacket.html">CacheReqPacket</a>*<span class="keyword">&gt;</span>(pkt);
<a name="l00459"></a>00459     assert(cache_pkt);
<a name="l00460"></a>00460 
<a name="l00461"></a>00461     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;Finished request for %x\n&quot;</span>,
<a name="l00462"></a>00462             cache_pkt-&gt;<a class="code" href="classPacket.html#a1c04785186ba5aa70a40cac9b2bfc86e">getAddr</a>());
<a name="l00463"></a>00463 
<a name="l00464"></a>00464     <span class="keywordflow">if</span> (<a class="code" href="classCacheUnit.html#a0bf9ebf0b95322cacaa6af4e0b2498df">processSquash</a>(cache_pkt))
<a name="l00465"></a>00465         <span class="keywordflow">return</span>;
<a name="l00466"></a>00466 
<a name="l00467"></a>00467     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> block_addr = <a class="code" href="classCacheUnit.html#a19525d53100aebc743d0f71352d506ea" title="Align a PC to the start of the Cache block.">cacheBlockAlign</a>(cache_pkt-&gt;<a class="code" href="classCacheReqPacket.html#adade4bb6119a1d4a7c8f412fdd6bd27c">cacheReq</a>-&gt;
<a name="l00468"></a>00468                                       getInst()-&gt;getMemAddr());
<a name="l00469"></a>00469 
<a name="l00470"></a>00470     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l00471"></a>00471             <span class="stringliteral">&quot;[tid:%u]: [sn:%i]: Waking from fetch access to addr:%#x(phys:%#x), size:%i\n&quot;</span>,
<a name="l00472"></a>00472             cache_pkt-&gt;<a class="code" href="classCacheReqPacket.html#adade4bb6119a1d4a7c8f412fdd6bd27c">cacheReq</a>-&gt;<a class="code" href="classResourceRequest.html#af77bb2d5e1d7cb9b38ad42b9733efc45" title="Instruction this request is for.">getInst</a>()-&gt;readTid(),
<a name="l00473"></a>00473             cache_pkt-&gt;<a class="code" href="classCacheReqPacket.html#adade4bb6119a1d4a7c8f412fdd6bd27c">cacheReq</a>-&gt;<a class="code" href="classResourceRequest.html#af77bb2d5e1d7cb9b38ad42b9733efc45" title="Instruction this request is for.">getInst</a>()-&gt;seqNum,
<a name="l00474"></a>00474             block_addr, cache_pkt-&gt;<a class="code" href="classPacket.html#a1c04785186ba5aa70a40cac9b2bfc86e">getAddr</a>(), cache_pkt-&gt;<a class="code" href="classPacket.html#ad7c96bd8cd06acddebb3a373b37e6e59">getSize</a>());
<a name="l00475"></a>00475 
<a name="l00476"></a>00476     <span class="comment">// Cast to correct request type</span>
<a name="l00477"></a>00477     <a class="code" href="classCacheRequest.html">CacheRequest</a> *cache_req = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classCacheRequest.html">CacheReqPtr</a><span class="keyword">&gt;</span>(
<a name="l00478"></a>00478         <a class="code" href="classCacheUnit.html#a525c8abeb7a03975b3469c90d7a0f1b7" title="Find the request that corresponds to this instruction.">findRequest</a>(cache_pkt-&gt;<a class="code" href="classCacheReqPacket.html#adade4bb6119a1d4a7c8f412fdd6bd27c">cacheReq</a>-&gt;<a class="code" href="classResourceRequest.html#af77bb2d5e1d7cb9b38ad42b9733efc45" title="Instruction this request is for.">getInst</a>(), cache_pkt-&gt;<a class="code" href="classCacheReqPacket.html#a117c1624de9b3fe57845303f313bb7d4">instIdx</a>));
<a name="l00479"></a>00479 
<a name="l00480"></a>00480     <span class="keywordflow">if</span> (!cache_req) {
<a name="l00481"></a>00481         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;[tid:%u]: [sn:%i]: Can&#39;t find slot for fetch access to &quot;</span>
<a name="l00482"></a>00482               <span class="stringliteral">&quot;addr. %08p\n&quot;</span>, cache_pkt-&gt;<a class="code" href="classCacheReqPacket.html#adade4bb6119a1d4a7c8f412fdd6bd27c">cacheReq</a>-&gt;<a class="code" href="classResourceRequest.html#af77bb2d5e1d7cb9b38ad42b9733efc45" title="Instruction this request is for.">getInst</a>()-&gt;readTid(),
<a name="l00483"></a>00483               cache_pkt-&gt;<a class="code" href="classCacheReqPacket.html#adade4bb6119a1d4a7c8f412fdd6bd27c">cacheReq</a>-&gt;<a class="code" href="classResourceRequest.html#af77bb2d5e1d7cb9b38ad42b9733efc45" title="Instruction this request is for.">getInst</a>()-&gt;seqNum,
<a name="l00484"></a>00484               block_addr);
<a name="l00485"></a>00485     }
<a name="l00486"></a>00486 
<a name="l00487"></a>00487     <span class="comment">// Get resource request info</span>
<a name="l00488"></a>00488     <span class="keywordtype">unsigned</span> stage_num = cache_req-&gt;getStageNum();
<a name="l00489"></a>00489     <a class="code" href="classRefCountingPtr.html">DynInstPtr</a> inst = cache_req-&gt;inst;
<a name="l00490"></a>00490     <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b" title="Thread index/ID type.">ThreadID</a> tid = cache_req-&gt;inst-&gt;readTid();
<a name="l00491"></a>00491     <span class="keywordtype">short</span> <a class="code" href="namespaceArmISA.html#aaff4c7c57057268242cad9e94c8ff5d7">asid</a> = <a class="code" href="classResource.html#a44fde3f0863948661fde5360dd557e33" title="The CPU(s) that this resource interacts with.">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#a2ecb3e5a075e164cd24aceb3929512e4">asid</a>[tid];
<a name="l00492"></a>00492 
<a name="l00493"></a>00493     assert(!cache_req-&gt;isSquashed());
<a name="l00494"></a>00494     assert(inst-&gt;curSkedEntry-&gt;cmd == <a class="code" href="classFetchUnit.html#a18e204ec78d59de1d47aaa7bd94f9591a644daf523ab89d6c3e32d9606921c442">CompleteFetch</a>);
<a name="l00495"></a>00495 
<a name="l00496"></a>00496     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l00497"></a>00497             <span class="stringliteral">&quot;[tid:%u]: [sn:%i]: Processing fetch access for block %#x\n&quot;</span>,
<a name="l00498"></a>00498             tid, inst-&gt;seqNum, block_addr);
<a name="l00499"></a>00499 
<a name="l00500"></a>00500     <a class="code" href="classstd_1_1list.html" title="STL list class.">std::list&lt;FetchBlock*&gt;::iterator</a> pend_it = <a class="code" href="classFetchUnit.html#aefb352cbc794f6862a28a509c6a83a71">findBlock</a>(<a class="code" href="classFetchUnit.html#a30fb7c9361feea2713474e98b9c4431a" title="Cache lines that are pending.">pendingFetch</a>, asid,
<a name="l00501"></a>00501                                                          block_addr);
<a name="l00502"></a>00502     assert(pend_it != <a class="code" href="classFetchUnit.html#a30fb7c9361feea2713474e98b9c4431a" title="Cache lines that are pending.">pendingFetch</a>.end());
<a name="l00503"></a>00503 
<a name="l00504"></a>00504     <span class="comment">// Copy Data to pendingFetch queue...</span>
<a name="l00505"></a>00505     (*pend_it)-&gt;block = <span class="keyword">new</span> uint8_t[<a class="code" href="classCacheUnit.html#aba8036a525b6aa536c738700e67a1d1f">cacheBlkSize</a>];
<a name="l00506"></a>00506     memcpy((*pend_it)-&gt;block, cache_pkt-&gt;<a class="code" href="classPacket.html#ad9552d30d60e5425e0a66b5c4e5c85d8" title="get a pointer to the data ptr.">getPtr</a>&lt;uint8_t&gt;(), <a class="code" href="classCacheUnit.html#aba8036a525b6aa536c738700e67a1d1f">cacheBlkSize</a>);
<a name="l00507"></a>00507     (*pend_it)-&gt;valid = <span class="keyword">true</span>;
<a name="l00508"></a>00508 
<a name="l00509"></a>00509     cache_req-&gt;setMemAccPending(<span class="keyword">false</span>);
<a name="l00510"></a>00510     cache_req-&gt;setMemAccCompleted();
<a name="l00511"></a>00511 
<a name="l00512"></a>00512     <span class="keywordflow">if</span> (cache_req-&gt;isMemStall() &amp;&amp;
<a name="l00513"></a>00513         <a class="code" href="classResource.html#a44fde3f0863948661fde5360dd557e33" title="The CPU(s) that this resource interacts with.">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#ad3dc1ef578d975494a1096f61753c19a">threadModel</a> == InOrderCPU::SwitchOnCacheMiss) {
<a name="l00514"></a>00514         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;[tid:%u] Waking up from Cache Miss.\n&quot;</span>,
<a name="l00515"></a>00515                 tid);
<a name="l00516"></a>00516 
<a name="l00517"></a>00517         <a class="code" href="classResource.html#a44fde3f0863948661fde5360dd557e33" title="The CPU(s) that this resource interacts with.">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#a129aef45060ae7358c434b0a555ce2bd" title="Schedule thread activation on the CPU.">activateContext</a>(tid);
<a name="l00518"></a>00518 
<a name="l00519"></a>00519         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(ThreadModel, <span class="stringliteral">&quot;Activating [tid:%i] after return from cache&quot;</span>
<a name="l00520"></a>00520                 <span class="stringliteral">&quot;miss.\n&quot;</span>, tid);
<a name="l00521"></a>00521     }
<a name="l00522"></a>00522 
<a name="l00523"></a>00523     <span class="comment">// Wake up the CPU (if it went to sleep and was waiting on this</span>
<a name="l00524"></a>00524     <span class="comment">// completion event).</span>
<a name="l00525"></a>00525     <a class="code" href="classResource.html#a44fde3f0863948661fde5360dd557e33" title="The CPU(s) that this resource interacts with.">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#a7db2d23c4bbbceac6bf250fe9af0b6ca" title="Wakes the CPU, rescheduling the CPU if it&amp;#39;s not already active.">wakeCPU</a>();
<a name="l00526"></a>00526 
<a name="l00527"></a>00527     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Activity, <span class="stringliteral">&quot;[tid:%u] Activating %s due to cache completion\n&quot;</span>,
<a name="l00528"></a>00528             tid, <a class="code" href="classResource.html#a44fde3f0863948661fde5360dd557e33" title="The CPU(s) that this resource interacts with.">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#aced803927543477615b06ecb7f6299e9" title="The Pipeline Stages for the CPU.">pipelineStage</a>[stage_num]-&gt;<a class="code" href="classPipelineStage.html#a7f3817c7481be5e24e2d09d987126653" title="Returns the name of stage.">name</a>());
<a name="l00529"></a>00529 
<a name="l00530"></a>00530     <a class="code" href="classResource.html#a44fde3f0863948661fde5360dd557e33" title="The CPU(s) that this resource interacts with.">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#a6e0dfa54909b1633738d563d4a4d9f91" title="Switches a Pipeline Stage to Active.">switchToActive</a>(stage_num);
<a name="l00531"></a>00531 }
<a name="l00532"></a>00532 
<a name="l00533"></a>00533 <span class="keywordtype">void</span>
<a name="l00534"></a><a class="code" href="classFetchUnit.html#a6b429c595d8c124f128a71915dd55ab0">00534</a> <a class="code" href="classFetchUnit.html#a6b429c595d8c124f128a71915dd55ab0">FetchUnit::squashCacheRequest</a>(<a class="code" href="classCacheRequest.html">CacheReqPtr</a> req_ptr)
<a name="l00535"></a>00535 {
<a name="l00536"></a>00536     <a class="code" href="classRefCountingPtr.html">DynInstPtr</a> inst = req_ptr-&gt;<a class="code" href="classResourceRequest.html#af77bb2d5e1d7cb9b38ad42b9733efc45" title="Instruction this request is for.">getInst</a>();
<a name="l00537"></a>00537     <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b" title="Thread index/ID type.">ThreadID</a> tid = inst-&gt;readTid();
<a name="l00538"></a>00538     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> block_addr = <a class="code" href="classCacheUnit.html#a19525d53100aebc743d0f71352d506ea" title="Align a PC to the start of the Cache block.">cacheBlockAlign</a>(inst-&gt;getMemAddr());
<a name="l00539"></a>00539     <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#aaff4c7c57057268242cad9e94c8ff5d7">asid</a> = <a class="code" href="classResource.html#a44fde3f0863948661fde5360dd557e33" title="The CPU(s) that this resource interacts with.">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#a2ecb3e5a075e164cd24aceb3929512e4">asid</a>[tid];
<a name="l00540"></a>00540 
<a name="l00541"></a>00541     <span class="comment">// Check Fetch Buffer (or pending fetch) for this block and</span>
<a name="l00542"></a>00542     <span class="comment">// update pending counts</span>
<a name="l00543"></a>00543     <a class="code" href="classstd_1_1list.html" title="STL list class.">std::list&lt;FetchBlock*&gt;::iterator</a> buff_it = <a class="code" href="classFetchUnit.html#aefb352cbc794f6862a28a509c6a83a71">findBlock</a>(<a class="code" href="classFetchUnit.html#a4116b050591ce44d51da547858f65f0c" title="Valid Cache Blocks.">fetchBuffer</a>,
<a name="l00544"></a>00544                                                          asid,
<a name="l00545"></a>00545                                                          block_addr);
<a name="l00546"></a>00546     <span class="keywordflow">if</span> (buff_it != <a class="code" href="classFetchUnit.html#a4116b050591ce44d51da547858f65f0c" title="Valid Cache Blocks.">fetchBuffer</a>.end()) {
<a name="l00547"></a>00547         (*buff_it)-&gt;cnt--;
<a name="l00548"></a>00548         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;[sn:%i] Removing Pending Access &quot;</span>
<a name="l00549"></a>00549                 <span class="stringliteral">&quot;for Fetch Buffer block %08p (cnt=%i)\n&quot;</span>, inst-&gt;seqNum,
<a name="l00550"></a>00550                 block_addr, (*buff_it)-&gt;cnt);
<a name="l00551"></a>00551         assert((*buff_it)-&gt;cnt &gt;= 0);
<a name="l00552"></a>00552     } <span class="keywordflow">else</span> {
<a name="l00553"></a>00553         <a class="code" href="classstd_1_1list.html" title="STL list class.">std::list&lt;FetchBlock*&gt;::iterator</a> block_it = <a class="code" href="classFetchUnit.html#aefb352cbc794f6862a28a509c6a83a71">findBlock</a>(<a class="code" href="classFetchUnit.html#a30fb7c9361feea2713474e98b9c4431a" title="Cache lines that are pending.">pendingFetch</a>,
<a name="l00554"></a>00554                                                               asid,
<a name="l00555"></a>00555                                                               block_addr);
<a name="l00556"></a>00556         <span class="keywordflow">if</span> (block_it != <a class="code" href="classFetchUnit.html#a30fb7c9361feea2713474e98b9c4431a" title="Cache lines that are pending.">pendingFetch</a>.end()) {
<a name="l00557"></a>00557             (*block_it)-&gt;cnt--;
<a name="l00558"></a>00558             <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;[sn:%i] Removing Pending Access &quot;</span>
<a name="l00559"></a>00559                     <span class="stringliteral">&quot;for Pending Buffer Block %08p (cnt=%i)\n&quot;</span>,
<a name="l00560"></a>00560                     inst-&gt;seqNum,
<a name="l00561"></a>00561                     block_addr, (*block_it)-&gt;cnt);
<a name="l00562"></a>00562             assert((*block_it)-&gt;cnt &gt;= 0);
<a name="l00563"></a>00563             <span class="keywordflow">if</span> ((*block_it)-&gt;cnt == 0) {
<a name="l00564"></a>00564                 <span class="keywordflow">if</span> ((*block_it)-&gt;block) {
<a name="l00565"></a>00565                     <span class="keyword">delete</span> [] (*block_it)-&gt;block;
<a name="l00566"></a>00566                 }
<a name="l00567"></a>00567                 <span class="keyword">delete</span> *block_it;
<a name="l00568"></a>00568                 <a class="code" href="classFetchUnit.html#a30fb7c9361feea2713474e98b9c4431a" title="Cache lines that are pending.">pendingFetch</a>.erase(block_it);
<a name="l00569"></a>00569             }
<a name="l00570"></a>00570         }
<a name="l00571"></a>00571     }
<a name="l00572"></a>00572 
<a name="l00573"></a>00573     <a class="code" href="classFetchUnit.html#a6b429c595d8c124f128a71915dd55ab0">CacheUnit::squashCacheRequest</a>(req_ptr);
<a name="l00574"></a>00574 }
<a name="l00575"></a>00575 
<a name="l00576"></a>00576 <span class="keywordtype">void</span>
<a name="l00577"></a><a class="code" href="classFetchUnit.html#a3d684a1f5f5321c7e415946029ed635c">00577</a> <a class="code" href="classFetchUnit.html#a3d684a1f5f5321c7e415946029ed635c" title="Post-processsing for Trap Generated from this instruction.">FetchUnit::trap</a>(<a class="code" href="classRefCountingPtr.html">Fault</a> fault, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b" title="Thread index/ID type.">ThreadID</a> tid, <a class="code" href="classRefCountingPtr.html">DynInstPtr</a> inst)
<a name="l00578"></a>00578 {
<a name="l00579"></a>00579     <span class="comment">//@todo: per thread?</span>
<a name="l00580"></a>00580     <a class="code" href="classFetchUnit.html#acbfbf614701d7f8aff0a1aac19052f86">decoder</a>[tid]-&gt;reset();
<a name="l00581"></a>00581 
<a name="l00582"></a>00582     <span class="comment">//@todo: squash using dummy inst seq num</span>
<a name="l00583"></a>00583     <a class="code" href="classCacheUnit.html#a551b8218c01eae7d0f68d3eb42fcbb40" title="Squash All Requests After This Seq Num.">squash</a>(NULL, <a class="code" href="namespaceThePipeline.html#ab8c8c960bf74f5d154c9bf6c3e25ff13">NumStages</a> - 1, 0, tid);
<a name="l00584"></a>00584 
<a name="l00585"></a>00585     <span class="comment">//@todo: make sure no blocks are in use</span>
<a name="l00586"></a>00586     assert(<a class="code" href="classFetchUnit.html#a4362dfb1cbd586ba6becec29bf218b7e">blocksInUse</a>() == 0);
<a name="l00587"></a>00587     assert(<a class="code" href="classFetchUnit.html#a30fb7c9361feea2713474e98b9c4431a" title="Cache lines that are pending.">pendingFetch</a>.size() == 0);
<a name="l00588"></a>00588 
<a name="l00589"></a>00589     <span class="comment">//@todo: clear pendingFetch and fetchBuffer</span>
<a name="l00590"></a>00590     <a class="code" href="classFetchUnit.html#a8bf8a0880c2bcc039cca17fbb00969b8">clearFetchBuffer</a>();
<a name="l00591"></a>00591 }
</pre></div></div>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"><address style="align: right;"><small>
Generated on Sun Apr 7 2013 18:16:18 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.7.1</small></address>

</body>
</html>
