// Seed: 717784725
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_4 = 32'd39,
    parameter id_5 = 32'd11
) (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  defparam id_4.id_5 = id_4; module_0(
      id_2, id_3, id_3, id_2, id_2, id_2, id_2, id_2
  );
  assign id_1 = id_4;
  tri0 id_6;
  if (id_2) begin
    assign id_3 = id_2;
  end else begin
    assign id_1 = id_6;
  end
endmodule
