0.7
2020.2
May 22 2024
19:03:11
C:/FPGA_lab/lab/async_4bit_up/async_4bit_up.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
C:/FPGA_lab/lab/async_4bit_up/async_4bit_up.srcs/sources_1/new/T_ff.v,1735464189,verilog,,C:/FPGA_lab/lab/async_4bit_up/async_4bit_up.srcs/sources_1/new/asyn_up.v,,T_ff,,,,,,,,
C:/FPGA_lab/lab/async_4bit_up/async_4bit_up.srcs/sources_1/new/asyn_up.v,1735464260,verilog,,C:/FPGA_lab/lab/async_4bit_up/async_4bit_up.srcs/sources_1/new/async_up_tb.v,,asyn_up,,,,,,,,
C:/FPGA_lab/lab/async_4bit_up/async_4bit_up.srcs/sources_1/new/async_up_tb.v,1735464189,verilog,,,,async_up_tb,,,,,,,,
