#include "fpga_top.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

void fpga_top::thread_WBRAM_3_0_5_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)))) {
        WBRAM_3_0_5_we1 = ap_const_logic_1;
    } else {
        WBRAM_3_0_5_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_0_6_addr_gep_fu_8417_p3() {
    WBRAM_3_0_6_addr_gep_fu_8417_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_3_0_6_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_3_0_6_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_3_0_6_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_0_6_address0.read();
    } else {
        WBRAM_3_0_6_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_3_0_6_address1() {
    if (ap_sig_bdd_22600.read()) {
        if (ap_sig_bdd_22491.read()) {
            WBRAM_3_0_6_address1 = WBRAM_3_0_6_addr_gep_fu_8417_p3.read();
        } else if (ap_sig_bdd_22489.read()) {
            WBRAM_3_0_6_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_3_0_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_3_0_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_3_0_6_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_3_0_6_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_3_0_6_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_0_6_ce0.read();
    } else {
        WBRAM_3_0_6_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_0_6_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)))) {
        WBRAM_3_0_6_ce1 = ap_const_logic_1;
    } else {
        WBRAM_3_0_6_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_0_6_d1() {
    WBRAM_3_0_6_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_3_0_6_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)))) {
        WBRAM_3_0_6_we1 = ap_const_logic_1;
    } else {
        WBRAM_3_0_6_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_0_7_addr_gep_fu_8424_p3() {
    WBRAM_3_0_7_addr_gep_fu_8424_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_3_0_7_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_3_0_7_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_3_0_7_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_0_7_address0.read();
    } else {
        WBRAM_3_0_7_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_3_0_7_address1() {
    if (ap_sig_bdd_22600.read()) {
        if (ap_sig_bdd_22501.read()) {
            WBRAM_3_0_7_address1 = WBRAM_3_0_7_addr_gep_fu_8424_p3.read();
        } else if (ap_sig_bdd_22493.read()) {
            WBRAM_3_0_7_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_3_0_7_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_3_0_7_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_3_0_7_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_3_0_7_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_3_0_7_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_0_7_ce0.read();
    } else {
        WBRAM_3_0_7_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_0_7_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)))) {
        WBRAM_3_0_7_ce1 = ap_const_logic_1;
    } else {
        WBRAM_3_0_7_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_0_7_d1() {
    WBRAM_3_0_7_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_3_0_7_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)))) {
        WBRAM_3_0_7_we1 = ap_const_logic_1;
    } else {
        WBRAM_3_0_7_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_0_8_address0() {
    WBRAM_3_0_8_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_0_8_address0.read();
}

void fpga_top::thread_WBRAM_3_0_8_address1() {
    WBRAM_3_0_8_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_3_0_8_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_3_0_8_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_0_8_ce0.read();
    } else {
        WBRAM_3_0_8_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_0_8_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))))) {
        WBRAM_3_0_8_ce1 = ap_const_logic_1;
    } else {
        WBRAM_3_0_8_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_0_8_d1() {
    WBRAM_3_0_8_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_3_0_8_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)))) {
        WBRAM_3_0_8_we1 = ap_const_logic_1;
    } else {
        WBRAM_3_0_8_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_1_0_addr_gep_fu_8431_p3() {
    WBRAM_3_1_0_addr_gep_fu_8431_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_3_1_0_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_3_1_0_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_3_1_0_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_1_0_address0.read();
    } else {
        WBRAM_3_1_0_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_3_1_0_address1() {
    if (ap_sig_bdd_22602.read()) {
        if (ap_sig_bdd_22466.read()) {
            WBRAM_3_1_0_address1 = WBRAM_3_1_0_addr_gep_fu_8431_p3.read();
        } else if (ap_sig_bdd_22464.read()) {
            WBRAM_3_1_0_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_3_1_0_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_3_1_0_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_3_1_0_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_3_1_0_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_3_1_0_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_1_0_ce0.read();
    } else {
        WBRAM_3_1_0_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_1_0_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)))) {
        WBRAM_3_1_0_ce1 = ap_const_logic_1;
    } else {
        WBRAM_3_1_0_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_1_0_d1() {
    WBRAM_3_1_0_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_3_1_0_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)))) {
        WBRAM_3_1_0_we1 = ap_const_logic_1;
    } else {
        WBRAM_3_1_0_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_1_1_addr_gep_fu_8438_p3() {
    WBRAM_3_1_1_addr_gep_fu_8438_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_3_1_1_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_3_1_1_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_3_1_1_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_1_1_address0.read();
    } else {
        WBRAM_3_1_1_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_3_1_1_address1() {
    if (ap_sig_bdd_22602.read()) {
        if (ap_sig_bdd_22471.read()) {
            WBRAM_3_1_1_address1 = WBRAM_3_1_1_addr_gep_fu_8438_p3.read();
        } else if (ap_sig_bdd_22469.read()) {
            WBRAM_3_1_1_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_3_1_1_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_3_1_1_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_3_1_1_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_3_1_1_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_3_1_1_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_1_1_ce0.read();
    } else {
        WBRAM_3_1_1_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_1_1_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)))) {
        WBRAM_3_1_1_ce1 = ap_const_logic_1;
    } else {
        WBRAM_3_1_1_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_1_1_d1() {
    WBRAM_3_1_1_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_3_1_1_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)))) {
        WBRAM_3_1_1_we1 = ap_const_logic_1;
    } else {
        WBRAM_3_1_1_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_1_2_addr_gep_fu_8445_p3() {
    WBRAM_3_1_2_addr_gep_fu_8445_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_3_1_2_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_3_1_2_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_3_1_2_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_1_2_address0.read();
    } else {
        WBRAM_3_1_2_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_3_1_2_address1() {
    if (ap_sig_bdd_22602.read()) {
        if (ap_sig_bdd_22475.read()) {
            WBRAM_3_1_2_address1 = WBRAM_3_1_2_addr_gep_fu_8445_p3.read();
        } else if (ap_sig_bdd_22473.read()) {
            WBRAM_3_1_2_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_3_1_2_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_3_1_2_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_3_1_2_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_3_1_2_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_3_1_2_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_1_2_ce0.read();
    } else {
        WBRAM_3_1_2_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_1_2_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)))) {
        WBRAM_3_1_2_ce1 = ap_const_logic_1;
    } else {
        WBRAM_3_1_2_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_1_2_d1() {
    WBRAM_3_1_2_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_3_1_2_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)))) {
        WBRAM_3_1_2_we1 = ap_const_logic_1;
    } else {
        WBRAM_3_1_2_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_1_3_addr_gep_fu_8452_p3() {
    WBRAM_3_1_3_addr_gep_fu_8452_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_3_1_3_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_3_1_3_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_3_1_3_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_1_3_address0.read();
    } else {
        WBRAM_3_1_3_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_3_1_3_address1() {
    if (ap_sig_bdd_22602.read()) {
        if (ap_sig_bdd_22479.read()) {
            WBRAM_3_1_3_address1 = WBRAM_3_1_3_addr_gep_fu_8452_p3.read();
        } else if (ap_sig_bdd_22477.read()) {
            WBRAM_3_1_3_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_3_1_3_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_3_1_3_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_3_1_3_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_3_1_3_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_3_1_3_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_1_3_ce0.read();
    } else {
        WBRAM_3_1_3_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_1_3_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)))) {
        WBRAM_3_1_3_ce1 = ap_const_logic_1;
    } else {
        WBRAM_3_1_3_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_1_3_d1() {
    WBRAM_3_1_3_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_3_1_3_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)))) {
        WBRAM_3_1_3_we1 = ap_const_logic_1;
    } else {
        WBRAM_3_1_3_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_1_4_addr_gep_fu_8459_p3() {
    WBRAM_3_1_4_addr_gep_fu_8459_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_3_1_4_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_3_1_4_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_3_1_4_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_1_4_address0.read();
    } else {
        WBRAM_3_1_4_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_3_1_4_address1() {
    if (ap_sig_bdd_22602.read()) {
        if (ap_sig_bdd_22483.read()) {
            WBRAM_3_1_4_address1 = WBRAM_3_1_4_addr_gep_fu_8459_p3.read();
        } else if (ap_sig_bdd_22481.read()) {
            WBRAM_3_1_4_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_3_1_4_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_3_1_4_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_3_1_4_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_3_1_4_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_3_1_4_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_1_4_ce0.read();
    } else {
        WBRAM_3_1_4_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_1_4_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)))) {
        WBRAM_3_1_4_ce1 = ap_const_logic_1;
    } else {
        WBRAM_3_1_4_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_1_4_d1() {
    WBRAM_3_1_4_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_3_1_4_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)))) {
        WBRAM_3_1_4_we1 = ap_const_logic_1;
    } else {
        WBRAM_3_1_4_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_1_5_addr_gep_fu_8466_p3() {
    WBRAM_3_1_5_addr_gep_fu_8466_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_3_1_5_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_3_1_5_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_3_1_5_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_1_5_address0.read();
    } else {
        WBRAM_3_1_5_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_3_1_5_address1() {
    if (ap_sig_bdd_22602.read()) {
        if (ap_sig_bdd_22487.read()) {
            WBRAM_3_1_5_address1 = WBRAM_3_1_5_addr_gep_fu_8466_p3.read();
        } else if (ap_sig_bdd_22485.read()) {
            WBRAM_3_1_5_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_3_1_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_3_1_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_3_1_5_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_3_1_5_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_3_1_5_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_1_5_ce0.read();
    } else {
        WBRAM_3_1_5_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_1_5_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)))) {
        WBRAM_3_1_5_ce1 = ap_const_logic_1;
    } else {
        WBRAM_3_1_5_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_1_5_d1() {
    WBRAM_3_1_5_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_3_1_5_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)))) {
        WBRAM_3_1_5_we1 = ap_const_logic_1;
    } else {
        WBRAM_3_1_5_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_1_6_addr_gep_fu_8473_p3() {
    WBRAM_3_1_6_addr_gep_fu_8473_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_3_1_6_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_3_1_6_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_3_1_6_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_1_6_address0.read();
    } else {
        WBRAM_3_1_6_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_3_1_6_address1() {
    if (ap_sig_bdd_22602.read()) {
        if (ap_sig_bdd_22491.read()) {
            WBRAM_3_1_6_address1 = WBRAM_3_1_6_addr_gep_fu_8473_p3.read();
        } else if (ap_sig_bdd_22489.read()) {
            WBRAM_3_1_6_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_3_1_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_3_1_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_3_1_6_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_3_1_6_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_3_1_6_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_1_6_ce0.read();
    } else {
        WBRAM_3_1_6_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_1_6_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)))) {
        WBRAM_3_1_6_ce1 = ap_const_logic_1;
    } else {
        WBRAM_3_1_6_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_1_6_d1() {
    WBRAM_3_1_6_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_3_1_6_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)))) {
        WBRAM_3_1_6_we1 = ap_const_logic_1;
    } else {
        WBRAM_3_1_6_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_1_7_addr_gep_fu_8480_p3() {
    WBRAM_3_1_7_addr_gep_fu_8480_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_3_1_7_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_3_1_7_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_3_1_7_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_1_7_address0.read();
    } else {
        WBRAM_3_1_7_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_3_1_7_address1() {
    if (ap_sig_bdd_22602.read()) {
        if (ap_sig_bdd_22501.read()) {
            WBRAM_3_1_7_address1 = WBRAM_3_1_7_addr_gep_fu_8480_p3.read();
        } else if (ap_sig_bdd_22493.read()) {
            WBRAM_3_1_7_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_3_1_7_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_3_1_7_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_3_1_7_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_3_1_7_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_3_1_7_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_1_7_ce0.read();
    } else {
        WBRAM_3_1_7_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_1_7_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)))) {
        WBRAM_3_1_7_ce1 = ap_const_logic_1;
    } else {
        WBRAM_3_1_7_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_1_7_d1() {
    WBRAM_3_1_7_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_3_1_7_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)))) {
        WBRAM_3_1_7_we1 = ap_const_logic_1;
    } else {
        WBRAM_3_1_7_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_1_8_address0() {
    WBRAM_3_1_8_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_1_8_address0.read();
}

void fpga_top::thread_WBRAM_3_1_8_address1() {
    WBRAM_3_1_8_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_3_1_8_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_3_1_8_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_1_8_ce0.read();
    } else {
        WBRAM_3_1_8_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_1_8_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))))) {
        WBRAM_3_1_8_ce1 = ap_const_logic_1;
    } else {
        WBRAM_3_1_8_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_1_8_d1() {
    WBRAM_3_1_8_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_3_1_8_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)))) {
        WBRAM_3_1_8_we1 = ap_const_logic_1;
    } else {
        WBRAM_3_1_8_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_2_0_addr_gep_fu_8487_p3() {
    WBRAM_3_2_0_addr_gep_fu_8487_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_3_2_0_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_3_2_0_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_3_2_0_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_2_0_address0.read();
    } else {
        WBRAM_3_2_0_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_3_2_0_address1() {
    if (ap_sig_bdd_22604.read()) {
        if (ap_sig_bdd_22466.read()) {
            WBRAM_3_2_0_address1 = WBRAM_3_2_0_addr_gep_fu_8487_p3.read();
        } else if (ap_sig_bdd_22464.read()) {
            WBRAM_3_2_0_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_3_2_0_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_3_2_0_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_3_2_0_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_3_2_0_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_3_2_0_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_2_0_ce0.read();
    } else {
        WBRAM_3_2_0_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_2_0_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)))) {
        WBRAM_3_2_0_ce1 = ap_const_logic_1;
    } else {
        WBRAM_3_2_0_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_2_0_d1() {
    WBRAM_3_2_0_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_3_2_0_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)))) {
        WBRAM_3_2_0_we1 = ap_const_logic_1;
    } else {
        WBRAM_3_2_0_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_2_1_addr_gep_fu_8494_p3() {
    WBRAM_3_2_1_addr_gep_fu_8494_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_3_2_1_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_3_2_1_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_3_2_1_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_2_1_address0.read();
    } else {
        WBRAM_3_2_1_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_3_2_1_address1() {
    if (ap_sig_bdd_22604.read()) {
        if (ap_sig_bdd_22471.read()) {
            WBRAM_3_2_1_address1 = WBRAM_3_2_1_addr_gep_fu_8494_p3.read();
        } else if (ap_sig_bdd_22469.read()) {
            WBRAM_3_2_1_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_3_2_1_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_3_2_1_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_3_2_1_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_3_2_1_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_3_2_1_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_2_1_ce0.read();
    } else {
        WBRAM_3_2_1_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_2_1_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)))) {
        WBRAM_3_2_1_ce1 = ap_const_logic_1;
    } else {
        WBRAM_3_2_1_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_2_1_d1() {
    WBRAM_3_2_1_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_3_2_1_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)))) {
        WBRAM_3_2_1_we1 = ap_const_logic_1;
    } else {
        WBRAM_3_2_1_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_2_2_addr_gep_fu_8501_p3() {
    WBRAM_3_2_2_addr_gep_fu_8501_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_3_2_2_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_3_2_2_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_3_2_2_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_2_2_address0.read();
    } else {
        WBRAM_3_2_2_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_3_2_2_address1() {
    if (ap_sig_bdd_22604.read()) {
        if (ap_sig_bdd_22475.read()) {
            WBRAM_3_2_2_address1 = WBRAM_3_2_2_addr_gep_fu_8501_p3.read();
        } else if (ap_sig_bdd_22473.read()) {
            WBRAM_3_2_2_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_3_2_2_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_3_2_2_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_3_2_2_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_3_2_2_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_3_2_2_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_2_2_ce0.read();
    } else {
        WBRAM_3_2_2_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_2_2_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)))) {
        WBRAM_3_2_2_ce1 = ap_const_logic_1;
    } else {
        WBRAM_3_2_2_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_2_2_d1() {
    WBRAM_3_2_2_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_3_2_2_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)))) {
        WBRAM_3_2_2_we1 = ap_const_logic_1;
    } else {
        WBRAM_3_2_2_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_2_3_addr_gep_fu_8508_p3() {
    WBRAM_3_2_3_addr_gep_fu_8508_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_3_2_3_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_3_2_3_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_3_2_3_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_2_3_address0.read();
    } else {
        WBRAM_3_2_3_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_3_2_3_address1() {
    if (ap_sig_bdd_22604.read()) {
        if (ap_sig_bdd_22479.read()) {
            WBRAM_3_2_3_address1 = WBRAM_3_2_3_addr_gep_fu_8508_p3.read();
        } else if (ap_sig_bdd_22477.read()) {
            WBRAM_3_2_3_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_3_2_3_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_3_2_3_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_3_2_3_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_3_2_3_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_3_2_3_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_2_3_ce0.read();
    } else {
        WBRAM_3_2_3_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_2_3_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)))) {
        WBRAM_3_2_3_ce1 = ap_const_logic_1;
    } else {
        WBRAM_3_2_3_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_2_3_d1() {
    WBRAM_3_2_3_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_3_2_3_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)))) {
        WBRAM_3_2_3_we1 = ap_const_logic_1;
    } else {
        WBRAM_3_2_3_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_2_4_addr_gep_fu_8515_p3() {
    WBRAM_3_2_4_addr_gep_fu_8515_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_3_2_4_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_3_2_4_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_3_2_4_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_2_4_address0.read();
    } else {
        WBRAM_3_2_4_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_3_2_4_address1() {
    if (ap_sig_bdd_22604.read()) {
        if (ap_sig_bdd_22483.read()) {
            WBRAM_3_2_4_address1 = WBRAM_3_2_4_addr_gep_fu_8515_p3.read();
        } else if (ap_sig_bdd_22481.read()) {
            WBRAM_3_2_4_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_3_2_4_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_3_2_4_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_3_2_4_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_3_2_4_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_3_2_4_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_2_4_ce0.read();
    } else {
        WBRAM_3_2_4_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_2_4_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)))) {
        WBRAM_3_2_4_ce1 = ap_const_logic_1;
    } else {
        WBRAM_3_2_4_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_2_4_d1() {
    WBRAM_3_2_4_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_3_2_4_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)))) {
        WBRAM_3_2_4_we1 = ap_const_logic_1;
    } else {
        WBRAM_3_2_4_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_2_5_addr_gep_fu_8522_p3() {
    WBRAM_3_2_5_addr_gep_fu_8522_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_3_2_5_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_3_2_5_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_3_2_5_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_2_5_address0.read();
    } else {
        WBRAM_3_2_5_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_3_2_5_address1() {
    if (ap_sig_bdd_22604.read()) {
        if (ap_sig_bdd_22487.read()) {
            WBRAM_3_2_5_address1 = WBRAM_3_2_5_addr_gep_fu_8522_p3.read();
        } else if (ap_sig_bdd_22485.read()) {
            WBRAM_3_2_5_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_3_2_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_3_2_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_3_2_5_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_3_2_5_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_3_2_5_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_2_5_ce0.read();
    } else {
        WBRAM_3_2_5_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_2_5_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)))) {
        WBRAM_3_2_5_ce1 = ap_const_logic_1;
    } else {
        WBRAM_3_2_5_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_2_5_d1() {
    WBRAM_3_2_5_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_3_2_5_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)))) {
        WBRAM_3_2_5_we1 = ap_const_logic_1;
    } else {
        WBRAM_3_2_5_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_2_6_addr_gep_fu_8529_p3() {
    WBRAM_3_2_6_addr_gep_fu_8529_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_3_2_6_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_3_2_6_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_3_2_6_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_2_6_address0.read();
    } else {
        WBRAM_3_2_6_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_3_2_6_address1() {
    if (ap_sig_bdd_22604.read()) {
        if (ap_sig_bdd_22491.read()) {
            WBRAM_3_2_6_address1 = WBRAM_3_2_6_addr_gep_fu_8529_p3.read();
        } else if (ap_sig_bdd_22489.read()) {
            WBRAM_3_2_6_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_3_2_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_3_2_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_3_2_6_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_3_2_6_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_3_2_6_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_2_6_ce0.read();
    } else {
        WBRAM_3_2_6_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_2_6_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)))) {
        WBRAM_3_2_6_ce1 = ap_const_logic_1;
    } else {
        WBRAM_3_2_6_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_2_6_d1() {
    WBRAM_3_2_6_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_3_2_6_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)))) {
        WBRAM_3_2_6_we1 = ap_const_logic_1;
    } else {
        WBRAM_3_2_6_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_2_7_addr_gep_fu_8536_p3() {
    WBRAM_3_2_7_addr_gep_fu_8536_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_3_2_7_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_3_2_7_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_3_2_7_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_2_7_address0.read();
    } else {
        WBRAM_3_2_7_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_3_2_7_address1() {
    if (ap_sig_bdd_22604.read()) {
        if (ap_sig_bdd_22501.read()) {
            WBRAM_3_2_7_address1 = WBRAM_3_2_7_addr_gep_fu_8536_p3.read();
        } else if (ap_sig_bdd_22493.read()) {
            WBRAM_3_2_7_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_3_2_7_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_3_2_7_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_3_2_7_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_3_2_7_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_3_2_7_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_2_7_ce0.read();
    } else {
        WBRAM_3_2_7_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_2_7_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)))) {
        WBRAM_3_2_7_ce1 = ap_const_logic_1;
    } else {
        WBRAM_3_2_7_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_2_7_d1() {
    WBRAM_3_2_7_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_3_2_7_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)))) {
        WBRAM_3_2_7_we1 = ap_const_logic_1;
    } else {
        WBRAM_3_2_7_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_2_8_address0() {
    WBRAM_3_2_8_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_2_8_address0.read();
}

void fpga_top::thread_WBRAM_3_2_8_address1() {
    WBRAM_3_2_8_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_3_2_8_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_3_2_8_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_2_8_ce0.read();
    } else {
        WBRAM_3_2_8_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_2_8_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))))) {
        WBRAM_3_2_8_ce1 = ap_const_logic_1;
    } else {
        WBRAM_3_2_8_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_2_8_d1() {
    WBRAM_3_2_8_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_3_2_8_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)))) {
        WBRAM_3_2_8_we1 = ap_const_logic_1;
    } else {
        WBRAM_3_2_8_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_0_0_addr_gep_fu_8543_p3() {
    WBRAM_4_0_0_addr_gep_fu_8543_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_4_0_0_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_4_0_0_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_4_0_0_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_0_0_address0.read();
    } else {
        WBRAM_4_0_0_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_4_0_0_address1() {
    if (ap_sig_bdd_22606.read()) {
        if (ap_sig_bdd_22466.read()) {
            WBRAM_4_0_0_address1 = WBRAM_4_0_0_addr_gep_fu_8543_p3.read();
        } else if (ap_sig_bdd_22464.read()) {
            WBRAM_4_0_0_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_4_0_0_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_4_0_0_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_4_0_0_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_4_0_0_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_4_0_0_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_0_0_ce0.read();
    } else {
        WBRAM_4_0_0_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_0_0_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)))) {
        WBRAM_4_0_0_ce1 = ap_const_logic_1;
    } else {
        WBRAM_4_0_0_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_0_0_d1() {
    WBRAM_4_0_0_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_4_0_0_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)))) {
        WBRAM_4_0_0_we1 = ap_const_logic_1;
    } else {
        WBRAM_4_0_0_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_0_1_addr_gep_fu_8550_p3() {
    WBRAM_4_0_1_addr_gep_fu_8550_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_4_0_1_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_4_0_1_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_4_0_1_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_0_1_address0.read();
    } else {
        WBRAM_4_0_1_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_4_0_1_address1() {
    if (ap_sig_bdd_22606.read()) {
        if (ap_sig_bdd_22471.read()) {
            WBRAM_4_0_1_address1 = WBRAM_4_0_1_addr_gep_fu_8550_p3.read();
        } else if (ap_sig_bdd_22469.read()) {
            WBRAM_4_0_1_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_4_0_1_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_4_0_1_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_4_0_1_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_4_0_1_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_4_0_1_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_0_1_ce0.read();
    } else {
        WBRAM_4_0_1_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_0_1_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)))) {
        WBRAM_4_0_1_ce1 = ap_const_logic_1;
    } else {
        WBRAM_4_0_1_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_0_1_d1() {
    WBRAM_4_0_1_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_4_0_1_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)))) {
        WBRAM_4_0_1_we1 = ap_const_logic_1;
    } else {
        WBRAM_4_0_1_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_0_2_addr_gep_fu_8557_p3() {
    WBRAM_4_0_2_addr_gep_fu_8557_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_4_0_2_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_4_0_2_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_4_0_2_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_0_2_address0.read();
    } else {
        WBRAM_4_0_2_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_4_0_2_address1() {
    if (ap_sig_bdd_22606.read()) {
        if (ap_sig_bdd_22475.read()) {
            WBRAM_4_0_2_address1 = WBRAM_4_0_2_addr_gep_fu_8557_p3.read();
        } else if (ap_sig_bdd_22473.read()) {
            WBRAM_4_0_2_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_4_0_2_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_4_0_2_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_4_0_2_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_4_0_2_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_4_0_2_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_0_2_ce0.read();
    } else {
        WBRAM_4_0_2_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_0_2_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)))) {
        WBRAM_4_0_2_ce1 = ap_const_logic_1;
    } else {
        WBRAM_4_0_2_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_0_2_d1() {
    WBRAM_4_0_2_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_4_0_2_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)))) {
        WBRAM_4_0_2_we1 = ap_const_logic_1;
    } else {
        WBRAM_4_0_2_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_0_3_addr_gep_fu_8564_p3() {
    WBRAM_4_0_3_addr_gep_fu_8564_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_4_0_3_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_4_0_3_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_4_0_3_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_0_3_address0.read();
    } else {
        WBRAM_4_0_3_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_4_0_3_address1() {
    if (ap_sig_bdd_22606.read()) {
        if (ap_sig_bdd_22479.read()) {
            WBRAM_4_0_3_address1 = WBRAM_4_0_3_addr_gep_fu_8564_p3.read();
        } else if (ap_sig_bdd_22477.read()) {
            WBRAM_4_0_3_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_4_0_3_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_4_0_3_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_4_0_3_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_4_0_3_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_4_0_3_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_0_3_ce0.read();
    } else {
        WBRAM_4_0_3_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_0_3_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)))) {
        WBRAM_4_0_3_ce1 = ap_const_logic_1;
    } else {
        WBRAM_4_0_3_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_0_3_d1() {
    WBRAM_4_0_3_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_4_0_3_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)))) {
        WBRAM_4_0_3_we1 = ap_const_logic_1;
    } else {
        WBRAM_4_0_3_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_0_4_addr_gep_fu_8571_p3() {
    WBRAM_4_0_4_addr_gep_fu_8571_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_4_0_4_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_4_0_4_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_4_0_4_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_0_4_address0.read();
    } else {
        WBRAM_4_0_4_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_4_0_4_address1() {
    if (ap_sig_bdd_22606.read()) {
        if (ap_sig_bdd_22483.read()) {
            WBRAM_4_0_4_address1 = WBRAM_4_0_4_addr_gep_fu_8571_p3.read();
        } else if (ap_sig_bdd_22481.read()) {
            WBRAM_4_0_4_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_4_0_4_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_4_0_4_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_4_0_4_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_4_0_4_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_4_0_4_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_0_4_ce0.read();
    } else {
        WBRAM_4_0_4_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_0_4_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)))) {
        WBRAM_4_0_4_ce1 = ap_const_logic_1;
    } else {
        WBRAM_4_0_4_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_0_4_d1() {
    WBRAM_4_0_4_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_4_0_4_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)))) {
        WBRAM_4_0_4_we1 = ap_const_logic_1;
    } else {
        WBRAM_4_0_4_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_0_5_addr_gep_fu_8578_p3() {
    WBRAM_4_0_5_addr_gep_fu_8578_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_4_0_5_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_4_0_5_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_4_0_5_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_0_5_address0.read();
    } else {
        WBRAM_4_0_5_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_4_0_5_address1() {
    if (ap_sig_bdd_22606.read()) {
        if (ap_sig_bdd_22487.read()) {
            WBRAM_4_0_5_address1 = WBRAM_4_0_5_addr_gep_fu_8578_p3.read();
        } else if (ap_sig_bdd_22485.read()) {
            WBRAM_4_0_5_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_4_0_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_4_0_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_4_0_5_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_4_0_5_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_4_0_5_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_0_5_ce0.read();
    } else {
        WBRAM_4_0_5_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_0_5_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)))) {
        WBRAM_4_0_5_ce1 = ap_const_logic_1;
    } else {
        WBRAM_4_0_5_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_0_5_d1() {
    WBRAM_4_0_5_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_4_0_5_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)))) {
        WBRAM_4_0_5_we1 = ap_const_logic_1;
    } else {
        WBRAM_4_0_5_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_0_6_addr_gep_fu_8585_p3() {
    WBRAM_4_0_6_addr_gep_fu_8585_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_4_0_6_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_4_0_6_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_4_0_6_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_0_6_address0.read();
    } else {
        WBRAM_4_0_6_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_4_0_6_address1() {
    if (ap_sig_bdd_22606.read()) {
        if (ap_sig_bdd_22491.read()) {
            WBRAM_4_0_6_address1 = WBRAM_4_0_6_addr_gep_fu_8585_p3.read();
        } else if (ap_sig_bdd_22489.read()) {
            WBRAM_4_0_6_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_4_0_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_4_0_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_4_0_6_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_4_0_6_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_4_0_6_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_0_6_ce0.read();
    } else {
        WBRAM_4_0_6_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_0_6_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)))) {
        WBRAM_4_0_6_ce1 = ap_const_logic_1;
    } else {
        WBRAM_4_0_6_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_0_6_d1() {
    WBRAM_4_0_6_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_4_0_6_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)))) {
        WBRAM_4_0_6_we1 = ap_const_logic_1;
    } else {
        WBRAM_4_0_6_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_0_7_addr_gep_fu_8592_p3() {
    WBRAM_4_0_7_addr_gep_fu_8592_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_4_0_7_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_4_0_7_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_4_0_7_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_0_7_address0.read();
    } else {
        WBRAM_4_0_7_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_4_0_7_address1() {
    if (ap_sig_bdd_22606.read()) {
        if (ap_sig_bdd_22501.read()) {
            WBRAM_4_0_7_address1 = WBRAM_4_0_7_addr_gep_fu_8592_p3.read();
        } else if (ap_sig_bdd_22493.read()) {
            WBRAM_4_0_7_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_4_0_7_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_4_0_7_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_4_0_7_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_4_0_7_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_4_0_7_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_0_7_ce0.read();
    } else {
        WBRAM_4_0_7_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_0_7_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)))) {
        WBRAM_4_0_7_ce1 = ap_const_logic_1;
    } else {
        WBRAM_4_0_7_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_0_7_d1() {
    WBRAM_4_0_7_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_4_0_7_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)))) {
        WBRAM_4_0_7_we1 = ap_const_logic_1;
    } else {
        WBRAM_4_0_7_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_0_8_address0() {
    WBRAM_4_0_8_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_0_8_address0.read();
}

void fpga_top::thread_WBRAM_4_0_8_address1() {
    WBRAM_4_0_8_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_4_0_8_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_4_0_8_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_0_8_ce0.read();
    } else {
        WBRAM_4_0_8_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_0_8_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))))) {
        WBRAM_4_0_8_ce1 = ap_const_logic_1;
    } else {
        WBRAM_4_0_8_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_0_8_d1() {
    WBRAM_4_0_8_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_4_0_8_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)))) {
        WBRAM_4_0_8_we1 = ap_const_logic_1;
    } else {
        WBRAM_4_0_8_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_1_0_addr_gep_fu_8599_p3() {
    WBRAM_4_1_0_addr_gep_fu_8599_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_4_1_0_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_4_1_0_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_4_1_0_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_1_0_address0.read();
    } else {
        WBRAM_4_1_0_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_4_1_0_address1() {
    if (ap_sig_bdd_22608.read()) {
        if (ap_sig_bdd_22466.read()) {
            WBRAM_4_1_0_address1 = WBRAM_4_1_0_addr_gep_fu_8599_p3.read();
        } else if (ap_sig_bdd_22464.read()) {
            WBRAM_4_1_0_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_4_1_0_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_4_1_0_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_4_1_0_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_4_1_0_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_4_1_0_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_1_0_ce0.read();
    } else {
        WBRAM_4_1_0_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_1_0_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)))) {
        WBRAM_4_1_0_ce1 = ap_const_logic_1;
    } else {
        WBRAM_4_1_0_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_1_0_d1() {
    WBRAM_4_1_0_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_4_1_0_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)))) {
        WBRAM_4_1_0_we1 = ap_const_logic_1;
    } else {
        WBRAM_4_1_0_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_1_1_addr_gep_fu_8606_p3() {
    WBRAM_4_1_1_addr_gep_fu_8606_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_4_1_1_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_4_1_1_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_4_1_1_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_1_1_address0.read();
    } else {
        WBRAM_4_1_1_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_4_1_1_address1() {
    if (ap_sig_bdd_22608.read()) {
        if (ap_sig_bdd_22471.read()) {
            WBRAM_4_1_1_address1 = WBRAM_4_1_1_addr_gep_fu_8606_p3.read();
        } else if (ap_sig_bdd_22469.read()) {
            WBRAM_4_1_1_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_4_1_1_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_4_1_1_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_4_1_1_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_4_1_1_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_4_1_1_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_1_1_ce0.read();
    } else {
        WBRAM_4_1_1_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_1_1_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)))) {
        WBRAM_4_1_1_ce1 = ap_const_logic_1;
    } else {
        WBRAM_4_1_1_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_1_1_d1() {
    WBRAM_4_1_1_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_4_1_1_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)))) {
        WBRAM_4_1_1_we1 = ap_const_logic_1;
    } else {
        WBRAM_4_1_1_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_1_2_addr_gep_fu_8613_p3() {
    WBRAM_4_1_2_addr_gep_fu_8613_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_4_1_2_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_4_1_2_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_4_1_2_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_1_2_address0.read();
    } else {
        WBRAM_4_1_2_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_4_1_2_address1() {
    if (ap_sig_bdd_22608.read()) {
        if (ap_sig_bdd_22475.read()) {
            WBRAM_4_1_2_address1 = WBRAM_4_1_2_addr_gep_fu_8613_p3.read();
        } else if (ap_sig_bdd_22473.read()) {
            WBRAM_4_1_2_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_4_1_2_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_4_1_2_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_4_1_2_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_4_1_2_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_4_1_2_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_1_2_ce0.read();
    } else {
        WBRAM_4_1_2_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_1_2_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)))) {
        WBRAM_4_1_2_ce1 = ap_const_logic_1;
    } else {
        WBRAM_4_1_2_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_1_2_d1() {
    WBRAM_4_1_2_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_4_1_2_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)))) {
        WBRAM_4_1_2_we1 = ap_const_logic_1;
    } else {
        WBRAM_4_1_2_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_1_3_addr_gep_fu_8620_p3() {
    WBRAM_4_1_3_addr_gep_fu_8620_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_4_1_3_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_4_1_3_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_4_1_3_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_1_3_address0.read();
    } else {
        WBRAM_4_1_3_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_4_1_3_address1() {
    if (ap_sig_bdd_22608.read()) {
        if (ap_sig_bdd_22479.read()) {
            WBRAM_4_1_3_address1 = WBRAM_4_1_3_addr_gep_fu_8620_p3.read();
        } else if (ap_sig_bdd_22477.read()) {
            WBRAM_4_1_3_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_4_1_3_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_4_1_3_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_4_1_3_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_4_1_3_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_4_1_3_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_1_3_ce0.read();
    } else {
        WBRAM_4_1_3_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_1_3_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)))) {
        WBRAM_4_1_3_ce1 = ap_const_logic_1;
    } else {
        WBRAM_4_1_3_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_1_3_d1() {
    WBRAM_4_1_3_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_4_1_3_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)))) {
        WBRAM_4_1_3_we1 = ap_const_logic_1;
    } else {
        WBRAM_4_1_3_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_1_4_addr_gep_fu_8627_p3() {
    WBRAM_4_1_4_addr_gep_fu_8627_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_4_1_4_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_4_1_4_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_4_1_4_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_1_4_address0.read();
    } else {
        WBRAM_4_1_4_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_4_1_4_address1() {
    if (ap_sig_bdd_22608.read()) {
        if (ap_sig_bdd_22483.read()) {
            WBRAM_4_1_4_address1 = WBRAM_4_1_4_addr_gep_fu_8627_p3.read();
        } else if (ap_sig_bdd_22481.read()) {
            WBRAM_4_1_4_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_4_1_4_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_4_1_4_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_4_1_4_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_4_1_4_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_4_1_4_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_1_4_ce0.read();
    } else {
        WBRAM_4_1_4_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_1_4_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)))) {
        WBRAM_4_1_4_ce1 = ap_const_logic_1;
    } else {
        WBRAM_4_1_4_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_1_4_d1() {
    WBRAM_4_1_4_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_4_1_4_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)))) {
        WBRAM_4_1_4_we1 = ap_const_logic_1;
    } else {
        WBRAM_4_1_4_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_1_5_addr_gep_fu_8634_p3() {
    WBRAM_4_1_5_addr_gep_fu_8634_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_4_1_5_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_4_1_5_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_4_1_5_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_1_5_address0.read();
    } else {
        WBRAM_4_1_5_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_4_1_5_address1() {
    if (ap_sig_bdd_22608.read()) {
        if (ap_sig_bdd_22487.read()) {
            WBRAM_4_1_5_address1 = WBRAM_4_1_5_addr_gep_fu_8634_p3.read();
        } else if (ap_sig_bdd_22485.read()) {
            WBRAM_4_1_5_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_4_1_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_4_1_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_4_1_5_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_4_1_5_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_4_1_5_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_1_5_ce0.read();
    } else {
        WBRAM_4_1_5_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_1_5_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)))) {
        WBRAM_4_1_5_ce1 = ap_const_logic_1;
    } else {
        WBRAM_4_1_5_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_1_5_d1() {
    WBRAM_4_1_5_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_4_1_5_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)))) {
        WBRAM_4_1_5_we1 = ap_const_logic_1;
    } else {
        WBRAM_4_1_5_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_1_6_addr_gep_fu_8641_p3() {
    WBRAM_4_1_6_addr_gep_fu_8641_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_4_1_6_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_4_1_6_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_4_1_6_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_1_6_address0.read();
    } else {
        WBRAM_4_1_6_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_4_1_6_address1() {
    if (ap_sig_bdd_22608.read()) {
        if (ap_sig_bdd_22491.read()) {
            WBRAM_4_1_6_address1 = WBRAM_4_1_6_addr_gep_fu_8641_p3.read();
        } else if (ap_sig_bdd_22489.read()) {
            WBRAM_4_1_6_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_4_1_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_4_1_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_4_1_6_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_4_1_6_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_4_1_6_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_1_6_ce0.read();
    } else {
        WBRAM_4_1_6_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_1_6_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)))) {
        WBRAM_4_1_6_ce1 = ap_const_logic_1;
    } else {
        WBRAM_4_1_6_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_1_6_d1() {
    WBRAM_4_1_6_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_4_1_6_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)))) {
        WBRAM_4_1_6_we1 = ap_const_logic_1;
    } else {
        WBRAM_4_1_6_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_1_7_addr_gep_fu_8648_p3() {
    WBRAM_4_1_7_addr_gep_fu_8648_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_4_1_7_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_4_1_7_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_4_1_7_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_1_7_address0.read();
    } else {
        WBRAM_4_1_7_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_4_1_7_address1() {
    if (ap_sig_bdd_22608.read()) {
        if (ap_sig_bdd_22501.read()) {
            WBRAM_4_1_7_address1 = WBRAM_4_1_7_addr_gep_fu_8648_p3.read();
        } else if (ap_sig_bdd_22493.read()) {
            WBRAM_4_1_7_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_4_1_7_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_4_1_7_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_4_1_7_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_4_1_7_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_4_1_7_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_1_7_ce0.read();
    } else {
        WBRAM_4_1_7_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_1_7_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)))) {
        WBRAM_4_1_7_ce1 = ap_const_logic_1;
    } else {
        WBRAM_4_1_7_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_1_7_d1() {
    WBRAM_4_1_7_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_4_1_7_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)))) {
        WBRAM_4_1_7_we1 = ap_const_logic_1;
    } else {
        WBRAM_4_1_7_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_1_8_address0() {
    WBRAM_4_1_8_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_1_8_address0.read();
}

void fpga_top::thread_WBRAM_4_1_8_address1() {
    WBRAM_4_1_8_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_4_1_8_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_4_1_8_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_1_8_ce0.read();
    } else {
        WBRAM_4_1_8_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_1_8_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))))) {
        WBRAM_4_1_8_ce1 = ap_const_logic_1;
    } else {
        WBRAM_4_1_8_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_1_8_d1() {
    WBRAM_4_1_8_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_4_1_8_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)))) {
        WBRAM_4_1_8_we1 = ap_const_logic_1;
    } else {
        WBRAM_4_1_8_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_2_0_addr_gep_fu_8655_p3() {
    WBRAM_4_2_0_addr_gep_fu_8655_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_4_2_0_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_4_2_0_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_4_2_0_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_2_0_address0.read();
    } else {
        WBRAM_4_2_0_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_4_2_0_address1() {
    if (ap_sig_bdd_22610.read()) {
        if (ap_sig_bdd_22466.read()) {
            WBRAM_4_2_0_address1 = WBRAM_4_2_0_addr_gep_fu_8655_p3.read();
        } else if (ap_sig_bdd_22464.read()) {
            WBRAM_4_2_0_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_4_2_0_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_4_2_0_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_4_2_0_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_4_2_0_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_4_2_0_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_2_0_ce0.read();
    } else {
        WBRAM_4_2_0_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_2_0_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)))) {
        WBRAM_4_2_0_ce1 = ap_const_logic_1;
    } else {
        WBRAM_4_2_0_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_2_0_d1() {
    WBRAM_4_2_0_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_4_2_0_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)))) {
        WBRAM_4_2_0_we1 = ap_const_logic_1;
    } else {
        WBRAM_4_2_0_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_2_1_addr_gep_fu_8662_p3() {
    WBRAM_4_2_1_addr_gep_fu_8662_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_4_2_1_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_4_2_1_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_4_2_1_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_2_1_address0.read();
    } else {
        WBRAM_4_2_1_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_4_2_1_address1() {
    if (ap_sig_bdd_22610.read()) {
        if (ap_sig_bdd_22471.read()) {
            WBRAM_4_2_1_address1 = WBRAM_4_2_1_addr_gep_fu_8662_p3.read();
        } else if (ap_sig_bdd_22469.read()) {
            WBRAM_4_2_1_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_4_2_1_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_4_2_1_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_4_2_1_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_4_2_1_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_4_2_1_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_2_1_ce0.read();
    } else {
        WBRAM_4_2_1_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_2_1_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)))) {
        WBRAM_4_2_1_ce1 = ap_const_logic_1;
    } else {
        WBRAM_4_2_1_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_2_1_d1() {
    WBRAM_4_2_1_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_4_2_1_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)))) {
        WBRAM_4_2_1_we1 = ap_const_logic_1;
    } else {
        WBRAM_4_2_1_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_2_2_addr_gep_fu_8669_p3() {
    WBRAM_4_2_2_addr_gep_fu_8669_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_4_2_2_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_4_2_2_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_4_2_2_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_2_2_address0.read();
    } else {
        WBRAM_4_2_2_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_4_2_2_address1() {
    if (ap_sig_bdd_22610.read()) {
        if (ap_sig_bdd_22475.read()) {
            WBRAM_4_2_2_address1 = WBRAM_4_2_2_addr_gep_fu_8669_p3.read();
        } else if (ap_sig_bdd_22473.read()) {
            WBRAM_4_2_2_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_4_2_2_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_4_2_2_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_4_2_2_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_4_2_2_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_4_2_2_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_2_2_ce0.read();
    } else {
        WBRAM_4_2_2_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_2_2_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)))) {
        WBRAM_4_2_2_ce1 = ap_const_logic_1;
    } else {
        WBRAM_4_2_2_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_2_2_d1() {
    WBRAM_4_2_2_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_4_2_2_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)))) {
        WBRAM_4_2_2_we1 = ap_const_logic_1;
    } else {
        WBRAM_4_2_2_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_2_3_addr_gep_fu_8676_p3() {
    WBRAM_4_2_3_addr_gep_fu_8676_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_4_2_3_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_4_2_3_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_4_2_3_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_2_3_address0.read();
    } else {
        WBRAM_4_2_3_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_4_2_3_address1() {
    if (ap_sig_bdd_22610.read()) {
        if (ap_sig_bdd_22479.read()) {
            WBRAM_4_2_3_address1 = WBRAM_4_2_3_addr_gep_fu_8676_p3.read();
        } else if (ap_sig_bdd_22477.read()) {
            WBRAM_4_2_3_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_4_2_3_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_4_2_3_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_4_2_3_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_4_2_3_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_4_2_3_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_2_3_ce0.read();
    } else {
        WBRAM_4_2_3_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_2_3_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)))) {
        WBRAM_4_2_3_ce1 = ap_const_logic_1;
    } else {
        WBRAM_4_2_3_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_2_3_d1() {
    WBRAM_4_2_3_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_4_2_3_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)))) {
        WBRAM_4_2_3_we1 = ap_const_logic_1;
    } else {
        WBRAM_4_2_3_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_2_4_addr_gep_fu_8683_p3() {
    WBRAM_4_2_4_addr_gep_fu_8683_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_4_2_4_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_4_2_4_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_4_2_4_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_2_4_address0.read();
    } else {
        WBRAM_4_2_4_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_4_2_4_address1() {
    if (ap_sig_bdd_22610.read()) {
        if (ap_sig_bdd_22483.read()) {
            WBRAM_4_2_4_address1 = WBRAM_4_2_4_addr_gep_fu_8683_p3.read();
        } else if (ap_sig_bdd_22481.read()) {
            WBRAM_4_2_4_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_4_2_4_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_4_2_4_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_4_2_4_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_4_2_4_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_4_2_4_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_2_4_ce0.read();
    } else {
        WBRAM_4_2_4_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_2_4_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)))) {
        WBRAM_4_2_4_ce1 = ap_const_logic_1;
    } else {
        WBRAM_4_2_4_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_2_4_d1() {
    WBRAM_4_2_4_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_4_2_4_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)))) {
        WBRAM_4_2_4_we1 = ap_const_logic_1;
    } else {
        WBRAM_4_2_4_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_2_5_addr_gep_fu_8690_p3() {
    WBRAM_4_2_5_addr_gep_fu_8690_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_4_2_5_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_4_2_5_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_4_2_5_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_2_5_address0.read();
    } else {
        WBRAM_4_2_5_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_4_2_5_address1() {
    if (ap_sig_bdd_22610.read()) {
        if (ap_sig_bdd_22487.read()) {
            WBRAM_4_2_5_address1 = WBRAM_4_2_5_addr_gep_fu_8690_p3.read();
        } else if (ap_sig_bdd_22485.read()) {
            WBRAM_4_2_5_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_4_2_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_4_2_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_4_2_5_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_4_2_5_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_4_2_5_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_2_5_ce0.read();
    } else {
        WBRAM_4_2_5_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_2_5_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)))) {
        WBRAM_4_2_5_ce1 = ap_const_logic_1;
    } else {
        WBRAM_4_2_5_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_2_5_d1() {
    WBRAM_4_2_5_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_4_2_5_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)))) {
        WBRAM_4_2_5_we1 = ap_const_logic_1;
    } else {
        WBRAM_4_2_5_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_2_6_addr_gep_fu_8697_p3() {
    WBRAM_4_2_6_addr_gep_fu_8697_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_4_2_6_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_4_2_6_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_4_2_6_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_2_6_address0.read();
    } else {
        WBRAM_4_2_6_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_4_2_6_address1() {
    if (ap_sig_bdd_22610.read()) {
        if (ap_sig_bdd_22491.read()) {
            WBRAM_4_2_6_address1 = WBRAM_4_2_6_addr_gep_fu_8697_p3.read();
        } else if (ap_sig_bdd_22489.read()) {
            WBRAM_4_2_6_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_4_2_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_4_2_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_4_2_6_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_4_2_6_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_4_2_6_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_2_6_ce0.read();
    } else {
        WBRAM_4_2_6_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_2_6_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)))) {
        WBRAM_4_2_6_ce1 = ap_const_logic_1;
    } else {
        WBRAM_4_2_6_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_2_6_d1() {
    WBRAM_4_2_6_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_4_2_6_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)))) {
        WBRAM_4_2_6_we1 = ap_const_logic_1;
    } else {
        WBRAM_4_2_6_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_2_7_addr_gep_fu_8704_p3() {
    WBRAM_4_2_7_addr_gep_fu_8704_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_4_2_7_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_4_2_7_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_4_2_7_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_2_7_address0.read();
    } else {
        WBRAM_4_2_7_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_4_2_7_address1() {
    if (ap_sig_bdd_22610.read()) {
        if (ap_sig_bdd_22501.read()) {
            WBRAM_4_2_7_address1 = WBRAM_4_2_7_addr_gep_fu_8704_p3.read();
        } else if (ap_sig_bdd_22493.read()) {
            WBRAM_4_2_7_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_4_2_7_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_4_2_7_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_4_2_7_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_4_2_7_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_4_2_7_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_2_7_ce0.read();
    } else {
        WBRAM_4_2_7_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_2_7_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)))) {
        WBRAM_4_2_7_ce1 = ap_const_logic_1;
    } else {
        WBRAM_4_2_7_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_2_7_d1() {
    WBRAM_4_2_7_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_4_2_7_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)))) {
        WBRAM_4_2_7_we1 = ap_const_logic_1;
    } else {
        WBRAM_4_2_7_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_2_8_address0() {
    WBRAM_4_2_8_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_2_8_address0.read();
}

void fpga_top::thread_WBRAM_4_2_8_address1() {
    WBRAM_4_2_8_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_4_2_8_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_4_2_8_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_4_2_8_ce0.read();
    } else {
        WBRAM_4_2_8_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_2_8_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))))) {
        WBRAM_4_2_8_ce1 = ap_const_logic_1;
    } else {
        WBRAM_4_2_8_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_4_2_8_d1() {
    WBRAM_4_2_8_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_4_2_8_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4)))) {
        WBRAM_4_2_8_we1 = ap_const_logic_1;
    } else {
        WBRAM_4_2_8_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_0_0_addr_gep_fu_8711_p3() {
    WBRAM_5_0_0_addr_gep_fu_8711_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_5_0_0_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_5_0_0_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_5_0_0_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_0_0_address0.read();
    } else {
        WBRAM_5_0_0_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_5_0_0_address1() {
    if (ap_sig_bdd_22612.read()) {
        if (ap_sig_bdd_22466.read()) {
            WBRAM_5_0_0_address1 = WBRAM_5_0_0_addr_gep_fu_8711_p3.read();
        } else if (ap_sig_bdd_22464.read()) {
            WBRAM_5_0_0_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_5_0_0_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_5_0_0_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_5_0_0_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_5_0_0_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_5_0_0_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_0_0_ce0.read();
    } else {
        WBRAM_5_0_0_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_0_0_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)))) {
        WBRAM_5_0_0_ce1 = ap_const_logic_1;
    } else {
        WBRAM_5_0_0_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_0_0_d1() {
    WBRAM_5_0_0_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_5_0_0_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)))) {
        WBRAM_5_0_0_we1 = ap_const_logic_1;
    } else {
        WBRAM_5_0_0_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_0_1_addr_gep_fu_8718_p3() {
    WBRAM_5_0_1_addr_gep_fu_8718_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_5_0_1_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_5_0_1_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_5_0_1_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_0_1_address0.read();
    } else {
        WBRAM_5_0_1_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_5_0_1_address1() {
    if (ap_sig_bdd_22612.read()) {
        if (ap_sig_bdd_22471.read()) {
            WBRAM_5_0_1_address1 = WBRAM_5_0_1_addr_gep_fu_8718_p3.read();
        } else if (ap_sig_bdd_22469.read()) {
            WBRAM_5_0_1_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_5_0_1_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_5_0_1_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_5_0_1_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_5_0_1_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_5_0_1_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_0_1_ce0.read();
    } else {
        WBRAM_5_0_1_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_0_1_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)))) {
        WBRAM_5_0_1_ce1 = ap_const_logic_1;
    } else {
        WBRAM_5_0_1_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_0_1_d1() {
    WBRAM_5_0_1_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_5_0_1_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)))) {
        WBRAM_5_0_1_we1 = ap_const_logic_1;
    } else {
        WBRAM_5_0_1_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_0_2_addr_gep_fu_8725_p3() {
    WBRAM_5_0_2_addr_gep_fu_8725_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_5_0_2_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_5_0_2_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_5_0_2_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_0_2_address0.read();
    } else {
        WBRAM_5_0_2_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_5_0_2_address1() {
    if (ap_sig_bdd_22612.read()) {
        if (ap_sig_bdd_22475.read()) {
            WBRAM_5_0_2_address1 = WBRAM_5_0_2_addr_gep_fu_8725_p3.read();
        } else if (ap_sig_bdd_22473.read()) {
            WBRAM_5_0_2_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_5_0_2_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_5_0_2_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_5_0_2_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_5_0_2_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_5_0_2_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_0_2_ce0.read();
    } else {
        WBRAM_5_0_2_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_0_2_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)))) {
        WBRAM_5_0_2_ce1 = ap_const_logic_1;
    } else {
        WBRAM_5_0_2_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_0_2_d1() {
    WBRAM_5_0_2_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_5_0_2_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)))) {
        WBRAM_5_0_2_we1 = ap_const_logic_1;
    } else {
        WBRAM_5_0_2_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_0_3_addr_gep_fu_8732_p3() {
    WBRAM_5_0_3_addr_gep_fu_8732_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_5_0_3_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_5_0_3_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_5_0_3_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_0_3_address0.read();
    } else {
        WBRAM_5_0_3_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_5_0_3_address1() {
    if (ap_sig_bdd_22612.read()) {
        if (ap_sig_bdd_22479.read()) {
            WBRAM_5_0_3_address1 = WBRAM_5_0_3_addr_gep_fu_8732_p3.read();
        } else if (ap_sig_bdd_22477.read()) {
            WBRAM_5_0_3_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_5_0_3_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_5_0_3_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_5_0_3_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_5_0_3_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_5_0_3_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_0_3_ce0.read();
    } else {
        WBRAM_5_0_3_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_0_3_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)))) {
        WBRAM_5_0_3_ce1 = ap_const_logic_1;
    } else {
        WBRAM_5_0_3_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_0_3_d1() {
    WBRAM_5_0_3_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_5_0_3_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)))) {
        WBRAM_5_0_3_we1 = ap_const_logic_1;
    } else {
        WBRAM_5_0_3_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_0_4_addr_gep_fu_8739_p3() {
    WBRAM_5_0_4_addr_gep_fu_8739_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_5_0_4_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_5_0_4_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_5_0_4_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_0_4_address0.read();
    } else {
        WBRAM_5_0_4_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_5_0_4_address1() {
    if (ap_sig_bdd_22612.read()) {
        if (ap_sig_bdd_22483.read()) {
            WBRAM_5_0_4_address1 = WBRAM_5_0_4_addr_gep_fu_8739_p3.read();
        } else if (ap_sig_bdd_22481.read()) {
            WBRAM_5_0_4_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_5_0_4_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_5_0_4_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_5_0_4_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_5_0_4_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_5_0_4_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_0_4_ce0.read();
    } else {
        WBRAM_5_0_4_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_0_4_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)))) {
        WBRAM_5_0_4_ce1 = ap_const_logic_1;
    } else {
        WBRAM_5_0_4_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_0_4_d1() {
    WBRAM_5_0_4_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_5_0_4_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)))) {
        WBRAM_5_0_4_we1 = ap_const_logic_1;
    } else {
        WBRAM_5_0_4_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_0_5_addr_gep_fu_8746_p3() {
    WBRAM_5_0_5_addr_gep_fu_8746_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_5_0_5_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_5_0_5_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_5_0_5_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_0_5_address0.read();
    } else {
        WBRAM_5_0_5_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_5_0_5_address1() {
    if (ap_sig_bdd_22612.read()) {
        if (ap_sig_bdd_22487.read()) {
            WBRAM_5_0_5_address1 = WBRAM_5_0_5_addr_gep_fu_8746_p3.read();
        } else if (ap_sig_bdd_22485.read()) {
            WBRAM_5_0_5_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_5_0_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_5_0_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_5_0_5_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_5_0_5_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_5_0_5_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_0_5_ce0.read();
    } else {
        WBRAM_5_0_5_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_0_5_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)))) {
        WBRAM_5_0_5_ce1 = ap_const_logic_1;
    } else {
        WBRAM_5_0_5_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_0_5_d1() {
    WBRAM_5_0_5_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_5_0_5_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)))) {
        WBRAM_5_0_5_we1 = ap_const_logic_1;
    } else {
        WBRAM_5_0_5_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_0_6_addr_gep_fu_8753_p3() {
    WBRAM_5_0_6_addr_gep_fu_8753_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_5_0_6_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_5_0_6_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_5_0_6_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_0_6_address0.read();
    } else {
        WBRAM_5_0_6_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_5_0_6_address1() {
    if (ap_sig_bdd_22612.read()) {
        if (ap_sig_bdd_22491.read()) {
            WBRAM_5_0_6_address1 = WBRAM_5_0_6_addr_gep_fu_8753_p3.read();
        } else if (ap_sig_bdd_22489.read()) {
            WBRAM_5_0_6_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_5_0_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_5_0_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_5_0_6_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_5_0_6_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_5_0_6_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_0_6_ce0.read();
    } else {
        WBRAM_5_0_6_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_0_6_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)))) {
        WBRAM_5_0_6_ce1 = ap_const_logic_1;
    } else {
        WBRAM_5_0_6_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_0_6_d1() {
    WBRAM_5_0_6_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_5_0_6_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)))) {
        WBRAM_5_0_6_we1 = ap_const_logic_1;
    } else {
        WBRAM_5_0_6_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_0_7_addr_gep_fu_8760_p3() {
    WBRAM_5_0_7_addr_gep_fu_8760_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_5_0_7_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_5_0_7_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_5_0_7_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_0_7_address0.read();
    } else {
        WBRAM_5_0_7_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_5_0_7_address1() {
    if (ap_sig_bdd_22612.read()) {
        if (ap_sig_bdd_22501.read()) {
            WBRAM_5_0_7_address1 = WBRAM_5_0_7_addr_gep_fu_8760_p3.read();
        } else if (ap_sig_bdd_22493.read()) {
            WBRAM_5_0_7_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_5_0_7_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_5_0_7_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_5_0_7_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_5_0_7_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_5_0_7_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_0_7_ce0.read();
    } else {
        WBRAM_5_0_7_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_0_7_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)))) {
        WBRAM_5_0_7_ce1 = ap_const_logic_1;
    } else {
        WBRAM_5_0_7_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_0_7_d1() {
    WBRAM_5_0_7_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_5_0_7_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)))) {
        WBRAM_5_0_7_we1 = ap_const_logic_1;
    } else {
        WBRAM_5_0_7_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_0_8_address0() {
    WBRAM_5_0_8_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_0_8_address0.read();
}

void fpga_top::thread_WBRAM_5_0_8_address1() {
    WBRAM_5_0_8_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_5_0_8_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_5_0_8_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_0_8_ce0.read();
    } else {
        WBRAM_5_0_8_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_0_8_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))))) {
        WBRAM_5_0_8_ce1 = ap_const_logic_1;
    } else {
        WBRAM_5_0_8_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_0_8_d1() {
    WBRAM_5_0_8_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_5_0_8_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)))) {
        WBRAM_5_0_8_we1 = ap_const_logic_1;
    } else {
        WBRAM_5_0_8_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_1_0_addr_gep_fu_8767_p3() {
    WBRAM_5_1_0_addr_gep_fu_8767_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_5_1_0_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_5_1_0_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_5_1_0_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_1_0_address0.read();
    } else {
        WBRAM_5_1_0_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_5_1_0_address1() {
    if (ap_sig_bdd_22614.read()) {
        if (ap_sig_bdd_22466.read()) {
            WBRAM_5_1_0_address1 = WBRAM_5_1_0_addr_gep_fu_8767_p3.read();
        } else if (ap_sig_bdd_22464.read()) {
            WBRAM_5_1_0_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_5_1_0_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_5_1_0_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_5_1_0_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_5_1_0_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_5_1_0_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_1_0_ce0.read();
    } else {
        WBRAM_5_1_0_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_1_0_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)))) {
        WBRAM_5_1_0_ce1 = ap_const_logic_1;
    } else {
        WBRAM_5_1_0_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_1_0_d1() {
    WBRAM_5_1_0_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_5_1_0_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)))) {
        WBRAM_5_1_0_we1 = ap_const_logic_1;
    } else {
        WBRAM_5_1_0_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_1_1_addr_gep_fu_8774_p3() {
    WBRAM_5_1_1_addr_gep_fu_8774_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_5_1_1_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_5_1_1_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_5_1_1_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_1_1_address0.read();
    } else {
        WBRAM_5_1_1_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_5_1_1_address1() {
    if (ap_sig_bdd_22614.read()) {
        if (ap_sig_bdd_22471.read()) {
            WBRAM_5_1_1_address1 = WBRAM_5_1_1_addr_gep_fu_8774_p3.read();
        } else if (ap_sig_bdd_22469.read()) {
            WBRAM_5_1_1_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_5_1_1_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_5_1_1_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_5_1_1_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_5_1_1_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_5_1_1_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_1_1_ce0.read();
    } else {
        WBRAM_5_1_1_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_1_1_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)))) {
        WBRAM_5_1_1_ce1 = ap_const_logic_1;
    } else {
        WBRAM_5_1_1_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_1_1_d1() {
    WBRAM_5_1_1_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_5_1_1_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)))) {
        WBRAM_5_1_1_we1 = ap_const_logic_1;
    } else {
        WBRAM_5_1_1_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_1_2_addr_gep_fu_8781_p3() {
    WBRAM_5_1_2_addr_gep_fu_8781_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_5_1_2_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_5_1_2_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_5_1_2_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_1_2_address0.read();
    } else {
        WBRAM_5_1_2_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_5_1_2_address1() {
    if (ap_sig_bdd_22614.read()) {
        if (ap_sig_bdd_22475.read()) {
            WBRAM_5_1_2_address1 = WBRAM_5_1_2_addr_gep_fu_8781_p3.read();
        } else if (ap_sig_bdd_22473.read()) {
            WBRAM_5_1_2_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_5_1_2_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_5_1_2_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_5_1_2_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_5_1_2_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_5_1_2_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_1_2_ce0.read();
    } else {
        WBRAM_5_1_2_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_1_2_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)))) {
        WBRAM_5_1_2_ce1 = ap_const_logic_1;
    } else {
        WBRAM_5_1_2_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_1_2_d1() {
    WBRAM_5_1_2_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_5_1_2_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)))) {
        WBRAM_5_1_2_we1 = ap_const_logic_1;
    } else {
        WBRAM_5_1_2_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_1_3_addr_gep_fu_8788_p3() {
    WBRAM_5_1_3_addr_gep_fu_8788_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_5_1_3_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_5_1_3_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_5_1_3_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_1_3_address0.read();
    } else {
        WBRAM_5_1_3_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_5_1_3_address1() {
    if (ap_sig_bdd_22614.read()) {
        if (ap_sig_bdd_22479.read()) {
            WBRAM_5_1_3_address1 = WBRAM_5_1_3_addr_gep_fu_8788_p3.read();
        } else if (ap_sig_bdd_22477.read()) {
            WBRAM_5_1_3_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_5_1_3_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_5_1_3_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_5_1_3_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_5_1_3_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_5_1_3_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_1_3_ce0.read();
    } else {
        WBRAM_5_1_3_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_1_3_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)))) {
        WBRAM_5_1_3_ce1 = ap_const_logic_1;
    } else {
        WBRAM_5_1_3_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_1_3_d1() {
    WBRAM_5_1_3_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_5_1_3_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)))) {
        WBRAM_5_1_3_we1 = ap_const_logic_1;
    } else {
        WBRAM_5_1_3_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_1_4_addr_gep_fu_8795_p3() {
    WBRAM_5_1_4_addr_gep_fu_8795_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_5_1_4_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_5_1_4_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_5_1_4_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_1_4_address0.read();
    } else {
        WBRAM_5_1_4_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_5_1_4_address1() {
    if (ap_sig_bdd_22614.read()) {
        if (ap_sig_bdd_22483.read()) {
            WBRAM_5_1_4_address1 = WBRAM_5_1_4_addr_gep_fu_8795_p3.read();
        } else if (ap_sig_bdd_22481.read()) {
            WBRAM_5_1_4_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_5_1_4_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_5_1_4_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_5_1_4_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_5_1_4_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_5_1_4_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_1_4_ce0.read();
    } else {
        WBRAM_5_1_4_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_1_4_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)))) {
        WBRAM_5_1_4_ce1 = ap_const_logic_1;
    } else {
        WBRAM_5_1_4_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_1_4_d1() {
    WBRAM_5_1_4_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_5_1_4_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)))) {
        WBRAM_5_1_4_we1 = ap_const_logic_1;
    } else {
        WBRAM_5_1_4_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_1_5_addr_gep_fu_8802_p3() {
    WBRAM_5_1_5_addr_gep_fu_8802_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_5_1_5_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_5_1_5_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_5_1_5_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_1_5_address0.read();
    } else {
        WBRAM_5_1_5_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_5_1_5_address1() {
    if (ap_sig_bdd_22614.read()) {
        if (ap_sig_bdd_22487.read()) {
            WBRAM_5_1_5_address1 = WBRAM_5_1_5_addr_gep_fu_8802_p3.read();
        } else if (ap_sig_bdd_22485.read()) {
            WBRAM_5_1_5_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_5_1_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_5_1_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_5_1_5_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_5_1_5_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_5_1_5_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_1_5_ce0.read();
    } else {
        WBRAM_5_1_5_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_1_5_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)))) {
        WBRAM_5_1_5_ce1 = ap_const_logic_1;
    } else {
        WBRAM_5_1_5_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_1_5_d1() {
    WBRAM_5_1_5_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_5_1_5_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)))) {
        WBRAM_5_1_5_we1 = ap_const_logic_1;
    } else {
        WBRAM_5_1_5_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_1_6_addr_gep_fu_8809_p3() {
    WBRAM_5_1_6_addr_gep_fu_8809_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_5_1_6_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_5_1_6_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_5_1_6_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_1_6_address0.read();
    } else {
        WBRAM_5_1_6_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_5_1_6_address1() {
    if (ap_sig_bdd_22614.read()) {
        if (ap_sig_bdd_22491.read()) {
            WBRAM_5_1_6_address1 = WBRAM_5_1_6_addr_gep_fu_8809_p3.read();
        } else if (ap_sig_bdd_22489.read()) {
            WBRAM_5_1_6_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_5_1_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_5_1_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_5_1_6_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_5_1_6_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_5_1_6_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_1_6_ce0.read();
    } else {
        WBRAM_5_1_6_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_1_6_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)))) {
        WBRAM_5_1_6_ce1 = ap_const_logic_1;
    } else {
        WBRAM_5_1_6_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_1_6_d1() {
    WBRAM_5_1_6_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_5_1_6_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)))) {
        WBRAM_5_1_6_we1 = ap_const_logic_1;
    } else {
        WBRAM_5_1_6_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_1_7_addr_gep_fu_8816_p3() {
    WBRAM_5_1_7_addr_gep_fu_8816_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_5_1_7_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_5_1_7_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_5_1_7_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_1_7_address0.read();
    } else {
        WBRAM_5_1_7_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_5_1_7_address1() {
    if (ap_sig_bdd_22614.read()) {
        if (ap_sig_bdd_22501.read()) {
            WBRAM_5_1_7_address1 = WBRAM_5_1_7_addr_gep_fu_8816_p3.read();
        } else if (ap_sig_bdd_22493.read()) {
            WBRAM_5_1_7_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_5_1_7_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_5_1_7_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_5_1_7_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_5_1_7_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_5_1_7_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_1_7_ce0.read();
    } else {
        WBRAM_5_1_7_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_1_7_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)))) {
        WBRAM_5_1_7_ce1 = ap_const_logic_1;
    } else {
        WBRAM_5_1_7_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_1_7_d1() {
    WBRAM_5_1_7_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_5_1_7_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)))) {
        WBRAM_5_1_7_we1 = ap_const_logic_1;
    } else {
        WBRAM_5_1_7_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_1_8_address0() {
    WBRAM_5_1_8_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_1_8_address0.read();
}

void fpga_top::thread_WBRAM_5_1_8_address1() {
    WBRAM_5_1_8_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_5_1_8_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_5_1_8_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_1_8_ce0.read();
    } else {
        WBRAM_5_1_8_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_1_8_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))))) {
        WBRAM_5_1_8_ce1 = ap_const_logic_1;
    } else {
        WBRAM_5_1_8_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_1_8_d1() {
    WBRAM_5_1_8_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_5_1_8_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)))) {
        WBRAM_5_1_8_we1 = ap_const_logic_1;
    } else {
        WBRAM_5_1_8_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_2_0_addr_gep_fu_8823_p3() {
    WBRAM_5_2_0_addr_gep_fu_8823_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_5_2_0_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_5_2_0_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_5_2_0_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_2_0_address0.read();
    } else {
        WBRAM_5_2_0_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_5_2_0_address1() {
    if (ap_sig_bdd_22616.read()) {
        if (ap_sig_bdd_22466.read()) {
            WBRAM_5_2_0_address1 = WBRAM_5_2_0_addr_gep_fu_8823_p3.read();
        } else if (ap_sig_bdd_22464.read()) {
            WBRAM_5_2_0_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_5_2_0_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_5_2_0_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_5_2_0_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_5_2_0_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_5_2_0_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_2_0_ce0.read();
    } else {
        WBRAM_5_2_0_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_2_0_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)))) {
        WBRAM_5_2_0_ce1 = ap_const_logic_1;
    } else {
        WBRAM_5_2_0_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_2_0_d1() {
    WBRAM_5_2_0_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_5_2_0_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)))) {
        WBRAM_5_2_0_we1 = ap_const_logic_1;
    } else {
        WBRAM_5_2_0_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_2_1_addr_gep_fu_8830_p3() {
    WBRAM_5_2_1_addr_gep_fu_8830_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_5_2_1_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_5_2_1_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_5_2_1_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_2_1_address0.read();
    } else {
        WBRAM_5_2_1_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_5_2_1_address1() {
    if (ap_sig_bdd_22616.read()) {
        if (ap_sig_bdd_22471.read()) {
            WBRAM_5_2_1_address1 = WBRAM_5_2_1_addr_gep_fu_8830_p3.read();
        } else if (ap_sig_bdd_22469.read()) {
            WBRAM_5_2_1_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_5_2_1_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_5_2_1_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_5_2_1_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_5_2_1_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_5_2_1_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_2_1_ce0.read();
    } else {
        WBRAM_5_2_1_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_2_1_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)))) {
        WBRAM_5_2_1_ce1 = ap_const_logic_1;
    } else {
        WBRAM_5_2_1_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_2_1_d1() {
    WBRAM_5_2_1_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_5_2_1_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)))) {
        WBRAM_5_2_1_we1 = ap_const_logic_1;
    } else {
        WBRAM_5_2_1_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_2_2_addr_gep_fu_8837_p3() {
    WBRAM_5_2_2_addr_gep_fu_8837_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_5_2_2_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_5_2_2_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_5_2_2_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_2_2_address0.read();
    } else {
        WBRAM_5_2_2_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_5_2_2_address1() {
    if (ap_sig_bdd_22616.read()) {
        if (ap_sig_bdd_22475.read()) {
            WBRAM_5_2_2_address1 = WBRAM_5_2_2_addr_gep_fu_8837_p3.read();
        } else if (ap_sig_bdd_22473.read()) {
            WBRAM_5_2_2_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_5_2_2_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_5_2_2_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_5_2_2_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_5_2_2_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_5_2_2_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_2_2_ce0.read();
    } else {
        WBRAM_5_2_2_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_2_2_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)))) {
        WBRAM_5_2_2_ce1 = ap_const_logic_1;
    } else {
        WBRAM_5_2_2_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_2_2_d1() {
    WBRAM_5_2_2_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_5_2_2_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)))) {
        WBRAM_5_2_2_we1 = ap_const_logic_1;
    } else {
        WBRAM_5_2_2_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_2_3_addr_gep_fu_8844_p3() {
    WBRAM_5_2_3_addr_gep_fu_8844_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_5_2_3_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_5_2_3_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_5_2_3_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_2_3_address0.read();
    } else {
        WBRAM_5_2_3_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_5_2_3_address1() {
    if (ap_sig_bdd_22616.read()) {
        if (ap_sig_bdd_22479.read()) {
            WBRAM_5_2_3_address1 = WBRAM_5_2_3_addr_gep_fu_8844_p3.read();
        } else if (ap_sig_bdd_22477.read()) {
            WBRAM_5_2_3_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_5_2_3_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_5_2_3_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_5_2_3_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_5_2_3_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_5_2_3_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_2_3_ce0.read();
    } else {
        WBRAM_5_2_3_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_2_3_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)))) {
        WBRAM_5_2_3_ce1 = ap_const_logic_1;
    } else {
        WBRAM_5_2_3_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_2_3_d1() {
    WBRAM_5_2_3_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_5_2_3_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)))) {
        WBRAM_5_2_3_we1 = ap_const_logic_1;
    } else {
        WBRAM_5_2_3_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_2_4_addr_gep_fu_8851_p3() {
    WBRAM_5_2_4_addr_gep_fu_8851_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_5_2_4_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_5_2_4_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_5_2_4_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_2_4_address0.read();
    } else {
        WBRAM_5_2_4_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_5_2_4_address1() {
    if (ap_sig_bdd_22616.read()) {
        if (ap_sig_bdd_22483.read()) {
            WBRAM_5_2_4_address1 = WBRAM_5_2_4_addr_gep_fu_8851_p3.read();
        } else if (ap_sig_bdd_22481.read()) {
            WBRAM_5_2_4_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_5_2_4_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_5_2_4_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_5_2_4_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_5_2_4_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_5_2_4_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_2_4_ce0.read();
    } else {
        WBRAM_5_2_4_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_2_4_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)))) {
        WBRAM_5_2_4_ce1 = ap_const_logic_1;
    } else {
        WBRAM_5_2_4_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_2_4_d1() {
    WBRAM_5_2_4_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_5_2_4_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)))) {
        WBRAM_5_2_4_we1 = ap_const_logic_1;
    } else {
        WBRAM_5_2_4_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_2_5_addr_gep_fu_8858_p3() {
    WBRAM_5_2_5_addr_gep_fu_8858_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_5_2_5_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_5_2_5_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_5_2_5_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_2_5_address0.read();
    } else {
        WBRAM_5_2_5_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_5_2_5_address1() {
    if (ap_sig_bdd_22616.read()) {
        if (ap_sig_bdd_22487.read()) {
            WBRAM_5_2_5_address1 = WBRAM_5_2_5_addr_gep_fu_8858_p3.read();
        } else if (ap_sig_bdd_22485.read()) {
            WBRAM_5_2_5_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_5_2_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_5_2_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_5_2_5_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_5_2_5_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_5_2_5_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_2_5_ce0.read();
    } else {
        WBRAM_5_2_5_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_2_5_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)))) {
        WBRAM_5_2_5_ce1 = ap_const_logic_1;
    } else {
        WBRAM_5_2_5_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_2_5_d1() {
    WBRAM_5_2_5_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_5_2_5_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)))) {
        WBRAM_5_2_5_we1 = ap_const_logic_1;
    } else {
        WBRAM_5_2_5_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_2_6_addr_gep_fu_8865_p3() {
    WBRAM_5_2_6_addr_gep_fu_8865_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_5_2_6_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_5_2_6_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_5_2_6_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_2_6_address0.read();
    } else {
        WBRAM_5_2_6_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_5_2_6_address1() {
    if (ap_sig_bdd_22616.read()) {
        if (ap_sig_bdd_22491.read()) {
            WBRAM_5_2_6_address1 = WBRAM_5_2_6_addr_gep_fu_8865_p3.read();
        } else if (ap_sig_bdd_22489.read()) {
            WBRAM_5_2_6_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_5_2_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_5_2_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_5_2_6_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_5_2_6_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_5_2_6_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_2_6_ce0.read();
    } else {
        WBRAM_5_2_6_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_2_6_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)))) {
        WBRAM_5_2_6_ce1 = ap_const_logic_1;
    } else {
        WBRAM_5_2_6_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_2_6_d1() {
    WBRAM_5_2_6_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_5_2_6_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)))) {
        WBRAM_5_2_6_we1 = ap_const_logic_1;
    } else {
        WBRAM_5_2_6_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_2_7_addr_gep_fu_8872_p3() {
    WBRAM_5_2_7_addr_gep_fu_8872_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_5_2_7_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_5_2_7_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_5_2_7_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_2_7_address0.read();
    } else {
        WBRAM_5_2_7_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_5_2_7_address1() {
    if (ap_sig_bdd_22616.read()) {
        if (ap_sig_bdd_22501.read()) {
            WBRAM_5_2_7_address1 = WBRAM_5_2_7_addr_gep_fu_8872_p3.read();
        } else if (ap_sig_bdd_22493.read()) {
            WBRAM_5_2_7_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_5_2_7_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_5_2_7_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_5_2_7_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_5_2_7_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_5_2_7_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_2_7_ce0.read();
    } else {
        WBRAM_5_2_7_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_2_7_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)))) {
        WBRAM_5_2_7_ce1 = ap_const_logic_1;
    } else {
        WBRAM_5_2_7_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_2_7_d1() {
    WBRAM_5_2_7_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_5_2_7_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)))) {
        WBRAM_5_2_7_we1 = ap_const_logic_1;
    } else {
        WBRAM_5_2_7_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_2_8_address0() {
    WBRAM_5_2_8_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_2_8_address0.read();
}

void fpga_top::thread_WBRAM_5_2_8_address1() {
    WBRAM_5_2_8_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_5_2_8_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_5_2_8_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_5_2_8_ce0.read();
    } else {
        WBRAM_5_2_8_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_2_8_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))))) {
        WBRAM_5_2_8_ce1 = ap_const_logic_1;
    } else {
        WBRAM_5_2_8_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_5_2_8_d1() {
    WBRAM_5_2_8_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_5_2_8_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5)))) {
        WBRAM_5_2_8_we1 = ap_const_logic_1;
    } else {
        WBRAM_5_2_8_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_0_0_addr_gep_fu_8879_p3() {
    WBRAM_6_0_0_addr_gep_fu_8879_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_6_0_0_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_6_0_0_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_6_0_0_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_0_0_address0.read();
    } else {
        WBRAM_6_0_0_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_6_0_0_address1() {
    if (ap_sig_bdd_22618.read()) {
        if (ap_sig_bdd_22466.read()) {
            WBRAM_6_0_0_address1 = WBRAM_6_0_0_addr_gep_fu_8879_p3.read();
        } else if (ap_sig_bdd_22464.read()) {
            WBRAM_6_0_0_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_6_0_0_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_6_0_0_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_6_0_0_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_6_0_0_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_6_0_0_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_0_0_ce0.read();
    } else {
        WBRAM_6_0_0_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_0_0_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)))) {
        WBRAM_6_0_0_ce1 = ap_const_logic_1;
    } else {
        WBRAM_6_0_0_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_0_0_d1() {
    WBRAM_6_0_0_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_6_0_0_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)))) {
        WBRAM_6_0_0_we1 = ap_const_logic_1;
    } else {
        WBRAM_6_0_0_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_0_1_addr_gep_fu_8886_p3() {
    WBRAM_6_0_1_addr_gep_fu_8886_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_6_0_1_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_6_0_1_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_6_0_1_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_0_1_address0.read();
    } else {
        WBRAM_6_0_1_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_6_0_1_address1() {
    if (ap_sig_bdd_22618.read()) {
        if (ap_sig_bdd_22471.read()) {
            WBRAM_6_0_1_address1 = WBRAM_6_0_1_addr_gep_fu_8886_p3.read();
        } else if (ap_sig_bdd_22469.read()) {
            WBRAM_6_0_1_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_6_0_1_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_6_0_1_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_6_0_1_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_6_0_1_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_6_0_1_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_0_1_ce0.read();
    } else {
        WBRAM_6_0_1_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_0_1_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)))) {
        WBRAM_6_0_1_ce1 = ap_const_logic_1;
    } else {
        WBRAM_6_0_1_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_0_1_d1() {
    WBRAM_6_0_1_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_6_0_1_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)))) {
        WBRAM_6_0_1_we1 = ap_const_logic_1;
    } else {
        WBRAM_6_0_1_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_0_2_addr_gep_fu_8893_p3() {
    WBRAM_6_0_2_addr_gep_fu_8893_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_6_0_2_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_6_0_2_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_6_0_2_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_0_2_address0.read();
    } else {
        WBRAM_6_0_2_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_6_0_2_address1() {
    if (ap_sig_bdd_22618.read()) {
        if (ap_sig_bdd_22475.read()) {
            WBRAM_6_0_2_address1 = WBRAM_6_0_2_addr_gep_fu_8893_p3.read();
        } else if (ap_sig_bdd_22473.read()) {
            WBRAM_6_0_2_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_6_0_2_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_6_0_2_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_6_0_2_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_6_0_2_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_6_0_2_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_0_2_ce0.read();
    } else {
        WBRAM_6_0_2_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_0_2_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)))) {
        WBRAM_6_0_2_ce1 = ap_const_logic_1;
    } else {
        WBRAM_6_0_2_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_0_2_d1() {
    WBRAM_6_0_2_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_6_0_2_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)))) {
        WBRAM_6_0_2_we1 = ap_const_logic_1;
    } else {
        WBRAM_6_0_2_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_0_3_addr_gep_fu_8900_p3() {
    WBRAM_6_0_3_addr_gep_fu_8900_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_6_0_3_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_6_0_3_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_6_0_3_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_0_3_address0.read();
    } else {
        WBRAM_6_0_3_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_6_0_3_address1() {
    if (ap_sig_bdd_22618.read()) {
        if (ap_sig_bdd_22479.read()) {
            WBRAM_6_0_3_address1 = WBRAM_6_0_3_addr_gep_fu_8900_p3.read();
        } else if (ap_sig_bdd_22477.read()) {
            WBRAM_6_0_3_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_6_0_3_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_6_0_3_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_6_0_3_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_6_0_3_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_6_0_3_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_0_3_ce0.read();
    } else {
        WBRAM_6_0_3_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_0_3_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)))) {
        WBRAM_6_0_3_ce1 = ap_const_logic_1;
    } else {
        WBRAM_6_0_3_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_0_3_d1() {
    WBRAM_6_0_3_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_6_0_3_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)))) {
        WBRAM_6_0_3_we1 = ap_const_logic_1;
    } else {
        WBRAM_6_0_3_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_0_4_addr_gep_fu_8907_p3() {
    WBRAM_6_0_4_addr_gep_fu_8907_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_6_0_4_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_6_0_4_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_6_0_4_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_0_4_address0.read();
    } else {
        WBRAM_6_0_4_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_6_0_4_address1() {
    if (ap_sig_bdd_22618.read()) {
        if (ap_sig_bdd_22483.read()) {
            WBRAM_6_0_4_address1 = WBRAM_6_0_4_addr_gep_fu_8907_p3.read();
        } else if (ap_sig_bdd_22481.read()) {
            WBRAM_6_0_4_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_6_0_4_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_6_0_4_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_6_0_4_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_6_0_4_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_6_0_4_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_0_4_ce0.read();
    } else {
        WBRAM_6_0_4_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_0_4_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)))) {
        WBRAM_6_0_4_ce1 = ap_const_logic_1;
    } else {
        WBRAM_6_0_4_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_0_4_d1() {
    WBRAM_6_0_4_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_6_0_4_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)))) {
        WBRAM_6_0_4_we1 = ap_const_logic_1;
    } else {
        WBRAM_6_0_4_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_0_5_addr_gep_fu_8914_p3() {
    WBRAM_6_0_5_addr_gep_fu_8914_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_6_0_5_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_6_0_5_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_6_0_5_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_0_5_address0.read();
    } else {
        WBRAM_6_0_5_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_6_0_5_address1() {
    if (ap_sig_bdd_22618.read()) {
        if (ap_sig_bdd_22487.read()) {
            WBRAM_6_0_5_address1 = WBRAM_6_0_5_addr_gep_fu_8914_p3.read();
        } else if (ap_sig_bdd_22485.read()) {
            WBRAM_6_0_5_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_6_0_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_6_0_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_6_0_5_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_6_0_5_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_6_0_5_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_0_5_ce0.read();
    } else {
        WBRAM_6_0_5_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_0_5_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)))) {
        WBRAM_6_0_5_ce1 = ap_const_logic_1;
    } else {
        WBRAM_6_0_5_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_0_5_d1() {
    WBRAM_6_0_5_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_6_0_5_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)))) {
        WBRAM_6_0_5_we1 = ap_const_logic_1;
    } else {
        WBRAM_6_0_5_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_0_6_addr_gep_fu_8921_p3() {
    WBRAM_6_0_6_addr_gep_fu_8921_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_6_0_6_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_6_0_6_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_6_0_6_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_0_6_address0.read();
    } else {
        WBRAM_6_0_6_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_6_0_6_address1() {
    if (ap_sig_bdd_22618.read()) {
        if (ap_sig_bdd_22491.read()) {
            WBRAM_6_0_6_address1 = WBRAM_6_0_6_addr_gep_fu_8921_p3.read();
        } else if (ap_sig_bdd_22489.read()) {
            WBRAM_6_0_6_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_6_0_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_6_0_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_6_0_6_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_6_0_6_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_6_0_6_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_0_6_ce0.read();
    } else {
        WBRAM_6_0_6_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_0_6_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)))) {
        WBRAM_6_0_6_ce1 = ap_const_logic_1;
    } else {
        WBRAM_6_0_6_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_0_6_d1() {
    WBRAM_6_0_6_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_6_0_6_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)))) {
        WBRAM_6_0_6_we1 = ap_const_logic_1;
    } else {
        WBRAM_6_0_6_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_0_7_addr_gep_fu_8928_p3() {
    WBRAM_6_0_7_addr_gep_fu_8928_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_6_0_7_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_6_0_7_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_6_0_7_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_0_7_address0.read();
    } else {
        WBRAM_6_0_7_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_6_0_7_address1() {
    if (ap_sig_bdd_22618.read()) {
        if (ap_sig_bdd_22501.read()) {
            WBRAM_6_0_7_address1 = WBRAM_6_0_7_addr_gep_fu_8928_p3.read();
        } else if (ap_sig_bdd_22493.read()) {
            WBRAM_6_0_7_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_6_0_7_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_6_0_7_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_6_0_7_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_6_0_7_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_6_0_7_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_0_7_ce0.read();
    } else {
        WBRAM_6_0_7_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_0_7_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)))) {
        WBRAM_6_0_7_ce1 = ap_const_logic_1;
    } else {
        WBRAM_6_0_7_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_0_7_d1() {
    WBRAM_6_0_7_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_6_0_7_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)))) {
        WBRAM_6_0_7_we1 = ap_const_logic_1;
    } else {
        WBRAM_6_0_7_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_0_8_address0() {
    WBRAM_6_0_8_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_0_8_address0.read();
}

void fpga_top::thread_WBRAM_6_0_8_address1() {
    WBRAM_6_0_8_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_6_0_8_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_6_0_8_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_0_8_ce0.read();
    } else {
        WBRAM_6_0_8_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_0_8_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))))) {
        WBRAM_6_0_8_ce1 = ap_const_logic_1;
    } else {
        WBRAM_6_0_8_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_0_8_d1() {
    WBRAM_6_0_8_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_6_0_8_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)))) {
        WBRAM_6_0_8_we1 = ap_const_logic_1;
    } else {
        WBRAM_6_0_8_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_1_0_addr_gep_fu_8935_p3() {
    WBRAM_6_1_0_addr_gep_fu_8935_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_6_1_0_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_6_1_0_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_6_1_0_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_1_0_address0.read();
    } else {
        WBRAM_6_1_0_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_6_1_0_address1() {
    if (ap_sig_bdd_22620.read()) {
        if (ap_sig_bdd_22466.read()) {
            WBRAM_6_1_0_address1 = WBRAM_6_1_0_addr_gep_fu_8935_p3.read();
        } else if (ap_sig_bdd_22464.read()) {
            WBRAM_6_1_0_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_6_1_0_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_6_1_0_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_6_1_0_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_6_1_0_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_6_1_0_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_1_0_ce0.read();
    } else {
        WBRAM_6_1_0_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_1_0_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)))) {
        WBRAM_6_1_0_ce1 = ap_const_logic_1;
    } else {
        WBRAM_6_1_0_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_1_0_d1() {
    WBRAM_6_1_0_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_6_1_0_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)))) {
        WBRAM_6_1_0_we1 = ap_const_logic_1;
    } else {
        WBRAM_6_1_0_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_1_1_addr_gep_fu_8942_p3() {
    WBRAM_6_1_1_addr_gep_fu_8942_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_6_1_1_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_6_1_1_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_6_1_1_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_1_1_address0.read();
    } else {
        WBRAM_6_1_1_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_6_1_1_address1() {
    if (ap_sig_bdd_22620.read()) {
        if (ap_sig_bdd_22471.read()) {
            WBRAM_6_1_1_address1 = WBRAM_6_1_1_addr_gep_fu_8942_p3.read();
        } else if (ap_sig_bdd_22469.read()) {
            WBRAM_6_1_1_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_6_1_1_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_6_1_1_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_6_1_1_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_6_1_1_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_6_1_1_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_1_1_ce0.read();
    } else {
        WBRAM_6_1_1_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_1_1_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)))) {
        WBRAM_6_1_1_ce1 = ap_const_logic_1;
    } else {
        WBRAM_6_1_1_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_1_1_d1() {
    WBRAM_6_1_1_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_6_1_1_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)))) {
        WBRAM_6_1_1_we1 = ap_const_logic_1;
    } else {
        WBRAM_6_1_1_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_1_2_addr_gep_fu_8949_p3() {
    WBRAM_6_1_2_addr_gep_fu_8949_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_6_1_2_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_6_1_2_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_6_1_2_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_1_2_address0.read();
    } else {
        WBRAM_6_1_2_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_6_1_2_address1() {
    if (ap_sig_bdd_22620.read()) {
        if (ap_sig_bdd_22475.read()) {
            WBRAM_6_1_2_address1 = WBRAM_6_1_2_addr_gep_fu_8949_p3.read();
        } else if (ap_sig_bdd_22473.read()) {
            WBRAM_6_1_2_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_6_1_2_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_6_1_2_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_6_1_2_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_6_1_2_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_6_1_2_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_1_2_ce0.read();
    } else {
        WBRAM_6_1_2_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_1_2_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)))) {
        WBRAM_6_1_2_ce1 = ap_const_logic_1;
    } else {
        WBRAM_6_1_2_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_1_2_d1() {
    WBRAM_6_1_2_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_6_1_2_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)))) {
        WBRAM_6_1_2_we1 = ap_const_logic_1;
    } else {
        WBRAM_6_1_2_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_1_3_addr_gep_fu_8956_p3() {
    WBRAM_6_1_3_addr_gep_fu_8956_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_6_1_3_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_6_1_3_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_6_1_3_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_1_3_address0.read();
    } else {
        WBRAM_6_1_3_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_6_1_3_address1() {
    if (ap_sig_bdd_22620.read()) {
        if (ap_sig_bdd_22479.read()) {
            WBRAM_6_1_3_address1 = WBRAM_6_1_3_addr_gep_fu_8956_p3.read();
        } else if (ap_sig_bdd_22477.read()) {
            WBRAM_6_1_3_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_6_1_3_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_6_1_3_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_6_1_3_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_6_1_3_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_6_1_3_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_1_3_ce0.read();
    } else {
        WBRAM_6_1_3_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_1_3_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)))) {
        WBRAM_6_1_3_ce1 = ap_const_logic_1;
    } else {
        WBRAM_6_1_3_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_1_3_d1() {
    WBRAM_6_1_3_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_6_1_3_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)))) {
        WBRAM_6_1_3_we1 = ap_const_logic_1;
    } else {
        WBRAM_6_1_3_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_1_4_addr_gep_fu_8963_p3() {
    WBRAM_6_1_4_addr_gep_fu_8963_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_6_1_4_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_6_1_4_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_6_1_4_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_1_4_address0.read();
    } else {
        WBRAM_6_1_4_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_6_1_4_address1() {
    if (ap_sig_bdd_22620.read()) {
        if (ap_sig_bdd_22483.read()) {
            WBRAM_6_1_4_address1 = WBRAM_6_1_4_addr_gep_fu_8963_p3.read();
        } else if (ap_sig_bdd_22481.read()) {
            WBRAM_6_1_4_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_6_1_4_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_6_1_4_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_6_1_4_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_6_1_4_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_6_1_4_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_1_4_ce0.read();
    } else {
        WBRAM_6_1_4_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_1_4_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)))) {
        WBRAM_6_1_4_ce1 = ap_const_logic_1;
    } else {
        WBRAM_6_1_4_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_1_4_d1() {
    WBRAM_6_1_4_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_6_1_4_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)))) {
        WBRAM_6_1_4_we1 = ap_const_logic_1;
    } else {
        WBRAM_6_1_4_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_1_5_addr_gep_fu_8970_p3() {
    WBRAM_6_1_5_addr_gep_fu_8970_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_6_1_5_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_6_1_5_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_6_1_5_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_1_5_address0.read();
    } else {
        WBRAM_6_1_5_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_6_1_5_address1() {
    if (ap_sig_bdd_22620.read()) {
        if (ap_sig_bdd_22487.read()) {
            WBRAM_6_1_5_address1 = WBRAM_6_1_5_addr_gep_fu_8970_p3.read();
        } else if (ap_sig_bdd_22485.read()) {
            WBRAM_6_1_5_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_6_1_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_6_1_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_6_1_5_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_6_1_5_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_6_1_5_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_1_5_ce0.read();
    } else {
        WBRAM_6_1_5_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_1_5_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)))) {
        WBRAM_6_1_5_ce1 = ap_const_logic_1;
    } else {
        WBRAM_6_1_5_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_1_5_d1() {
    WBRAM_6_1_5_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_6_1_5_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)))) {
        WBRAM_6_1_5_we1 = ap_const_logic_1;
    } else {
        WBRAM_6_1_5_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_1_6_addr_gep_fu_8977_p3() {
    WBRAM_6_1_6_addr_gep_fu_8977_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_6_1_6_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_6_1_6_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_6_1_6_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_1_6_address0.read();
    } else {
        WBRAM_6_1_6_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_6_1_6_address1() {
    if (ap_sig_bdd_22620.read()) {
        if (ap_sig_bdd_22491.read()) {
            WBRAM_6_1_6_address1 = WBRAM_6_1_6_addr_gep_fu_8977_p3.read();
        } else if (ap_sig_bdd_22489.read()) {
            WBRAM_6_1_6_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_6_1_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_6_1_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_6_1_6_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_6_1_6_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_6_1_6_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_1_6_ce0.read();
    } else {
        WBRAM_6_1_6_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_1_6_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)))) {
        WBRAM_6_1_6_ce1 = ap_const_logic_1;
    } else {
        WBRAM_6_1_6_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_1_6_d1() {
    WBRAM_6_1_6_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_6_1_6_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)))) {
        WBRAM_6_1_6_we1 = ap_const_logic_1;
    } else {
        WBRAM_6_1_6_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_1_7_addr_gep_fu_8984_p3() {
    WBRAM_6_1_7_addr_gep_fu_8984_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_6_1_7_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_6_1_7_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_6_1_7_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_1_7_address0.read();
    } else {
        WBRAM_6_1_7_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_6_1_7_address1() {
    if (ap_sig_bdd_22620.read()) {
        if (ap_sig_bdd_22501.read()) {
            WBRAM_6_1_7_address1 = WBRAM_6_1_7_addr_gep_fu_8984_p3.read();
        } else if (ap_sig_bdd_22493.read()) {
            WBRAM_6_1_7_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_6_1_7_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_6_1_7_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_6_1_7_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_6_1_7_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_6_1_7_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_1_7_ce0.read();
    } else {
        WBRAM_6_1_7_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_1_7_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)))) {
        WBRAM_6_1_7_ce1 = ap_const_logic_1;
    } else {
        WBRAM_6_1_7_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_1_7_d1() {
    WBRAM_6_1_7_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_6_1_7_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)))) {
        WBRAM_6_1_7_we1 = ap_const_logic_1;
    } else {
        WBRAM_6_1_7_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_1_8_address0() {
    WBRAM_6_1_8_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_1_8_address0.read();
}

void fpga_top::thread_WBRAM_6_1_8_address1() {
    WBRAM_6_1_8_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_6_1_8_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_6_1_8_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_1_8_ce0.read();
    } else {
        WBRAM_6_1_8_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_1_8_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))))) {
        WBRAM_6_1_8_ce1 = ap_const_logic_1;
    } else {
        WBRAM_6_1_8_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_1_8_d1() {
    WBRAM_6_1_8_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_6_1_8_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)))) {
        WBRAM_6_1_8_we1 = ap_const_logic_1;
    } else {
        WBRAM_6_1_8_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_2_0_addr_gep_fu_8991_p3() {
    WBRAM_6_2_0_addr_gep_fu_8991_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_6_2_0_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_6_2_0_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_6_2_0_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_2_0_address0.read();
    } else {
        WBRAM_6_2_0_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_6_2_0_address1() {
    if (ap_sig_bdd_22622.read()) {
        if (ap_sig_bdd_22466.read()) {
            WBRAM_6_2_0_address1 = WBRAM_6_2_0_addr_gep_fu_8991_p3.read();
        } else if (ap_sig_bdd_22464.read()) {
            WBRAM_6_2_0_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_6_2_0_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_6_2_0_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_6_2_0_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_6_2_0_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_6_2_0_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_2_0_ce0.read();
    } else {
        WBRAM_6_2_0_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_2_0_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)))) {
        WBRAM_6_2_0_ce1 = ap_const_logic_1;
    } else {
        WBRAM_6_2_0_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_2_0_d1() {
    WBRAM_6_2_0_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_6_2_0_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)))) {
        WBRAM_6_2_0_we1 = ap_const_logic_1;
    } else {
        WBRAM_6_2_0_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_2_1_addr_gep_fu_8998_p3() {
    WBRAM_6_2_1_addr_gep_fu_8998_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_6_2_1_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_6_2_1_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_6_2_1_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_2_1_address0.read();
    } else {
        WBRAM_6_2_1_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_6_2_1_address1() {
    if (ap_sig_bdd_22622.read()) {
        if (ap_sig_bdd_22471.read()) {
            WBRAM_6_2_1_address1 = WBRAM_6_2_1_addr_gep_fu_8998_p3.read();
        } else if (ap_sig_bdd_22469.read()) {
            WBRAM_6_2_1_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_6_2_1_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_6_2_1_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_6_2_1_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_6_2_1_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_6_2_1_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_2_1_ce0.read();
    } else {
        WBRAM_6_2_1_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_2_1_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)))) {
        WBRAM_6_2_1_ce1 = ap_const_logic_1;
    } else {
        WBRAM_6_2_1_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_2_1_d1() {
    WBRAM_6_2_1_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_6_2_1_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)))) {
        WBRAM_6_2_1_we1 = ap_const_logic_1;
    } else {
        WBRAM_6_2_1_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_2_2_addr_gep_fu_9005_p3() {
    WBRAM_6_2_2_addr_gep_fu_9005_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_6_2_2_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_6_2_2_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_6_2_2_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_2_2_address0.read();
    } else {
        WBRAM_6_2_2_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_6_2_2_address1() {
    if (ap_sig_bdd_22622.read()) {
        if (ap_sig_bdd_22475.read()) {
            WBRAM_6_2_2_address1 = WBRAM_6_2_2_addr_gep_fu_9005_p3.read();
        } else if (ap_sig_bdd_22473.read()) {
            WBRAM_6_2_2_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_6_2_2_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_6_2_2_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_6_2_2_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_6_2_2_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_6_2_2_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_2_2_ce0.read();
    } else {
        WBRAM_6_2_2_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_2_2_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)))) {
        WBRAM_6_2_2_ce1 = ap_const_logic_1;
    } else {
        WBRAM_6_2_2_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_2_2_d1() {
    WBRAM_6_2_2_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_6_2_2_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)))) {
        WBRAM_6_2_2_we1 = ap_const_logic_1;
    } else {
        WBRAM_6_2_2_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_2_3_addr_gep_fu_9012_p3() {
    WBRAM_6_2_3_addr_gep_fu_9012_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_6_2_3_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_6_2_3_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_6_2_3_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_2_3_address0.read();
    } else {
        WBRAM_6_2_3_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_6_2_3_address1() {
    if (ap_sig_bdd_22622.read()) {
        if (ap_sig_bdd_22479.read()) {
            WBRAM_6_2_3_address1 = WBRAM_6_2_3_addr_gep_fu_9012_p3.read();
        } else if (ap_sig_bdd_22477.read()) {
            WBRAM_6_2_3_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_6_2_3_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_6_2_3_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_6_2_3_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_6_2_3_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_6_2_3_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_2_3_ce0.read();
    } else {
        WBRAM_6_2_3_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_2_3_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)))) {
        WBRAM_6_2_3_ce1 = ap_const_logic_1;
    } else {
        WBRAM_6_2_3_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_2_3_d1() {
    WBRAM_6_2_3_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_6_2_3_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)))) {
        WBRAM_6_2_3_we1 = ap_const_logic_1;
    } else {
        WBRAM_6_2_3_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_2_4_addr_gep_fu_9019_p3() {
    WBRAM_6_2_4_addr_gep_fu_9019_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_6_2_4_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_6_2_4_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_6_2_4_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_2_4_address0.read();
    } else {
        WBRAM_6_2_4_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_6_2_4_address1() {
    if (ap_sig_bdd_22622.read()) {
        if (ap_sig_bdd_22483.read()) {
            WBRAM_6_2_4_address1 = WBRAM_6_2_4_addr_gep_fu_9019_p3.read();
        } else if (ap_sig_bdd_22481.read()) {
            WBRAM_6_2_4_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_6_2_4_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_6_2_4_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_6_2_4_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_6_2_4_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_6_2_4_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_2_4_ce0.read();
    } else {
        WBRAM_6_2_4_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_2_4_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)))) {
        WBRAM_6_2_4_ce1 = ap_const_logic_1;
    } else {
        WBRAM_6_2_4_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_2_4_d1() {
    WBRAM_6_2_4_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_6_2_4_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)))) {
        WBRAM_6_2_4_we1 = ap_const_logic_1;
    } else {
        WBRAM_6_2_4_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_2_5_addr_gep_fu_9026_p3() {
    WBRAM_6_2_5_addr_gep_fu_9026_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_6_2_5_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_6_2_5_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_6_2_5_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_2_5_address0.read();
    } else {
        WBRAM_6_2_5_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_6_2_5_address1() {
    if (ap_sig_bdd_22622.read()) {
        if (ap_sig_bdd_22487.read()) {
            WBRAM_6_2_5_address1 = WBRAM_6_2_5_addr_gep_fu_9026_p3.read();
        } else if (ap_sig_bdd_22485.read()) {
            WBRAM_6_2_5_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_6_2_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_6_2_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_6_2_5_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_6_2_5_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_6_2_5_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_2_5_ce0.read();
    } else {
        WBRAM_6_2_5_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_2_5_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)))) {
        WBRAM_6_2_5_ce1 = ap_const_logic_1;
    } else {
        WBRAM_6_2_5_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_2_5_d1() {
    WBRAM_6_2_5_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_6_2_5_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)))) {
        WBRAM_6_2_5_we1 = ap_const_logic_1;
    } else {
        WBRAM_6_2_5_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_2_6_addr_gep_fu_9033_p3() {
    WBRAM_6_2_6_addr_gep_fu_9033_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_6_2_6_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_6_2_6_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_6_2_6_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_2_6_address0.read();
    } else {
        WBRAM_6_2_6_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_6_2_6_address1() {
    if (ap_sig_bdd_22622.read()) {
        if (ap_sig_bdd_22491.read()) {
            WBRAM_6_2_6_address1 = WBRAM_6_2_6_addr_gep_fu_9033_p3.read();
        } else if (ap_sig_bdd_22489.read()) {
            WBRAM_6_2_6_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_6_2_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_6_2_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_6_2_6_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_6_2_6_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_6_2_6_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_2_6_ce0.read();
    } else {
        WBRAM_6_2_6_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_2_6_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)))) {
        WBRAM_6_2_6_ce1 = ap_const_logic_1;
    } else {
        WBRAM_6_2_6_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_2_6_d1() {
    WBRAM_6_2_6_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_6_2_6_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)))) {
        WBRAM_6_2_6_we1 = ap_const_logic_1;
    } else {
        WBRAM_6_2_6_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_2_7_addr_gep_fu_9040_p3() {
    WBRAM_6_2_7_addr_gep_fu_9040_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_6_2_7_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_6_2_7_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_6_2_7_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_2_7_address0.read();
    } else {
        WBRAM_6_2_7_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_6_2_7_address1() {
    if (ap_sig_bdd_22622.read()) {
        if (ap_sig_bdd_22501.read()) {
            WBRAM_6_2_7_address1 = WBRAM_6_2_7_addr_gep_fu_9040_p3.read();
        } else if (ap_sig_bdd_22493.read()) {
            WBRAM_6_2_7_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_6_2_7_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_6_2_7_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_6_2_7_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_6_2_7_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_6_2_7_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_2_7_ce0.read();
    } else {
        WBRAM_6_2_7_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_2_7_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)))) {
        WBRAM_6_2_7_ce1 = ap_const_logic_1;
    } else {
        WBRAM_6_2_7_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_2_7_d1() {
    WBRAM_6_2_7_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_6_2_7_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)))) {
        WBRAM_6_2_7_we1 = ap_const_logic_1;
    } else {
        WBRAM_6_2_7_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_2_8_address0() {
    WBRAM_6_2_8_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_2_8_address0.read();
}

void fpga_top::thread_WBRAM_6_2_8_address1() {
    WBRAM_6_2_8_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_6_2_8_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_6_2_8_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_6_2_8_ce0.read();
    } else {
        WBRAM_6_2_8_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_2_8_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))))) {
        WBRAM_6_2_8_ce1 = ap_const_logic_1;
    } else {
        WBRAM_6_2_8_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_6_2_8_d1() {
    WBRAM_6_2_8_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_6_2_8_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6)))) {
        WBRAM_6_2_8_we1 = ap_const_logic_1;
    } else {
        WBRAM_6_2_8_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_0_0_addr_gep_fu_9047_p3() {
    WBRAM_7_0_0_addr_gep_fu_9047_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_7_0_0_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_7_0_0_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_7_0_0_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_0_0_address0.read();
    } else {
        WBRAM_7_0_0_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_7_0_0_address1() {
    if (ap_sig_bdd_22624.read()) {
        if (ap_sig_bdd_22466.read()) {
            WBRAM_7_0_0_address1 = WBRAM_7_0_0_addr_gep_fu_9047_p3.read();
        } else if (ap_sig_bdd_22464.read()) {
            WBRAM_7_0_0_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_7_0_0_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_7_0_0_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_7_0_0_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_7_0_0_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_7_0_0_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_0_0_ce0.read();
    } else {
        WBRAM_7_0_0_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_0_0_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)))) {
        WBRAM_7_0_0_ce1 = ap_const_logic_1;
    } else {
        WBRAM_7_0_0_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_0_0_d1() {
    WBRAM_7_0_0_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_7_0_0_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)))) {
        WBRAM_7_0_0_we1 = ap_const_logic_1;
    } else {
        WBRAM_7_0_0_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_0_1_addr_gep_fu_9054_p3() {
    WBRAM_7_0_1_addr_gep_fu_9054_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_7_0_1_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_7_0_1_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_7_0_1_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_0_1_address0.read();
    } else {
        WBRAM_7_0_1_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_7_0_1_address1() {
    if (ap_sig_bdd_22624.read()) {
        if (ap_sig_bdd_22471.read()) {
            WBRAM_7_0_1_address1 = WBRAM_7_0_1_addr_gep_fu_9054_p3.read();
        } else if (ap_sig_bdd_22469.read()) {
            WBRAM_7_0_1_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_7_0_1_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_7_0_1_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_7_0_1_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_7_0_1_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_7_0_1_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_0_1_ce0.read();
    } else {
        WBRAM_7_0_1_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_0_1_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)))) {
        WBRAM_7_0_1_ce1 = ap_const_logic_1;
    } else {
        WBRAM_7_0_1_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_0_1_d1() {
    WBRAM_7_0_1_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_7_0_1_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)))) {
        WBRAM_7_0_1_we1 = ap_const_logic_1;
    } else {
        WBRAM_7_0_1_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_0_2_addr_gep_fu_9061_p3() {
    WBRAM_7_0_2_addr_gep_fu_9061_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_7_0_2_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_7_0_2_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_7_0_2_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_0_2_address0.read();
    } else {
        WBRAM_7_0_2_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_7_0_2_address1() {
    if (ap_sig_bdd_22624.read()) {
        if (ap_sig_bdd_22475.read()) {
            WBRAM_7_0_2_address1 = WBRAM_7_0_2_addr_gep_fu_9061_p3.read();
        } else if (ap_sig_bdd_22473.read()) {
            WBRAM_7_0_2_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_7_0_2_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_7_0_2_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_7_0_2_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_7_0_2_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_7_0_2_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_0_2_ce0.read();
    } else {
        WBRAM_7_0_2_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_0_2_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)))) {
        WBRAM_7_0_2_ce1 = ap_const_logic_1;
    } else {
        WBRAM_7_0_2_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_0_2_d1() {
    WBRAM_7_0_2_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_7_0_2_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)))) {
        WBRAM_7_0_2_we1 = ap_const_logic_1;
    } else {
        WBRAM_7_0_2_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_0_3_addr_gep_fu_9068_p3() {
    WBRAM_7_0_3_addr_gep_fu_9068_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_7_0_3_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_7_0_3_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_7_0_3_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_0_3_address0.read();
    } else {
        WBRAM_7_0_3_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_7_0_3_address1() {
    if (ap_sig_bdd_22624.read()) {
        if (ap_sig_bdd_22479.read()) {
            WBRAM_7_0_3_address1 = WBRAM_7_0_3_addr_gep_fu_9068_p3.read();
        } else if (ap_sig_bdd_22477.read()) {
            WBRAM_7_0_3_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_7_0_3_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_7_0_3_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_7_0_3_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_7_0_3_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_7_0_3_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_0_3_ce0.read();
    } else {
        WBRAM_7_0_3_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_0_3_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)))) {
        WBRAM_7_0_3_ce1 = ap_const_logic_1;
    } else {
        WBRAM_7_0_3_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_0_3_d1() {
    WBRAM_7_0_3_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_7_0_3_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)))) {
        WBRAM_7_0_3_we1 = ap_const_logic_1;
    } else {
        WBRAM_7_0_3_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_0_4_addr_gep_fu_9075_p3() {
    WBRAM_7_0_4_addr_gep_fu_9075_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_7_0_4_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_7_0_4_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_7_0_4_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_0_4_address0.read();
    } else {
        WBRAM_7_0_4_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_7_0_4_address1() {
    if (ap_sig_bdd_22624.read()) {
        if (ap_sig_bdd_22483.read()) {
            WBRAM_7_0_4_address1 = WBRAM_7_0_4_addr_gep_fu_9075_p3.read();
        } else if (ap_sig_bdd_22481.read()) {
            WBRAM_7_0_4_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_7_0_4_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_7_0_4_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_7_0_4_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_7_0_4_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_7_0_4_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_0_4_ce0.read();
    } else {
        WBRAM_7_0_4_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_0_4_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)))) {
        WBRAM_7_0_4_ce1 = ap_const_logic_1;
    } else {
        WBRAM_7_0_4_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_0_4_d1() {
    WBRAM_7_0_4_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_7_0_4_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)))) {
        WBRAM_7_0_4_we1 = ap_const_logic_1;
    } else {
        WBRAM_7_0_4_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_0_5_addr_gep_fu_9082_p3() {
    WBRAM_7_0_5_addr_gep_fu_9082_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_7_0_5_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_7_0_5_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_7_0_5_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_0_5_address0.read();
    } else {
        WBRAM_7_0_5_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_7_0_5_address1() {
    if (ap_sig_bdd_22624.read()) {
        if (ap_sig_bdd_22487.read()) {
            WBRAM_7_0_5_address1 = WBRAM_7_0_5_addr_gep_fu_9082_p3.read();
        } else if (ap_sig_bdd_22485.read()) {
            WBRAM_7_0_5_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_7_0_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_7_0_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_7_0_5_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_7_0_5_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_7_0_5_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_0_5_ce0.read();
    } else {
        WBRAM_7_0_5_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_0_5_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)))) {
        WBRAM_7_0_5_ce1 = ap_const_logic_1;
    } else {
        WBRAM_7_0_5_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_0_5_d1() {
    WBRAM_7_0_5_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_7_0_5_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)))) {
        WBRAM_7_0_5_we1 = ap_const_logic_1;
    } else {
        WBRAM_7_0_5_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_0_6_addr_gep_fu_9089_p3() {
    WBRAM_7_0_6_addr_gep_fu_9089_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_7_0_6_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_7_0_6_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_7_0_6_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_0_6_address0.read();
    } else {
        WBRAM_7_0_6_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_7_0_6_address1() {
    if (ap_sig_bdd_22624.read()) {
        if (ap_sig_bdd_22491.read()) {
            WBRAM_7_0_6_address1 = WBRAM_7_0_6_addr_gep_fu_9089_p3.read();
        } else if (ap_sig_bdd_22489.read()) {
            WBRAM_7_0_6_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_7_0_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_7_0_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_7_0_6_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_7_0_6_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_7_0_6_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_0_6_ce0.read();
    } else {
        WBRAM_7_0_6_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_0_6_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)))) {
        WBRAM_7_0_6_ce1 = ap_const_logic_1;
    } else {
        WBRAM_7_0_6_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_0_6_d1() {
    WBRAM_7_0_6_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_7_0_6_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)))) {
        WBRAM_7_0_6_we1 = ap_const_logic_1;
    } else {
        WBRAM_7_0_6_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_0_7_addr_gep_fu_9096_p3() {
    WBRAM_7_0_7_addr_gep_fu_9096_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_7_0_7_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_7_0_7_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_7_0_7_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_0_7_address0.read();
    } else {
        WBRAM_7_0_7_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_7_0_7_address1() {
    if (ap_sig_bdd_22624.read()) {
        if (ap_sig_bdd_22501.read()) {
            WBRAM_7_0_7_address1 = WBRAM_7_0_7_addr_gep_fu_9096_p3.read();
        } else if (ap_sig_bdd_22493.read()) {
            WBRAM_7_0_7_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_7_0_7_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_7_0_7_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_7_0_7_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_7_0_7_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_7_0_7_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_0_7_ce0.read();
    } else {
        WBRAM_7_0_7_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_0_7_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)))) {
        WBRAM_7_0_7_ce1 = ap_const_logic_1;
    } else {
        WBRAM_7_0_7_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_0_7_d1() {
    WBRAM_7_0_7_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_7_0_7_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)))) {
        WBRAM_7_0_7_we1 = ap_const_logic_1;
    } else {
        WBRAM_7_0_7_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_0_8_address0() {
    WBRAM_7_0_8_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_0_8_address0.read();
}

void fpga_top::thread_WBRAM_7_0_8_address1() {
    WBRAM_7_0_8_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_7_0_8_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_7_0_8_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_0_8_ce0.read();
    } else {
        WBRAM_7_0_8_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_0_8_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))))) {
        WBRAM_7_0_8_ce1 = ap_const_logic_1;
    } else {
        WBRAM_7_0_8_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_0_8_d1() {
    WBRAM_7_0_8_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_7_0_8_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)))) {
        WBRAM_7_0_8_we1 = ap_const_logic_1;
    } else {
        WBRAM_7_0_8_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_1_0_addr_gep_fu_9103_p3() {
    WBRAM_7_1_0_addr_gep_fu_9103_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_7_1_0_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_7_1_0_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_7_1_0_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_1_0_address0.read();
    } else {
        WBRAM_7_1_0_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_7_1_0_address1() {
    if (ap_sig_bdd_22626.read()) {
        if (ap_sig_bdd_22466.read()) {
            WBRAM_7_1_0_address1 = WBRAM_7_1_0_addr_gep_fu_9103_p3.read();
        } else if (ap_sig_bdd_22464.read()) {
            WBRAM_7_1_0_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_7_1_0_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_7_1_0_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_7_1_0_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_7_1_0_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_7_1_0_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_1_0_ce0.read();
    } else {
        WBRAM_7_1_0_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_1_0_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)))) {
        WBRAM_7_1_0_ce1 = ap_const_logic_1;
    } else {
        WBRAM_7_1_0_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_1_0_d1() {
    WBRAM_7_1_0_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_7_1_0_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)))) {
        WBRAM_7_1_0_we1 = ap_const_logic_1;
    } else {
        WBRAM_7_1_0_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_1_1_addr_gep_fu_9110_p3() {
    WBRAM_7_1_1_addr_gep_fu_9110_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_7_1_1_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_7_1_1_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_7_1_1_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_1_1_address0.read();
    } else {
        WBRAM_7_1_1_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_7_1_1_address1() {
    if (ap_sig_bdd_22626.read()) {
        if (ap_sig_bdd_22471.read()) {
            WBRAM_7_1_1_address1 = WBRAM_7_1_1_addr_gep_fu_9110_p3.read();
        } else if (ap_sig_bdd_22469.read()) {
            WBRAM_7_1_1_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_7_1_1_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_7_1_1_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_7_1_1_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_7_1_1_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_7_1_1_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_1_1_ce0.read();
    } else {
        WBRAM_7_1_1_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_1_1_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)))) {
        WBRAM_7_1_1_ce1 = ap_const_logic_1;
    } else {
        WBRAM_7_1_1_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_1_1_d1() {
    WBRAM_7_1_1_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_7_1_1_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)))) {
        WBRAM_7_1_1_we1 = ap_const_logic_1;
    } else {
        WBRAM_7_1_1_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_1_2_addr_gep_fu_9117_p3() {
    WBRAM_7_1_2_addr_gep_fu_9117_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_7_1_2_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_7_1_2_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_7_1_2_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_1_2_address0.read();
    } else {
        WBRAM_7_1_2_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_7_1_2_address1() {
    if (ap_sig_bdd_22626.read()) {
        if (ap_sig_bdd_22475.read()) {
            WBRAM_7_1_2_address1 = WBRAM_7_1_2_addr_gep_fu_9117_p3.read();
        } else if (ap_sig_bdd_22473.read()) {
            WBRAM_7_1_2_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_7_1_2_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_7_1_2_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_7_1_2_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_7_1_2_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_7_1_2_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_1_2_ce0.read();
    } else {
        WBRAM_7_1_2_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_1_2_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)))) {
        WBRAM_7_1_2_ce1 = ap_const_logic_1;
    } else {
        WBRAM_7_1_2_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_1_2_d1() {
    WBRAM_7_1_2_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_7_1_2_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)))) {
        WBRAM_7_1_2_we1 = ap_const_logic_1;
    } else {
        WBRAM_7_1_2_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_1_3_addr_gep_fu_9124_p3() {
    WBRAM_7_1_3_addr_gep_fu_9124_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_7_1_3_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_7_1_3_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_7_1_3_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_1_3_address0.read();
    } else {
        WBRAM_7_1_3_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_7_1_3_address1() {
    if (ap_sig_bdd_22626.read()) {
        if (ap_sig_bdd_22479.read()) {
            WBRAM_7_1_3_address1 = WBRAM_7_1_3_addr_gep_fu_9124_p3.read();
        } else if (ap_sig_bdd_22477.read()) {
            WBRAM_7_1_3_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_7_1_3_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_7_1_3_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_7_1_3_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_7_1_3_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_7_1_3_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_1_3_ce0.read();
    } else {
        WBRAM_7_1_3_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_1_3_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)))) {
        WBRAM_7_1_3_ce1 = ap_const_logic_1;
    } else {
        WBRAM_7_1_3_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_1_3_d1() {
    WBRAM_7_1_3_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_7_1_3_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)))) {
        WBRAM_7_1_3_we1 = ap_const_logic_1;
    } else {
        WBRAM_7_1_3_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_1_4_addr_gep_fu_9131_p3() {
    WBRAM_7_1_4_addr_gep_fu_9131_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_7_1_4_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_7_1_4_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_7_1_4_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_1_4_address0.read();
    } else {
        WBRAM_7_1_4_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_7_1_4_address1() {
    if (ap_sig_bdd_22626.read()) {
        if (ap_sig_bdd_22483.read()) {
            WBRAM_7_1_4_address1 = WBRAM_7_1_4_addr_gep_fu_9131_p3.read();
        } else if (ap_sig_bdd_22481.read()) {
            WBRAM_7_1_4_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_7_1_4_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_7_1_4_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_7_1_4_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_7_1_4_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_7_1_4_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_1_4_ce0.read();
    } else {
        WBRAM_7_1_4_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_1_4_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)))) {
        WBRAM_7_1_4_ce1 = ap_const_logic_1;
    } else {
        WBRAM_7_1_4_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_1_4_d1() {
    WBRAM_7_1_4_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_7_1_4_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)))) {
        WBRAM_7_1_4_we1 = ap_const_logic_1;
    } else {
        WBRAM_7_1_4_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_1_5_addr_gep_fu_9138_p3() {
    WBRAM_7_1_5_addr_gep_fu_9138_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_7_1_5_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_7_1_5_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_7_1_5_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_1_5_address0.read();
    } else {
        WBRAM_7_1_5_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_7_1_5_address1() {
    if (ap_sig_bdd_22626.read()) {
        if (ap_sig_bdd_22487.read()) {
            WBRAM_7_1_5_address1 = WBRAM_7_1_5_addr_gep_fu_9138_p3.read();
        } else if (ap_sig_bdd_22485.read()) {
            WBRAM_7_1_5_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_7_1_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_7_1_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_7_1_5_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_7_1_5_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_7_1_5_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_1_5_ce0.read();
    } else {
        WBRAM_7_1_5_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_1_5_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)))) {
        WBRAM_7_1_5_ce1 = ap_const_logic_1;
    } else {
        WBRAM_7_1_5_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_1_5_d1() {
    WBRAM_7_1_5_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_7_1_5_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)))) {
        WBRAM_7_1_5_we1 = ap_const_logic_1;
    } else {
        WBRAM_7_1_5_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_1_6_addr_gep_fu_9145_p3() {
    WBRAM_7_1_6_addr_gep_fu_9145_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_7_1_6_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_7_1_6_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_7_1_6_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_1_6_address0.read();
    } else {
        WBRAM_7_1_6_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_7_1_6_address1() {
    if (ap_sig_bdd_22626.read()) {
        if (ap_sig_bdd_22491.read()) {
            WBRAM_7_1_6_address1 = WBRAM_7_1_6_addr_gep_fu_9145_p3.read();
        } else if (ap_sig_bdd_22489.read()) {
            WBRAM_7_1_6_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_7_1_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_7_1_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_7_1_6_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_7_1_6_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_7_1_6_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_1_6_ce0.read();
    } else {
        WBRAM_7_1_6_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_1_6_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)))) {
        WBRAM_7_1_6_ce1 = ap_const_logic_1;
    } else {
        WBRAM_7_1_6_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_1_6_d1() {
    WBRAM_7_1_6_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_7_1_6_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)))) {
        WBRAM_7_1_6_we1 = ap_const_logic_1;
    } else {
        WBRAM_7_1_6_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_1_7_addr_gep_fu_9152_p3() {
    WBRAM_7_1_7_addr_gep_fu_9152_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_7_1_7_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_7_1_7_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_7_1_7_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_1_7_address0.read();
    } else {
        WBRAM_7_1_7_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_7_1_7_address1() {
    if (ap_sig_bdd_22626.read()) {
        if (ap_sig_bdd_22501.read()) {
            WBRAM_7_1_7_address1 = WBRAM_7_1_7_addr_gep_fu_9152_p3.read();
        } else if (ap_sig_bdd_22493.read()) {
            WBRAM_7_1_7_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_7_1_7_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_7_1_7_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_7_1_7_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_7_1_7_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_7_1_7_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_1_7_ce0.read();
    } else {
        WBRAM_7_1_7_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_1_7_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)))) {
        WBRAM_7_1_7_ce1 = ap_const_logic_1;
    } else {
        WBRAM_7_1_7_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_1_7_d1() {
    WBRAM_7_1_7_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_7_1_7_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)))) {
        WBRAM_7_1_7_we1 = ap_const_logic_1;
    } else {
        WBRAM_7_1_7_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_1_8_address0() {
    WBRAM_7_1_8_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_1_8_address0.read();
}

void fpga_top::thread_WBRAM_7_1_8_address1() {
    WBRAM_7_1_8_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_7_1_8_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_7_1_8_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_1_8_ce0.read();
    } else {
        WBRAM_7_1_8_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_1_8_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))))) {
        WBRAM_7_1_8_ce1 = ap_const_logic_1;
    } else {
        WBRAM_7_1_8_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_1_8_d1() {
    WBRAM_7_1_8_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_7_1_8_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)))) {
        WBRAM_7_1_8_we1 = ap_const_logic_1;
    } else {
        WBRAM_7_1_8_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_2_0_addr_gep_fu_9159_p3() {
    WBRAM_7_2_0_addr_gep_fu_9159_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_7_2_0_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_7_2_0_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_7_2_0_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_2_0_address0.read();
    } else {
        WBRAM_7_2_0_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_7_2_0_address1() {
    if (ap_sig_bdd_22628.read()) {
        if (ap_sig_bdd_22466.read()) {
            WBRAM_7_2_0_address1 = WBRAM_7_2_0_addr_gep_fu_9159_p3.read();
        } else if (ap_sig_bdd_22464.read()) {
            WBRAM_7_2_0_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_7_2_0_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_7_2_0_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_7_2_0_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_7_2_0_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_7_2_0_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_2_0_ce0.read();
    } else {
        WBRAM_7_2_0_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_2_0_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)))) {
        WBRAM_7_2_0_ce1 = ap_const_logic_1;
    } else {
        WBRAM_7_2_0_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_2_0_d1() {
    WBRAM_7_2_0_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_7_2_0_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)))) {
        WBRAM_7_2_0_we1 = ap_const_logic_1;
    } else {
        WBRAM_7_2_0_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_2_1_addr_gep_fu_9166_p3() {
    WBRAM_7_2_1_addr_gep_fu_9166_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_7_2_1_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_7_2_1_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_7_2_1_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_2_1_address0.read();
    } else {
        WBRAM_7_2_1_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_7_2_1_address1() {
    if (ap_sig_bdd_22628.read()) {
        if (ap_sig_bdd_22471.read()) {
            WBRAM_7_2_1_address1 = WBRAM_7_2_1_addr_gep_fu_9166_p3.read();
        } else if (ap_sig_bdd_22469.read()) {
            WBRAM_7_2_1_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_7_2_1_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_7_2_1_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_7_2_1_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_7_2_1_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_7_2_1_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_2_1_ce0.read();
    } else {
        WBRAM_7_2_1_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_2_1_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)))) {
        WBRAM_7_2_1_ce1 = ap_const_logic_1;
    } else {
        WBRAM_7_2_1_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_2_1_d1() {
    WBRAM_7_2_1_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_7_2_1_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)))) {
        WBRAM_7_2_1_we1 = ap_const_logic_1;
    } else {
        WBRAM_7_2_1_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_2_2_addr_gep_fu_9173_p3() {
    WBRAM_7_2_2_addr_gep_fu_9173_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_7_2_2_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_7_2_2_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_7_2_2_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_2_2_address0.read();
    } else {
        WBRAM_7_2_2_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_7_2_2_address1() {
    if (ap_sig_bdd_22628.read()) {
        if (ap_sig_bdd_22475.read()) {
            WBRAM_7_2_2_address1 = WBRAM_7_2_2_addr_gep_fu_9173_p3.read();
        } else if (ap_sig_bdd_22473.read()) {
            WBRAM_7_2_2_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_7_2_2_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_7_2_2_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_7_2_2_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_7_2_2_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_7_2_2_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_2_2_ce0.read();
    } else {
        WBRAM_7_2_2_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_2_2_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)))) {
        WBRAM_7_2_2_ce1 = ap_const_logic_1;
    } else {
        WBRAM_7_2_2_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_2_2_d1() {
    WBRAM_7_2_2_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_7_2_2_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)))) {
        WBRAM_7_2_2_we1 = ap_const_logic_1;
    } else {
        WBRAM_7_2_2_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_2_3_addr_gep_fu_9180_p3() {
    WBRAM_7_2_3_addr_gep_fu_9180_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_7_2_3_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_7_2_3_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_7_2_3_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_2_3_address0.read();
    } else {
        WBRAM_7_2_3_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_7_2_3_address1() {
    if (ap_sig_bdd_22628.read()) {
        if (ap_sig_bdd_22479.read()) {
            WBRAM_7_2_3_address1 = WBRAM_7_2_3_addr_gep_fu_9180_p3.read();
        } else if (ap_sig_bdd_22477.read()) {
            WBRAM_7_2_3_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_7_2_3_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_7_2_3_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_7_2_3_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_7_2_3_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_7_2_3_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_2_3_ce0.read();
    } else {
        WBRAM_7_2_3_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_2_3_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)))) {
        WBRAM_7_2_3_ce1 = ap_const_logic_1;
    } else {
        WBRAM_7_2_3_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_2_3_d1() {
    WBRAM_7_2_3_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_7_2_3_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)))) {
        WBRAM_7_2_3_we1 = ap_const_logic_1;
    } else {
        WBRAM_7_2_3_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_2_4_addr_gep_fu_9187_p3() {
    WBRAM_7_2_4_addr_gep_fu_9187_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_7_2_4_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_7_2_4_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_7_2_4_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_2_4_address0.read();
    } else {
        WBRAM_7_2_4_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_7_2_4_address1() {
    if (ap_sig_bdd_22628.read()) {
        if (ap_sig_bdd_22483.read()) {
            WBRAM_7_2_4_address1 = WBRAM_7_2_4_addr_gep_fu_9187_p3.read();
        } else if (ap_sig_bdd_22481.read()) {
            WBRAM_7_2_4_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_7_2_4_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_7_2_4_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_7_2_4_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_7_2_4_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_7_2_4_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_2_4_ce0.read();
    } else {
        WBRAM_7_2_4_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_2_4_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)))) {
        WBRAM_7_2_4_ce1 = ap_const_logic_1;
    } else {
        WBRAM_7_2_4_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_2_4_d1() {
    WBRAM_7_2_4_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_7_2_4_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)))) {
        WBRAM_7_2_4_we1 = ap_const_logic_1;
    } else {
        WBRAM_7_2_4_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_2_5_addr_gep_fu_9194_p3() {
    WBRAM_7_2_5_addr_gep_fu_9194_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_7_2_5_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_7_2_5_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_7_2_5_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_2_5_address0.read();
    } else {
        WBRAM_7_2_5_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_7_2_5_address1() {
    if (ap_sig_bdd_22628.read()) {
        if (ap_sig_bdd_22487.read()) {
            WBRAM_7_2_5_address1 = WBRAM_7_2_5_addr_gep_fu_9194_p3.read();
        } else if (ap_sig_bdd_22485.read()) {
            WBRAM_7_2_5_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_7_2_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_7_2_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_7_2_5_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_7_2_5_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_7_2_5_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_2_5_ce0.read();
    } else {
        WBRAM_7_2_5_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_2_5_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)))) {
        WBRAM_7_2_5_ce1 = ap_const_logic_1;
    } else {
        WBRAM_7_2_5_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_2_5_d1() {
    WBRAM_7_2_5_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_7_2_5_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)))) {
        WBRAM_7_2_5_we1 = ap_const_logic_1;
    } else {
        WBRAM_7_2_5_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_2_6_addr_gep_fu_9201_p3() {
    WBRAM_7_2_6_addr_gep_fu_9201_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_7_2_6_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_7_2_6_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_7_2_6_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_2_6_address0.read();
    } else {
        WBRAM_7_2_6_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_7_2_6_address1() {
    if (ap_sig_bdd_22628.read()) {
        if (ap_sig_bdd_22491.read()) {
            WBRAM_7_2_6_address1 = WBRAM_7_2_6_addr_gep_fu_9201_p3.read();
        } else if (ap_sig_bdd_22489.read()) {
            WBRAM_7_2_6_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_7_2_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_7_2_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_7_2_6_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_7_2_6_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_7_2_6_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_2_6_ce0.read();
    } else {
        WBRAM_7_2_6_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_2_6_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)))) {
        WBRAM_7_2_6_ce1 = ap_const_logic_1;
    } else {
        WBRAM_7_2_6_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_2_6_d1() {
    WBRAM_7_2_6_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_7_2_6_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)))) {
        WBRAM_7_2_6_we1 = ap_const_logic_1;
    } else {
        WBRAM_7_2_6_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_2_7_addr_gep_fu_9208_p3() {
    WBRAM_7_2_7_addr_gep_fu_9208_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_7_2_7_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_7_2_7_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_7_2_7_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_2_7_address0.read();
    } else {
        WBRAM_7_2_7_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_7_2_7_address1() {
    if (ap_sig_bdd_22628.read()) {
        if (ap_sig_bdd_22501.read()) {
            WBRAM_7_2_7_address1 = WBRAM_7_2_7_addr_gep_fu_9208_p3.read();
        } else if (ap_sig_bdd_22493.read()) {
            WBRAM_7_2_7_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_7_2_7_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_7_2_7_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_7_2_7_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_7_2_7_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_7_2_7_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_2_7_ce0.read();
    } else {
        WBRAM_7_2_7_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_2_7_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)))) {
        WBRAM_7_2_7_ce1 = ap_const_logic_1;
    } else {
        WBRAM_7_2_7_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_2_7_d1() {
    WBRAM_7_2_7_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_7_2_7_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)))) {
        WBRAM_7_2_7_we1 = ap_const_logic_1;
    } else {
        WBRAM_7_2_7_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_2_8_address0() {
    WBRAM_7_2_8_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_2_8_address0.read();
}

void fpga_top::thread_WBRAM_7_2_8_address1() {
    WBRAM_7_2_8_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_7_2_8_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_7_2_8_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_7_2_8_ce0.read();
    } else {
        WBRAM_7_2_8_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_2_8_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))))) {
        WBRAM_7_2_8_ce1 = ap_const_logic_1;
    } else {
        WBRAM_7_2_8_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_7_2_8_d1() {
    WBRAM_7_2_8_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_7_2_8_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7)))) {
        WBRAM_7_2_8_we1 = ap_const_logic_1;
    } else {
        WBRAM_7_2_8_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_8_0_0_addr_gep_fu_9215_p3() {
    WBRAM_8_0_0_addr_gep_fu_9215_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_8_0_0_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_8_0_0_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_8_0_0_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_0_0_address0.read();
    } else {
        WBRAM_8_0_0_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_8_0_0_address1() {
    if (ap_sig_bdd_22630.read()) {
        if (ap_sig_bdd_22466.read()) {
            WBRAM_8_0_0_address1 = WBRAM_8_0_0_addr_gep_fu_9215_p3.read();
        } else if (ap_sig_bdd_22464.read()) {
            WBRAM_8_0_0_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_8_0_0_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_8_0_0_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_8_0_0_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_8_0_0_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_8_0_0_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_0_0_ce0.read();
    } else {
        WBRAM_8_0_0_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_8_0_0_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8)))) {
        WBRAM_8_0_0_ce1 = ap_const_logic_1;
    } else {
        WBRAM_8_0_0_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_8_0_0_d1() {
    WBRAM_8_0_0_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_8_0_0_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8)))) {
        WBRAM_8_0_0_we1 = ap_const_logic_1;
    } else {
        WBRAM_8_0_0_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_8_0_1_addr_gep_fu_9222_p3() {
    WBRAM_8_0_1_addr_gep_fu_9222_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_8_0_1_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_8_0_1_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_8_0_1_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_0_1_address0.read();
    } else {
        WBRAM_8_0_1_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_8_0_1_address1() {
    if (ap_sig_bdd_22630.read()) {
        if (ap_sig_bdd_22471.read()) {
            WBRAM_8_0_1_address1 = WBRAM_8_0_1_addr_gep_fu_9222_p3.read();
        } else if (ap_sig_bdd_22469.read()) {
            WBRAM_8_0_1_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_8_0_1_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_8_0_1_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_8_0_1_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_8_0_1_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_8_0_1_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_0_1_ce0.read();
    } else {
        WBRAM_8_0_1_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_8_0_1_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8)))) {
        WBRAM_8_0_1_ce1 = ap_const_logic_1;
    } else {
        WBRAM_8_0_1_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_8_0_1_d1() {
    WBRAM_8_0_1_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_8_0_1_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8)))) {
        WBRAM_8_0_1_we1 = ap_const_logic_1;
    } else {
        WBRAM_8_0_1_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_8_0_2_addr_gep_fu_9229_p3() {
    WBRAM_8_0_2_addr_gep_fu_9229_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_8_0_2_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_8_0_2_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_8_0_2_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_0_2_address0.read();
    } else {
        WBRAM_8_0_2_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_8_0_2_address1() {
    if (ap_sig_bdd_22630.read()) {
        if (ap_sig_bdd_22475.read()) {
            WBRAM_8_0_2_address1 = WBRAM_8_0_2_addr_gep_fu_9229_p3.read();
        } else if (ap_sig_bdd_22473.read()) {
            WBRAM_8_0_2_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_8_0_2_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_8_0_2_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_8_0_2_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_8_0_2_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_8_0_2_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_0_2_ce0.read();
    } else {
        WBRAM_8_0_2_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_8_0_2_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8)))) {
        WBRAM_8_0_2_ce1 = ap_const_logic_1;
    } else {
        WBRAM_8_0_2_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_8_0_2_d1() {
    WBRAM_8_0_2_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_8_0_2_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8)))) {
        WBRAM_8_0_2_we1 = ap_const_logic_1;
    } else {
        WBRAM_8_0_2_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_8_0_3_addr_gep_fu_9236_p3() {
    WBRAM_8_0_3_addr_gep_fu_9236_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_8_0_3_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_8_0_3_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_8_0_3_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_0_3_address0.read();
    } else {
        WBRAM_8_0_3_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_8_0_3_address1() {
    if (ap_sig_bdd_22630.read()) {
        if (ap_sig_bdd_22479.read()) {
            WBRAM_8_0_3_address1 = WBRAM_8_0_3_addr_gep_fu_9236_p3.read();
        } else if (ap_sig_bdd_22477.read()) {
            WBRAM_8_0_3_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_8_0_3_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_8_0_3_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_8_0_3_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_8_0_3_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_8_0_3_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_0_3_ce0.read();
    } else {
        WBRAM_8_0_3_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_8_0_3_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8)))) {
        WBRAM_8_0_3_ce1 = ap_const_logic_1;
    } else {
        WBRAM_8_0_3_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_8_0_3_d1() {
    WBRAM_8_0_3_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_8_0_3_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8)))) {
        WBRAM_8_0_3_we1 = ap_const_logic_1;
    } else {
        WBRAM_8_0_3_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_8_0_4_addr_gep_fu_9243_p3() {
    WBRAM_8_0_4_addr_gep_fu_9243_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_8_0_4_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_8_0_4_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_8_0_4_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_0_4_address0.read();
    } else {
        WBRAM_8_0_4_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_8_0_4_address1() {
    if (ap_sig_bdd_22630.read()) {
        if (ap_sig_bdd_22483.read()) {
            WBRAM_8_0_4_address1 = WBRAM_8_0_4_addr_gep_fu_9243_p3.read();
        } else if (ap_sig_bdd_22481.read()) {
            WBRAM_8_0_4_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_8_0_4_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_8_0_4_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_8_0_4_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_8_0_4_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_8_0_4_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_0_4_ce0.read();
    } else {
        WBRAM_8_0_4_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_8_0_4_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8)))) {
        WBRAM_8_0_4_ce1 = ap_const_logic_1;
    } else {
        WBRAM_8_0_4_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_8_0_4_d1() {
    WBRAM_8_0_4_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_8_0_4_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8)))) {
        WBRAM_8_0_4_we1 = ap_const_logic_1;
    } else {
        WBRAM_8_0_4_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_8_0_5_addr_gep_fu_9250_p3() {
    WBRAM_8_0_5_addr_gep_fu_9250_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_8_0_5_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_8_0_5_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_8_0_5_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_0_5_address0.read();
    } else {
        WBRAM_8_0_5_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_8_0_5_address1() {
    if (ap_sig_bdd_22630.read()) {
        if (ap_sig_bdd_22487.read()) {
            WBRAM_8_0_5_address1 = WBRAM_8_0_5_addr_gep_fu_9250_p3.read();
        } else if (ap_sig_bdd_22485.read()) {
            WBRAM_8_0_5_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_8_0_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_8_0_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_8_0_5_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_8_0_5_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_8_0_5_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_0_5_ce0.read();
    } else {
        WBRAM_8_0_5_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_8_0_5_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8)))) {
        WBRAM_8_0_5_ce1 = ap_const_logic_1;
    } else {
        WBRAM_8_0_5_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_8_0_5_d1() {
    WBRAM_8_0_5_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_8_0_5_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8)))) {
        WBRAM_8_0_5_we1 = ap_const_logic_1;
    } else {
        WBRAM_8_0_5_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_8_0_6_addr_gep_fu_9257_p3() {
    WBRAM_8_0_6_addr_gep_fu_9257_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_8_0_6_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_8_0_6_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_8_0_6_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_0_6_address0.read();
    } else {
        WBRAM_8_0_6_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_8_0_6_address1() {
    if (ap_sig_bdd_22630.read()) {
        if (ap_sig_bdd_22491.read()) {
            WBRAM_8_0_6_address1 = WBRAM_8_0_6_addr_gep_fu_9257_p3.read();
        } else if (ap_sig_bdd_22489.read()) {
            WBRAM_8_0_6_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_8_0_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_8_0_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_8_0_6_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_8_0_6_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_8_0_6_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_0_6_ce0.read();
    } else {
        WBRAM_8_0_6_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_8_0_6_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8)))) {
        WBRAM_8_0_6_ce1 = ap_const_logic_1;
    } else {
        WBRAM_8_0_6_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_8_0_6_d1() {
    WBRAM_8_0_6_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_8_0_6_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8)))) {
        WBRAM_8_0_6_we1 = ap_const_logic_1;
    } else {
        WBRAM_8_0_6_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_8_0_7_addr_gep_fu_9264_p3() {
    WBRAM_8_0_7_addr_gep_fu_9264_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_8_0_7_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_8_0_7_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_8_0_7_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_0_7_address0.read();
    } else {
        WBRAM_8_0_7_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_8_0_7_address1() {
    if (ap_sig_bdd_22630.read()) {
        if (ap_sig_bdd_22501.read()) {
            WBRAM_8_0_7_address1 = WBRAM_8_0_7_addr_gep_fu_9264_p3.read();
        } else if (ap_sig_bdd_22493.read()) {
            WBRAM_8_0_7_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_8_0_7_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_8_0_7_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_8_0_7_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_8_0_7_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_8_0_7_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_0_7_ce0.read();
    } else {
        WBRAM_8_0_7_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_8_0_7_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8)))) {
        WBRAM_8_0_7_ce1 = ap_const_logic_1;
    } else {
        WBRAM_8_0_7_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_8_0_7_d1() {
    WBRAM_8_0_7_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_8_0_7_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8)))) {
        WBRAM_8_0_7_we1 = ap_const_logic_1;
    } else {
        WBRAM_8_0_7_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_8_0_8_address0() {
    WBRAM_8_0_8_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_0_8_address0.read();
}

void fpga_top::thread_WBRAM_8_0_8_address1() {
    WBRAM_8_0_8_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_8_0_8_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_8_0_8_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_0_8_ce0.read();
    } else {
        WBRAM_8_0_8_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_8_0_8_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))))) {
        WBRAM_8_0_8_ce1 = ap_const_logic_1;
    } else {
        WBRAM_8_0_8_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_8_0_8_d1() {
    WBRAM_8_0_8_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_8_0_8_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8)))) {
        WBRAM_8_0_8_we1 = ap_const_logic_1;
    } else {
        WBRAM_8_0_8_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_8_1_0_addr_gep_fu_9271_p3() {
    WBRAM_8_1_0_addr_gep_fu_9271_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_8_1_0_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_8_1_0_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_8_1_0_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_1_0_address0.read();
    } else {
        WBRAM_8_1_0_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_8_1_0_address1() {
    if (ap_sig_bdd_22632.read()) {
        if (ap_sig_bdd_22466.read()) {
            WBRAM_8_1_0_address1 = WBRAM_8_1_0_addr_gep_fu_9271_p3.read();
        } else if (ap_sig_bdd_22464.read()) {
            WBRAM_8_1_0_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_8_1_0_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_8_1_0_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_8_1_0_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_8_1_0_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_8_1_0_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_1_0_ce0.read();
    } else {
        WBRAM_8_1_0_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_8_1_0_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8)))) {
        WBRAM_8_1_0_ce1 = ap_const_logic_1;
    } else {
        WBRAM_8_1_0_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_8_1_0_d1() {
    WBRAM_8_1_0_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_8_1_0_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8)))) {
        WBRAM_8_1_0_we1 = ap_const_logic_1;
    } else {
        WBRAM_8_1_0_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_8_1_1_addr_gep_fu_9278_p3() {
    WBRAM_8_1_1_addr_gep_fu_9278_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_8_1_1_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_8_1_1_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_8_1_1_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_1_1_address0.read();
    } else {
        WBRAM_8_1_1_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_8_1_1_address1() {
    if (ap_sig_bdd_22632.read()) {
        if (ap_sig_bdd_22471.read()) {
            WBRAM_8_1_1_address1 = WBRAM_8_1_1_addr_gep_fu_9278_p3.read();
        } else if (ap_sig_bdd_22469.read()) {
            WBRAM_8_1_1_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_8_1_1_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_8_1_1_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_8_1_1_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_8_1_1_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_8_1_1_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_1_1_ce0.read();
    } else {
        WBRAM_8_1_1_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_8_1_1_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8)))) {
        WBRAM_8_1_1_ce1 = ap_const_logic_1;
    } else {
        WBRAM_8_1_1_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_8_1_1_d1() {
    WBRAM_8_1_1_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_8_1_1_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8)))) {
        WBRAM_8_1_1_we1 = ap_const_logic_1;
    } else {
        WBRAM_8_1_1_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_8_1_2_addr_gep_fu_9285_p3() {
    WBRAM_8_1_2_addr_gep_fu_9285_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_8_1_2_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_8_1_2_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_8_1_2_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_1_2_address0.read();
    } else {
        WBRAM_8_1_2_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_8_1_2_address1() {
    if (ap_sig_bdd_22632.read()) {
        if (ap_sig_bdd_22475.read()) {
            WBRAM_8_1_2_address1 = WBRAM_8_1_2_addr_gep_fu_9285_p3.read();
        } else if (ap_sig_bdd_22473.read()) {
            WBRAM_8_1_2_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_8_1_2_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_8_1_2_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_8_1_2_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_8_1_2_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_8_1_2_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_1_2_ce0.read();
    } else {
        WBRAM_8_1_2_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_8_1_2_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8)))) {
        WBRAM_8_1_2_ce1 = ap_const_logic_1;
    } else {
        WBRAM_8_1_2_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_8_1_2_d1() {
    WBRAM_8_1_2_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_8_1_2_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8)))) {
        WBRAM_8_1_2_we1 = ap_const_logic_1;
    } else {
        WBRAM_8_1_2_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_8_1_3_addr_gep_fu_9292_p3() {
    WBRAM_8_1_3_addr_gep_fu_9292_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_8_1_3_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_8_1_3_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_8_1_3_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_1_3_address0.read();
    } else {
        WBRAM_8_1_3_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_8_1_3_address1() {
    if (ap_sig_bdd_22632.read()) {
        if (ap_sig_bdd_22479.read()) {
            WBRAM_8_1_3_address1 = WBRAM_8_1_3_addr_gep_fu_9292_p3.read();
        } else if (ap_sig_bdd_22477.read()) {
            WBRAM_8_1_3_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_8_1_3_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_8_1_3_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_8_1_3_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_8_1_3_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_8_1_3_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_1_3_ce0.read();
    } else {
        WBRAM_8_1_3_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_8_1_3_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8)))) {
        WBRAM_8_1_3_ce1 = ap_const_logic_1;
    } else {
        WBRAM_8_1_3_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_8_1_3_d1() {
    WBRAM_8_1_3_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_8_1_3_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8)))) {
        WBRAM_8_1_3_we1 = ap_const_logic_1;
    } else {
        WBRAM_8_1_3_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_8_1_4_addr_gep_fu_9299_p3() {
    WBRAM_8_1_4_addr_gep_fu_9299_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_8_1_4_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_8_1_4_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_8_1_4_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_1_4_address0.read();
    } else {
        WBRAM_8_1_4_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_8_1_4_address1() {
    if (ap_sig_bdd_22632.read()) {
        if (ap_sig_bdd_22483.read()) {
            WBRAM_8_1_4_address1 = WBRAM_8_1_4_addr_gep_fu_9299_p3.read();
        } else if (ap_sig_bdd_22481.read()) {
            WBRAM_8_1_4_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_8_1_4_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_8_1_4_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_8_1_4_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_8_1_4_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_8_1_4_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_1_4_ce0.read();
    } else {
        WBRAM_8_1_4_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_8_1_4_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8)))) {
        WBRAM_8_1_4_ce1 = ap_const_logic_1;
    } else {
        WBRAM_8_1_4_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_8_1_4_d1() {
    WBRAM_8_1_4_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_8_1_4_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8)))) {
        WBRAM_8_1_4_we1 = ap_const_logic_1;
    } else {
        WBRAM_8_1_4_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_8_1_5_addr_gep_fu_9306_p3() {
    WBRAM_8_1_5_addr_gep_fu_9306_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_8_1_5_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_8_1_5_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_8_1_5_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_1_5_address0.read();
    } else {
        WBRAM_8_1_5_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_8_1_5_address1() {
    if (ap_sig_bdd_22632.read()) {
        if (ap_sig_bdd_22487.read()) {
            WBRAM_8_1_5_address1 = WBRAM_8_1_5_addr_gep_fu_9306_p3.read();
        } else if (ap_sig_bdd_22485.read()) {
            WBRAM_8_1_5_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_8_1_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_8_1_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_8_1_5_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_8_1_5_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_8_1_5_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_1_5_ce0.read();
    } else {
        WBRAM_8_1_5_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_8_1_5_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8)))) {
        WBRAM_8_1_5_ce1 = ap_const_logic_1;
    } else {
        WBRAM_8_1_5_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_8_1_5_d1() {
    WBRAM_8_1_5_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_8_1_5_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8)))) {
        WBRAM_8_1_5_we1 = ap_const_logic_1;
    } else {
        WBRAM_8_1_5_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_8_1_6_addr_gep_fu_9313_p3() {
    WBRAM_8_1_6_addr_gep_fu_9313_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_8_1_6_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_8_1_6_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_8_1_6_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_1_6_address0.read();
    } else {
        WBRAM_8_1_6_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_8_1_6_address1() {
    if (ap_sig_bdd_22632.read()) {
        if (ap_sig_bdd_22491.read()) {
            WBRAM_8_1_6_address1 = WBRAM_8_1_6_addr_gep_fu_9313_p3.read();
        } else if (ap_sig_bdd_22489.read()) {
            WBRAM_8_1_6_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_8_1_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_8_1_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_8_1_6_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_8_1_6_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_8_1_6_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_8_1_6_ce0.read();
    } else {
        WBRAM_8_1_6_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_8_1_6_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8)))) {
        WBRAM_8_1_6_ce1 = ap_const_logic_1;
    } else {
        WBRAM_8_1_6_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_8_1_6_d1() {
    WBRAM_8_1_6_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_8_1_6_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8)))) {
        WBRAM_8_1_6_we1 = ap_const_logic_1;
    } else {
        WBRAM_8_1_6_we1 = ap_const_logic_0;
    }
}

}

