INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vic56/fpga_synth/fpga_synth.ip_user_files/bd/dds/ip/dds_processing_system7_0_0/dds_processing_system7_0_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dds_processing_system7_0_0_processing_system7_v5_5_processing_system7'
INFO: [VRFC 10-3107] analyzing entity 'dds_processing_system7_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vic56/fpga_synth/fpga_synth.ip_user_files/bd/dds/ip/dds_dds_compiler_0_1/sim/dds_dds_compiler_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dds_dds_compiler_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vic56/fpga_synth/fpga_synth.ip_user_files/bd/dds/ip/dds_dds_compiler_1_1/sim/dds_dds_compiler_1_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dds_dds_compiler_1_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vic56/fpga_synth/fpga_synth.ip_user_files/bd/dds/ip/dds_ila_0_0/sim/dds_ila_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dds_ila_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vic56/fpga_synth/fpga_synth.ip_user_files/bd/dds/sim/dds.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dds'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vic56/fpga_synth/fpga_synth.srcs/sources_1/bd/dds/hdl/dds_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dds_wrapper'
