// Seed: 585265577
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_10;
  uwire id_11, id_12;
  assign id_2 = (1);
  wire id_13, id_14;
  assign id_5  = 1'b0 != 1'b0;
  assign id_12 = 1'b0;
  wire id_15;
  tri1 id_16 = (1), id_17, id_18;
  supply1 id_19;
  tri1 id_20;
  wire id_21, id_22;
  always id_18 = id_20;
  always id_19 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  always $display;
  assign id_6 = id_2 ==? id_5;
  module_0(
      id_3, id_5, id_4, id_2, id_1, id_2, id_5, id_5, id_4
  );
endmodule
