CKID0001:@|S:controller_interface_0.c1.divCLK@|E:controller_interface_0.write@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001
CKID0002:@|S:controller_MSS_0@|E:controller_interface_0.c1.count[8]@|F:@syn_sample_clock_path==CKID0002@|M:ClockId0002
