#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu Apr 20 05:30:03 2017
# Process ID: 1528
# Current directory: D:/30421/TudoricaAndrei/test_env/test_env.runs/synth_1
# Command line: vivado.exe -log test_env.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_env.tcl
# Log file: D:/30421/TudoricaAndrei/test_env/test_env.runs/synth_1/test_env.vds
# Journal file: D:/30421/TudoricaAndrei/test_env/test_env.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source test_env.tcl -notrace
Command: synth_design -top test_env -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4252 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 276.582 ; gain = 66.305
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test_env' [D:/30421/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:15]
INFO: [Synth 8-3491] module 'SSD' declared at 'D:/30421/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/SSD.vhd:7' bound to instance 'ssd1' of component 'SSD' [D:/30421/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:40]
INFO: [Synth 8-638] synthesizing module 'SSD' [D:/30421/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/SSD.vhd:14]
WARNING: [Synth 8-614] signal 'nr1' is read in the process but is not in the sensitivity list [D:/30421/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/SSD.vhd:35]
WARNING: [Synth 8-614] signal 'nr2' is read in the process but is not in the sensitivity list [D:/30421/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/SSD.vhd:35]
WARNING: [Synth 8-614] signal 'nr3' is read in the process but is not in the sensitivity list [D:/30421/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/SSD.vhd:35]
WARNING: [Synth 8-614] signal 'nr4' is read in the process but is not in the sensitivity list [D:/30421/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/SSD.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'SSD' (1#1) [D:/30421/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/SSD.vhd:14]
INFO: [Synth 8-3491] module 'mpg' declared at 'D:/30421/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/mpg.vhd:7' bound to instance 'mpg0' of component 'mpg' [D:/30421/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:41]
INFO: [Synth 8-638] synthesizing module 'mpg' [D:/30421/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/mpg.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'mpg' (2#1) [D:/30421/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/mpg.vhd:13]
INFO: [Synth 8-3491] module 'mpg' declared at 'D:/30421/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/mpg.vhd:7' bound to instance 'mpg3' of component 'mpg' [D:/30421/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:42]
INFO: [Synth 8-3491] module 'reg_file' declared at 'D:/30421/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/register_file.vhd:7' bound to instance 'rf1' of component 'reg_file' [D:/30421/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:43]
INFO: [Synth 8-638] synthesizing module 'reg_file' [D:/30421/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/register_file.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (3#1) [D:/30421/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/register_file.vhd:19]
WARNING: [Synth 8-614] signal 'cnt_rst' is read in the process but is not in the sensitivity list [D:/30421/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:44]
WARNING: [Synth 8-614] signal 'ALUOUT' is read in the process but is not in the sensitivity list [D:/30421/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:80]
WARNING: [Synth 8-614] signal 'reg_out1' is read in the process but is not in the sensitivity list [D:/30421/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:109]
WARNING: [Synth 8-614] signal 'reg_out2' is read in the process but is not in the sensitivity list [D:/30421/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:109]
WARNING: [Synth 8-614] signal 'IMMEDIATE' is read in the process but is not in the sensitivity list [D:/30421/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:109]
WARNING: [Synth 8-614] signal 'ALUF1' is read in the process but is not in the sensitivity list [D:/30421/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:109]
WARNING: [Synth 8-614] signal 'ALUF2' is read in the process but is not in the sensitivity list [D:/30421/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:109]
WARNING: [Synth 8-614] signal 'SHIFT_AMOUNT' is read in the process but is not in the sensitivity list [D:/30421/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:109]
WARNING: [Synth 8-614] signal 'ALUOUT' is read in the process but is not in the sensitivity list [D:/30421/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:109]
WARNING: [Synth 8-614] signal 'INSTRUCTION' is read in the process but is not in the sensitivity list [D:/30421/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:137]
WARNING: [Synth 8-614] signal 'ALUOUT' is read in the process but is not in the sensitivity list [D:/30421/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:137]
WARNING: [Synth 8-614] signal 'PC' is read in the process but is not in the sensitivity list [D:/30421/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:137]
WARNING: [Synth 8-3848] Net led in module/entity test_env does not have driver. [D:/30421/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:10]
WARNING: [Synth 8-3848] Net j_address in module/entity test_env does not have driver. [D:/30421/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:33]
WARNING: [Synth 8-3848] Net br_address in module/entity test_env does not have driver. [D:/30421/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'test_env' (4#1) [D:/30421/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:15]
WARNING: [Synth 8-3331] design test_env has unconnected port led[15]
WARNING: [Synth 8-3331] design test_env has unconnected port led[14]
WARNING: [Synth 8-3331] design test_env has unconnected port led[13]
WARNING: [Synth 8-3331] design test_env has unconnected port led[12]
WARNING: [Synth 8-3331] design test_env has unconnected port led[11]
WARNING: [Synth 8-3331] design test_env has unconnected port led[10]
WARNING: [Synth 8-3331] design test_env has unconnected port led[9]
WARNING: [Synth 8-3331] design test_env has unconnected port led[8]
WARNING: [Synth 8-3331] design test_env has unconnected port led[7]
WARNING: [Synth 8-3331] design test_env has unconnected port led[6]
WARNING: [Synth 8-3331] design test_env has unconnected port led[5]
WARNING: [Synth 8-3331] design test_env has unconnected port led[4]
WARNING: [Synth 8-3331] design test_env has unconnected port led[3]
WARNING: [Synth 8-3331] design test_env has unconnected port led[2]
WARNING: [Synth 8-3331] design test_env has unconnected port led[1]
WARNING: [Synth 8-3331] design test_env has unconnected port led[0]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[4]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[2]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[1]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[15]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[14]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[13]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[12]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[11]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[10]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[9]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[8]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[7]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[6]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[5]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[4]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 313.852 ; gain = 103.574
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 313.852 ; gain = 103.574
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/30421/TudoricaAndrei/test_env/test_env.srcs/constrs_1/imports/test_env/basys3.xdc]
Finished Parsing XDC File [D:/30421/TudoricaAndrei/test_env/test_env.srcs/constrs_1/imports/test_env/basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/30421/TudoricaAndrei/test_env/test_env.srcs/constrs_1/imports/test_env/basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_env_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_env_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 604.617 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 604.617 ; gain = 394.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 604.617 ; gain = 394.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 604.617 ; gain = 394.340
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/30421/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:117]
INFO: [Synth 8-5544] ROM "MEMtoREG" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "REGW" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ALUSRC" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "JMP" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BRANCH" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SHIFT_AMOUNT" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "rom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'SHIFT_AMOUNT_reg' [D:/30421/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:97]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 604.617 ; gain = 394.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	 257 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   8 Input     16 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module test_env 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	 257 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   8 Input     16 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 3     
Module SSD 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
Module mpg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "ALUSRC" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-4767] Trying to implement RAM 'rf1/reg_file_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Found multiple reads with same address from RAM. 
	2: No valid read/write found for RAM. 
RAM "rf1/reg_file_reg" dissolved into registers
WARNING: [Synth 8-3331] design test_env has unconnected port led[15]
WARNING: [Synth 8-3331] design test_env has unconnected port led[14]
WARNING: [Synth 8-3331] design test_env has unconnected port led[13]
WARNING: [Synth 8-3331] design test_env has unconnected port led[12]
WARNING: [Synth 8-3331] design test_env has unconnected port led[11]
WARNING: [Synth 8-3331] design test_env has unconnected port led[10]
WARNING: [Synth 8-3331] design test_env has unconnected port led[9]
WARNING: [Synth 8-3331] design test_env has unconnected port led[8]
WARNING: [Synth 8-3331] design test_env has unconnected port led[7]
WARNING: [Synth 8-3331] design test_env has unconnected port led[6]
WARNING: [Synth 8-3331] design test_env has unconnected port led[5]
WARNING: [Synth 8-3331] design test_env has unconnected port led[4]
WARNING: [Synth 8-3331] design test_env has unconnected port led[3]
WARNING: [Synth 8-3331] design test_env has unconnected port led[2]
WARNING: [Synth 8-3331] design test_env has unconnected port led[1]
WARNING: [Synth 8-3331] design test_env has unconnected port led[0]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[4]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[2]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[1]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[15]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[14]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[13]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[12]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[11]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[10]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[9]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[8]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[7]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[6]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[5]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[4]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[3]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SHIFT_AMOUNT_reg)
WARNING: [Synth 8-3332] Sequential element (SHIFT_AMOUNT_reg) is unused and will be removed from module test_env.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 604.617 ; gain = 394.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 604.617 ; gain = 394.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 604.617 ; gain = 394.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 604.617 ; gain = 394.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 604.617 ; gain = 394.340
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 604.617 ; gain = 394.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 604.617 ; gain = 394.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 604.617 ; gain = 394.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 604.617 ; gain = 394.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 604.617 ; gain = 394.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    18|
|3     |LUT1   |    72|
|4     |LUT2   |     7|
|5     |LUT3   |     3|
|6     |LUT4   |    35|
|7     |LUT5   |    36|
|8     |LUT6   |    77|
|9     |MUXF7  |    35|
|10    |MUXF8  |    15|
|11    |FDCE   |    24|
|12    |FDRE   |   294|
|13    |IBUF   |     6|
|14    |OBUF   |    11|
|15    |OBUFT  |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------+------+
|      |Instance |Module   |Cells |
+------+---------+---------+------+
|1     |top      |         |   650|
|2     |  mpg0   |mpg      |    44|
|3     |  mpg3   |mpg_0    |     4|
|4     |  rf1    |reg_file |   434|
|5     |  ssd1   |SSD      |    58|
+------+---------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 604.617 ; gain = 394.340
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 35 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 604.617 ; gain = 103.574
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 604.617 ; gain = 394.340
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 86 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 604.617 ; gain = 394.340
INFO: [Common 17-1381] The checkpoint 'D:/30421/TudoricaAndrei/test_env/test_env.runs/synth_1/test_env.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 604.617 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 20 05:30:32 2017...
