// Seed: 3757056346
module module_0 (
    input tri1  id_0,
    input tri1  id_1
    , id_7,
    input uwire id_2,
    input wand  id_3,
    input tri   id_4,
    input wor   id_5
);
  logic id_8;
endmodule
module module_1 #(
    parameter id_0 = 32'd0,
    parameter id_4 = 32'd78
) (
    input tri _id_0,
    output tri0 id_1
    , id_9,
    input tri1 id_2,
    output tri0 id_3,
    input supply0 _id_4,
    output uwire id_5,
    input uwire id_6,
    input wand id_7
);
  wire [id_4  #  (  1 'h0 ) : id_0] \id_10 ;
  assign id_1 = id_2;
  logic id_11 = "" == -1 - -1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_7,
      id_2,
      id_2,
      id_2
  );
endmodule
