# 32-Bit-RISC-V-CPU
A 5-stage pipelined CPU implementing the RV32I instruction set architecture in Verilog. This project features a classic pipeline (IF, ID, EX, MEM, WB), a full register file, ALU, control unit, and advanced hazard detection with data forwarding. 
