.include "nominal.jsim"
.include "gateslib.jsim"
.include "lab2checkoff.jsim"

.subckt FA A B C S Z
Xxor0 A B 1 xor2
Xxor1 1 C S xor2
Xnand0 A B 2 nand2
Xnand1 C 1 3 nand2
Xnand2 2 3 Z nand2
.ends

.subckt adder4 a3 a2 a1 a0 b3 b2 b1 b0 s4 s3 s2 s1 s0
Xbit0 a0 b0 0 s0 c0 FA
Xbit1 a1 b1 c0 s1 c1 FA
Xbit2 a2 b2 c1 s2 c2 FA
Xbit3 a3 b3 c2 s3 s4 FA
.ends