# do TimerTest_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera_lite/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera_lite/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/bea/Desktop/lsdig/aula7/TimerTest/Timer.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 00:23:42 on Mar 27,2017
# vcom -reportprogress 300 -93 -work work C:/Users/bea/Desktop/lsdig/aula7/TimerTest/Timer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Timer
# -- Compiling architecture Behavioral of Timer
# End time: 00:23:42 on Mar 27,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/bea/Desktop/lsdig/aula7/TimerTest/TimerTest.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 00:23:42 on Mar 27,2017
# vcom -reportprogress 300 -93 -work work C:/Users/bea/Desktop/lsdig/aula7/TimerTest/TimerTest.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TimerTest
# -- Compiling architecture Structural of TimerTest
# -- Loading entity Timer
# End time: 00:23:42 on Mar 27,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/Users/bea/Desktop/lsdig/aula7/TimerTest/Timer_tb.vhd
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 00:23:56 on Mar 27,2017
# vcom -reportprogress 300 -work work C:/Users/bea/Desktop/lsdig/aula7/TimerTest/Timer_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Timer_tb
# -- Compiling architecture Stimulus of Timer_tb
# -- Loading package NUMERIC_STD
# -- Loading entity Timer
# End time: 00:23:56 on Mar 27,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.timer_tb
# vsim work.timer_tb 
# Start time: 00:23:59 on Mar 27,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.timer_tb(stimulus)
# Loading work.timer(behavioral)
add wave -position end  sim:/timer_tb/s_timerOut
add wave -position end  sim:/timer_tb/s_start
add wave -position end  sim:/timer_tb/s_reset
add wave -position end  sim:/timer_tb/s_enable
add wave -position end  sim:/timer_tb/s_clk
run
vcom -reportprogress 300 -work work C:/Users/bea/Desktop/lsdig/aula7/TimerTest/Timer_tb.vhd
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 00:26:08 on Mar 27,2017
# vcom -reportprogress 300 -work work C:/Users/bea/Desktop/lsdig/aula7/TimerTest/Timer_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Timer_tb
# -- Compiling architecture Stimulus of Timer_tb
# -- Loading package NUMERIC_STD
# -- Loading entity Timer
# End time: 00:26:09 on Mar 27,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.timer_tb
# End time: 00:26:16 on Mar 27,2017, Elapsed time: 0:02:17
# Errors: 0, Warnings: 0
# vsim work.timer_tb 
# Start time: 00:26:16 on Mar 27,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.timer_tb(stimulus)
# Loading work.timer(behavioral)
add wave -position end  sim:/timer_tb/s_clk
add wave -position end  sim:/timer_tb/s_enable
add wave -position end  sim:/timer_tb/s_reset
add wave -position end  sim:/timer_tb/s_start
add wave -position end  sim:/timer_tb/s_timerOut
run
vcom -reportprogress 300 -work work C:/Users/bea/Desktop/lsdig/aula7/TimerTest/Timer_tb.vhd
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 00:27:16 on Mar 27,2017
# vcom -reportprogress 300 -work work C:/Users/bea/Desktop/lsdig/aula7/TimerTest/Timer_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Timer_tb
# -- Compiling architecture Stimulus of Timer_tb
# -- Loading package NUMERIC_STD
# -- Loading entity Timer
# End time: 00:27:17 on Mar 27,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/bea/Desktop/lsdig/aula7/TimerTest/Timer_tb.vhd
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 00:27:18 on Mar 27,2017
# vcom -reportprogress 300 -work work C:/Users/bea/Desktop/lsdig/aula7/TimerTest/Timer_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Timer_tb
# -- Compiling architecture Stimulus of Timer_tb
# -- Loading package NUMERIC_STD
# -- Loading entity Timer
# End time: 00:27:18 on Mar 27,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.timer_tb
# End time: 00:27:24 on Mar 27,2017, Elapsed time: 0:01:08
# Errors: 0, Warnings: 0
# vsim work.timer_tb 
# Start time: 00:27:24 on Mar 27,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.timer_tb(stimulus)
# Loading work.timer(behavioral)
add wave -position end  sim:/timer_tb/s_clk
add wave -position end  sim:/timer_tb/s_enable
add wave -position end  sim:/timer_tb/s_reset
add wave -position end  sim:/timer_tb/s_start
add wave -position end  sim:/timer_tb/s_timerOut
run
vcom -reportprogress 300 -work work C:/Users/bea/Desktop/lsdig/aula7/TimerTest/Timer_tb.vhd
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 00:28:01 on Mar 27,2017
# vcom -reportprogress 300 -work work C:/Users/bea/Desktop/lsdig/aula7/TimerTest/Timer_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Timer_tb
# -- Compiling architecture Stimulus of Timer_tb
# -- Loading package NUMERIC_STD
# -- Loading entity Timer
# End time: 00:28:01 on Mar 27,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.timer_tb
# End time: 00:28:06 on Mar 27,2017, Elapsed time: 0:00:42
# Errors: 0, Warnings: 0
# vsim work.timer_tb 
# Start time: 00:28:06 on Mar 27,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.timer_tb(stimulus)
# Loading work.timer(behavioral)
add wave -position end  sim:/timer_tb/s_clk
add wave -position end  sim:/timer_tb/s_enable
add wave -position end  sim:/timer_tb/s_reset
add wave -position end  sim:/timer_tb/s_start
add wave -position end  sim:/timer_tb/s_timerOut
run
# End time: 00:28:59 on Mar 27,2017, Elapsed time: 0:00:53
# Errors: 0, Warnings: 0
