# Finite state machine on system verilog 
The structure scheme of the design is shown in figure below.
![image alt](https://github.com/dapovich/finite-state-machine-system-verilog/raw/master/Structure-scheme-for-finite-state-machine.jpg)
