use pgl_device_timing_ids;

timingspec define_arc of device IOCKGATE
{

timing of (CLK =>+ OUT)
{
  when (CP_GATEEN == "DISABLE"){
    td_iockgate_clk_out :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.223,0.306):(0.223,0.306))
        (corner "fast" (0.186,0.244):(0.186,0.244))
      )
    );
  };
  when (CP_GATEEN == "ENABLE"){
    td_iockgate_clk_out_2 :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.223,0.306):(0.223,0.306))
        (corner "fast" (0.186,0.244):(0.186,0.244))
      )
    );
  };
};

}
