--------------------------------------------------------------------------------
Release 14.4 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Main.ucf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc6vlx240t,ff1156,C,-1 (PRODUCTION 1.17 2012-12-04, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK = PERIOD TIMEGRP "CLK" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 33755 paths analyzed, 11545 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.959ns.
--------------------------------------------------------------------------------

Paths for end point core1/exp_sigma/readData_1 (SLICE_X62Y103.D2), 123 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core1/path/Mram_ROM (RAM)
  Destination:          core1/exp_sigma/readData_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.767ns (Levels of Logic = 3)
  Clock Path Skew:      -0.157ns (1.027 - 1.184)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core1/path/Mram_ROM to core1/exp_sigma/readData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X3Y40.DO1     Trcko_DOA_REG         0.742   core1/path/Mram_ROM
                                                       core1/path/Mram_ROM
    SLICE_X48Y97.B2      net (fanout=576)      1.641   core1/SigmaReadAddress<1>
    SLICE_X48Y97.B       Tilo                  0.068   core1/exp_sigma/Mram_RAM016_RAMD_O
                                                       core1/exp_sigma/Mram_RAM016_RAMB
    SLICE_X49Y98.A2      net (fanout=1)        0.584   N704
    SLICE_X49Y98.BMUX    Topab                 0.395   core1/exp_sigma/_n0016<1>
                                                       inst_LPM_MUX19_4
                                                       inst_LPM_MUX19_3_f7
                                                       inst_LPM_MUX19_2_f8
    SLICE_X62Y103.D2     net (fanout=1)        1.295   core1/exp_sigma/_n0016<1>
    SLICE_X62Y103.CLK    Tas                   0.042   core1/exp_sigma/readData<2>
                                                       core1/exp_sigma/Mmux_readAddr[9]_readAddr[9]_mux_5_OUT101
                                                       core1/exp_sigma/readData_1
    -------------------------------------------------  ---------------------------
    Total                                      4.767ns (1.247ns logic, 3.520ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core1/path/Mram_ROM (RAM)
  Destination:          core1/exp_sigma/readData_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.709ns (Levels of Logic = 3)
  Clock Path Skew:      -0.157ns (1.027 - 1.184)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core1/path/Mram_ROM to core1/exp_sigma/readData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X3Y40.DO1     Trcko_DOA_REG         0.742   core1/path/Mram_ROM
                                                       core1/path/Mram_ROM
    SLICE_X48Y100.B2     net (fanout=576)      1.354   core1/SigmaReadAddress<1>
    SLICE_X48Y100.B      Tilo                  0.068   core1/exp_sigma/Mram_RAM012_RAMD_O
                                                       core1/exp_sigma/Mram_RAM012_RAMB
    SLICE_X49Y98.B4      net (fanout=1)        0.819   N680
    SLICE_X49Y98.BMUX    Topbb                 0.389   core1/exp_sigma/_n0016<1>
                                                       inst_LPM_MUX19_5
                                                       inst_LPM_MUX19_3_f7
                                                       inst_LPM_MUX19_2_f8
    SLICE_X62Y103.D2     net (fanout=1)        1.295   core1/exp_sigma/_n0016<1>
    SLICE_X62Y103.CLK    Tas                   0.042   core1/exp_sigma/readData<2>
                                                       core1/exp_sigma/Mmux_readAddr[9]_readAddr[9]_mux_5_OUT101
                                                       core1/exp_sigma/readData_1
    -------------------------------------------------  ---------------------------
    Total                                      4.709ns (1.241ns logic, 3.468ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core1/path/Mram_ROM (RAM)
  Destination:          core1/exp_sigma/readData_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.699ns (Levels of Logic = 3)
  Clock Path Skew:      -0.157ns (1.027 - 1.184)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core1/path/Mram_ROM to core1/exp_sigma/readData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X3Y40.DO1     Trcko_DOA_REG         0.742   core1/path/Mram_ROM
                                                       core1/path/Mram_ROM
    SLICE_X46Y97.B2      net (fanout=576)      1.619   core1/SigmaReadAddress<1>
    SLICE_X46Y97.B       Tilo                  0.068   core1/exp_sigma/Mram_RAM014_RAMD_O
                                                       core1/exp_sigma/Mram_RAM014_RAMB
    SLICE_X49Y98.A4      net (fanout=1)        0.538   N692
    SLICE_X49Y98.BMUX    Topab                 0.395   core1/exp_sigma/_n0016<1>
                                                       inst_LPM_MUX19_4
                                                       inst_LPM_MUX19_3_f7
                                                       inst_LPM_MUX19_2_f8
    SLICE_X62Y103.D2     net (fanout=1)        1.295   core1/exp_sigma/_n0016<1>
    SLICE_X62Y103.CLK    Tas                   0.042   core1/exp_sigma/readData<2>
                                                       core1/exp_sigma/Mmux_readAddr[9]_readAddr[9]_mux_5_OUT101
                                                       core1/exp_sigma/readData_1
    -------------------------------------------------  ---------------------------
    Total                                      4.699ns (1.247ns logic, 3.452ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Paths for end point core1/exp_sigma/readData_14 (SLICE_X62Y103.C4), 123 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core1/path/Mram_ROM (RAM)
  Destination:          core1/exp_sigma/readData_14 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.762ns (Levels of Logic = 3)
  Clock Path Skew:      -0.157ns (1.027 - 1.184)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core1/path/Mram_ROM to core1/exp_sigma/readData_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X3Y40.DO3     Trcko_DOA_REG         0.742   core1/path/Mram_ROM
                                                       core1/path/Mram_ROM
    SLICE_X64Y112.C4     net (fanout=576)      2.059   core1/SigmaReadAddress<3>
    SLICE_X64Y112.C      Tilo                  0.068   core1/exp_sigma/Mram_RAM069_RAMD_O
                                                       core1/exp_sigma/Mram_RAM069_RAMC
    SLICE_X61Y108.C6     net (fanout=1)        0.729   N1023
    SLICE_X61Y108.BMUX   Topcb                 0.412   core1/exp_sigma/_n0016<14>
                                                       inst_LPM_MUX32_51
                                                       inst_LPM_MUX32_4_f7
                                                       inst_LPM_MUX32_2_f8
    SLICE_X62Y103.C4     net (fanout=1)        0.679   core1/exp_sigma/_n0016<14>
    SLICE_X62Y103.CLK    Tas                   0.073   core1/exp_sigma/readData<2>
                                                       core1/exp_sigma/Mmux_readAddr[9]_readAddr[9]_mux_5_OUT61
                                                       core1/exp_sigma/readData_14
    -------------------------------------------------  ---------------------------
    Total                                      4.762ns (1.295ns logic, 3.467ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core1/path/Mram_ROM (RAM)
  Destination:          core1/exp_sigma/readData_14 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.699ns (Levels of Logic = 3)
  Clock Path Skew:      -0.157ns (1.027 - 1.184)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core1/path/Mram_ROM to core1/exp_sigma/readData_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X3Y40.DO1     Trcko_DOA_REG         0.742   core1/path/Mram_ROM
                                                       core1/path/Mram_ROM
    SLICE_X68Y108.C2     net (fanout=576)      2.145   core1/SigmaReadAddress<1>
    SLICE_X68Y108.C      Tilo                  0.068   core1/exp_sigma/Mram_RAM065_RAMD_O
                                                       core1/exp_sigma/Mram_RAM065_RAMC
    SLICE_X61Y108.D6     net (fanout=1)        0.584   N999
    SLICE_X61Y108.BMUX   Topdb                 0.408   core1/exp_sigma/_n0016<14>
                                                       inst_LPM_MUX32_6
                                                       inst_LPM_MUX32_4_f7
                                                       inst_LPM_MUX32_2_f8
    SLICE_X62Y103.C4     net (fanout=1)        0.679   core1/exp_sigma/_n0016<14>
    SLICE_X62Y103.CLK    Tas                   0.073   core1/exp_sigma/readData<2>
                                                       core1/exp_sigma/Mmux_readAddr[9]_readAddr[9]_mux_5_OUT61
                                                       core1/exp_sigma/readData_14
    -------------------------------------------------  ---------------------------
    Total                                      4.699ns (1.291ns logic, 3.408ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core1/path/Mram_ROM (RAM)
  Destination:          core1/exp_sigma/readData_14 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.662ns (Levels of Logic = 3)
  Clock Path Skew:      -0.157ns (1.027 - 1.184)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core1/path/Mram_ROM to core1/exp_sigma/readData_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X3Y40.DO2     Trcko_DOA_REG         0.742   core1/path/Mram_ROM
                                                       core1/path/Mram_ROM
    SLICE_X64Y112.C3     net (fanout=576)      1.959   core1/SigmaReadAddress<2>
    SLICE_X64Y112.C      Tilo                  0.068   core1/exp_sigma/Mram_RAM069_RAMD_O
                                                       core1/exp_sigma/Mram_RAM069_RAMC
    SLICE_X61Y108.C6     net (fanout=1)        0.729   N1023
    SLICE_X61Y108.BMUX   Topcb                 0.412   core1/exp_sigma/_n0016<14>
                                                       inst_LPM_MUX32_51
                                                       inst_LPM_MUX32_4_f7
                                                       inst_LPM_MUX32_2_f8
    SLICE_X62Y103.C4     net (fanout=1)        0.679   core1/exp_sigma/_n0016<14>
    SLICE_X62Y103.CLK    Tas                   0.073   core1/exp_sigma/readData<2>
                                                       core1/exp_sigma/Mmux_readAddr[9]_readAddr[9]_mux_5_OUT61
                                                       core1/exp_sigma/readData_14
    -------------------------------------------------  ---------------------------
    Total                                      4.662ns (1.295ns logic, 3.367ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point core1/exp_sigma/readData_11 (SLICE_X63Y98.C1), 123 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core1/path/Mram_ROM (RAM)
  Destination:          core1/exp_sigma/readData_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.757ns (Levels of Logic = 3)
  Clock Path Skew:      -0.160ns (1.024 - 1.184)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core1/path/Mram_ROM to core1/exp_sigma/readData_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X3Y40.DO3     Trcko_DOA_REG         0.742   core1/path/Mram_ROM
                                                       core1/path/Mram_ROM
    SLICE_X64Y88.C4      net (fanout=576)      2.190   core1/SigmaReadAddress<3>
    SLICE_X64Y88.C       Tilo                  0.068   core1/exp_sigma/Mram_RAM157_RAMD_O
                                                       core1/exp_sigma/Mram_RAM157_RAMC
    SLICE_X65Y97.B5      net (fanout=1)        0.599   N359
    SLICE_X65Y97.BMUX    Topbb                 0.389   core1/exp_sigma/_n0017<11>
                                                       inst_LPM_MUX11_5
                                                       inst_LPM_MUX11_3_f7
                                                       inst_LPM_MUX11_2_f8
    SLICE_X63Y98.C1      net (fanout=1)        0.724   core1/exp_sigma/_n0017<11>
    SLICE_X63Y98.CLK     Tas                   0.045   core1/exp_sigma/readData<12>
                                                       core1/exp_sigma/Mmux_readAddr[9]_readAddr[9]_mux_5_OUT31
                                                       core1/exp_sigma/readData_11
    -------------------------------------------------  ---------------------------
    Total                                      4.757ns (1.244ns logic, 3.513ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core1/path/Mram_ROM (RAM)
  Destination:          core1/exp_sigma/readData_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.719ns (Levels of Logic = 3)
  Clock Path Skew:      -0.160ns (1.024 - 1.184)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core1/path/Mram_ROM to core1/exp_sigma/readData_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X3Y40.DO1     Trcko_DOA_REG         0.742   core1/path/Mram_ROM
                                                       core1/path/Mram_ROM
    SLICE_X68Y94.C2      net (fanout=576)      2.047   core1/SigmaReadAddress<1>
    SLICE_X68Y94.C       Tilo                  0.068   core1/exp_sigma/Mram_RAM159_RAMD_O
                                                       core1/exp_sigma/Mram_RAM159_RAMC
    SLICE_X65Y97.B3      net (fanout=1)        0.704   N371
    SLICE_X65Y97.BMUX    Topbb                 0.389   core1/exp_sigma/_n0017<11>
                                                       inst_LPM_MUX11_5
                                                       inst_LPM_MUX11_3_f7
                                                       inst_LPM_MUX11_2_f8
    SLICE_X63Y98.C1      net (fanout=1)        0.724   core1/exp_sigma/_n0017<11>
    SLICE_X63Y98.CLK     Tas                   0.045   core1/exp_sigma/readData<12>
                                                       core1/exp_sigma/Mmux_readAddr[9]_readAddr[9]_mux_5_OUT31
                                                       core1/exp_sigma/readData_11
    -------------------------------------------------  ---------------------------
    Total                                      4.719ns (1.244ns logic, 3.475ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core1/path/Mram_ROM (RAM)
  Destination:          core1/exp_sigma/readData_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.719ns (Levels of Logic = 3)
  Clock Path Skew:      -0.160ns (1.024 - 1.184)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core1/path/Mram_ROM to core1/exp_sigma/readData_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X3Y40.DO0     Trcko_DOA_REG         0.742   core1/path/Mram_ROM
                                                       core1/path/Mram_ROM
    SLICE_X64Y88.C1      net (fanout=576)      2.152   core1/SigmaReadAddress<0>
    SLICE_X64Y88.C       Tilo                  0.068   core1/exp_sigma/Mram_RAM157_RAMD_O
                                                       core1/exp_sigma/Mram_RAM157_RAMC
    SLICE_X65Y97.B5      net (fanout=1)        0.599   N359
    SLICE_X65Y97.BMUX    Topbb                 0.389   core1/exp_sigma/_n0017<11>
                                                       inst_LPM_MUX11_5
                                                       inst_LPM_MUX11_3_f7
                                                       inst_LPM_MUX11_2_f8
    SLICE_X63Y98.C1      net (fanout=1)        0.724   core1/exp_sigma/_n0017<11>
    SLICE_X63Y98.CLK     Tas                   0.045   core1/exp_sigma/readData<12>
                                                       core1/exp_sigma/Mmux_readAddr[9]_readAddr[9]_mux_5_OUT31
                                                       core1/exp_sigma/readData_11
    -------------------------------------------------  ---------------------------
    Total                                      4.719ns (1.244ns logic, 3.475ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK = PERIOD TIMEGRP "CLK" 5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point calcExpSigma/exp_f/PolynomialEvaluator/Product_1/Mmult_DSP_bh9_ch0_0 (DSP48_X1Y30.A22), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               calcExpSigma/exp_f/X_d1_9 (FF)
  Destination:          calcExpSigma/exp_f/PolynomialEvaluator/Product_1/Mmult_DSP_bh9_ch0_0 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.183ns (Levels of Logic = 0)
  Clock Path Skew:      0.174ns (0.817 - 0.643)
  Source Clock:         CLK_BUFGP rising at 5.000ns
  Destination Clock:    CLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: calcExpSigma/exp_f/X_d1_9 to calcExpSigma/exp_f/PolynomialEvaluator/Product_1/Mmult_DSP_bh9_ch0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y82.BQ      Tcko                  0.098   calcExpSigma/exp_f/X_d1<9>
                                                       calcExpSigma/exp_f/X_d1_9
    DSP48_X1Y30.A22      net (fanout=2)        0.229   calcExpSigma/exp_f/X_d1<9>
    DSP48_X1Y30.CLK      Tdspckd_A_AREG(-Th)     0.144   calcExpSigma/exp_f/PolynomialEvaluator/Product_1/Mmult_DSP_bh9_ch0_0
                                                       calcExpSigma/exp_f/PolynomialEvaluator/Product_1/Mmult_DSP_bh9_ch0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.183ns (-0.046ns logic, 0.229ns route)
                                                       (-25.1% logic, 125.1% route)

--------------------------------------------------------------------------------

Paths for end point core1/exp_mu/Mram_RAM113_RAMA (SLICE_X54Y79.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               calcExpMu/t_d12_1 (FF)
  Destination:          core1/exp_mu/Mram_RAM113_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 0)
  Clock Path Skew:      0.109ns (0.773 - 0.664)
  Source Clock:         CLK_BUFGP rising at 5.000ns
  Destination Clock:    CLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: calcExpMu/t_d12_1 to core1/exp_mu/Mram_RAM113_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y82.BQ      Tcko                  0.098   calcExpMu/t_d12<5>
                                                       calcExpMu/t_d12_1
    SLICE_X54Y79.D2      net (fanout=97)       0.300   calcExpMu/t_d12<1>
    SLICE_X54Y79.CLK     Tah         (-Th)     0.279   core1/exp_mu/Mram_RAM113_RAMD_O
                                                       core1/exp_mu/Mram_RAM113_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (-0.181ns logic, 0.300ns route)
                                                       (-152.1% logic, 252.1% route)

--------------------------------------------------------------------------------

Paths for end point core1/exp_mu/Mram_RAM113_RAMB (SLICE_X54Y79.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               calcExpMu/t_d12_1 (FF)
  Destination:          core1/exp_mu/Mram_RAM113_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 0)
  Clock Path Skew:      0.109ns (0.773 - 0.664)
  Source Clock:         CLK_BUFGP rising at 5.000ns
  Destination Clock:    CLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: calcExpMu/t_d12_1 to core1/exp_mu/Mram_RAM113_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y82.BQ      Tcko                  0.098   calcExpMu/t_d12<5>
                                                       calcExpMu/t_d12_1
    SLICE_X54Y79.D2      net (fanout=97)       0.300   calcExpMu/t_d12<1>
    SLICE_X54Y79.CLK     Tah         (-Th)     0.279   core1/exp_mu/Mram_RAM113_RAMD_O
                                                       core1/exp_mu/Mram_RAM113_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (-0.181ns logic, 0.300ns route)
                                                       (-152.1% logic, 252.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK = PERIOD TIMEGRP "CLK" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.195ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.805ns (262.812MHz) (Tdspper_AREG_PREG_MULT)
  Physical resource: calcExpSigma/mult1/blk00000001/blk00000004/CLK
  Logical resource: calcExpSigma/mult1/blk00000001/blk00000004/CLK
  Location pin: DSP48_X3Y37.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 1.195ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.805ns (262.812MHz) (Tdspper_AREG_PREG_MULT)
  Physical resource: calcExpMu/mult1/blk00000001/blk00000004/CLK
  Logical resource: calcExpMu/mult1/blk00000001/blk00000004/CLK
  Location pin: DSP48_X3Y31.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 1.195ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.805ns (262.812MHz) (Tdspper_AREG_PREG_MULT)
  Physical resource: core1/mult/blk00000001/blk00000004/CLK
  Logical resource: core1/mult/blk00000001/blk00000004/CLK
  Location pin: DSP48_X3Y41.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.959|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 33755 paths, 0 nets, and 12799 connections

Design statistics:
   Minimum period:   4.959ns{1}   (Maximum frequency: 201.654MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Apr 22 07:53:39 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 499 MB



