0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/Eric/CodeProjects/CPE133/7SegmentDriver/7SegmentDriver.srcs/sources_1/new/RingCounter.sv,1741744743,systemVerilog,,C:/Users/Eric/CodeProjects/CPE133/7SegmentDriver/7SegmentDriver.srcs/sources_1/new/SegInterpreter.sv,,RingCounter,,uvm,,,,,,
C:/Users/Eric/CodeProjects/CPE133/7SegmentDriver/7SegmentDriver.srcs/sources_1/new/SegInterpreter.sv,1741745012,systemVerilog,,C:/Users/Eric/CodeProjects/CPE133/7SegmentDriver/7SegmentDriver.srcs/sources_1/new/SegmentDriver.sv,,SegInterpreter,,uvm,,,,,,
C:/Users/Eric/CodeProjects/CPE133/7SegmentDriver/7SegmentDriver.srcs/sources_1/new/SegmentDriver.sv,1741745262,systemVerilog,,C:/Users/Eric/CodeProjects/CPE133/SensCounter/SensCounter.srcs/sources_1/new/SensCount.sv,,SegmentDriver,,uvm,,,,,,
C:/Users/Eric/CodeProjects/CPE133/CAN_ID/CAN_ID.srcs/sources_1/new/Can_ID.sv,1741845774,systemVerilog,,C:/Users/Eric/CodeProjects/CPE133/UniversalShiftRegister16b/UniversalShiftRegister16b.srcs/sources_1/new/DFlipFlop.sv,,Can_ID,,uvm,,,,,,
C:/Users/Eric/CodeProjects/CPE133/HRSensToCan/HRSensToCan.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,uvm,,,,,,
C:/Users/Eric/CodeProjects/CPE133/HRSensToCan/HRSensToCan.srcs/sources_1/new/btnDebounce.sv,1741865213,systemVerilog,,C:/Users/Eric/CodeProjects/CPE133/HRSensToCan/HRSensToCan.srcs/sources_1/new/enabledClock.sv,,btnDebounce,,uvm,,,,,,
C:/Users/Eric/CodeProjects/CPE133/HRSensToCan/HRSensToCan.srcs/sources_1/new/enabledClock.sv,1741865328,systemVerilog,,,,enabledClock,,uvm,,,,,,
C:/Users/Eric/CodeProjects/CPE133/HRSensToCan/HRSensToCan.srcs/sources_1/new/top.sv,1741907806,systemVerilog,,C:/Users/Eric/CodeProjects/CPE133/HRSensToCan/HRSensToCan.srcs/sources_1/new/btnDebounce.sv,,top,,uvm,,,,,,
C:/Users/Eric/CodeProjects/CPE133/SensCounter/SensCounter.srcs/sources_1/new/SensCount.sv,1741908863,systemVerilog,,C:/Users/Eric/CodeProjects/CPE133/SensCounter/SensCounter.srcs/sources_1/new/TFlipFlop.sv,,SensCount,,uvm,,,,,,
C:/Users/Eric/CodeProjects/CPE133/SensCounter/SensCounter.srcs/sources_1/new/TFlipFlop.sv,1741908876,systemVerilog,,C:/Users/Eric/CodeProjects/CPE133/UniversalShiftRegister16b/UniversalShiftRegister16b.srcs/sources_1/new/USR16b.sv,,TFlipFlop,,uvm,,,,,,
C:/Users/Eric/CodeProjects/CPE133/UniversalShiftRegister16b/UniversalShiftRegister16b.srcs/sources_1/new/DFlipFlop.sv,1741313132,systemVerilog,,C:/Users/Eric/CodeProjects/CPE133/7SegmentDriver/7SegmentDriver.srcs/sources_1/new/RingCounter.sv,,DFlipFlop,,uvm,,,,,,
C:/Users/Eric/CodeProjects/CPE133/UniversalShiftRegister16b/UniversalShiftRegister16b.srcs/sources_1/new/USR16b.sv,1741858863,systemVerilog,,C:/Users/Eric/CodeProjects/CPE133/checksumMachineCAN/checksumMachineCAN.srcs/sources_1/new/checksumMachine.sv,,USR16b,,uvm,,,,,,
C:/Users/Eric/CodeProjects/CPE133/checksumMachineCAN/checksumMachineCAN.srcs/sources_1/new/checksumMachine.sv,1741849734,systemVerilog,,C:/Users/Eric/CodeProjects/CPE133/clockDivider/clockDivider.srcs/sources_1/new/clockDivider.sv,,checksumMachine,,uvm,,,,,,
C:/Users/Eric/CodeProjects/CPE133/clockDivider/clockDivider.srcs/sources_1/new/clockDivider.sv,1741414925,systemVerilog,,C:/Users/Eric/CodeProjects/CPE133/HRSensToCan/HRSensToCan.srcs/sources_1/new/top.sv,,clockDivider,,uvm,,,,,,
