{
    "@graph": [
        {
            "@id": "gnd:4268385-3",
            "sameAs": "VERILOG"
        },
        {
            "@id": "https://www.tib.eu/de/suchen/id/TIBKAT%3A1773890018",
            "@type": "bibo:Book",
            "P1053": "1 Online-Ressource(XXVII, 238 p.)",
            "creator": [
                "Balachander, Needamangalam B.",
                "Chonnad, Shivakumar S."
            ],
            "description": "Campusweiter Zugriff (Universit\u00e4t Hannover). - Vervielf\u00e4ltigungen (z.B. Kopien, Downloads) sind nur von einzelnen Kapiteln oder Seiten und nur zum eigenen wissenschaftlichen Gebrauch erlaubt. Keine Weitergabe an Dritte. Kein systematisches Downloaden durch Robots.",
            "identifier": [
                "(firstid)KEP:038934914",
                "(ppn)1773890018",
                "(isbn13)9780387228990",
                "(doi)10.1007/b99857"
            ],
            "publisher": "Imprint: Springer",
            "subject": [
                "(classificationName=rvk)ST 250",
                "(classificationName=ddc)621.392",
                "Electronic circuits.",
                "Engineering",
                "Compilers (Computer programs).",
                "(classificationName=ddc)621.3815",
                "Engineering design.",
                "(classificationName=linsearch:mapping)inf",
                "Programming languages (Electronic computers).",
                "Engineering Design",
                "(classificationName=loc)TK7885.7"
            ],
            "title": "Verilog: Frequently Asked Questions : Language, Applications and Extensions",
            "abstract": [
                "The Verilog Hardware Description Language was first introduced in 1984. Over the 20 year history of Verilog, every Verilog engineer has developed his own personal \u201cbag of tricks\u201d for coding with Verilog. These tricks enable modeling or verifying designs more easily and more accurately. Developing this bag of tricks is often based on years of trial and error. Through experience, engineers learn that one specific coding style works best in some circumstances, while in another situation, a different coding style is best. As with any high-level language, Verilog often provides engineers several ways to accomplish a specific task. Wouldn\u2019t it be wonderful if an engineer first learning Verilog could start with another engineer\u2019s bag of tricks, without having to go through years of trial and error to decide which style is best for which circumstance? That is where this book becomes an invaluable resource. The book presents dozens of Verilog tricks of the trade on how to best use the Verilog HDL for modeling designs at various level of abstraction, and for writing test benches to verify designs. The book not only shows the correct ways of using Verilog for different situations, it also presents alternate styles, and discusses the pros and cons of these styles.",
                "Basic Verilog -- RTL Design -- Verification -- Miscellaneous -- Common Mistakes -- Verilog During Simulation Regressions."
            ],
            "contributor": "Technische Informationsbibliothek (TIB)",
            "isPartOf": [
                "(collectioncode)ZDB-2-SXE",
                "(collectioncode)ZDB-2-ENG",
                "(collectioncode)ZDB-2-BAE",
                "(collectioncode)ZDB-2-SEB"
            ],
            "issued": "2004",
            "language": "http://id.loc.gov/vocabulary/iso639-1/en",
            "license": "commercial licence",
            "medium": "rda:termList/RDACarrierType/1018",
            "dcterms:subject": {
                "@id": "gnd:4268385-3"
            },
            "tableOfContents": "http://www.gbv.de/dms/bowker/toc/9780387228341.pdf",
            "isLike": "doi:10.1007/b99857",
            "P60163": "New York, NY"
        }
    ],
    "@id": "urn:x-arq:DefaultGraphNode",
    "@context": {
        "sameAs": "http://www.w3.org/2002/07/owl#sameAs",
        "title": "http://purl.org/dc/elements/1.1/title",
        "identifier": "http://purl.org/dc/elements/1.1/identifier",
        "subject": "http://purl.org/dc/elements/1.1/subject",
        "abstract": "http://purl.org/dc/terms/abstract",
        "isLike": {
            "@id": "http://umbel.org/umbel#isLike",
            "@type": "@id"
        },
        "issued": "http://purl.org/dc/terms/issued",
        "isPartOf": "http://purl.org/dc/terms/isPartOf",
        "P60163": "http://www.rdaregistry.info/Elements/u/#P60163",
        "medium": {
            "@id": "http://purl.org/dc/terms/medium",
            "@type": "@id"
        },
        "publisher": "http://purl.org/dc/elements/1.1/publisher",
        "language": {
            "@id": "http://purl.org/dc/terms/language",
            "@type": "@id"
        },
        "description": "http://purl.org/dc/elements/1.1/description",
        "license": "http://purl.org/dc/terms/license",
        "contributor": "http://purl.org/dc/terms/contributor",
        "creator": "http://purl.org/dc/elements/1.1/creator",
        "tableOfContents": "http://purl.org/dc/terms/tableOfContents",
        "P1053": "http://iflastandards.info/ns/isbd/elements/P1053",
        "umbel": "http://umbel.org/umbel#",
        "rdau": "http://www.rdaregistry.info/Elements/u/#",
        "owl": "http://www.w3.org/2002/07/owl#",
        "dcterms": "http://purl.org/dc/terms/",
        "bibo": "http://purl.org/ontology/bibo/",
        "rdam": "http://www.rdaregistry.info/Elements/m/#",
        "gnd": "http://d-nb.info/gnd/",
        "isbd": "http://iflastandards.info/ns/isbd/elements/",
        "rda": "http://rdvocab.info/",
        "doi": "https://doi.org/"
    }
}