INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Derick Nyende/Documents/GitHub/EEE4120F/Prac_4/Prac_4.srcs/sources_1/new/BCD_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Derick Nyende/Documents/GitHub/EEE4120F/Prac_4/Prac_4.srcs/sources_1/new/Clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WallClock
INFO: [VRFC 10-2458] undeclared symbol BTNC, assumed default net type wire [C:/Users/Derick Nyende/Documents/GitHub/EEE4120F/Prac_4/Prac_4.srcs/sources_1/new/Clock.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Derick Nyende/Documents/GitHub/EEE4120F/Prac_4/Prac_4.srcs/sources_1/new/ClockDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Derick Nyende/Documents/GitHub/EEE4120F/Prac_4/Prac_4.srcs/sources_1/new/Delay_Reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Delay_Reset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Derick Nyende/Documents/GitHub/EEE4120F/Prac_4/Prac_4.srcs/sources_1/new/SS_Driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SS_Driver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Derick Nyende/Documents/GitHub/EEE4120F/Prac_4/Prac_4.srcs/sim_1/new/testbench_WallClock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_WallClock
