// Seed: 3138678093
module module_0 (
    input wire id_0,
    input wire id_1,
    output tri id_2,
    output tri id_3,
    output supply0 id_4,
    input uwire id_5,
    input uwire id_6,
    input tri1 id_7,
    input tri id_8,
    output wand id_9,
    input supply0 id_10,
    output wand id_11,
    output wor id_12,
    output wire id_13,
    output tri1 id_14,
    input supply1 id_15,
    input wire id_16,
    output uwire id_17,
    output wor id_18,
    input wor id_19,
    input uwire id_20,
    input uwire id_21,
    output tri id_22,
    output wand id_23,
    output wire id_24,
    input wor id_25,
    input supply0 id_26,
    input supply1 id_27,
    input wand id_28,
    input supply1 id_29,
    input supply0 id_30,
    inout supply1 id_31
);
  wire id_33;
  id_34(
      id_16 * 1 == 1'b0, id_2 > id_1
  );
  wire id_35;
  wire id_36 = id_36;
  tri id_37, id_38;
  assign id_24 = 1;
  supply1 id_39 = 1'b0 !== ~id_20.id_38;
  wire id_40, id_41;
endmodule
module module_1 (
    output supply1 id_0,
    output logic id_1,
    input wand id_2,
    input supply1 id_3,
    output uwire id_4,
    output uwire id_5,
    input tri id_6,
    input uwire id_7,
    output tri0 id_8,
    input wire id_9,
    input tri1 id_10,
    input uwire id_11
);
  assign id_4 = 1;
  tri1 id_13 = 1;
  assign id_8.id_7 = 1;
  module_0(
      id_11,
      id_11,
      id_8,
      id_5,
      id_8,
      id_13,
      id_7,
      id_13,
      id_10,
      id_8,
      id_2,
      id_0,
      id_0,
      id_8,
      id_8,
      id_13,
      id_7,
      id_8,
      id_8,
      id_2,
      id_6,
      id_11,
      id_0,
      id_0,
      id_13,
      id_3,
      id_7,
      id_11,
      id_9,
      id_10,
      id_11,
      id_13
  );
  assign id_13 = id_9;
  always_latch #1 id_1 = #1 1;
  supply0 id_14, id_15;
  assign id_14 = 1'd0;
endmodule
