<Qucs Library 2.1.0 "IHP_PDK_nonlinear_components">

<Component dantenna>
  <Description>
Author: Mike Brinson,  November 2023
mbrin72043@yahoo.co.uk, or m.brinson@londonmet.ac.uk.
</Description>
  <Model>
.Def:IHP_PDK_nonlinear_components_dantenna Pcathode Panode w="0.78u" l="0.78u"
.Def:End
  </Model>
  <Spice>*
.SUBCKT IHP_PDK_nonlinear_components_dantenna  gnd Pcathode Panode w=0.78u l=0.78u
XD1 Pcathode Panode dantenna w={w} l={l}
.ENDS
  </Spice>
  <VerilogModel>  </VerilogModel>
  <VHDLModel>  </VHDLModel>
  <Symbol>
  <Line 6 9 0 -18 #000080 2 1>
  <Line -6 9 0 -18 #000080 2 1>
  <Line 30 0 -24 0 #000080 2 1>
  <Line -6 0 -24 0 #000080 2 1>
  <Line 6 0 -12 -9 #000080 2 1>
  <Line 6 0 -12 9 #000080 2 1>
  <.PortSym -30 0 1 0 1>
  <.PortSym 30 0 2 0 2>
  <.ID -20 -80 dantenna "1=w=0.78u==" "1=l=0.78u==">
  </Symbol>
</Component>

<Component dpantenna>
  <Description>
Author: Mike Brinson,  November 2023
mbrin72043@yahoo.co.uk, or m.brinson@londonmet.ac.uk.
  </Description>
  <Model>
.Def:IHP_PDK_nonlinear_components_dpantenna Pcathode Panode w="0.78u" l="0.78u"
.Def:End
  </Model>
  <Spice>*
.SUBCKT IHP_PDK_nonlinear_components_dpantenna  gnd Pcathode Panode w=0.78u l=0.78u
XD2 Pcathode Panode dpantenna w={w} l={l}
.ENDS
  </Spice>
  <VerilogModel>  </VerilogModel>
  <VHDLModel>  </VHDLModel>
  <Symbol>
  <Line 6 9 0 -18 #000080 2 1>
  <Line -6 9 0 -18 #000080 2 1>
  <Line 30 0 -24 0 #000080 2 1>
  <Line -6 0 -24 0 #000080 2 1>
  <Line 6 0 -12 -9 #000080 2 1>
  <Line 6 0 -12 9 #000080 2 1>
  <.PortSym -30 0 1 0 1>
  <.PortSym 30 0 2 0 2>
  <.ID -20 -80 dpantenna "1=w=0.78u==" "1=l=0.78u==">
  </Symbol>
</Component>

<Component sg13_lv_nmos>
  <Description>
Author: Mike Brinson, Feb 2024
mbrin72043@yahoo.co.uk, or m.brinson@londonmet.ac.uk.
  </Description>
  <Model>
.Def:IHP_PDK_nonlinear_components_sg13_lv_nmos d g s b w="0.15u" l="0.15u" ng="1" m="1" mismatch="0" as="0" ad="0" pd="0" ps="0" trise="0" z1="0.34e-6" z2="0.38e-6" wmin="0.15e-6" rfmode="0" pre_layout="1"
.Def:End
  </Model>
  <Spice>*
.SUBCKT IHP_PDK_nonlinear_components_sg13_lv_nmos  gnd d g s b w=0.15u l=0.15u ng=1 m=1 mismatch=0 as=0 ad=0 pd=0 ps=0 trise=0 z1=0.34e-6 z2=0.38e-6 wmin=0.15e-6 rfmode=0 pre_layout=1 mlist=1
X1 d g s b  sg13_lv_nmos w={w} l={l} ng={ng} m={m} mm_ok={mismatch} as={as} ad={ad} pd={pd} 
+ ps={ps} trise={trise} z1={z1} z2={z2} wmin={wmin} rfmode={rfmode} pre_layout={pre_layout} 
.ENDS
  </Spice>
  <VerilogModel>  </VerilogModel>
  <VHDLModel>  </VHDLModel>
  <Symbol>
  <Line -14 -13 0 26 #000080 2 1>
  <Line -10 -11 10 0 #000080 2 1>
  <Line 0 -11 0 -19 #000080 2 1>
  <Line -10 11 10 0 #000080 2 1>
  <Line 0 11 0 19 #000080 2 1>
  <Line -10 0 30 0 #000080 2 1>
  <Line -10 -16 0 9 #000080 2 1>
  <Line -10 7 0 9 #000080 2 1>
  <Line -4 24 8 -4 #000080 2 1>
  <Line -1 0 -5 -5 #000080 2 1>
  <Line -1 0 -5 5 #000080 2 1>
  <Line -10 -4 0 8 #000080 2 1>
  <Line -30 0 16 0 #000080 2 1>
  <.PortSym 0 -30 1 90 >
  <.PortSym 0 30 3 270 >
  <.PortSym 20 0 4 180 >
  <.PortSym -30 0 2 0 >
  <.ID 50 -20 sg13_lv_nmos "1=w=0.15u==" "1=l=0.15u==" "1=ng=1==" "1=m=1==" "1=mismatch=1=set to 1 for mismatch=" "0=as=0==" "0=ad=0==" "0=pd=0==" "0=ps=0==" "0=trise=0==" "0=z1=0.34e-6==" "0=z2=0.38e-6==" "0=wmin=0.15e-6==" "0=rfmode=0==" "0=pre_layout=1==">
  </Symbol>
</Component>


<Component sg13_hv_nmos>
  <Description>
Author: Mike Brinson, Feb 2024
mbrin72043@yahoo.co.uk, or m.brinson@londonmet.ac.uk.
  </Description>
  <Model>
.Def:IHP_PDK_nonlinear_components_sg13_hv_nmos d g s b w="0.3u" l="0.45u" ng="1" m="1" mismatch="0" as="0" ad="0" pd="0" ps="0" trise="0" z1="0.34e-6" z2="0.38e-6" wmin="0.15e-6" rfmode="0" pre_layout="1"
.Def:End
  </Model>
  <Spice>*
.SUBCKT IHP_PDK_nonlinear_components_sg13_hv_nmos  gnd d g s b w=0.3u l=0.45u ng=1 m=1 mismatch=0 as=0 ad=0 pd=0 ps=0 trise=0 z1=0.34e-6 z2=0.38e-6 wmin=0.15e-6 rfmode=0 pre_layout=1 mlist=1
X1 d g s b  sg13_hv_nmos w={w} l={l} ng={ng} m={m} mm_ok={mismatch} as={as} ad={ad} pd={pd} 
+ ps={ps} trise={trise} z1={z1} z2={z2} wmin={wmin} rfmode={rfmode} pre_layout={pre_layout} 
.ENDS
  </Spice>
  <VerilogModel>  </VerilogModel>
  <VHDLModel>  </VHDLModel>
  <Symbol>
  <Line -14 -13 0 26 #000080 3 1>
  <Line -10 -11 10 0 #000080 2 1>
  <Line 0 -11 0 -19 #000080 2 1>
  <Line -10 11 10 0 #000080 2 1>
  <Line 0 11 0 19 #000080 2 1>
  <Line -10 0 30 0 #000080 2 1>
  <Line -10 -16 0 9 #000080 2 1>
  <Line -10 7 0 9 #000080 2 1>
  <Line -4 24 8 -4 #000080 2 1>
  <Line -1 0 -5 -5 #000080 2 1>
  <Line -1 0 -5 5 #000080 2 1>
  <Line -10 -4 0 8 #000080 2 1>
  <Line -30 0 16 0 #000080 2 1>
  <.PortSym 0 -30 1 90 >
  <.PortSym 0 30 3 270 >
  <.PortSym 20 0 4 180 >
  <.PortSym -30 0 2 0 >
  <.ID 50 -20 sg13_hv_nmos "1=w=0.3u==" "1=l=0.45u==" "1=ng=1==" "1=m=1=="  "1=mismatch=1=set to 1 for mismatch=" "0=as=0==" "0=ad=0==" "0=pd=0==" "0=ps=0==" "0=trise=0==" "0=z1=0.34e-6==" "0=z2=0.38e-6==" "0=wmin=0.15e-6==" "0=rfmode=0==" "0=pre_layout=1==">
  </Symbol>
</Component>


<Component sg13_lv_pmos>
  <Description>
Author: Mike Brinson, Feb 2024
mbrin72043@yahoo.co.uk, or m.brinson@londonmet.ac.uk.
  </Description>
  <Model>
.Def:IHP_PDK_nonlinear_components_sg13_lv_pmos d g s b w="0.15u" l="0.15u" ng="1" m="1" mismatch="0" as="0" ad="0" pd="0" ps="0" trise="0" z1="0.34e-6" z2="0.38e-6" wmin="0.15e-6" rfmode="0" pre_layout="1"
.Def:End
  </Model>
  <Spice>*
.SUBCKT IHP_PDK_nonlinear_components_sg13_lv_pmos  gnd d g s b w=0.15u l=0.15u ng=1 m=1 mismatch=0 as=0 ad=0 pd=0 ps=0 trise=0 z1=0.34e-6 z2=0.38e-6 wmin=0.15e-6 rfmode=0 pre_layout=1 
X1 d g s b  sg13_lv_pmos w={w} l={l} ng={ng} m={m} mm_ok={mismatch} as={as} ad={ad} pd={pd} 
+ ps={ps} trise={trise} z1={z1} z2={z2} wmin={wmin} rfmode={rfmode} pre_layout={pre_layout}
.ENDS
  </Spice>
  <VerilogModel>  </VerilogModel>
  <VHDLModel>  </VHDLModel>
  <Symbol>
  <Line -14 -13 0 26 #000080 2 1>
  <Line -30 0 16 0 #000080 2 1>
  <Line -10 -11 10 0 #000080 2 1>
  <Line 0 -11 0 -19 #000080 2 1>
  <Line -10 11 10 0 #000080 2 1>
  <Line 0 11 0 19 #000080 2 1>
  <Line -10 0 30 0 #000080 2 1>
  <Line -10 -16 0 9 #000080 2 1>
  <Line -10 7 0 9 #000080 2 1>
  <Line -4 24 8 -4 #000080 2 1>
  <Line -9 0 5 -5 #000080 2 1>
  <Line -9 0 5 5 #000080 2 1>
  <Line -10 -4 0 8 #000080 2 1>
  <.PortSym 0 -30 1 90 >
  <.PortSym -30 0 2 0 >
  <.PortSym 20 0 4 180 >
  <.PortSym 0 30 3 270 >
  <.ID 50 -20 sg13_lv_pmos "1=w=0.15u==" "1=l=0.15u==" "0=ng=1==" "1=m=1==" "1=mismatch=1=set to 1 for mismatch=" "0=as=0==" "0=ad=0==" "0=pd=0==" "0=ps=0==" "0=trise=0==" "0=z1=0.34e-6==" "0=z2=0.38e-6==" "0=wmin=0.15e-6==" "0=rfmode=0==" "0=pre_layout=1==">
</Symbol>
</Component>

<Component sg13_hv_pmos>
  <Description>
Author: Mike Brinson, Feb 2024
mbrin72043@yahoo.co.uk, or m.brinson@londonmet.ac.uk.
  </Description>
  <Model>
.Def:IHP_PDK_nonlinear_components_sg13_hv_pmos d g s b w="0.3u" l="0.4u" ng="1" m="1" mismatch="0" as="0" ad="0" pd="0" ps="0" trise="0" z1="0.34e-6" z2="0.38e-6" wmin="0.15e-6" rfmode="0" pre_layout="1"
.Def:End
  </Model>
  <Spice>*
.SUBCKT IHP_PDK_nonlinear_components_sg13_hv_pmos  gnd d g s b w=0.3u l=0.4u ng=1 m=1 mismatch=0 as=0 ad=0 pd=0 ps=0 trise=0 z1=0.34e-6 z2=0.38e-6 wmin=0.15e-6 rfmode=0 pre_layout=1 
X1 d g s b  sg13_hv_pmos w={w} l={l} ng={ng} m={m} mm_ok={mismatch} as={as} ad={ad} pd={pd} 
+ ps={ps} trise={trise} z1={z1} z2={z2} wmin={wmin} rfmode={rfmode} pre_layout={pre_layout}
.ENDS
  </Spice>
  <VerilogModel>  </VerilogModel>
  <VHDLModel>  </VHDLModel>
  <Symbol>
  <Line -14 -13 0 26 #000080 3 1>
  <Line -30 0 16 0 #000080 2 1>
  <Line -10 -11 10 0 #000080 2 1>
  <Line 0 -11 0 -19 #000080 2 1>
  <Line -10 11 10 0 #000080 2 1>
  <Line 0 11 0 19 #000080 2 1>
  <Line -10 0 30 0 #000080 2 1>
  <Line -10 -16 0 9 #000080 2 1>
  <Line -10 7 0 9 #000080 2 1>
  <Line -4 24 8 -4 #000080 2 1>
  <Line -9 0 5 -5 #000080 2 1>
  <Line -9 0 5 5 #000080 2 1>
  <Line -10 -4 0 8 #000080 2 1>
  <.PortSym 0 -30 1 90 >
  <.PortSym -30 0 2 0 >
  <.PortSym 20 0 4 180 >
  <.PortSym 0 30 3 270 >
  <.ID 50 -20 sg13_hv_pmos "1=w=0.3u==" "1=l=0.4u==" "0=ng=1==" "1=m=1==" "1=mismatch=1=set to 1 for mismatch=" "0=as=0==" "0=ad=0==" "0=pd=0==" "0=ps=0==" "0=trise=0==" "0=z1=0.34e-6==" "0=z2=0.38e-6==" "0=wmin=0.15e-6==" "0=rfmode=0==" "0=pre_layout=1==">
  </Symbol>
</Component>

<Component svaricap>
  <Description>
Authors: IHP Open PDK Authors 2025
</Description>
  <Model>
.Def:IHP_PDK_nonlinear_components_svaricap  G1 NW G2 bn w="3.74u" l="0.3u" Nx="1" 
.Def:End
  </Model>
  <Spice>*
.SUBCKT IHP_PDK_nonlinear_components_svaricap  gnd G1 NW G2 bn w=3.74u l=0.3u Nx=1
      XC1 G1 NW G2 bn  sg13_hv_svaricap w={w} l={l} Nx={Nx}
.ENDS
  </Spice>
  <VerilogModel>  </VerilogModel>
  <VHDLModel>  </VHDLModel>
<Symbol>
  <Line 0 0 23 0 #000080 2 1>
  <Line 0 0 -23 0 #000080 2 1>
  <Line 0 0 0 40 #000080 2 1>
  <Line 0 0 0 -40 #000080 2 1>
  <Line -23 -13 0 26 #000080 3 1>
  <Line -30 -13 0 26 #000080 3 1>
  <Arrow -35 10 21 -21 5 3 #000080 2 1 1>
  <Line -30 0 -30 0 #000080 2 1>
  <Line 23 -13 0 26 #000080 3 1>
  <Line 30 -13 0 26 #000080 3 1>
  <Arrow 18 10 21 -21 5 3 #000080 2 1 1>
  <Line 30 0 30 0 #000080 2 1>
  <.PortSym -60 0 1 0 1>
  <.PortSym 60 0 3 0 2>
  <.PortSym 0 40 4 0 3>
  <.PortSym 0 -40 2 0 4>
  <.ID -50 45 sg13_hv_svaricap "1=w=3.74u==" "1=l=0.3u==" "1=Nx=1==" >
  <Text -60 3 10 #000000 0 "G1">
  <Text 60 3 10 #000000 0 "G2">
  <Text 0 40 10 #000000 0 "bn">
  <Text 0 -40 10 #000000 0 "NW">
  </Symbol>
</Component>


<Component npn13G2>
  <Description>
Author: Mike Brinson, Feb 2024
mbrin72043@yahoo.co.uk, or m.brinson@londonmet.ac.uk.
  </Description>
  <Model>
.Def:IHP_PDK_nonlinear_components_npn13G2 c b e bn Nx="1" 
.Def:End
  </Model>
  <Spice>*
.SUBCKT IHP_PDK_nonlinear_components_npn13G2  gnd c b e bn Nx=1  
X1 c b e bn npn13G2 Nx={Nx} 
.ENDS
  </Spice>
  <VerilogModel>  </VerilogModel>
  <VHDLModel>  </VHDLModel>
  <Symbol>
  <Line 0 -30 0 15 #000080 2 1>
  <Line 0 30 0 -22 #000080 2 1>
  <Line -30 0 20 0 #000080 2 1>
  <Line -10 -16 0 32 #000080 3 1>
  <Line 0 -15 -10 8 #000080 2 1>
  <Line 0 15 -10 -8 #000080 2 1>
  <Line 0 15 -7 0 #000080 2 1>
  <Line 10 0 -10 0 #000080 2 1>
  <.PortSym 0 -30 1 0 1>
  <.PortSym 0 30 3 0 2>
  <.PortSym -30 0 2 0 3>
  <.PortSym 10 0 4 180>
  <.ID 10 15 npn13G2 "1=Nx=1">
  </Symbol>
</Component>

<Component npn13G2l>
  <Description>
Author: Mike Brinson, Feb 2024
mbrin72043@yahoo.co.uk, or m.brinson@londonmet.ac.uk.
  </Description>
  <Model>
.Def:IHP_PDK_nonlinear_components_npn13G2l c b e bn Nx="1" El="1" 
.Def:End
  </Model>
  <Spice>*
.SUBCKT IHP_PDK_nonlinear_components_npn13G2l  gnd c b e bn Nx=1 El=1 
X1 c b e bn npn13G2l Nx={Nx} El={El} 
.ENDS
  </Spice>
  <VerilogModel>  </VerilogModel>
  <VHDLModel>  </VHDLModel>
  <Symbol>
  <Line 0 -30 0 15 #000080 2 1>
  <Line 0 30 0 -22 #000080 2 1>
  <Line -30 0 20 0 #000080 2 1>
  <Line -10 -16 0 32 #000080 3 1>
  <Line 0 -15 -10 8 #000080 2 1>
  <Line 0 15 -10 -8 #000080 2 1>
  <Line 0 15 -7 0 #000080 2 1>
  <Line 10 0 -10 0 #000080 2 1>
  <.PortSym 0 -30 1 0 1>
  <.PortSym 0 30 3 0 2>
  <.PortSym -30 0 2 0 3>
  <.PortSym 10 0 4 180>
  <.ID 10 15 npn13G2l "1=Nx=1" "1=El=1">
  </Symbol>
</Component>


<Component npn13G2v>
  <Description>
Author: Mike Brinson, Feb 2024
mbrin72043@yahoo.co.uk, or m.brinson@londonmet.ac.uk.
  </Description>
  <Model>
.Def:IHP_PDK_nonlinear_components_npn13G2v c b e bn Nx="1" El="2.5" 
.Def:End
  </Model>
  <Spice>*
.SUBCKT IHP_PDK_nonlinear_components_npn13G2v  gnd c b e bn Nx=1 El=1
X1 c b e bn npn13G2v Nx={Nx} El={El}
.ENDS
  </Spice>
  <VerilogModel>  </VerilogModel>
  <VHDLModel>  </VHDLModel>
  <Symbol>
  <Line 0 -30 0 15 #000080 2 1>
  <Line 0 30 0 -22 #000080 2 1>
  <Line -30 0 20 0 #000080 2 1>
  <Line -10 -16 0 32 #000080 3 1>
  <Line 0 -15 -10 8 #000080 2 1>
  <Line 0 15 -10 -8 #000080 2 1>
  <Line 0 15 -7 0 #000080 2 1>
  <Line 10 0 -10 0 #000080 2 1>
  <.PortSym 0 -30 1 0 1>
  <.PortSym 0 30 3 0 2>
  <.PortSym -30 0 2 0 3>
  <.PortSym 10 0 4 180>
  <.ID 10 15 npn13G2v "1=Nx=1" "1=El=1">
  </Symbol>
</Component>

<Component nmoscl_2>
  <Description>
Author: IHP-PDK-Authors, 2025
</Description>
  <Model>
.Def:IHP_PDK_nonlinear_components_nmoscl_2 Pcathode Panode m="1"
.Def:End
  </Model>
  <Spice>*
.SUBCKT IHP_PDK_nonlinear_components_nmoscl_2 gnd Pcathode Panode m=1
      XD1 Panode Pcathode nmoscl_2 m={m}
.ENDS
  </Spice>
  <VerilogModel>  </VerilogModel>
  <VHDLModel>  </VHDLModel>
  <Symbol>
  <Line 6 9 0 -18 #000080 2 1>
  <Line -6 9 0 -18 #000080 2 1>
  <Line 30 0 -24 0 #000080 2 1>
  <Line -6 0 -24 0 #000080 2 1>
  <Line 6 0 -12 -9 #000080 2 1>
  <Line 6 0 -12 9 #000080 2 1>
  <.PortSym -30 0 1 0 1>
  <.PortSym 30 0 2 0 2>
  <.ID -20 -60 nmoscl_2 "1=m=1==">
  <Text -25 6 10 #000000 0 "vss">
  <Text 15 6 10 #000000 0 "vdd">
  </Symbol>
</Component>

<Component nmoscl_4>
  <Description>
Author: IHP-PDK-Authors, 2025
</Description>
  <Model>
.Def:IHP_PDK_nonlinear_components_nmoscl_4 Pcathode Panode m="1"
.Def:End
  </Model>
  <Spice>*
.SUBCKT IHP_PDK_nonlinear_components_nmoscl_4 gnd Pcathode Panode m=1
      XD1 Panode Pcathode nmoscl_4 m={m}
.ENDS
  </Spice>
  <VerilogModel>  </VerilogModel>
  <VHDLModel>  </VHDLModel>
  <Symbol>
  <Line 6 9 0 -18 #000080 2 1>
  <Line -6 9 0 -18 #000080 2 1>
  <Line 30 0 -24 0 #000080 2 1>
  <Line -6 0 -24 0 #000080 2 1>
  <Line 6 0 -12 -9 #000080 2 1>
  <Line 6 0 -12 9 #000080 2 1>
  <.PortSym -30 0 1 0 1>
  <.PortSym 30 0 2 0 2>
  <.ID -20 -60 nmoscl_4 "1=m=1==">
  <Text -25 6 10 #000000 0 "vss">
  <Text 15 6 10 #000000 0 "vdd">
  </Symbol>
</Component>

<Component diodevdd_2kv>
  <Description>
Authors: IHP Open PDK Authors 2025
</Description>
  <Model>
.Def:IHP_PDK_nonlinear_components_diodevdd_2kv PVdd Pad Pvss m="1" 
.Def:End
  </Model>
  <Spice>*
.SUBCKT IHP_PDK_nonlinear_components_diodevdd_2kv  gnd PVdd Pad PVss m=1
      XD1 PVdd Pad PVss diodevdd_2kv m={m}
.ENDS
  </Spice>
  <VerilogModel>  </VerilogModel>
  <VHDLModel>  </VHDLModel>
<Symbol>
  <Line 0 -20 0 -10 #000080 2 1>
  <Line -20 -20 0 40 #000080 2 1>
  <Line -20 20 40 0 #000080 2 1>
  <Line 20 -20 0 40 #000080 2 1>
  <Line -20 -20 40 0 #000080 2 1>
  <Line 6 9 0 -18 #000080 2 1>
  <Line -6 9 0 -18 #000080 2 1>
  <Line 30 0 -24 0 #000080 2 1>
  <Line -6 0 -24 0 #000080 2 1>
  <Line 6 0 -12 -9 #000080 2 1>
  <Line 6 0 -12 9 #000080 2 1>
  <.PortSym -30 0 2 0 1>
  <.PortSym 30 0 1 0 2>
  <.PortSym 0 -30 3 0 3>
  <.ID -40 40 diodevdd_2kv "1=m=1==">
  <Text -30 3 10 #000000 0 "pad">
  <Text 22 3 10 #000000 0 "vdd">
  <Text -22 -40 10 #000000 0 "vss">
  </Symbol>
</Component>

<Component diodevdd_4kv>
  <Description>
Authors: IHP Open PDK Authors 2025
</Description>
  <Model>
.Def:IHP_PDK_nonlinear_components_diodevdd_4kv PVdd Pad Pvss m="1" 
.Def:End
  </Model>
  <Spice>*
.SUBCKT IHP_PDK_nonlinear_components_diodevdd_4kv  gnd PVdd Pad PVss m=1
      XD1 PVdd Pad PVss diodevdd_4kv m={m}
.ENDS
  </Spice>
  <VerilogModel>  </VerilogModel>
  <VHDLModel>  </VHDLModel>
<Symbol>
  <Line 0 -20 0 -10 #000080 2 1>
  <Line -20 -20 0 40 #000080 2 1>
  <Line -20 20 40 0 #000080 2 1>
  <Line 20 -20 0 40 #000080 2 1>
  <Line -20 -20 40 0 #000080 2 1>
  <Line 6 9 0 -18 #000080 2 1>
  <Line -6 9 0 -18 #000080 2 1>
  <Line 30 0 -24 0 #000080 2 1>
  <Line -6 0 -24 0 #000080 2 1>
  <Line 6 0 -12 -9 #000080 2 1>
  <Line 6 0 -12 9 #000080 2 1>
  <.PortSym -30 0 2 0 1>
  <.PortSym 30 0 1 0 2>
  <.PortSym 0 -30 3 0 3>
  <.ID -40 40 diodevdd_4kv "1=m=1==">
  <Text -30 3 10 #000000 0 "pad">
  <Text 22 3 10 #000000 0 "vdd">
  <Text -22 -40 10 #000000 0 "vss">
  </Symbol>
</Component>


<Component idiodevdd_2kv>
  <Description>
Authors: IHP Open PDK Authors 2025
</Description>
  <Model>
.Def:IHP_PDK_nonlinear_components_idiodevdd_2kv PVdd Pad Pvss m="1" 
.Def:End
  </Model>
  <Spice>*
.SUBCKT IHP_PDK_nonlinear_components_idiodevdd_2kv  gnd PVdd Pad PVss m=1
      XD1 PVdd Pad PVss idiodevdd_2kv m={m}
.ENDS
  </Spice>
  <VerilogModel>  </VerilogModel>
  <VHDLModel>  </VHDLModel>
<Symbol>
  <Line 0 -20 0 -10 #000080 2 1>
  <Line -20 -20 0 40 #000080 2 1>
  <Line -20 20 40 0 #000080 2 1>
  <Line 20 -20 0 40 #000080 2 1>
  <Line -20 -20 40 0 #000080 2 1>
  <Line 6 9 0 -18 #000080 2 1>
  <Line -6 9 0 -18 #000080 2 1>
  <Line 30 0 -24 0 #000080 2 1>
  <Line -6 0 -24 0 #000080 2 1>
  <Line 6 0 -12 -9 #000080 2 1>
  <Line 6 0 -12 9 #000080 2 1>
  <.PortSym -30 0 2 0 1>
  <.PortSym 30 0 1 0 2>
  <.PortSym 0 -30 3 0 3>
  <.ID -40 40 idiodevdd_2kv "1=m=1==">
  <Text -30 3 10 #000000 0 "pad">
  <Text 22 3 10 #000000 0 "vdd">
  <Text -22 -40 10 #000000 0 "vss">
  </Symbol>
</Component>


<Component idiodevdd_4kv>
  <Description>
Authors: IHP Open PDK Authors 2025
</Description>
  <Model>
.Def:IHP_PDK_nonlinear_components_idiodevdd_4kv PVdd Pad Pvss m="1" 
.Def:End
  </Model>
  <Spice>*
.SUBCKT IHP_PDK_nonlinear_components_idiodevdd_4kv  gnd PVdd Pad PVss m=1
      XD1 PVdd Pad PVss idiodevdd_4kv m={m}
.ENDS
  </Spice>
  <VerilogModel>  </VerilogModel>
  <VHDLModel>  </VHDLModel>
<Symbol>
  <Line 0 -20 0 -10 #000080 2 1>
  <Line -20 -20 0 40 #000080 2 1>
  <Line -20 20 40 0 #000080 2 1>
  <Line 20 -20 0 40 #000080 2 1>
  <Line -20 -20 40 0 #000080 2 1>
  <Line 6 9 0 -18 #000080 2 1>
  <Line -6 9 0 -18 #000080 2 1>
  <Line 30 0 -24 0 #000080 2 1>
  <Line -6 0 -24 0 #000080 2 1>
  <Line 6 0 -12 -9 #000080 2 1>
  <Line 6 0 -12 9 #000080 2 1>
  <.PortSym -30 0 2 0 1>
  <.PortSym 30 0 1 0 2>
  <.PortSym 0 -30 3 0 3>
  <.ID -40 40 idiodevdd_4kv "1=m=1==">
  <Text -30 3 10 #000000 0 "pad">
  <Text 22 3 10 #000000 0 "vdd">
  <Text -22 -40 10 #000000 0 "vss">
  </Symbol>
</Component>


<Component diodevss_2kv>
  <Description>
Authors: IHP Open PDK Authors 2025
</Description>
  <Model>
.Def:IHP_PDK_nonlinear_components_diodevss_2kv PVdd Pad Pvss m="1" 
.Def:End
  </Model>
  <Spice>*
.SUBCKT IHP_PDK_nonlinear_components_diodevss_2kv  gnd PVdd Pad PVss m=1
      XD1 PVdd Pad PVss diodevss_2kv m={m}
.ENDS
  </Spice>
  <VerilogModel>  </VerilogModel>
  <VHDLModel>  </VHDLModel>
<Symbol>
  <Line 0 -20 0 -10 #000080 2 1>
  <Line -20 -20 0 40 #000080 2 1>
  <Line -20 20 40 0 #000080 2 1>
  <Line 20 -20 0 40 #000080 2 1>
  <Line -20 -20 40 0 #000080 2 1>
  <Line 6 9 0 -18 #000080 2 1>
  <Line -6 9 0 -18 #000080 2 1>
  <Line 30 0 -24 0 #000080 2 1>
  <Line -6 0 -24 0 #000080 2 1>
  <Line 6 0 -12 -9 #000080 2 1>
  <Line 6 0 -12 9 #000080 2 1>
  <.PortSym -30 0 3 0 1>
  <.PortSym 30 0 2 0 2>
  <.PortSym 0 -30 1 0 3>
  <.ID -40 40 diodevss_2kv "1=m=1==">
  <Text -30 3 10 #000000 0 "vss">
  <Text 22 3 10 #000000 0 "pad">
  <Text -22 -40 10 #000000 0 "vdd">
  </Symbol>
</Component>
  
<Component diodevss_4kv>
  <Description>
Authors: IHP Open PDK Authors 2025
</Description>
  <Model>
.Def:IHP_PDK_nonlinear_components_diodevss_4kv PVdd Pad Pvss m="1" 
.Def:End
  </Model>
  <Spice>*
.SUBCKT IHP_PDK_nonlinear_components_diodevss_4kv  gnd PVdd Pad PVss m=1
      XD1 PVdd Pad PVss diodevss_4kv m={m}
.ENDS
  </Spice>
  <VerilogModel>  </VerilogModel>
  <VHDLModel>  </VHDLModel>
<Symbol>
  <Line 0 -20 0 -10 #000080 2 1>
  <Line -20 -20 0 40 #000080 2 1>
  <Line -20 20 40 0 #000080 2 1>
  <Line 20 -20 0 40 #000080 2 1>
  <Line -20 -20 40 0 #000080 2 1>
  <Line 6 9 0 -18 #000080 2 1>
  <Line -6 9 0 -18 #000080 2 1>
  <Line 30 0 -24 0 #000080 2 1>
  <Line -6 0 -24 0 #000080 2 1>
  <Line 6 0 -12 -9 #000080 2 1>
  <Line 6 0 -12 9 #000080 2 1>
  <.PortSym -30 0 3 0 1>
  <.PortSym 30 0 2 0 2>
  <.PortSym 0 -30 1 0 3>
  <.ID -40 40 diodevss_4kv "1=m=1==">
  <Text -30 3 10 #000000 0 "vss">
  <Text 22 3 10 #000000 0 "pad">
  <Text -22 -40 10 #000000 0 "vdd">
  </Symbol>
</Component>
  

<Component idiodevss_2kv>
  <Description>
Authors: IHP Open PDK Authors 2025
</Description>
  <Model>
.Def:IHP_PDK_nonlinear_components_idiodevss_2kv PVdd Pad Pvss m="1" 
.Def:End
  </Model>
  <Spice>*
.SUBCKT IHP_PDK_nonlinear_components_idiodevss_2kv  gnd PVdd Pad PVss m=1
      XD1 PVdd Pad PVss idiodevss_2kv m={m}
.ENDS
  </Spice>
  <VerilogModel>  </VerilogModel>
  <VHDLModel>  </VHDLModel>
<Symbol>
  <Line 0 -20 0 -10 #000080 2 1>
  <Line -20 -20 0 40 #000080 2 1>
  <Line -20 20 40 0 #000080 2 1>
  <Line 20 -20 0 40 #000080 2 1>
  <Line -20 -20 40 0 #000080 2 1>
  <Line 6 9 0 -18 #000080 2 1>
  <Line -6 9 0 -18 #000080 2 1>
  <Line 30 0 -24 0 #000080 2 1>
  <Line -6 0 -24 0 #000080 2 1>
  <Line 6 0 -12 -9 #000080 2 1>
  <Line 6 0 -12 9 #000080 2 1>
  <.PortSym -30 0 3 0 1>
  <.PortSym 30 0 2 0 2>
  <.PortSym 0 -30 1 0 3>
  <.ID -40 40 idiodevss_2kv "1=m=1==">
  <Text -30 3 10 #000000 0 "vss">
  <Text 22 3 10 #000000 0 "pad">
  <Text -22 -40 10 #000000 0 "vdd">
  </Symbol>
</Component>
  
<Component idiodevss_4kv>
  <Description>
Authors: IHP Open PDK Authors 2025
</Description>
  <Model>
.Def:IHP_PDK_nonlinear_components_idiodevss_4kv PVdd Pad Pvss m="1" 
.Def:End
  </Model>
  <Spice>*
.SUBCKT IHP_PDK_nonlinear_components_idiodevss_4kv  gnd PVdd Pad PVss m=1
      XD1 PVdd Pad PVss idiodevss_4kv m={m}
.ENDS
  </Spice>
  <VerilogModel>  </VerilogModel>
  <VHDLModel>  </VHDLModel>
<Symbol>
  <Line 0 -20 0 -10 #000080 2 1>
  <Line -20 -20 0 40 #000080 2 1>
  <Line -20 20 40 0 #000080 2 1>
  <Line 20 -20 0 40 #000080 2 1>
  <Line -20 -20 40 0 #000080 2 1>
  <Line 6 9 0 -18 #000080 2 1>
  <Line -6 9 0 -18 #000080 2 1>
  <Line 30 0 -24 0 #000080 2 1>
  <Line -6 0 -24 0 #000080 2 1>
  <Line 6 0 -12 -9 #000080 2 1>
  <Line 6 0 -12 9 #000080 2 1>
  <.PortSym -30 0 3 0 1>
  <.PortSym 30 0 2 0 2>
  <.PortSym 0 -30 1 0 3>
  <.ID -40 40 idiodevss_4kv "1=m=1==">
  <Text -30 3 10 #000000 0 "vss">
  <Text 22 3 10 #000000 0 "pad">
  <Text -22 -40 10 #000000 0 "vdd">
  </Symbol>
</Component>


<Component pnpMPA>
  <Description>
Author: Mike Brinson, Feb 2024
mbrin72043@yahoo.co.uk, or m.brinson@londonmet.ac.uk.
  </Description>
  <Model>
.Def:IHP_PDK_nonlinear_components_pnpMPA c b e  w="1u" l="2u" m="1"
.Def:End
  </Model>
  <Spice>*
.SUBCKT IHP_PDK_nonlinear_components_pnpMPA gnd c b e  w=1u l=2u m=1  
X1 c b e  pnpMPA A={w*l} P={2*(w+l)} m={m}
.ENDS
  </Spice>
  <VerilogModel>  </VerilogModel>
  <VHDLModel>  </VHDLModel>
  <Symbol>
  <Line 0 -30 0 15 #000080 2 1>
  <Line 0 30 0 -15 #000080 2 1>
  <Line -30 0 20 0 #000080 2 1>
  <Line -10 -16 0 32 #000080 3 1>
  <Line 0 -15 -10 8 #000080 2 1>
  <Line 0 15 -10 -8 #000080 2 1>
  <Arrow 0 15 -5 -4 4 4 #000080 2 1 1>
  <.PortSym 0 -30 1 0 1>
  <.PortSym 0 30 3 0 2>
  <.PortSym -30 0 2 0 3>
  <.ID 10 15 pnpMPA "1=w=1u==" "1=l=2u==" "1=m=1==">
  </Symbol>
</Component>

<Component npn13G2l>
  <Description>
Author: Mike Brinson, Feb 2024
mbrin72043@yahoo.co.uk, or m.brinson@londonmet.ac.uk.
  </Description>
  <Model>
.Def:IHP_PDK_nonlinear_components_npn13G2l c b e bn Nx="1" El="1" 
.Def:End
  </Model>
  <Spice>*
.SUBCKT IHP_PDK_nonlinear_components_npn13G2l  gnd c b e bn Nx=1 El=1 
X1 c b e bn npn13G2l Nx={Nx} El={El} 
.ENDS
  </Spice>
  <VerilogModel>  </VerilogModel>
  <VHDLModel>  </VHDLModel>
  <Symbol>
  <Line 0 -30 0 15 #000080 2 1>
  <Line 0 30 0 -22 #000080 2 1>
  <Line -30 0 20 0 #000080 2 1>
  <Line -10 -16 0 32 #000080 3 1>
  <Line 0 -15 -10 8 #000080 2 1>
  <Line 0 15 -10 -8 #000080 2 1>
  <Line 0 15 -7 0 #000080 2 1>
  <Line 10 0 -10 0 #000080 2 1>
  <.PortSym 0 -30 1 0 1>
  <.PortSym 0 30 3 0 2>
  <.PortSym -30 0 2 0 3>
  <.PortSym 10 0 4 180>
  <.ID 10 15 npn13G2l "1=Nx=1" "1=El=1">
  </Symbol>
</Component>


<Component npn13G2v>
  <Description>
Author: Mike Brinson, Feb 2024
mbrin72043@yahoo.co.uk, or m.brinson@londonmet.ac.uk.
  </Description>
  <Model>
.Def:IHP_PDK_nonlinear_components_npn13G2v c b e bn Nx="1" El="2.5" 
.Def:End
  </Model>
  <Spice>*
.SUBCKT IHP_PDK_nonlinear_components_npn13G2v  gnd c b e bn Nx=1 El=1
X1 c b e bn npn13G2v Nx={Nx} El={El}
.ENDS
  </Spice>
  <VerilogModel>  </VerilogModel>
  <VHDLModel>  </VHDLModel>
  <Symbol>
  <Line 0 -30 0 15 #000080 2 1>
  <Line 0 30 0 -22 #000080 2 1>
  <Line -30 0 20 0 #000080 2 1>
  <Line -10 -16 0 32 #000080 3 1>
  <Line 0 -15 -10 8 #000080 2 1>
  <Line 0 15 -10 -8 #000080 2 1>
  <Line 0 15 -7 0 #000080 2 1>
  <Line 10 0 -10 0 #000080 2 1>
  <.PortSym 0 -30 1 0 1>
  <.PortSym 0 30 3 0 2>
  <.PortSym -30 0 2 0 3>
  <.PortSym 10 0 4 180>
  <.ID 10 15 npn13G2v "1=Nx=1" "1=El=1">
  </Symbol>
</Component>

<Component nmoscl_2>
  <Description>
Author: IHP-PDK-Authors, 2025
</Description>
  <Model>
.Def:IHP_PDK_nonlinear_components_nmoscl_2 Pcathode Panode m="1"
.Def:End
  </Model>
  <Spice>*
.SUBCKT IHP_PDK_nonlinear_components_nmoscl_2 gnd Pcathode Panode m=1
      XD1 Panode Pcathode nmoscl_2 m={m}
.ENDS
  </Spice>
  <VerilogModel>  </VerilogModel>
  <VHDLModel>  </VHDLModel>
  <Symbol>
  <Line 6 9 0 -18 #000080 2 1>
  <Line -6 9 0 -18 #000080 2 1>
  <Line 30 0 -24 0 #000080 2 1>
  <Line -6 0 -24 0 #000080 2 1>
  <Line 6 0 -12 -9 #000080 2 1>
  <Line 6 0 -12 9 #000080 2 1>
  <.PortSym -30 0 1 0 1>
  <.PortSym 30 0 2 0 2>
  <.ID -20 -60 nmoscl_2 "1=m=1==">
  <Text -25 6 10 #000000 0 "vss">
  <Text 15 6 10 #000000 0 "vdd">
  </Symbol>
</Component>

<Component nmoscl_4>
  <Description>
Author: IHP-PDK-Authors, 2025
</Description>
  <Model>
.Def:IHP_PDK_nonlinear_components_nmoscl_4 Pcathode Panode m="1"
.Def:End
  </Model>
  <Spice>*
.SUBCKT IHP_PDK_nonlinear_components_nmoscl_4 gnd Pcathode Panode m=1
      XD1 Panode Pcathode nmoscl_4 m={m}
.ENDS
  </Spice>
  <VerilogModel>  </VerilogModel>
  <VHDLModel>  </VHDLModel>
  <Symbol>
  <Line 6 9 0 -18 #000080 2 1>
  <Line -6 9 0 -18 #000080 2 1>
  <Line 30 0 -24 0 #000080 2 1>
  <Line -6 0 -24 0 #000080 2 1>
  <Line 6 0 -12 -9 #000080 2 1>
  <Line 6 0 -12 9 #000080 2 1>
  <.PortSym -30 0 1 0 1>
  <.PortSym 30 0 2 0 2>
  <.ID -20 -60 nmoscl_4 "1=m=1==">
  <Text -25 6 10 #000000 0 "vss">
  <Text 15 6 10 #000000 0 "vdd">
  </Symbol>
</Component>

<Component diodevdd_2kv>
  <Description>
Authors: IHP Open PDK Authors 2025
</Description>
  <Model>
.Def:IHP_PDK_nonlinear_components_diodevdd_2kv PVdd Pad Pvss m="1" 
.Def:End
  </Model>
  <Spice>*
.SUBCKT IHP_PDK_nonlinear_components_diodevdd_2kv  gnd PVdd Pad PVss m=1
      XD1 PVdd Pad PVss diodevdd_2kv m={m}
.ENDS
  </Spice>
  <VerilogModel>  </VerilogModel>
  <VHDLModel>  </VHDLModel>
<Symbol>
  <Line 0 -20 0 -10 #000080 2 1>
  <Line -20 -20 0 40 #000080 2 1>
  <Line -20 20 40 0 #000080 2 1>
  <Line 20 -20 0 40 #000080 2 1>
  <Line -20 -20 40 0 #000080 2 1>
  <Line 6 9 0 -18 #000080 2 1>
  <Line -6 9 0 -18 #000080 2 1>
  <Line 30 0 -24 0 #000080 2 1>
  <Line -6 0 -24 0 #000080 2 1>
  <Line 6 0 -12 -9 #000080 2 1>
  <Line 6 0 -12 9 #000080 2 1>
  <.PortSym -30 0 2 0 1>
  <.PortSym 30 0 1 0 2>
  <.PortSym 0 -30 3 0 3>
  <.ID -40 40 diodevdd_2kv "1=m=1==">
  <Text -30 3 10 #000000 0 "pad">
  <Text 22 3 10 #000000 0 "vdd">
  <Text -22 -40 10 #000000 0 "vss">
  </Symbol>
</Component>

<Component diodevdd_4kv>
  <Description>
Authors: IHP Open PDK Authors 2025
</Description>
  <Model>
.Def:IHP_PDK_nonlinear_components_diodevdd_4kv PVdd Pad Pvss m="1" 
.Def:End
  </Model>
  <Spice>*
.SUBCKT IHP_PDK_nonlinear_components_diodevdd_4kv  gnd PVdd Pad PVss m=1
      XD1 PVdd Pad PVss diodevdd_4kv m={m}
.ENDS
  </Spice>
  <VerilogModel>  </VerilogModel>
  <VHDLModel>  </VHDLModel>
<Symbol>
  <Line 0 -20 0 -10 #000080 2 1>
  <Line -20 -20 0 40 #000080 2 1>
  <Line -20 20 40 0 #000080 2 1>
  <Line 20 -20 0 40 #000080 2 1>
  <Line -20 -20 40 0 #000080 2 1>
  <Line 6 9 0 -18 #000080 2 1>
  <Line -6 9 0 -18 #000080 2 1>
  <Line 30 0 -24 0 #000080 2 1>
  <Line -6 0 -24 0 #000080 2 1>
  <Line 6 0 -12 -9 #000080 2 1>
  <Line 6 0 -12 9 #000080 2 1>
  <.PortSym -30 0 2 0 1>
  <.PortSym 30 0 1 0 2>
  <.PortSym 0 -30 3 0 3>
  <.ID -40 40 diodevdd_4kv "1=m=1==">
  <Text -30 3 10 #000000 0 "pad">
  <Text 22 3 10 #000000 0 "vdd">
  <Text -22 -40 10 #000000 0 "vss">
  </Symbol>
</Component>


<Component idiodevdd_2kv>
  <Description>
Authors: IHP Open PDK Authors 2025
</Description>
  <Model>
.Def:IHP_PDK_nonlinear_components_idiodevdd_2kv PVdd Pad Pvss m="1" 
.Def:End
  </Model>
  <Spice>*
.SUBCKT IHP_PDK_nonlinear_components_idiodevdd_2kv  gnd PVdd Pad PVss m=1
      XD1 PVdd Pad PVss idiodevdd_2kv m={m}
.ENDS
  </Spice>
  <VerilogModel>  </VerilogModel>
  <VHDLModel>  </VHDLModel>
<Symbol>
  <Line 0 -20 0 -10 #000080 2 1>
  <Line -20 -20 0 40 #000080 2 1>
  <Line -20 20 40 0 #000080 2 1>
  <Line 20 -20 0 40 #000080 2 1>
  <Line -20 -20 40 0 #000080 2 1>
  <Line 6 9 0 -18 #000080 2 1>
  <Line -6 9 0 -18 #000080 2 1>
  <Line 30 0 -24 0 #000080 2 1>
  <Line -6 0 -24 0 #000080 2 1>
  <Line 6 0 -12 -9 #000080 2 1>
  <Line 6 0 -12 9 #000080 2 1>
  <.PortSym -30 0 2 0 1>
  <.PortSym 30 0 1 0 2>
  <.PortSym 0 -30 3 0 3>
  <.ID -40 40 idiodevdd_2kv "1=m=1==">
  <Text -30 3 10 #000000 0 "pad">
  <Text 22 3 10 #000000 0 "vdd">
  <Text -22 -40 10 #000000 0 "vss">
  </Symbol>
</Component>


<Component idiodevdd_4kv>
  <Description>
Authors: IHP Open PDK Authors 2025
</Description>
  <Model>
.Def:IHP_PDK_nonlinear_components_idiodevdd_4kv PVdd Pad Pvss m="1" 
.Def:End
  </Model>
  <Spice>*
.SUBCKT IHP_PDK_nonlinear_components_idiodevdd_4kv  gnd PVdd Pad PVss m=1
      XD1 PVdd Pad PVss idiodevdd_4kv m={m}
.ENDS
  </Spice>
  <VerilogModel>  </VerilogModel>
  <VHDLModel>  </VHDLModel>
<Symbol>
  <Line 0 -20 0 -10 #000080 2 1>
  <Line -20 -20 0 40 #000080 2 1>
  <Line -20 20 40 0 #000080 2 1>
  <Line 20 -20 0 40 #000080 2 1>
  <Line -20 -20 40 0 #000080 2 1>
  <Line 6 9 0 -18 #000080 2 1>
  <Line -6 9 0 -18 #000080 2 1>
  <Line 30 0 -24 0 #000080 2 1>
  <Line -6 0 -24 0 #000080 2 1>
  <Line 6 0 -12 -9 #000080 2 1>
  <Line 6 0 -12 9 #000080 2 1>
  <.PortSym -30 0 2 0 1>
  <.PortSym 30 0 1 0 2>
  <.PortSym 0 -30 3 0 3>
  <.ID -40 40 idiodevdd_4kv "1=m=1==">
  <Text -30 3 10 #000000 0 "pad">
  <Text 22 3 10 #000000 0 "vdd">
  <Text -22 -40 10 #000000 0 "vss">
  </Symbol>
</Component>


<Component diodevss_2kv>
  <Description>
Authors: IHP Open PDK Authors 2025
</Description>
  <Model>
.Def:IHP_PDK_nonlinear_components_diodevss_2kv PVdd Pad Pvss m="1" 
.Def:End
  </Model>
  <Spice>*
.SUBCKT IHP_PDK_nonlinear_components_diodevss_2kv  gnd PVdd Pad PVss m=1
      XD1 PVdd Pad PVss diodevss_2kv m={m}
.ENDS
  </Spice>
  <VerilogModel>  </VerilogModel>
  <VHDLModel>  </VHDLModel>
<Symbol>
  <Line 0 -20 0 -10 #000080 2 1>
  <Line -20 -20 0 40 #000080 2 1>
  <Line -20 20 40 0 #000080 2 1>
  <Line 20 -20 0 40 #000080 2 1>
  <Line -20 -20 40 0 #000080 2 1>
  <Line 6 9 0 -18 #000080 2 1>
  <Line -6 9 0 -18 #000080 2 1>
  <Line 30 0 -24 0 #000080 2 1>
  <Line -6 0 -24 0 #000080 2 1>
  <Line 6 0 -12 -9 #000080 2 1>
  <Line 6 0 -12 9 #000080 2 1>
  <.PortSym -30 0 3 0 1>
  <.PortSym 30 0 2 0 2>
  <.PortSym 0 -30 1 0 3>
  <.ID -40 40 diodevss_2kv "1=m=1==">
  <Text -30 3 10 #000000 0 "vss">
  <Text 22 3 10 #000000 0 "pad">
  <Text -22 -40 10 #000000 0 "vdd">
  </Symbol>
</Component>
  
<Component diodevss_4kv>
  <Description>
Authors: IHP Open PDK Authors 2025
</Description>
  <Model>
.Def:IHP_PDK_nonlinear_components_diodevss_4kv PVdd Pad Pvss m="1" 
.Def:End
  </Model>
  <Spice>*
.SUBCKT IHP_PDK_nonlinear_components_diodevss_4kv  gnd PVdd Pad PVss m=1
      XD1 PVdd Pad PVss diodevss_4kv m={m}
.ENDS
  </Spice>
  <VerilogModel>  </VerilogModel>
  <VHDLModel>  </VHDLModel>
<Symbol>
  <Line 0 -20 0 -10 #000080 2 1>
  <Line -20 -20 0 40 #000080 2 1>
  <Line -20 20 40 0 #000080 2 1>
  <Line 20 -20 0 40 #000080 2 1>
  <Line -20 -20 40 0 #000080 2 1>
  <Line 6 9 0 -18 #000080 2 1>
  <Line -6 9 0 -18 #000080 2 1>
  <Line 30 0 -24 0 #000080 2 1>
  <Line -6 0 -24 0 #000080 2 1>
  <Line 6 0 -12 -9 #000080 2 1>
  <Line 6 0 -12 9 #000080 2 1>
  <.PortSym -30 0 3 0 1>
  <.PortSym 30 0 2 0 2>
  <.PortSym 0 -30 1 0 3>
  <.ID -40 40 diodevss_4kv "1=m=1==">
  <Text -30 3 10 #000000 0 "vss">
  <Text 22 3 10 #000000 0 "pad">
  <Text -22 -40 10 #000000 0 "vdd">
  </Symbol>
</Component>
  

<Component idiodevss_2kv>
  <Description>
Authors: IHP Open PDK Authors 2025
</Description>
  <Model>
.Def:IHP_PDK_nonlinear_components_idiodevss_2kv PVdd Pad Pvss m="1" 
.Def:End
  </Model>
  <Spice>*
.SUBCKT IHP_PDK_nonlinear_components_idiodevss_2kv  gnd PVdd Pad PVss m=1
      XD1 PVdd Pad PVss idiodevss_2kv m={m}
.ENDS
  </Spice>
  <VerilogModel>  </VerilogModel>
  <VHDLModel>  </VHDLModel>
<Symbol>
  <Line 0 -20 0 -10 #000080 2 1>
  <Line -20 -20 0 40 #000080 2 1>
  <Line -20 20 40 0 #000080 2 1>
  <Line 20 -20 0 40 #000080 2 1>
  <Line -20 -20 40 0 #000080 2 1>
  <Line 6 9 0 -18 #000080 2 1>
  <Line -6 9 0 -18 #000080 2 1>
  <Line 30 0 -24 0 #000080 2 1>
  <Line -6 0 -24 0 #000080 2 1>
  <Line 6 0 -12 -9 #000080 2 1>
  <Line 6 0 -12 9 #000080 2 1>
  <.PortSym -30 0 3 0 1>
  <.PortSym 30 0 2 0 2>
  <.PortSym 0 -30 1 0 3>
  <.ID -40 40 idiodevss_2kv "1=m=1==">
  <Text -30 3 10 #000000 0 "vss">
  <Text 22 3 10 #000000 0 "pad">
  <Text -22 -40 10 #000000 0 "vdd">
  </Symbol>
</Component>
  
<Component idiodevss_4kv>
  <Description>
Authors: IHP Open PDK Authors 2025
</Description>
  <Model>
.Def:IHP_PDK_nonlinear_components_idiodevss_4kv PVdd Pad Pvss m="1" 
.Def:End
  </Model>
  <Spice>*
.SUBCKT IHP_PDK_nonlinear_components_idiodevss_4kv  gnd PVdd Pad PVss m=1
      XD1 PVdd Pad PVss idiodevss_4kv m={m}
.ENDS
  </Spice>
  <VerilogModel>  </VerilogModel>
  <VHDLModel>  </VHDLModel>
<Symbol>
  <Line 0 -20 0 -10 #000080 2 1>
  <Line -20 -20 0 40 #000080 2 1>
  <Line -20 20 40 0 #000080 2 1>
  <Line 20 -20 0 40 #000080 2 1>
  <Line -20 -20 40 0 #000080 2 1>
  <Line 6 9 0 -18 #000080 2 1>
  <Line -6 9 0 -18 #000080 2 1>
  <Line 30 0 -24 0 #000080 2 1>
  <Line -6 0 -24 0 #000080 2 1>
  <Line 6 0 -12 -9 #000080 2 1>
  <Line 6 0 -12 9 #000080 2 1>
  <.PortSym -30 0 3 0 1>
  <.PortSym 30 0 2 0 2>
  <.PortSym 0 -30 1 0 3>
  <.ID -40 40 idiodevss_4kv "1=m=1==">
  <Text -30 3 10 #000000 0 "vss">
  <Text 22 3 10 #000000 0 "pad">
  <Text -22 -40 10 #000000 0 "vdd">
  </Symbol>
</Component>
           
<Component isolbox>
  <Description>
Author: IHP-PDK-Authors, 2025
</Description>
  <Model>
.Def:IHP_PDK_nonlinear_components_isolbox isosub nwell sub w="3u" l="3u"
.Def:End
  </Model>
  <Spice>*
.SUBCKT IHP_PDK_nonlinear_components_isolbox gnd isosub nwell sub w=3u l=3u
XD1 isosub nwell sub isolbox w={w} l={l}
.ENDS
  </Spice>
  <VerilogModel>  </VerilogModel>
  <VHDLModel>  </VHDLModel>
  <Symbol>
  <Line 9 -6 -18 0 #000080 2 1>
  <Line 9 6 -18 0 #000080 2 1>
  <Line 0 30 0 -24 #000080 2 1>
  <Line 0 -6 0 -24 #000080 2 1>
  <Line 0 -6 9 12 #000080 2 1>
  <Line 0 -6 -9 12 #000080 2 1>
  <Line 9 -54 -18 0 #000080 2 1>
  <Line 9 -66 -18 0 #000080 2 1>
  <Line 0 -90 0 24 #000080 2 1>
  <Line 0 -30 0 -24 #000080 2 1>
  <Line 0 -54 9 -12 #000080 2 1>
  <Line 0 -54 -9 -12 #000080 2 1>
  <.PortSym 0 -90 1 0 1>
  <.PortSym 0 -30 2 0 1>
  <.PortSym 0 30 3 0 1>
  <.ID 20 -60 isolbox "1=w=3u==" "1=l=3u==">
  <Text 2 35 8 #000000 90 "sub">
  <Text 2 -20 8 #000000 90 "nwell">
  <Text 2 -75 8 #000000 90 "isosub">
  </Symbol>
</Component>
