# Digital-electronics-1

## Labs
### 01-gates
[Labs 01-gates](https://github.com/xhruby28/Digital-electronics-1/tree/main/Labs/01-gates)

[Labs 02-logic](https://github.com/xhruby28/Digital-electronics-1/tree/main/Labs/02-logic)

[Labs 03-vivado](https://github.com/xhruby28/Digital-electronics-1/tree/main/Labs/03-vivado)

[Labs 04-segment](https://github.com/xhruby28/Digital-electronics-1/tree/main/Labs/04-segment)

## VHDL Operators
| **Operator** | **Description** |
| :-: | :-- |
| `<=` | Value assignment |
| `and` | Logical AND |
| `nand` | Logical AND with negated output |
| `or` | Logical OR |
| `nor` | Logical OR with negated output |
| `not` | Nagation |
| `xor` | Exclusive OR |
| `xnor` | Exclusive OR with negated output |
| `-- comment` | Comments |

**Source code**

``` vhdl


```

### *Links*

-[Git manual 1](https://medium.com/swlh/how-to-make-the-perfect-readme-md-on-github-92ed5771c061)

-[Git manual 2](https://docs.github.com/en/github/writing-on-github/basic-writing-and-formatting-syntax)

-[Git manual 3](https://guides.github.com/features/mastering-markdown/)

