INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wymt/code/system2018/OpenMIPS/Chapter4/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wymt/code/system2018/OpenMIPS/Chapter4/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wymt/code/system2018/OpenMIPS/Chapter4/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wymt/code/system2018/OpenMIPS/Chapter4/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wymt/code/system2018/OpenMIPS/Chapter4/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wymt/code/system2018/OpenMIPS/Chapter4/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wymt/code/system2018/OpenMIPS/Chapter4/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wymt/code/system2018/OpenMIPS/Chapter4/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wymt/code/system2018/OpenMIPS/Chapter4/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wymt/code/system2018/OpenMIPS/Chapter4/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wymt/code/system2018/OpenMIPS/Chapter4/openmips_min_spoc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_spoc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wymt/code/system2018/OpenMIPS/Chapter4/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wymt/code/system2018/OpenMIPS/Chapter4/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wymt/code/system2018/OpenMIPS/Chapter4/openmips_min_spoc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_spoc_tb
