<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>FPGA-芯片分析 | JERRY'S BLOG</title><meta name="author" content="JERRY LEE,98jerry.lee@gmail.com"><meta name="copyright" content="JERRY LEE"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="FPGA-芯片分析一、FPGA1.1 FPGA的IO口AMD 的器件把“可编程 I&#x2F;O”与“高速串行 I&#x2F;O”严格分层：  SelectIO（按 I&#x2F;O Bank 供电影响电平与标准）承担绝大多数并行&#x2F;中高速差分接口； MGT SerDes（GTP&#x2F;GTH&#x2F;GTY&#x2F;GTM&#x2F;GTYP 等）承担 5–112 Gb&amp;#x2F">
<meta property="og:type" content="article">
<meta property="og:title" content="FPGA-芯片分析">
<meta property="og:url" content="http://example.com/2025/10/13/FPGA-%E8%8A%AF%E7%89%87%E5%88%86%E6%9E%90/index.html">
<meta property="og:site_name" content="JERRY&#39;S BLOG">
<meta property="og:description" content="FPGA-芯片分析一、FPGA1.1 FPGA的IO口AMD 的器件把“可编程 I&#x2F;O”与“高速串行 I&#x2F;O”严格分层：  SelectIO（按 I&#x2F;O Bank 供电影响电平与标准）承担绝大多数并行&#x2F;中高速差分接口； MGT SerDes（GTP&#x2F;GTH&#x2F;GTY&#x2F;GTM&#x2F;GTYP 等）承担 5–112 Gb&amp;#x2F">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="http://example.com/img/my_logo.png">
<meta property="article:published_time" content="2025-10-13T07:06:50.393Z">
<meta property="article:modified_time" content="2025-10-13T08:30:00.908Z">
<meta property="article:author" content="JERRY LEE">
<meta property="article:tag" content="FPGA">
<meta property="article:tag" content="芯片">
<meta property="article:tag" content="IO">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://example.com/img/my_logo.png"><link rel="shortcut icon" href="/img/favicon.png"><link rel="canonical" href="http://example.com/2025/10/13/FPGA-%E8%8A%AF%E7%89%87%E5%88%86%E6%9E%90/index.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css?v=4.14.0-b2"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free@6.5.1/css/all.min.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui@5.0.35/dist/fancybox/fancybox.min.css" media="print" onload="this.media='all'"><script>(()=>{
      const saveToLocal = {
        set: (key, value, ttl) => {
          if (ttl === 0) return
          const now = Date.now()
          const expiry = now + ttl * 86400000
          const item = {
            value,
            expiry
          }
          localStorage.setItem(key, JSON.stringify(item))
        },
      
        get: key => {
          const itemStr = localStorage.getItem(key)
      
          if (!itemStr) {
            return undefined
          }
          const item = JSON.parse(itemStr)
          const now = Date.now()
      
          if (now > item.expiry) {
            localStorage.removeItem(key)
            return undefined
          }
          return item.value
        }
      }
      
      window.btf = {
        saveToLocal: saveToLocal,
        getScript: (url, attr = {}) => new Promise((resolve, reject) => {
          const script = document.createElement('script')
          script.src = url
          script.async = true
          script.onerror = reject
          script.onload = script.onreadystatechange = function() {
            const loadState = this.readyState
            if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
            script.onload = script.onreadystatechange = null
            resolve()
          }

          Object.keys(attr).forEach(key => {
            script.setAttribute(key, attr[key])
          })

          document.head.appendChild(script)
        }),

        getCSS: (url, id = false) => new Promise((resolve, reject) => {
          const link = document.createElement('link')
          link.rel = 'stylesheet'
          link.href = url
          if (id) link.id = id
          link.onerror = reject
          link.onload = link.onreadystatechange = function() {
            const loadState = this.readyState
            if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
            link.onload = link.onreadystatechange = null
            resolve()
          }
          document.head.appendChild(link)
        }),

        addGlobalFn: (key, fn, name = false, parent = window) => {
          const pjaxEnable = false
          if (!pjaxEnable && key.startsWith('pjax')) return

          const globalFn = parent.globalFn || {}
          const keyObj = globalFn[key] || {}
    
          if (name && keyObj[name]) return
    
          name = name || Object.keys(keyObj).length
          keyObj[name] = fn
          globalFn[key] = keyObj
          parent.globalFn = globalFn
        }
      }
    
      const activateDarkMode = () => {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      const activateLightMode = () => {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }

      btf.activateDarkMode = activateDarkMode
      btf.activateLightMode = activateLightMode
      
      const t = saveToLocal.get('theme')
    
        if (t === 'dark') activateDarkMode()
        else if (t === 'light') activateLightMode()
      
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
      const detectApple = () => {
        if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
          document.documentElement.classList.add('apple')
        }
      }
      detectApple()
    })()</script><script>const GLOBAL_CONFIG = {
  root: '/',
  algolia: undefined,
  localSearch: undefined,
  translate: undefined,
  noticeOutdate: undefined,
  highlight: {"plugin":"highlight.js","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":200},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  dateSuffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'fancybox',
  Snackbar: undefined,
  infinitegrid: {
    js: 'https://cdn.jsdelivr.net/npm/@egjs/infinitegrid@4.11.1/dist/infinitegrid.min.js',
    buttonText: '加载更多'
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: false,
  },
  autoDarkmode: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'FPGA-芯片分析',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2025-10-13 16:30:00'
}</script><base href="/" /><!-- hexo injector head_end start --><link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/KaTeX/0.16.9/katex.min.css" integrity="sha512-fHwaWebuwA7NSF5Qg/af4UeDx9XqUpYpOGgubo3yWu+b2IQR4UeQwbb42Ti7gVAjNtVoI/I9TEoYeu9omwcC6g==" crossorigin="anonymous" referrerpolicy="no-referrer" /><!-- hexo injector head_end end --><meta name="generator" content="Hexo 6.3.0"></head><body><div id="web_bg"></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="/img/my_logo.png" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="sidebar-site-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">15</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">24</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">7</div></a></div><hr class="custom-hr"/></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url('/img/default_top_img.jpg')"><nav id="nav"><span id="blog-info"><a href="/" title="JERRY'S BLOG"><img class="site-icon" src="/img/my_logo.png" alt="Logo"/><span class="site-name">JERRY'S BLOG</span></a></span><div id="menus"><div id="toggle-menu"><span class="site-page"><i class="fas fa-bars fa-fw"></i></span></div></div></nav><div id="post-info"><h1 class="post-title">FPGA-芯片分析</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2025-10-13T07:06:50.393Z" title="发表于 2025-10-13 15:06:50">2025-10-13</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2025-10-13T08:30:00.908Z" title="更新于 2025-10-13 16:30:00">2025-10-13</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/FPGA/">FPGA</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="FPGA-芯片分析"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">阅读量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><h1 id="FPGA-芯片分析"><a href="#FPGA-芯片分析" class="headerlink" title="FPGA-芯片分析"></a>FPGA-芯片分析</h1><h2 id="一、FPGA"><a href="#一、FPGA" class="headerlink" title="一、FPGA"></a>一、FPGA</h2><h3 id="1-1-FPGA的IO口"><a href="#1-1-FPGA的IO口" class="headerlink" title="1.1 FPGA的IO口"></a>1.1 FPGA的IO口</h3><p>AMD 的器件把“可编程 I&#x2F;O”与“高速串行 I&#x2F;O”严格分层：</p>
<ul>
<li>SelectIO（按 I&#x2F;O Bank 供电影响电平与标准）承担绝大多数并行&#x2F;中高速差分接口；</li>
<li>MGT SerDes（GTP&#x2F;GTH&#x2F;GTY&#x2F;GTM&#x2F;GTYP 等）承担 5–112 Gb&#x2F;s 级的高速串行协议。</li>
<li>SoC 与 ACAP 系列（Zynq、Versal）另含 PS&#x2F;PMC 侧 MIO&#x2F;EMIO 与专用 SerDes。</li>
</ul>
<p>设计的核心是：把接口速率&#x2F;电平&#x2F;通道数映射到合适的 Bank 或 SerDes Tile，并据此规划 VCCO&#x2F;VREF&#x2F;REFCLK 与约束。</p>
<h4 id="1-1-1-总表："><a href="#1-1-1-总表：" class="headerlink" title="1.1.1 总表："></a>1.1.1 总表：</h4><ol>
<li>SelectIO</li>
</ol>
<p>常见于Bank64&#x2F;65&#x2F;44…..</p>
<table>
<thead>
<tr>
<th>接口</th>
<th>电压</th>
<th>速率级别</th>
<th>常见场景</th>
<th>备注</th>
</tr>
</thead>
<tbody><tr>
<td>HR (High Range)</td>
<td>1.2–3.3 V</td>
<td>数十～数百 Mb&#x2F;s</td>
<td>3.3V 外设、GPIO、低中速并口</td>
<td>可配 VREF&#x2F;VRP&#x2F;VRN；<br />有 GC&#x2F;MRCC&#x2F;SRCC 时钟脚</td>
</tr>
<tr>
<td>HD (High Density)</td>
<td>1.2–3.3 V</td>
<td>数十～数百 Mb&#x2F;s</td>
<td>通用控制与中速接口</td>
<td>同 HR，面向新架构</td>
</tr>
<tr>
<td>HP (High Performance)</td>
<td>1.0–1.8 V</td>
<td>数百 Mb&#x2F;s～约 1–2 Gb&#x2F;s（并口级）</td>
<td>LVDS并口、ADC&#x2F;DAC 数据、摄像头并口</td>
<td>低电容高带宽；优先放高速并口与采样时钟</td>
</tr>
</tbody></table>
<ol start="2">
<li>高速串行 SerDes</li>
</ol>
<table>
<thead>
<tr>
<th>接口</th>
<th>速率范围</th>
<th>常见场景</th>
<th>备注</th>
</tr>
</thead>
<tbody><tr>
<td>GTP</td>
<td>~0.5–6.6 Gb&#x2F;s</td>
<td>低速&#x2F;短距串行通道</td>
<td>入门级收发器，AC 耦合差分，需 MGTREFCLK</td>
</tr>
<tr>
<td>GTH</td>
<td>~1–16.3&#x2F;25 Gb&#x2F;s</td>
<td>中高速串行互连</td>
<td>常见于 10G&#x2F;25G 等速率档</td>
</tr>
<tr>
<td>GTY</td>
<td>~10–32.75 Gb&#x2F;s</td>
<td>高速&#x2F;长距串行</td>
<td>更高带宽、更强均衡</td>
</tr>
<tr>
<td>GTYP</td>
<td>~10–58 Gb&#x2F;s（器件依赖）</td>
<td>更高速场景</td>
<td>部分 UltraScale+ 器件可达更高线速</td>
</tr>
<tr>
<td>GTM（Versal）</td>
<td>58–112 Gb&#x2F;s（PAM4）</td>
<td>100G&#x2F;400G&#x2F;800G 等极高速</td>
<td>顶级速率，Tile&#x2F;Quad 成组</td>
</tr>
<tr>
<td>PS-GTR &#x2F; PMC-SerDes（SoC 侧）</td>
<td>~6–12.5 Gb&#x2F;s（器件依赖）</td>
<td>SoC 内置高速串行通道</td>
<td>走 PS&#x2F;PMC 域，仍需就近 REFCLK</td>
</tr>
</tbody></table>
<blockquote>
<p>SerDes 共性：差分CML信号标准、板级 100Ω 差分、就近 <strong>MGTREFCLK</strong></p>
</blockquote>
<ol start="3">
<li>ZYNQ等SoC的PS IO口</li>
</ol>
<table>
<thead>
<tr>
<th>接口</th>
<th>典型电压</th>
<th>速率级别</th>
<th>常见场景</th>
<th>备注</th>
</tr>
</thead>
<tbody><tr>
<td>MIO</td>
<td>1.8 V &#x2F; 3.3 V（器件限定）</td>
<td>中低速</td>
<td>USB&#x2F;SD&#x2F;QSPI&#x2F;UART&#x2F;I²C&#x2F;SPI&#x2F;GPIO</td>
<td>数量与位置固定；省资源最稳</td>
</tr>
<tr>
<td>EMIO（PS 经 PL 出）</td>
<td>由所选 PL Bank 决定</td>
<td>低速～高速并口</td>
<td>当 MIO 不够或需特殊电平&#x2F;更高速时</td>
<td>走 PL 的 HR&#x2F;HD&#x2F;HP&#x2F;HDIO&#x2F;XPIO 能力</td>
</tr>
</tbody></table>
<ol start="4">
<li>时钟&#x2F;参考电压口</li>
</ol>
<table>
<thead>
<tr>
<th>接口</th>
<th>电压&#x2F;属性</th>
<th>速率&#x2F;用途</th>
<th>常见场景</th>
<th>备注</th>
</tr>
</thead>
<tbody><tr>
<td>GC&#x2F;MRCC&#x2F;SRCC（时钟脚）</td>
<td>与所在 Bank 一致</td>
<td>输入高质量时钟</td>
<td>外部主时钟、采样时钟</td>
<td>优先占用差分对</td>
</tr>
<tr>
<td>MGTREFCLK（SerDes 参考）</td>
<td>差分 CML&#x2F;AC 耦合</td>
<td>为 SerDes 提供参考</td>
<td>各 Tile&#x2F;Quad 共用</td>
<td>就近布置、抖动指标要达标</td>
</tr>
<tr>
<td>VREF</td>
<td>Bank 参考电压</td>
<td>SSTL&#x2F;HSTL 等</td>
<td>DDR&#x2F;LPDDR 并口参考</td>
<td>需要时在板上分配</td>
</tr>
<tr>
<td>VRP&#x2F;VRN</td>
<td>DCI 参考</td>
<td>片上终端&#x2F;阻抗校准</td>
<td>需要 DCI 的 Bank</td>
<td>按手册接参考网络</td>
</tr>
<tr>
<td>VCCO</td>
<td>Bank的供电电压</td>
<td>给Bank供电</td>
<td>-</td>
<td>下面会说</td>
</tr>
</tbody></table>
<h4 id="1-1-n-VCCO与Vref"><a href="#1-1-n-VCCO与Vref" class="headerlink" title="1.1.n VCCO与Vref"></a>1.1.n VCCO与Vref</h4><p>VCCO 是每个 I&#x2F;O Bank 的供电电压，属于“硬分区”的电源域，在画板时必须为每个使用到的 Bank 提供稳定的 VCCO。不同类型的 Bank 允许的电压档位不同：HD&#x2F;HR 一般支持 1.2–3.3 V，适合 3.3 V 外设与通用接口；HP 一般只支持 1.0–1.8 V，面向高速、低电压并口与差分，不能上 3.3 V。</p>
<p>实际项目里应先识别 Bank 类型，再决定该 Bank 的 VCCO 档位，并为之配置就近、充分的去耦；若未来电压不确定，可以用**“多路电源+0Ω跳线&#x2F;焊盘选择”**的方式预留切换空间，在 VCCO 汇入点前后留测点与串联 0Ω&#x2F;磁珠，便于调试与后改。</p>
<p>VREF 不是所有场合都需要，它是少数“有参考阈值”的单端标准（如 SSTL&#x2F;HSTL）用于设置比较基准的参考脚，通常取 VCCO 的一半（例如 SSTL18 时约 0.9 V）。LVDS、Sub-LVDS、LVCMOS33&#x2F;18 等常见标准都不需要 VREF，因此默认不要把 VREF 直接连到 3.3 V 或 1.8 V；在尚未确定是否会用到 SSTL&#x2F;HSTL 时，最佳做法是让 VREF 引脚保持未连接（或按数据手册的默认处理）并在引脚附近预留电阻分压到地的小网络和一只小电容到地，全部 DNP，等需求明确再上料生成为所需的参考电压。若计划启用片上 DCI&#x2F;ODT，还需按手册给 VRP&#x2F;VRN 预留参考网络位置，同样可先 DNP。</p>
<p>差分与高速并口不依赖 VREF，但要优先占用同一对 IO_L#P&#x2F;N 与带时钟能力的 GC&#x2F;MRCC&#x2F;SRCC 脚，并按 100 Ω 差分、等长成组的规则布线；端接若用片上可不贴外部电阻，但建议在接收端预留 100 Ω 并联电阻位以备选择。</p>
<table>
<thead>
<tr>
<th>场景</th>
<th>VCCO 接法</th>
<th>VREF 处理</th>
<th>其他布局要点</th>
</tr>
</thead>
<tbody><tr>
<td>已确定用 3.3 V 外设（HD&#x2F;HR Bank）</td>
<td>直接给该 Bank 供 3.3 V，足量去耦</td>
<td>不接（无需求）</td>
<td>预留测点与串 0Ω&#x2F;磁珠；普通单端布线</td>
</tr>
<tr>
<td>已确定用 LVDS_18&#x2F;低压高速并口（HP&#x2F;HDIO&#x2F;XPIO）</td>
<td>供 1.8 V（或按器件要求 1.2&#x2F;1.5&#x2F;1.8 V）</td>
<td>不接（LVDS 无需）</td>
<td>预留多组 P&#x2F;N，对等长、差分 100 Ω；时钟走 GC&#x2F;MRCC&#x2F;SRCC</td>
</tr>
<tr>
<td>可能用 SSTL&#x2F;HSTL（DDR 类单端）</td>
<td>供对应电压（如 1.8&#x2F;1.5&#x2F;1.35 V）</td>
<td>预留分压网络与小电容，默认 DNP，后续生成为 ≈VCCO&#x2F;2</td>
<td>DQS&#x2F;时钟优先 GC&#x2F;MRCC&#x2F;SRCC，严格等长成组</td>
</tr>
<tr>
<td>未来不确定电压&#x2F;标准（需兜底）</td>
<td>预留“多路电源+0Ω选择”或可调稳压；默认给通用档（HD&#x2F;HR 用 3.3 V，HP 用 1.8 V）</td>
<td>统一预留分压与电容位，全部 DNP</td>
<td>VCCO 汇入点前后留测点；预占 P&#x2F;N 对与时钟对；端接电阻位 DNP 备选</td>
</tr>
</tbody></table>
<h4 id="1-1-N"><a href="#1-1-N" class="headerlink" title="1.1.N"></a>1.1.N</h4><p>eg：</p>
<p><img src="/../image/FPGA-%E8%8A%AF%E7%89%87%E5%88%86%E6%9E%90/image-20251013162954447.png" alt="image-20251013162954447"></p>
<h2 id="二、Xilinx官方技术指导手册"><a href="#二、Xilinx官方技术指导手册" class="headerlink" title="二、Xilinx官方技术指导手册"></a><strong>二、Xilinx官方技术指导手册</strong></h2><ul>
<li><strong><a target="_blank" rel="noopener" href="https://www.amd.com/en/developer/resources/adaptive-socs-and-fpgas/package-pinout-files/zynq-ultrascale-plus-package-device-pinout-files.html?utm_source=chatgpt.com">Zynq UltraScale+ Package Device Pinout Files</a>: 这个文件详细描述了Zynq UltraScale+所有型号芯片的IO分类，包含HD&#x2F;HP…各种接口</strong></li>
</ul>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta"><i class="fas fa-circle-user fa-fw"></i>文章作者: </span><span class="post-copyright-info"><a href="http://example.com">JERRY LEE</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta"><i class="fas fa-square-arrow-up-right fa-fw"></i>文章链接: </span><span class="post-copyright-info"><a href="http://example.com/2025/10/13/FPGA-%E8%8A%AF%E7%89%87%E5%88%86%E6%9E%90/">http://example.com/2025/10/13/FPGA-%E8%8A%AF%E7%89%87%E5%88%86%E6%9E%90/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta"><i class="fas fa-circle-exclamation fa-fw"></i>版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来自 <a href="http://example.com" target="_blank">JERRY'S BLOG</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/FPGA/">FPGA</a><a class="post-meta__tags" href="/tags/%E8%8A%AF%E7%89%87/">芯片</a><a class="post-meta__tags" href="/tags/IO/">IO</a></div><div class="post_share"><div class="social-share" data-image="/img/my_logo.png" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.3/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.3/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-left"><a href="/2025/10/15/FPGA-%E5%8A%9F%E8%80%97%E8%AE%BE%E8%AE%A1/" title="FPGA-功耗设计"><div class="cover" style="background: var(--default-bg-color)"></div><div class="pagination-info"><div class="label">上一篇</div><div class="prev_info">FPGA-功耗设计</div></div></a></div><div class="next-post pull-right"><a href="/2025/10/13/FPGA-DDR/" title="FPGA-DDR"><div class="cover" style="background: var(--default-bg-color)"></div><div class="pagination-info"><div class="label">下一篇</div><div class="next_info">FPGA-DDR</div></div></a></div></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><div><a href="/2025/09/02/FPGA-FIFO/" title="FPGA-FIFO"><div class="cover" style="background: var(--default-bg-color)"></div><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2025-09-02</div><div class="title">FPGA-FIFO</div></div></a></div><div><a href="/2025/09/07/FPGA-BRAM/" title="FPGA-BRAM"><div class="cover" style="background: var(--default-bg-color)"></div><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2025-09-07</div><div class="title">FPGA-BRAM</div></div></a></div><div><a href="/2025/08/07/FPGA%E4%B8%AD%E7%9A%84IP%E6%A0%B8/" title="FPGA中的IP核"><div class="cover" style="background: var(--default-bg-color)"></div><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2025-08-07</div><div class="title">FPGA中的IP核</div></div></a></div><div><a href="/2025/07/21/FPGA%E4%B8%AD%E7%9A%84%E5%8E%9F%E8%AF%AD/" title="FPGA中的原语"><div class="cover" style="background: var(--default-bg-color)"></div><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2025-07-21</div><div class="title">FPGA中的原语</div></div></a></div><div><a href="/2025/07/20/Vivado%E6%93%8D%E4%BD%9C%E5%A4%87%E6%B3%A8/" title="Vivado操作备注"><div class="cover" style="background: var(--default-bg-color)"></div><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2025-07-20</div><div class="title">Vivado操作备注</div></div></a></div><div><a href="/2025/07/10/Verilog%E8%AF%AD%E6%B3%95%E6%95%B4%E7%90%86/" title="Verilog语法整理"><div class="cover" style="background: var(--default-bg-color)"></div><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2025-07-10</div><div class="title">Verilog语法整理</div></div></a></div></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info"><div class="is-center"><div class="avatar-img"><img src="/img/my_logo.png" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info__name">JERRY LEE</div><div class="author-info__description"></div></div><div class="card-info-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">15</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">24</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">7</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/xxxxxx"><i class="fab fa-github"></i><span>Follow Me</span></a><div class="card-info-social-icons is-center"><a class="social-icon" href="https://github.com/98Jerrylee" target="_blank" title="Github"><i class="fab fa-github" style="color: #24292e;"></i></a><a class="social-icon" href="/98jerry.lee@gmail.com" target="_blank" title="Email"><i class="fas fa-envelope" style="color: #4a7dbe;"></i></a></div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#FPGA-%E8%8A%AF%E7%89%87%E5%88%86%E6%9E%90"><span class="toc-text">FPGA-芯片分析</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%B8%80%E3%80%81FPGA"><span class="toc-text">一、FPGA</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#1-1-FPGA%E7%9A%84IO%E5%8F%A3"><span class="toc-text">1.1 FPGA的IO口</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#1-1-1-%E6%80%BB%E8%A1%A8%EF%BC%9A"><span class="toc-text">1.1.1 总表：</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#1-1-n-VCCO%E4%B8%8EVref"><span class="toc-text">1.1.n VCCO与Vref</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#1-1-N"><span class="toc-text">1.1.N</span></a></li></ol></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%BA%8C%E3%80%81Xilinx%E5%AE%98%E6%96%B9%E6%8A%80%E6%9C%AF%E6%8C%87%E5%AF%BC%E6%89%8B%E5%86%8C"><span class="toc-text">二、Xilinx官方技术指导手册</span></a></li></ol></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/10/15/FPGA-%E5%8A%9F%E8%80%97%E8%AE%BE%E8%AE%A1/" title="FPGA-功耗设计">FPGA-功耗设计</a><time datetime="2025-10-15T15:02:04.310Z" title="发表于 2025-10-15 23:02:04">2025-10-15</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/10/13/FPGA-%E8%8A%AF%E7%89%87%E5%88%86%E6%9E%90/" title="FPGA-芯片分析">FPGA-芯片分析</a><time datetime="2025-10-13T07:06:50.393Z" title="发表于 2025-10-13 15:06:50">2025-10-13</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/10/13/FPGA-DDR/" title="FPGA-DDR">FPGA-DDR</a><time datetime="2025-10-13T03:25:48.741Z" title="发表于 2025-10-13 11:25:48">2025-10-13</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/10/11/%E9%80%9A%E4%BF%A1%E5%8D%8F%E8%AE%AE&amp;%E7%94%B5%E5%B9%B3%E5%8D%8F%E8%AE%AE/" title="通信协议&amp;电平协议">通信协议&amp;电平协议</a><time datetime="2025-10-11T08:44:48.325Z" title="发表于 2025-10-11 16:44:48">2025-10-11</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/10/04/IP%E6%A0%B8%E6%89%8B%E5%86%8C/" title="IP核手册">IP核手册</a><time datetime="2025-10-04T03:51:10.335Z" title="发表于 2025-10-04 11:51:10">2025-10-04</time></div></div></div></div></div></div></main><footer id="footer" style="background-image: url('/img/default_top_img.jpg')"><div id="footer-wrap"><div class="copyright">&copy;2020 - 2025 By JERRY LEE</div><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside-config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js?v=4.14.0-b2"></script><script src="/js/main.js?v=4.14.0-b2"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui@5.0.35/dist/fancybox/fancybox.umd.min.js"></script><div class="js-pjax"><link rel="stylesheet" type="text/css" href="https://cdn.jsdelivr.net/npm/katex@0.16.10/dist/katex.min.css"><script src="https://cdn.jsdelivr.net/npm/katex@0.16.10/dist/contrib/copy-tex.min.js"></script></div><canvas class="fireworks" mobile="false"></canvas><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.3/dist/fireworks.min.js"></script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>