 
****************************************
Report : area
Design : fir_pipeline
Version: W-2024.09-SP2
Date   : Sun Mar  9 21:45:07 2025
****************************************

Library(s) Used:

    gscl45nm (File: /home/chome/nievep/Desktop/Synopsys Design Compiler/Advanced-VLSI-Project-REPO-main/Project 1/src/gscl45nm.db)

Number of ports:                          276
Number of nets:                           387
Number of cells:                          258
Number of combinational cells:             64
Number of sequential cells:                64
Number of macros/black boxes:               0
Number of buf/inv:                         64
Number of references:                       3

Combinational area:                150.175995
Buf/Inv area:                      150.175995
Noncombinational area:             660.774414
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                   810.950409
Total area:                 undefined
