#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Fri Dec 30 09:56:35 2016
# Process ID: 16512
# Current directory: F:/vivado/ps2_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14240 F:\vivado\ps2_test\ps2_test.xpr
# Log file: F:/vivado/ps2_test/vivado.log
# Journal file: F:/vivado/ps2_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/vivado/ps2_test/ps2_test.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'F:/vivado/ps2_test/ps2_test.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Tools/XILINX/Vivado/2016.3/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 838.988 ; gain = 199.492
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Dec 30 09:59:48 2016] Launched synth_1...
Run output will be captured here: F:/vivado/ps2_test/ps2_test.runs/synth_1/runme.log
[Fri Dec 30 09:59:48 2016] Launched impl_1...
Run output will be captured here: F:/vivado/ps2_test/ps2_test.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Dec 30 10:03:41 2016] Launched synth_1...
Run output will be captured here: F:/vivado/ps2_test/ps2_test.runs/synth_1/runme.log
[Fri Dec 30 10:03:41 2016] Launched impl_1...
Run output will be captured here: F:/vivado/ps2_test/ps2_test.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.3
  **** Build date : Oct 10 2016-19:47:06
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00000000000000
set_property PROGRAM.FILE {F:/vivado/ps2_test/ps2_test.runs/impl_1/Main.bit} [lindex [get_hw_devices xc7k160t_0] 0]
current_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7k160t_0] 0]
set_property PROGRAM.FILE {F:/vivado/ps2_test/ps2_test.runs/impl_1/Main.bit} [lindex [get_hw_devices xc7k160t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 940.984 ; gain = 40.988
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Xilinx/00000000000000.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/00000000000000
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00000000000000
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Xilinx/00000000000000.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/00000000000000
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-DLC9LP-00000000000000" may be locked by another hw_server.
refresh_hw_server {localhost:3121}
WARNING: [Labtoolstcl 44-27] No hardware targets exist on the server [localhost:3121]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the refresh_hw_server command to re-register the hardware targets.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
ERROR: [Labtoolstcl 44-469] There is no current hw_target.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Dec 30 10:14:38 2016] Launched impl_1...
Run output will be captured here: F:/vivado/ps2_test/ps2_test.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
ERROR: [Labtoolstcl 44-469] There is no current hw_target.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/Port_#0002.Hub_#0002
ERROR: [Labtools 27-2270] Target localhost:3121/xilinx_tcf/Xilinx/Port_#0002.Hub_#0002 is no longer available.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
open_hw_target {localhost:3121/xilinx_tcf/Xilinx/00000000000000}
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00000000000000
current_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Dec 30 10:21:30 2016] Launched synth_1...
Run output will be captured here: F:/vivado/ps2_test/ps2_test.runs/synth_1/runme.log
[Fri Dec 30 10:21:30 2016] Launched impl_1...
Run output will be captured here: F:/vivado/ps2_test/ps2_test.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7k160t_0] 0]
set_property PROGRAM.FILE {F:/vivado/ps2_test/ps2_test.runs/impl_1/Main.bit} [lindex [get_hw_devices xc7k160t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 958.574 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Xilinx/00000000000000.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/00000000000000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Dec 30 10:35:40 2016] Launched synth_1...
Run output will be captured here: F:/vivado/ps2_test/ps2_test.runs/synth_1/runme.log
[Fri Dec 30 10:35:40 2016] Launched impl_1...
Run output will be captured here: F:/vivado/ps2_test/ps2_test.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Dec 30 10:36:37 2016] Launched synth_1...
Run output will be captured here: F:/vivado/ps2_test/ps2_test.runs/synth_1/runme.log
[Fri Dec 30 10:36:37 2016] Launched impl_1...
Run output will be captured here: F:/vivado/ps2_test/ps2_test.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00000000000000
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7k160t_0] 0]
set_property PROGRAM.FILE {F:/vivado/ps2_test/ps2_test.runs/impl_1/Main.bit} [lindex [get_hw_devices xc7k160t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 958.574 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Fri Dec 30 10:43:01 2016] Launched impl_1...
Run output will be captured here: F:/vivado/ps2_test/ps2_test.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Dec 30 10:43:31 2016] Launched synth_1...
Run output will be captured here: F:/vivado/ps2_test/ps2_test.runs/synth_1/runme.log
[Fri Dec 30 10:43:31 2016] Launched impl_1...
Run output will be captured here: F:/vivado/ps2_test/ps2_test.runs/impl_1/runme.log
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Xilinx/00000000000000.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/00000000000000
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/Port_#0002.Hub_#0002
ERROR: [Labtools 27-2270] Target localhost:3121/xilinx_tcf/Xilinx/Port_#0002.Hub_#0002 is no longer available.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/Port_#0002.Hub_#0002
ERROR: [Labtools 27-2270] Target localhost:3121/xilinx_tcf/Xilinx/Port_#0002.Hub_#0002 is no longer available.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/Port_#0002.Hub_#0002
ERROR: [Labtools 27-2270] Target localhost:3121/xilinx_tcf/Xilinx/Port_#0002.Hub_#0002 is no longer available.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/Port_#0002.Hub_#0002
ERROR: [Labtools 27-2270] Target localhost:3121/xilinx_tcf/Xilinx/Port_#0002.Hub_#0002 is no longer available.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00000000000000
ERROR: [Labtools 27-3133] Error while setting target JTAG Clock Frequency.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/Port_#0002.Hub_#0002
ERROR: [Labtools 27-2270] Target localhost:3121/xilinx_tcf/Xilinx/Port_#0002.Hub_#0002 is no longer available.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
open_hw_target {localhost:3121/xilinx_tcf/Xilinx/00000000000000}
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00000000000000
set_property PROGRAM.FILE {F:/vivado/ps2_test/ps2_test.runs/impl_1/Main.bit} [lindex [get_hw_devices xc7k160t_0] 0]
current_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7k160t_0] 0]
set_property PROGRAM.FILE {F:/vivado/ps2_test/ps2_test.runs/impl_1/Main.bit} [lindex [get_hw_devices xc7k160t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 958.574 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [filemgmt 56-23] Illegal GUI graph access between updates.
ERROR: [filemgmt 20-1788] Illegal access of HADGNode between graph update events.
ERROR: [filemgmt 56-23] Illegal GUI graph access between updates.
ERROR: [filemgmt 20-1788] Illegal access of HADGNode between graph update events.
ERROR: [filemgmt 20-1788] Illegal access of HADGNode between graph update events.
ERROR: [filemgmt 20-1788] Illegal access of HADGNode between graph update events.
ERROR: [filemgmt 56-23] Illegal GUI graph access between updates.
ERROR: [filemgmt 56-23] Illegal GUI graph access between updates.
update_compile_order -fileset sources_1
reset_run synth_1
close_hw_target {localhost:3121/xilinx_tcf/Xilinx/00000000000000}
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/00000000000000
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00000000000000
ERROR: [Labtools 27-3133] Error while setting target JTAG Clock Frequency.
disconnect_hw_server localhost:3121
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Dec 30 10:53:17 2016] Launched synth_1...
Run output will be captured here: F:/vivado/ps2_test/ps2_test.runs/synth_1/runme.log
[Fri Dec 30 10:53:17 2016] Launched impl_1...
Run output will be captured here: F:/vivado/ps2_test/ps2_test.runs/impl_1/runme.log
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.3
  **** Build date : Oct 10 2016-19:47:06
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00000000000000
set_property PROGRAM.FILE {F:/vivado/ps2_test/ps2_test.runs/impl_1/Main.bit} [lindex [get_hw_devices xc7k160t_0] 0]
current_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7k160t_0] 0]
set_property PROGRAM.FILE {F:/vivado/ps2_test/ps2_test.runs/impl_1/Main.bit} [lindex [get_hw_devices xc7k160t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 976.336 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Dec 30 11:03:42 2016] Launched synth_1...
Run output will be captured here: F:/vivado/ps2_test/ps2_test.runs/synth_1/runme.log
[Fri Dec 30 11:03:42 2016] Launched impl_1...
Run output will be captured here: F:/vivado/ps2_test/ps2_test.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7k160t_0] 0]
set_property PROGRAM.FILE {F:/vivado/ps2_test/ps2_test.runs/impl_1/Main.bit} [lindex [get_hw_devices xc7k160t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 976.336 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [filemgmt 56-23] Illegal GUI graph access between updates.
ERROR: [filemgmt 20-1788] Illegal access of HADGNode between graph update events.
ERROR: [filemgmt 56-23] Illegal GUI graph access between updates.
ERROR: [filemgmt 20-1788] Illegal access of HADGNode between graph update events.
ERROR: [filemgmt 20-1788] Illegal access of HADGNode between graph update events.
ERROR: [filemgmt 20-1788] Illegal access of HADGNode between graph update events.
ERROR: [filemgmt 20-1788] Illegal access of HADGNode between graph update events.
ERROR: [filemgmt 20-1788] Illegal access of HADGNode between graph update events.
ERROR: [filemgmt 56-23] Illegal GUI graph access between updates.
ERROR: [filemgmt 56-23] Illegal GUI graph access between updates.
ERROR: [filemgmt 56-23] Illegal GUI graph access between updates.
ERROR: [filemgmt 20-1788] Illegal access of HADGNode between graph update events.
ERROR: [filemgmt 56-23] Illegal GUI graph access between updates.
ERROR: [filemgmt 20-1788] Illegal access of HADGNode between graph update events.
ERROR: [filemgmt 20-1788] Illegal access of HADGNode between graph update events.
ERROR: [filemgmt 20-1788] Illegal access of HADGNode between graph update events.
ERROR: [filemgmt 20-1788] Illegal access of HADGNode between graph update events.
ERROR: [filemgmt 20-1788] Illegal access of HADGNode between graph update events.
ERROR: [filemgmt 56-23] Illegal GUI graph access between updates.
ERROR: [filemgmt 56-23] Illegal GUI graph access between updates.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Dec 30 11:16:46 2016] Launched synth_1...
Run output will be captured here: F:/vivado/ps2_test/ps2_test.runs/synth_1/runme.log
[Fri Dec 30 11:16:46 2016] Launched impl_1...
Run output will be captured here: F:/vivado/ps2_test/ps2_test.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Dec 30 11:17:28 2016] Launched synth_1...
Run output will be captured here: F:/vivado/ps2_test/ps2_test.runs/synth_1/runme.log
[Fri Dec 30 11:17:28 2016] Launched impl_1...
Run output will be captured here: F:/vivado/ps2_test/ps2_test.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Dec 30 11:18:45 2016] Launched synth_1...
Run output will be captured here: F:/vivado/ps2_test/ps2_test.runs/synth_1/runme.log
[Fri Dec 30 11:18:45 2016] Launched impl_1...
Run output will be captured here: F:/vivado/ps2_test/ps2_test.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Dec 30 11:19:19 2016] Launched synth_1...
Run output will be captured here: F:/vivado/ps2_test/ps2_test.runs/synth_1/runme.log
[Fri Dec 30 11:19:19 2016] Launched impl_1...
Run output will be captured here: F:/vivado/ps2_test/ps2_test.runs/impl_1/runme.log
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.3
  **** Build date : Oct 10 2016-19:47:06
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/Port_#0002.Hub_#0002
ERROR: [Labtools 27-2270] Target localhost:3121/xilinx_tcf/Xilinx/Port_#0002.Hub_#0002 is no longer available.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
open_hw_target {localhost:3121/xilinx_tcf/Xilinx/00000000000000}
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00000000000000
set_property PROGRAM.FILE {F:/vivado/ps2_test/ps2_test.runs/impl_1/Main.bit} [lindex [get_hw_devices xc7k160t_0] 0]
current_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7k160t_0] 0]
set_property PROGRAM.FILE {F:/vivado/ps2_test/ps2_test.runs/impl_1/Main.bit} [lindex [get_hw_devices xc7k160t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 976.336 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Dec 30 11:23:48 2016] Launched synth_1...
Run output will be captured here: F:/vivado/ps2_test/ps2_test.runs/synth_1/runme.log
[Fri Dec 30 11:23:48 2016] Launched impl_1...
Run output will be captured here: F:/vivado/ps2_test/ps2_test.runs/impl_1/runme.log
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Xilinx/00000000000000.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
set_property PROBES.FILE {} [lindex [get_hw_devices xc7k160t_0] 0]
set_property PROGRAM.FILE {F:/vivado/ps2_test/ps2_test.runs/impl_1/Main.bit} [lindex [get_hw_devices xc7k160t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 976.336 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Xilinx/00000000000000.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/00000000000000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Dec 30 11:28:57 2016] Launched synth_1...
Run output will be captured here: F:/vivado/ps2_test/ps2_test.runs/synth_1/runme.log
[Fri Dec 30 11:28:57 2016] Launched impl_1...
Run output will be captured here: F:/vivado/ps2_test/ps2_test.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/Port_#0002.Hub_#0002
ERROR: [Labtools 27-2270] Target localhost:3121/xilinx_tcf/Xilinx/Port_#0002.Hub_#0002 is no longer available.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
open_hw_target {localhost:3121/xilinx_tcf/Xilinx/00000000000000}
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00000000000000
set_property PROGRAM.FILE {F:/vivado/ps2_test/ps2_test.runs/impl_1/Main.bit} [lindex [get_hw_devices xc7k160t_0] 0]
current_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7k160t_0] 0]
set_property PROGRAM.FILE {F:/vivado/ps2_test/ps2_test.runs/impl_1/Main.bit} [lindex [get_hw_devices xc7k160t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 981.371 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00000000000000
set_property PROGRAM.FILE {F:/vivado/ps2_test/ps2_test.runs/impl_1/Main.bit} [lindex [get_hw_devices xc7k160t_0] 0]
current_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7k160t_0] 0]
set_property PROGRAM.FILE {F:/vivado/ps2_test/ps2_test.runs/impl_1/Main.bit} [lindex [get_hw_devices xc7k160t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 981.371 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_project
****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/vivado/ps2_test/ps2_test.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/vivado/ps2_test/ps2_test.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Fri Dec 30 11:46:09 2016. For additional details about this file, please refer to the WebTalk help file at D:/Tools/XILINX/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 30 11:46:09 2016...
create_project audio F:/vivado/audio -part xc7k160tfbg676-2L
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Tools/XILINX/Vivado/2016.3/data/ip'.
file mkdir F:/vivado/audio/audio.srcs/sources_1/new
close [ open F:/vivado/audio/audio.srcs/sources_1/new/audio.v w ]
add_files F:/vivado/audio/audio.srcs/sources_1/new/audio.v
file mkdir F:/vivado/audio/audio.srcs/constrs_1
file mkdir F:/vivado/audio/audio.srcs/constrs_1/new
WARNING: [filemgmt 20-342] File / dir doesn't exist, skipping: F:/vivado/audio/audio.srcs/constrs_1/new/xdc.xdc
close [ open F:/vivado/audio/audio.srcs/constrs_1/new/xdc.xdc w ]
add_files -fileset constrs_1 F:/vivado/audio/audio.srcs/constrs_1/new/xdc.xdc
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Dec 30 11:58:17 2016] Launched synth_1...
Run output will be captured here: F:/vivado/audio/audio.runs/synth_1/runme.log
[Fri Dec 30 11:58:17 2016] Launched impl_1...
Run output will be captured here: F:/vivado/audio/audio.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Dec 30 12:00:09 2016] Launched synth_1...
Run output will be captured here: F:/vivado/audio/audio.runs/synth_1/runme.log
[Fri Dec 30 12:00:09 2016] Launched impl_1...
Run output will be captured here: F:/vivado/audio/audio.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Dec 30 12:03:39 2016] Launched synth_1...
Run output will be captured here: F:/vivado/audio/audio.runs/synth_1/runme.log
[Fri Dec 30 12:03:39 2016] Launched impl_1...
Run output will be captured here: F:/vivado/audio/audio.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.3
  **** Build date : Oct 10 2016-19:47:06
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00000000000000
set_property PROGRAM.FILE {F:/vivado/audio/audio.runs/impl_1/audio.bit} [lindex [get_hw_devices xc7k160t_0] 0]
current_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7k160t_0] 0]
set_property PROGRAM.FILE {F:/vivado/audio/audio.runs/impl_1/audio.bit} [lindex [get_hw_devices xc7k160t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 991.223 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Dec 30 12:09:01 2016] Launched synth_1...
Run output will be captured here: F:/vivado/audio/audio.runs/synth_1/runme.log
[Fri Dec 30 12:09:01 2016] Launched impl_1...
Run output will be captured here: F:/vivado/audio/audio.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Dec 30 12:12:07 2016] Launched synth_1...
Run output will be captured here: F:/vivado/audio/audio.runs/synth_1/runme.log
[Fri Dec 30 12:12:07 2016] Launched impl_1...
Run output will be captured here: F:/vivado/audio/audio.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Dec 30 12:14:53 2016] Launched synth_1...
Run output will be captured here: F:/vivado/audio/audio.runs/synth_1/runme.log
[Fri Dec 30 12:14:53 2016] Launched impl_1...
Run output will be captured here: F:/vivado/audio/audio.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7k160t_0] 0]
set_property PROGRAM.FILE {F:/vivado/audio/audio.runs/impl_1/audio.bit} [lindex [get_hw_devices xc7k160t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 993.055 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7k160t_0] 0]
set_property PROGRAM.FILE {F:/vivado/audio/audio.runs/impl_1/audio.bit} [lindex [get_hw_devices xc7k160t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 999.527 ; gain = 6.473
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Dec 30 12:20:37 2016] Launched synth_1...
Run output will be captured here: F:/vivado/audio/audio.runs/synth_1/runme.log
[Fri Dec 30 12:20:37 2016] Launched impl_1...
Run output will be captured here: F:/vivado/audio/audio.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7k160t_0] 0]
set_property PROGRAM.FILE {F:/vivado/audio/audio.runs/impl_1/audio.bit} [lindex [get_hw_devices xc7k160t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 999.527 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_project
****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/vivado/audio/audio.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 30 12:25:45 2016...
open_project F:/vivado/NestGather/NestGather.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Tools/XILINX/Vivado/2016.3/data/ip'.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Dec 30 12:29:19 2016] Launched synth_1...
Run output will be captured here: F:/vivado/NestGather/NestGather.runs/synth_1/runme.log
[Fri Dec 30 12:29:19 2016] Launched impl_1...
Run output will be captured here: F:/vivado/NestGather/NestGather.runs/impl_1/runme.log
add_files -norecurse -scan_for_includes F:/vivado/NestGather/NestGather.srcs/sources_1/new/PS2Mouse.v
import_files -norecurse F:/vivado/NestGather/NestGather.srcs/sources_1/new/PS2Mouse.v
add_files -norecurse -scan_for_includes {F:/vivado/NestGather/NestGather.srcs/sources_1/new/initMouse.v F:/vivado/NestGather/NestGather.srcs/sources_1/new/readMouse.v}
import_files -norecurse {F:/vivado/NestGather/NestGather.srcs/sources_1/new/initMouse.v F:/vivado/NestGather/NestGather.srcs/sources_1/new/readMouse.v}
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.3
  **** Build date : Oct 10 2016-19:47:06
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00000000000000
current_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7k160t_0] 0]
set_property PROGRAM.FILE {F:/vivado/NestGather/NestGather.runs/impl_1/Main.bit} [lindex [get_hw_devices xc7k160t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1033.223 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
INFO: [Device 21-403] Loading part xc7k160tfbg676-2L
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.3 -module_name mouse
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {19} CONFIG.Enable_A {Always_Enabled} CONFIG.Load_Init_File {true} CONFIG.Coe_File {F:/vivado/NestGather/NestGather.srcs/sources_1/mouse.coe} CONFIG.Read_Width_A {12} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Port_A_Write_Rate {0}] [get_ips mouse]
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/vivado/NestGather/NestGather.srcs/sources_1/mouse.coe' provided. It will be converted relative to IP Instance files '../../mouse.coe'
generate_target {instantiation_template} [get_files f:/vivado/NestGather/NestGather.srcs/sources_1/ip/mouse/mouse.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mouse'...
generate_target all [get_files  f:/vivado/NestGather/NestGather.srcs/sources_1/ip/mouse/mouse.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mouse'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mouse'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'mouse'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mouse'...
catch { config_ip_cache -export [get_ips -all mouse] }
export_ip_user_files -of_objects [get_files f:/vivado/NestGather/NestGather.srcs/sources_1/ip/mouse/mouse.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] f:/vivado/NestGather/NestGather.srcs/sources_1/ip/mouse/mouse.xci]
launch_runs -jobs 4 mouse_synth_1
[Fri Dec 30 13:02:32 2016] Launched mouse_synth_1...
Run output will be captured here: F:/vivado/NestGather/NestGather.runs/mouse_synth_1/runme.log
export_simulation -of_objects [get_files f:/vivado/NestGather/NestGather.srcs/sources_1/ip/mouse/mouse.xci] -directory F:/vivado/NestGather/NestGather.ip_user_files/sim_scripts -ip_user_files_dir F:/vivado/NestGather/NestGather.ip_user_files -ipstatic_source_dir F:/vivado/NestGather/NestGather.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/vivado/NestGather/NestGather.cache/compile_simlib/modelsim} {questa=F:/vivado/NestGather/NestGather.cache/compile_simlib/questa} {riviera=F:/vivado/NestGather/NestGather.cache/compile_simlib/riviera} {activehdl=F:/vivado/NestGather/NestGather.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/vivado/NestGather/NestGather.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Dec 30 13:03:30 2016] Launched synth_1...
Run output will be captured here: F:/vivado/NestGather/NestGather.runs/synth_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Write_Width_A {24} CONFIG.Coe_File {F:/vivado/NestGather/NestGather.srcs/sources_1/mouse.coe} CONFIG.Read_Width_A {24} CONFIG.Write_Width_B {24} CONFIG.Read_Width_B {24}] [get_ips mouse]
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/vivado/NestGather/NestGather.srcs/sources_1/mouse.coe' provided. It will be converted relative to IP Instance files '../../mouse.coe'
generate_target all [get_files  f:/vivado/NestGather/NestGather.srcs/sources_1/ip/mouse/mouse.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mouse'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mouse'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mouse'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'mouse'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mouse'...
catch { config_ip_cache -export [get_ips -all mouse] }
export_ip_user_files -of_objects [get_files f:/vivado/NestGather/NestGather.srcs/sources_1/ip/mouse/mouse.xci] -no_script -sync -force -quiet
reset_run mouse_synth_1
launch_runs -jobs 4 mouse_synth_1
[Fri Dec 30 13:39:16 2016] Launched mouse_synth_1...
Run output will be captured here: F:/vivado/NestGather/NestGather.runs/mouse_synth_1/runme.log
export_simulation -of_objects [get_files f:/vivado/NestGather/NestGather.srcs/sources_1/ip/mouse/mouse.xci] -directory F:/vivado/NestGather/NestGather.ip_user_files/sim_scripts -ip_user_files_dir F:/vivado/NestGather/NestGather.ip_user_files -ipstatic_source_dir F:/vivado/NestGather/NestGather.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/vivado/NestGather/NestGather.cache/compile_simlib/modelsim} {questa=F:/vivado/NestGather/NestGather.cache/compile_simlib/questa} {riviera=F:/vivado/NestGather/NestGather.cache/compile_simlib/riviera} {activehdl=F:/vivado/NestGather/NestGather.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/vivado/NestGather/NestGather.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Dec 30 13:39:24 2016] Launched synth_1...
Run output will be captured here: F:/vivado/NestGather/NestGather.runs/synth_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/00000000000000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
ERROR: [filemgmt 56-23] Illegal GUI graph access between updates.
ERROR: [filemgmt 20-1788] Illegal access of HADGNode between graph update events.
ERROR: [filemgmt 56-23] Illegal GUI graph access between updates.
ERROR: [filemgmt 20-1788] Illegal access of HADGNode between graph update events.
ERROR: [filemgmt 20-1788] Illegal access of HADGNode between graph update events.
ERROR: [filemgmt 56-23] Illegal GUI graph access between updates.
ERROR: [filemgmt 56-23] Illegal GUI graph access between updates.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Dec 30 15:05:09 2016] Launched synth_1...
Run output will be captured here: F:/vivado/NestGather/NestGather.runs/synth_1/runme.log
[Fri Dec 30 15:05:09 2016] Launched impl_1...
Run output will be captured here: F:/vivado/NestGather/NestGather.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Dec 30 15:12:01 2016] Launched synth_1...
Run output will be captured here: F:/vivado/NestGather/NestGather.runs/synth_1/runme.log
[Fri Dec 30 15:12:01 2016] Launched impl_1...
Run output will be captured here: F:/vivado/NestGather/NestGather.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00000000000000
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7k160t_0] 0]
set_property PROGRAM.FILE {F:/vivado/NestGather/NestGather.runs/impl_1/Main.bit} [lindex [get_hw_devices xc7k160t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1344.859 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
file mkdir F:/vivado/NestGather/NestGather.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open F:/vivado/NestGather/NestGather.srcs/sim_1/new/mouseDisp_test.v w ]
add_files -fileset sim_1 F:/vivado/NestGather/NestGather.srcs/sim_1/new/mouseDisp_test.v
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Xilinx/00000000000000.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/00000000000000
set_property top mouseDisp_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Tools/XILINX/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'mouseDisp_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/mouse.coe'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/mouse.mif'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/vram.mif'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/x.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
"xvlog -m64 --relax -prj mouseDisp_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sources_1/ip/mouse/sim/mouse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouse
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sources_1/new/mouseDisp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouseDisp
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sim_1/new/mouseDisp_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouseDisp_test
INFO: [VRFC 10-2458] undeclared symbol outY, assumed default net type wire [F:/vivado/NestGather/NestGather.srcs/sim_1/new/mouseDisp_test.v:41]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [F:/vivado/NestGather/NestGather.srcs/sim_1/new/mouseDisp_test.v:49]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/XILINX/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 2ecdea3516444ff8a43ba1b0264d262f --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mouseDisp_test_behav xil_defaultlib.mouseDisp_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 10 for port outY [F:/vivado/NestGather/NestGather.srcs/sim_1/new/mouseDisp_test.v:41]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port addra [F:/vivado/NestGather/NestGather.srcs/sources_1/new/mouseDisp.v:50]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_output_stage(...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_output_stage(...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_softecc_outpu...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_mem_module(C_...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4(C_FAMILY="kin...
Compiling module xil_defaultlib.mouse
Compiling module xil_defaultlib.mouseDisp
Compiling module xil_defaultlib.mouseDisp_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot mouseDisp_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/vivado/NestGather/NestGather.sim/sim_1/behav/xsim.dir/mouseDisp_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/xsim.dir/mouseDisp_test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Dec 30 15:41:41 2016. For additional details about this file, please refer to the WebTalk help file at D:/Tools/XILINX/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 30 15:41:41 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1344.859 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mouseDisp_test_behav -key {Behavioral:sim_1:Functional:mouseDisp_test} -tclbatch {mouseDisp_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source mouseDisp_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module mouseDisp_test.uut.mouse.inst.native_mem_module.blk_mem_gen_v8_3_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mouseDisp_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1344.859 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1351.680 ; gain = 6.820
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Tools/XILINX/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'mouseDisp_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/mouse.coe'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/mouse.mif'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/vram.mif'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/x.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
"xvlog -m64 --relax -prj mouseDisp_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sources_1/ip/mouse/sim/mouse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouse
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sources_1/new/mouseDisp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouseDisp
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sim_1/new/mouseDisp_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouseDisp_test
INFO: [VRFC 10-2458] undeclared symbol outY, assumed default net type wire [F:/vivado/NestGather/NestGather.srcs/sim_1/new/mouseDisp_test.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/XILINX/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 2ecdea3516444ff8a43ba1b0264d262f --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mouseDisp_test_behav xil_defaultlib.mouseDisp_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 10 for port outY [F:/vivado/NestGather/NestGather.srcs/sim_1/new/mouseDisp_test.v:41]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port addra [F:/vivado/NestGather/NestGather.srcs/sources_1/new/mouseDisp.v:50]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_output_stage(...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_output_stage(...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_softecc_outpu...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_mem_module(C_...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4(C_FAMILY="kin...
Compiling module xil_defaultlib.mouse
Compiling module xil_defaultlib.mouseDisp
Compiling module xil_defaultlib.mouseDisp_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot mouseDisp_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/vivado/NestGather/NestGather.sim/sim_1/behav/xsim.dir/mouseDisp_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/xsim.dir/mouseDisp_test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Dec 30 15:43:35 2016. For additional details about this file, please refer to the WebTalk help file at D:/Tools/XILINX/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 30 15:43:35 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1351.680 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mouseDisp_test_behav -key {Behavioral:sim_1:Functional:mouseDisp_test} -tclbatch {mouseDisp_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source mouseDisp_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module mouseDisp_test.uut.mouse.inst.native_mem_module.blk_mem_gen_v8_3_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mouseDisp_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1351.680 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1373.906 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Tools/XILINX/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'mouseDisp_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/mouse.coe'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/mouse.mif'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/vram.mif'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/x.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
"xvlog -m64 --relax -prj mouseDisp_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sources_1/ip/mouse/sim/mouse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouse
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sources_1/new/mouseDisp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouseDisp
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sim_1/new/mouseDisp_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouseDisp_test
ERROR: [VRFC 10-91] readRGB is not declared [F:/vivado/NestGather/NestGather.srcs/sim_1/new/mouseDisp_test.v:52]
ERROR: [VRFC 10-1040] module mouseDisp_test ignored due to previous errors [F:/vivado/NestGather/NestGather.srcs/sim_1/new/mouseDisp_test.v:24]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/vivado/NestGather/NestGather.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Tools/XILINX/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'mouseDisp_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/mouse.coe'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/mouse.mif'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/vram.mif'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/x.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
"xvlog -m64 --relax -prj mouseDisp_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sources_1/ip/mouse/sim/mouse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouse
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sources_1/new/mouseDisp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouseDisp
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sim_1/new/mouseDisp_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouseDisp_test
ERROR: [VRFC 10-91] readRGB is not declared [F:/vivado/NestGather/NestGather.srcs/sim_1/new/mouseDisp_test.v:52]
ERROR: [VRFC 10-1040] module mouseDisp_test ignored due to previous errors [F:/vivado/NestGather/NestGather.srcs/sim_1/new/mouseDisp_test.v:24]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/vivado/NestGather/NestGather.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Tools/XILINX/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'mouseDisp_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/mouse.coe'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/mouse.mif'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/vram.mif'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/x.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
"xvlog -m64 --relax -prj mouseDisp_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sources_1/ip/mouse/sim/mouse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouse
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sources_1/new/mouseDisp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouseDisp
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sim_1/new/mouseDisp_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouseDisp_test
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/XILINX/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 2ecdea3516444ff8a43ba1b0264d262f --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mouseDisp_test_behav xil_defaultlib.mouseDisp_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port addra [F:/vivado/NestGather/NestGather.srcs/sources_1/new/mouseDisp.v:50]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_output_stage(...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_output_stage(...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_softecc_outpu...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_mem_module(C_...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4(C_FAMILY="kin...
Compiling module xil_defaultlib.mouse
Compiling module xil_defaultlib.mouseDisp
Compiling module xil_defaultlib.mouseDisp_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot mouseDisp_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/vivado/NestGather/NestGather.sim/sim_1/behav/xsim.dir/mouseDisp_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/xsim.dir/mouseDisp_test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Dec 30 15:45:36 2016. For additional details about this file, please refer to the WebTalk help file at D:/Tools/XILINX/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 30 15:45:36 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1373.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mouseDisp_test_behav -key {Behavioral:sim_1:Functional:mouseDisp_test} -tclbatch {mouseDisp_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source mouseDisp_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module mouseDisp_test.uut.mouse.inst.native_mem_module.blk_mem_gen_v8_3_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mouseDisp_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1373.906 ; gain = 0.000
add_wave {{/mouseDisp_test/uut/p}} 
add_wave {{/mouseDisp_test/uut/pix}} 
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1381.039 ; gain = 3.402
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Tools/XILINX/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'mouseDisp_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/mouse.coe'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/mouse.mif'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/vram.mif'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/x.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
"xvlog -m64 --relax -prj mouseDisp_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sources_1/ip/mouse/sim/mouse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouse
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sources_1/new/mouseDisp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouseDisp
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sim_1/new/mouseDisp_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouseDisp_test
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/XILINX/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 2ecdea3516444ff8a43ba1b0264d262f --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mouseDisp_test_behav xil_defaultlib.mouseDisp_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port addra [F:/vivado/NestGather/NestGather.srcs/sources_1/new/mouseDisp.v:50]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_output_stage(...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_output_stage(...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_softecc_outpu...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_mem_module(C_...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4(C_FAMILY="kin...
Compiling module xil_defaultlib.mouse
Compiling module xil_defaultlib.mouseDisp
Compiling module xil_defaultlib.mouseDisp_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot mouseDisp_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2016.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module mouseDisp_test.uut.mouse.inst.native_mem_module.blk_mem_gen_v8_3_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1381.039 ; gain = 3.402
add_wave {{/mouseDisp_test/uut/dx}} {{/mouseDisp_test/uut/dy}} 
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Tools/XILINX/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'mouseDisp_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/mouse.coe'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/mouse.mif'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/vram.mif'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/x.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
"xvlog -m64 --relax -prj mouseDisp_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sources_1/ip/mouse/sim/mouse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouse
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sources_1/new/mouseDisp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouseDisp
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sim_1/new/mouseDisp_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouseDisp_test
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/XILINX/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 2ecdea3516444ff8a43ba1b0264d262f --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mouseDisp_test_behav xil_defaultlib.mouseDisp_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port addra [F:/vivado/NestGather/NestGather.srcs/sources_1/new/mouseDisp.v:50]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_output_stage(...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_output_stage(...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_softecc_outpu...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_mem_module(C_...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4(C_FAMILY="kin...
Compiling module xil_defaultlib.mouse
Compiling module xil_defaultlib.mouseDisp
Compiling module xil_defaultlib.mouseDisp_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot mouseDisp_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2016.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module mouseDisp_test.uut.mouse.inst.native_mem_module.blk_mem_gen_v8_3_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1389.914 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Tools/XILINX/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'mouseDisp_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/mouse.coe'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/mouse.mif'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/vram.mif'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/x.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
"xvlog -m64 --relax -prj mouseDisp_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sources_1/ip/mouse/sim/mouse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouse
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sources_1/new/mouseDisp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouseDisp
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sim_1/new/mouseDisp_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouseDisp_test
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/XILINX/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 2ecdea3516444ff8a43ba1b0264d262f --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mouseDisp_test_behav xil_defaultlib.mouseDisp_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port addra [F:/vivado/NestGather/NestGather.srcs/sources_1/new/mouseDisp.v:50]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_output_stage(...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_output_stage(...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_softecc_outpu...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_mem_module(C_...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4(C_FAMILY="kin...
Compiling module xil_defaultlib.mouse
Compiling module xil_defaultlib.mouseDisp
Compiling module xil_defaultlib.mouseDisp_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot mouseDisp_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/vivado/NestGather/NestGather.sim/sim_1/behav/xsim.dir/mouseDisp_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/xsim.dir/mouseDisp_test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Dec 30 15:48:55 2016. For additional details about this file, please refer to the WebTalk help file at D:/Tools/XILINX/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 30 15:48:55 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1389.914 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mouseDisp_test_behav -key {Behavioral:sim_1:Functional:mouseDisp_test} -tclbatch {mouseDisp_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source mouseDisp_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module mouseDisp_test.uut.mouse.inst.native_mem_module.blk_mem_gen_v8_3_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mouseDisp_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1389.914 ; gain = 0.000
add_bp {F:/vivado/NestGather/NestGather.srcs/sources_1/new/mouseDisp.v} 56
remove_bps -file {F:/vivado/NestGather/NestGather.srcs/sources_1/new/mouseDisp.v} -line 56
add_bp {F:/vivado/NestGather/NestGather.srcs/sources_1/new/mouseDisp.v} 61
remove_bps -file {F:/vivado/NestGather/NestGather.srcs/sources_1/new/mouseDisp.v} -line 61
add_bp {F:/vivado/NestGather/NestGather.srcs/sources_1/new/mouseDisp.v} 63
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1389.914 ; gain = 0.000
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Tools/XILINX/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'mouseDisp_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/mouse.coe'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/mouse.mif'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/vram.mif'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/x.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
"xvlog -m64 --relax -prj mouseDisp_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sources_1/ip/mouse/sim/mouse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouse
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sources_1/new/mouseDisp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouseDisp
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sim_1/new/mouseDisp_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouseDisp_test
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/XILINX/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 2ecdea3516444ff8a43ba1b0264d262f --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mouseDisp_test_behav xil_defaultlib.mouseDisp_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port addra [F:/vivado/NestGather/NestGather.srcs/sources_1/new/mouseDisp.v:50]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_output_stage(...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_output_stage(...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_softecc_outpu...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_mem_module(C_...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4(C_FAMILY="kin...
Compiling module xil_defaultlib.mouse
Compiling module xil_defaultlib.mouseDisp
Compiling module xil_defaultlib.mouseDisp_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot mouseDisp_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2016.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module mouseDisp_test.uut.mouse.inst.native_mem_module.blk_mem_gen_v8_3_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Stopped at time : 25 ns : File "F:/vivado/NestGather/NestGather.srcs/sources_1/new/mouseDisp.v" Line 63
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1389.914 ; gain = 0.000
step
Stopped at time : 25 ns : File "F:/vivado/NestGather/NestGather.srcs/sources_1/new/mouseDisp.v" Line 64
step
Stopped at time : 25 ns : File "F:/vivado/NestGather/NestGather.srcs/sources_1/new/mouseDisp.v" Line 65
step
Stopped at time : 25 ns : File "F:/vivado/NestGather/NestGather.srcs/sources_1/new/mouseDisp.v" Line 53
step
Stopped at time : 25 ns : File "/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" Line 3116
step: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1389.914 ; gain = 0.000
step
Stopped at time : 25 ns : File "/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" Line 3118
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Tools/XILINX/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'mouseDisp_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/mouse.coe'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/mouse.mif'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/vram.mif'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/x.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
"xvlog -m64 --relax -prj mouseDisp_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sources_1/ip/mouse/sim/mouse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouse
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sources_1/new/mouseDisp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouseDisp
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sim_1/new/mouseDisp_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouseDisp_test
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/XILINX/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 2ecdea3516444ff8a43ba1b0264d262f --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mouseDisp_test_behav xil_defaultlib.mouseDisp_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port addra [F:/vivado/NestGather/NestGather.srcs/sources_1/new/mouseDisp.v:50]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_output_stage(...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_output_stage(...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_softecc_outpu...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_mem_module(C_...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4(C_FAMILY="kin...
Compiling module xil_defaultlib.mouse
Compiling module xil_defaultlib.mouseDisp
Compiling module xil_defaultlib.mouseDisp_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot mouseDisp_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2016.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module mouseDisp_test.uut.mouse.inst.native_mem_module.blk_mem_gen_v8_3_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Stopped at time : 25 ns : File "F:/vivado/NestGather/NestGather.srcs/sources_1/new/mouseDisp.v" Line 63
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1389.914 ; gain = 0.000
remove_bps -file {F:/vivado/NestGather/NestGather.srcs/sources_1/new/mouseDisp.v} -line 63
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Tools/XILINX/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'mouseDisp_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/mouse.coe'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/mouse.mif'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/vram.mif'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/x.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
"xvlog -m64 --relax -prj mouseDisp_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sources_1/ip/mouse/sim/mouse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouse
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sources_1/new/mouseDisp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouseDisp
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sim_1/new/mouseDisp_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouseDisp_test
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/XILINX/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 2ecdea3516444ff8a43ba1b0264d262f --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mouseDisp_test_behav xil_defaultlib.mouseDisp_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port addra [F:/vivado/NestGather/NestGather.srcs/sources_1/new/mouseDisp.v:50]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_output_stage(...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_output_stage(...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_softecc_outpu...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_mem_module(C_...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4(C_FAMILY="kin...
Compiling module xil_defaultlib.mouse
Compiling module xil_defaultlib.mouseDisp
Compiling module xil_defaultlib.mouseDisp_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot mouseDisp_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2016.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module mouseDisp_test.uut.mouse.inst.native_mem_module.blk_mem_gen_v8_3_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1389.914 ; gain = 0.000
add_wave {{/mouseDisp_test/uut/dx}} {{/mouseDisp_test/uut/dy}} 
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Tools/XILINX/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'mouseDisp_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/mouse.coe'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/mouse.mif'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/vram.mif'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/x.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
"xvlog -m64 --relax -prj mouseDisp_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sources_1/ip/mouse/sim/mouse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouse
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sources_1/new/mouseDisp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouseDisp
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sim_1/new/mouseDisp_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouseDisp_test
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/XILINX/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 2ecdea3516444ff8a43ba1b0264d262f --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mouseDisp_test_behav xil_defaultlib.mouseDisp_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port addra [F:/vivado/NestGather/NestGather.srcs/sources_1/new/mouseDisp.v:50]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_output_stage(...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_output_stage(...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_softecc_outpu...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_mem_module(C_...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4(C_FAMILY="kin...
Compiling module xil_defaultlib.mouse
Compiling module xil_defaultlib.mouseDisp
Compiling module xil_defaultlib.mouseDisp_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot mouseDisp_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2016.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module mouseDisp_test.uut.mouse.inst.native_mem_module.blk_mem_gen_v8_3_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1389.914 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Tools/XILINX/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'mouseDisp_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/mouse.coe'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/mouse.mif'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/vram.mif'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/x.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
"xvlog -m64 --relax -prj mouseDisp_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sources_1/ip/mouse/sim/mouse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouse
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sources_1/new/mouseDisp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouseDisp
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sim_1/new/mouseDisp_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouseDisp_test
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/XILINX/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 2ecdea3516444ff8a43ba1b0264d262f --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mouseDisp_test_behav xil_defaultlib.mouseDisp_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port addra [F:/vivado/NestGather/NestGather.srcs/sources_1/new/mouseDisp.v:50]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_output_stage(...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_output_stage(...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_softecc_outpu...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_mem_module(C_...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4(C_FAMILY="kin...
Compiling module xil_defaultlib.mouse
Compiling module xil_defaultlib.mouseDisp
Compiling module xil_defaultlib.mouseDisp_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot mouseDisp_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/vivado/NestGather/NestGather.sim/sim_1/behav/xsim.dir/mouseDisp_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/xsim.dir/mouseDisp_test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Dec 30 15:54:50 2016. For additional details about this file, please refer to the WebTalk help file at D:/Tools/XILINX/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 30 15:54:50 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1389.914 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mouseDisp_test_behav -key {Behavioral:sim_1:Functional:mouseDisp_test} -tclbatch {mouseDisp_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source mouseDisp_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module mouseDisp_test.uut.mouse.inst.native_mem_module.blk_mem_gen_v8_3_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mouseDisp_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1389.914 ; gain = 0.000
add_wave {{/mouseDisp_test/uut/dx}} {{/mouseDisp_test/uut/dy}} 
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1389.914 ; gain = 0.000
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Tools/XILINX/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'mouseDisp_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/mouse.coe'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/mouse.mif'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/vram.mif'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/x.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
"xvlog -m64 --relax -prj mouseDisp_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sources_1/ip/mouse/sim/mouse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouse
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sources_1/new/mouseDisp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouseDisp
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sim_1/new/mouseDisp_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouseDisp_test
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/XILINX/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 2ecdea3516444ff8a43ba1b0264d262f --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mouseDisp_test_behav xil_defaultlib.mouseDisp_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port addra [F:/vivado/NestGather/NestGather.srcs/sources_1/new/mouseDisp.v:50]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_output_stage(...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_output_stage(...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_softecc_outpu...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_mem_module(C_...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4(C_FAMILY="kin...
Compiling module xil_defaultlib.mouse
Compiling module xil_defaultlib.mouseDisp
Compiling module xil_defaultlib.mouseDisp_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot mouseDisp_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2016.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module mouseDisp_test.uut.mouse.inst.native_mem_module.blk_mem_gen_v8_3_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1389.914 ; gain = 0.000
add_wave {{/mouseDisp_test/uut/readRGB}} 
add_wave {{/mouseDisp_test/uut/p}} 
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Tools/XILINX/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'mouseDisp_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/mouse.coe'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/mouse.mif'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/vram.mif'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/x.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
"xvlog -m64 --relax -prj mouseDisp_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sources_1/ip/mouse/sim/mouse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouse
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sources_1/new/mouseDisp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouseDisp
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sim_1/new/mouseDisp_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouseDisp_test
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/XILINX/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 2ecdea3516444ff8a43ba1b0264d262f --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mouseDisp_test_behav xil_defaultlib.mouseDisp_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port addra [F:/vivado/NestGather/NestGather.srcs/sources_1/new/mouseDisp.v:50]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_output_stage(...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_output_stage(...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_softecc_outpu...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_mem_module(C_...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4(C_FAMILY="kin...
Compiling module xil_defaultlib.mouse
Compiling module xil_defaultlib.mouseDisp
Compiling module xil_defaultlib.mouseDisp_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot mouseDisp_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2016.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module mouseDisp_test.uut.mouse.inst.native_mem_module.blk_mem_gen_v8_3_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1389.914 ; gain = 0.000
add_wave {{/mouseDisp_test/uut/pix}} 
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Tools/XILINX/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'mouseDisp_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/mouse.coe'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/mouse.mif'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/vram.mif'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/x.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
"xvlog -m64 --relax -prj mouseDisp_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sources_1/ip/mouse/sim/mouse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouse
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sources_1/new/mouseDisp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouseDisp
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sim_1/new/mouseDisp_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouseDisp_test
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/XILINX/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 2ecdea3516444ff8a43ba1b0264d262f --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mouseDisp_test_behav xil_defaultlib.mouseDisp_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port addra [F:/vivado/NestGather/NestGather.srcs/sources_1/new/mouseDisp.v:50]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_output_stage(...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_output_stage(...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_softecc_outpu...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_mem_module(C_...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4(C_FAMILY="kin...
Compiling module xil_defaultlib.mouse
Compiling module xil_defaultlib.mouseDisp
Compiling module xil_defaultlib.mouseDisp_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot mouseDisp_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2016.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module mouseDisp_test.uut.mouse.inst.native_mem_module.blk_mem_gen_v8_3_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1389.914 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Tools/XILINX/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'mouseDisp_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/mouse.coe'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/mouse.mif'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/vram.mif'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/x.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
"xvlog -m64 --relax -prj mouseDisp_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sources_1/ip/mouse/sim/mouse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouse
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sources_1/new/mouseDisp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouseDisp
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sim_1/new/mouseDisp_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouseDisp_test
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/XILINX/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 2ecdea3516444ff8a43ba1b0264d262f --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mouseDisp_test_behav xil_defaultlib.mouseDisp_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port addra [F:/vivado/NestGather/NestGather.srcs/sources_1/new/mouseDisp.v:50]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_output_stage(...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_output_stage(...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_softecc_outpu...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_mem_module(C_...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4(C_FAMILY="kin...
Compiling module xil_defaultlib.mouse
Compiling module xil_defaultlib.mouseDisp
Compiling module xil_defaultlib.mouseDisp_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot mouseDisp_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2016.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module mouseDisp_test.uut.mouse.inst.native_mem_module.blk_mem_gen_v8_3_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1389.914 ; gain = 0.000
add_wave {{/mouseDisp_test/uut/i}} 
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Tools/XILINX/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'mouseDisp_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/mouse.coe'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/mouse.mif'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/vram.mif'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/x.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
"xvlog -m64 --relax -prj mouseDisp_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sources_1/ip/mouse/sim/mouse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouse
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sources_1/new/mouseDisp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouseDisp
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sim_1/new/mouseDisp_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouseDisp_test
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/XILINX/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 2ecdea3516444ff8a43ba1b0264d262f --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mouseDisp_test_behav xil_defaultlib.mouseDisp_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port addra [F:/vivado/NestGather/NestGather.srcs/sources_1/new/mouseDisp.v:50]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_output_stage(...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_output_stage(...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_softecc_outpu...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_mem_module(C_...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4(C_FAMILY="kin...
Compiling module xil_defaultlib.mouse
Compiling module xil_defaultlib.mouseDisp
Compiling module xil_defaultlib.mouseDisp_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot mouseDisp_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2016.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module mouseDisp_test.uut.mouse.inst.native_mem_module.blk_mem_gen_v8_3_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1389.914 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Tools/XILINX/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'mouseDisp_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/mouse.coe'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/mouse.mif'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/vram.mif'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/x.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
"xvlog -m64 --relax -prj mouseDisp_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sim_1/new/mouseDisp_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouseDisp_test
ERROR: [VRFC 10-1412] syntax error near uut [F:/vivado/NestGather/NestGather.srcs/sim_1/new/mouseDisp_test.v:36]
ERROR: [VRFC 10-51] en is an unknown type [F:/vivado/NestGather/NestGather.srcs/sim_1/new/mouseDisp_test.v:35]
ERROR: [VRFC 10-91] en is not declared [F:/vivado/NestGather/NestGather.srcs/sim_1/new/mouseDisp_test.v:35]
ERROR: [VRFC 10-1040] module mouseDisp_test ignored due to previous errors [F:/vivado/NestGather/NestGather.srcs/sim_1/new/mouseDisp_test.v:24]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/vivado/NestGather/NestGather.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Tools/XILINX/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'mouseDisp_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/mouse.coe'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/mouse.mif'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/vram.mif'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/x.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
"xvlog -m64 --relax -prj mouseDisp_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sources_1/ip/mouse/sim/mouse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouse
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sources_1/new/mouseDisp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouseDisp
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sim_1/new/mouseDisp_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouseDisp_test
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/XILINX/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 2ecdea3516444ff8a43ba1b0264d262f --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mouseDisp_test_behav xil_defaultlib.mouseDisp_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port addra [F:/vivado/NestGather/NestGather.srcs/sources_1/new/mouseDisp.v:50]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_output_stage(...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_output_stage(...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_softecc_outpu...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_mem_module(C_...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4(C_FAMILY="kin...
Compiling module xil_defaultlib.mouse
Compiling module xil_defaultlib.mouseDisp
Compiling module xil_defaultlib.mouseDisp_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot mouseDisp_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2016.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module mouseDisp_test.uut.mouse.inst.native_mem_module.blk_mem_gen_v8_3_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1392.320 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Tools/XILINX/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'mouseDisp_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/mouse.coe'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/mouse.mif'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/vram.mif'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/x.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
"xvlog -m64 --relax -prj mouseDisp_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sources_1/ip/mouse/sim/mouse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouse
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sources_1/new/mouseDisp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouseDisp
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sim_1/new/mouseDisp_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouseDisp_test
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/XILINX/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 2ecdea3516444ff8a43ba1b0264d262f --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mouseDisp_test_behav xil_defaultlib.mouseDisp_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port addra [F:/vivado/NestGather/NestGather.srcs/sources_1/new/mouseDisp.v:50]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_output_stage(...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_output_stage(...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_softecc_outpu...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_mem_module(C_...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4(C_FAMILY="kin...
Compiling module xil_defaultlib.mouse
Compiling module xil_defaultlib.mouseDisp
Compiling module xil_defaultlib.mouseDisp_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot mouseDisp_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2016.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module mouseDisp_test.uut.mouse.inst.native_mem_module.blk_mem_gen_v8_3_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
blk_mem_gen_v8_3_4 WARNING: Address 18 is outside range for A Read
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1392.320 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Tools/XILINX/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'mouseDisp_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/mouse.coe'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/mouse.mif'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/vram.mif'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/x.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
"xvlog -m64 --relax -prj mouseDisp_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sources_1/ip/mouse/sim/mouse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouse
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sources_1/new/mouseDisp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouseDisp
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sim_1/new/mouseDisp_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouseDisp_test
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/XILINX/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 2ecdea3516444ff8a43ba1b0264d262f --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mouseDisp_test_behav xil_defaultlib.mouseDisp_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 5 for port addra [F:/vivado/NestGather/NestGather.srcs/sources_1/new/mouseDisp.v:50]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_output_stage(...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_output_stage(...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_softecc_outpu...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_mem_module(C_...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4(C_FAMILY="kin...
Compiling module xil_defaultlib.mouse
Compiling module xil_defaultlib.mouseDisp
Compiling module xil_defaultlib.mouseDisp_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot mouseDisp_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2016.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module mouseDisp_test.uut.mouse.inst.native_mem_module.blk_mem_gen_v8_3_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1396.977 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Tools/XILINX/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'mouseDisp_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/mouse.coe'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/mouse.mif'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/vram.mif'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/x.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
"xvlog -m64 --relax -prj mouseDisp_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sources_1/ip/mouse/sim/mouse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouse
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sources_1/new/mouseDisp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouseDisp
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sim_1/new/mouseDisp_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouseDisp_test
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/XILINX/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 2ecdea3516444ff8a43ba1b0264d262f --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mouseDisp_test_behav xil_defaultlib.mouseDisp_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 5 for port addra [F:/vivado/NestGather/NestGather.srcs/sources_1/new/mouseDisp.v:50]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_output_stage(...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_output_stage(...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_softecc_outpu...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_mem_module(C_...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4(C_FAMILY="kin...
Compiling module xil_defaultlib.mouse
Compiling module xil_defaultlib.mouseDisp
Compiling module xil_defaultlib.mouseDisp_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot mouseDisp_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2016.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module mouseDisp_test.uut.mouse.inst.native_mem_module.blk_mem_gen_v8_3_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1402.504 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/vivado/NestGather/NestGather.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Dec 30 16:14:17 2016] Launched synth_1...
Run output will be captured here: F:/vivado/NestGather/NestGather.runs/synth_1/runme.log
[Fri Dec 30 16:14:17 2016] Launched impl_1...
Run output will be captured here: F:/vivado/NestGather/NestGather.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1402.750 ; gain = 0.000
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00000000000000
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7k160t_0] 0]
set_property PROGRAM.FILE {F:/vivado/NestGather/NestGather.runs/impl_1/Main.bit} [lindex [get_hw_devices xc7k160t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1402.750 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Tools/XILINX/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'mouseDisp_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/mouse.coe'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/mouse.mif'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/vram.mif'
INFO: [SIM-utils-43] Exported 'F:/vivado/NestGather/NestGather.sim/sim_1/behav/x.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
"xvlog -m64 --relax -prj mouseDisp_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sources_1/ip/mouse/sim/mouse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouse
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sources_1/new/mouseDisp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouseDisp
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.srcs/sim_1/new/mouseDisp_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mouseDisp_test
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/NestGather/NestGather.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/XILINX/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 2ecdea3516444ff8a43ba1b0264d262f --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mouseDisp_test_behav xil_defaultlib.mouseDisp_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 5 for port addra [F:/vivado/NestGather/NestGather.srcs/sources_1/new/mouseDisp.v:50]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_output_stage(...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_output_stage(...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_softecc_outpu...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4_mem_module(C_...
Compiling module blk_mem_gen_v8_3_4.blk_mem_gen_v8_3_4(C_FAMILY="kin...
Compiling module xil_defaultlib.mouse
Compiling module xil_defaultlib.mouseDisp
Compiling module xil_defaultlib.mouseDisp_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot mouseDisp_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/vivado/NestGather/NestGather.sim/sim_1/behav/xsim.dir/mouseDisp_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 30 16:21:37 2016...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1402.750 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/vivado/NestGather/NestGather.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mouseDisp_test_behav -key {Behavioral:sim_1:Functional:mouseDisp_test} -tclbatch {mouseDisp_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source mouseDisp_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module mouseDisp_test.uut.mouse.inst.native_mem_module.blk_mem_gen_v8_3_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mouseDisp_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1402.750 ; gain = 0.000
close_sim
