INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240529_DP_RegisterFile/20240529_DP_RegisterFile.srcs/sources_1/new/DataPath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240529_DP_RegisterFile/20240529_DP_RegisterFile.srcs/sources_1/new/DedicatedProcessor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DedicatedProcessor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240529_DP_RegisterFile/20240529_DP_RegisterFile.srcs/sources_1/new/controlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240529_DP_RegisterFile/20240529_DP_RegisterFile.srcs/sim_1/new/tb_DP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DP
