{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port eth_rgmii -pg 1 -y 1190 -defaultsOSRD
preplace port ext_ram -pg 1 -y 530 -defaultsOSRD
preplace port eth_spi_sck -pg 1 -y 1550 -defaultsOSRD
preplace port flash -pg 1 -y 690 -defaultsOSRD
preplace port eth_spi_mosi -pg 1 -y 1570 -defaultsOSRD
preplace port uart -pg 1 -y 830 -defaultsOSRD
preplace port base_ram -pg 1 -y 370 -defaultsOSRD
preplace port clk -pg 1 -y 1380 -defaultsOSRD
preplace port eth_spi_ss_n -pg 1 -y 1590 -defaultsOSRD
preplace port eth_spi_miso -pg 1 -y 1510 -defaultsOSRD
preplace port reset -pg 1 -y 1030 -defaultsOSRD
preplace portBus eth_rst_n -pg 1 -y 1350 -defaultsOSRD
preplace inst axi_bram_ctrl_2 -pg 1 -lvl 8 -y 1150 -defaultsOSRD
preplace inst vio_0 -pg 1 -lvl 3 -y 1440 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 6 -y 1220 -defaultsOSRD
preplace inst clk_wiz -pg 1 -lvl 2 -y 1370 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 1 -y 1320 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 10 -y 80 -defaultsOSRD
preplace inst router_0 -pg 1 -lvl 9 -y 1220 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 8 -y 1660 -defaultsOSRD
preplace inst jtag_axi_0 -pg 1 -lvl 6 -y 1020 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 8 -y 1490 -defaultsOSRD
preplace inst axi_timer_0 -pg 1 -lvl 7 -y 1680 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 7 -y 1440 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 5 -y 1010 -defaultsOSRD
preplace inst rst_clk_50M -pg 1 -lvl 4 -y 1050 -defaultsOSRD
preplace inst eth_conf_0 -pg 1 -lvl 9 -y 1510 -defaultsOSRD
preplace inst axi_emc_flash -pg 1 -lvl 9 -y 690 -defaultsOSRD
preplace inst axi_emc_ext -pg 1 -lvl 9 -y 530 -defaultsOSRD
preplace inst rst_clk_wiz_50M -pg 1 -lvl 3 -y 1210 -defaultsOSRD
preplace inst axi_bram_ctrl_1_bram -pg 1 -lvl 10 -y 220 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 9 -y 840 -defaultsOSRD
preplace inst axi_emc_base -pg 1 -lvl 9 -y 370 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 8 -y 350 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 9 -y 80 -defaultsOSRD
preplace inst mycpu_top_0 -pg 1 -lvl 6 -y 810 -defaultsOSRD
preplace inst axi_bram_ctrl_1 -pg 1 -lvl 9 -y 220 -defaultsOSRD
preplace netloc axi_mem_intercon_M01_AXI 1 8 1 3110
preplace netloc xlconstant_1_dout 1 7 2 2670 1390 3040
preplace netloc eth_spi_miso_0_1 1 0 9 NJ 1510 NJ 1510 520J 1360 NJ 1360 NJ 1360 NJ 1360 NJ 1360 N 1360 3050
preplace netloc clk_wiz_locked 1 2 2 490J 1100 890
preplace netloc clk_wiz_clk_out2 1 2 7 500 1010 900 670 NJ 670 NJ 670 N 670 2610 790 3120
preplace netloc rst_clk_50M_mb_reset 1 4 1 NJ
preplace netloc axi_emc_base_EMC_INTF 1 9 2 NJ 370 NJ
preplace netloc axi_mem_intercon_M06_AXI 1 5 4 1860 660 NJ 660 2630 770 3050
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 9 1 NJ
preplace netloc axi_mem_intercon_M03_AXI 1 8 1 3120
preplace netloc clk_wiz_clk_200M 1 2 7 450J 940 NJ 940 NJ 940 NJ 940 NJ 940 N 940 3050
preplace netloc axi_mem_intercon_M05_AXI 1 8 1 3070
preplace netloc axi_emc_ext_EMC_INTF 1 9 2 NJ 530 NJ
preplace netloc axi_mem_intercon_M09_AXI 1 6 3 2300 820 NJ 820 3030
preplace netloc util_vector_logic_0_Res 1 5 1 1820
preplace netloc rst_clk_50M_interconnect_aresetn 1 4 4 1260J 640 NJ 640 N 640 2600
preplace netloc axi_bram_ctrl_2_BRAM_PORTA 1 8 1 3030
preplace netloc axi_mem_intercon_M00_AXI 1 8 1 3030
preplace netloc jtag_axi_0_M_AXI 1 6 2 2230 10 N
preplace netloc axi_dma_0_M_AXI_SG 1 6 2 2260 70 N
preplace netloc eth_conf_0_eth_spi_sck 1 9 2 3510 1550 NJ
preplace netloc rst_clk_50M_peripheral_aresetn 1 4 7 NJ 1090 1840 1090 2280 800 2620 800 3080 1350 NJ 1350 NJ
preplace netloc axi_mem_intercon_M02_AXI 1 8 1 3070
preplace netloc rst_clk_wiz_50M_peripheral_aresetn 1 3 5 880J 650 NJ 650 NJ 650 NJ 650 2600J
preplace netloc vio_0_probe_out0 1 3 1 900
preplace netloc axi_dma_0_M_AXI_MM2S 1 6 2 2250 30 N
preplace netloc mycpu_top_0_interface_aximm 1 6 2 2220 -10 N
preplace netloc axi_emc_0_EMC_INTF 1 9 2 NJ 690 NJ
preplace netloc axi_mem_intercon_M08_AXI 1 6 3 2290 810 NJ 810 3040
preplace netloc axi_gpio_0_gpio_io_o 1 7 1 2610
preplace netloc xlconstant_0_dout 1 1 2 150J 1260 480
preplace netloc axi_mem_intercon_M07_AXI 1 7 2 2670 830 3060
preplace netloc clk_2 1 0 2 NJ 1380 NJ
preplace netloc router_0_axis_txd 1 5 5 1850 -70 NJ -70 NJ -70 NJ -70 3520
preplace netloc axi_dma_0_M_AXI_S2MM 1 6 2 2270 50 N
preplace netloc axi_uartlite_0_UART 1 9 2 NJ 830 NJ
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 7 2 2660 1260 3030
preplace netloc clk_wiz_clk_cpu 1 2 7 470J 1110 890J 1150 NJ 1150 1830 680 2240 680 2640 780 3090
preplace netloc clk_wiz_clk_125M 1 2 7 460J 950 NJ 950 NJ 950 NJ 950 NJ 950 N 950 3040
preplace netloc eth_conf_0_eth_spi_ss_n 1 9 2 3500 1590 NJ
preplace netloc axi_bram_ctrl_1_BRAM_PORTA 1 9 1 NJ
preplace netloc axi_dma_0_M_AXIS_MM2S 1 6 3 2220 1230 NJ 1230 3060J
preplace netloc reset_1 1 0 4 NJ 1030 NJ 1030 NJ 1030 NJ
preplace netloc axi_mem_intercon_M04_AXI 1 8 1 3100
preplace netloc router_0_rgmii 1 9 2 NJ 1190 NJ
preplace netloc clk_wiz_clk_router 1 2 7 510J 1350 NJ 1350 NJ 1350 NJ 1350 NJ 1350 2650 1240 3030
preplace netloc eth_conf_0_eth_spi_mosi 1 9 2 3520 1540 3810J
levelinfo -pg 1 -180 66 346 700 1080 1670 2040 2460 2850 3330 3680 3830 -top -80 -bot 1820
"
}
{
   "da_aeth_cnt":"3",
   "da_axi4_cnt":"27",
   "da_board_cnt":"15",
   "da_bram_cntlr_cnt":"1",
   "da_clkrst_cnt":"2"
}
