git clone --depth 1 --no-tags https://github.com/qaztronic/keras_to_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291344607
git clone --depth 1 --no-tags https://github.com/erihsu/xor_encrypt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294286235
git clone --depth 1 --no-tags https://github.com/bettencb/cmp_sci_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300545067
git clone --depth 1 --no-tags https://github.com/Artem1199/ECE540-SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303081339
git clone --depth 1 --no-tags https://github.com/URAN235KFFM/karabas-pro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293549052
git clone --depth 1 --no-tags https://github.com/nipun0307/cordic-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306444559
git clone --depth 1 --no-tags https://github.com/teekamkhandelwal/sequence-detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312610866
git clone --depth 1 --no-tags https://github.com/gzyIDE/ParamMod.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307901600
git clone --depth 1 --no-tags https://github.com/eigenco/S186.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285000431
git clone --depth 1 --no-tags https://github.com/1varuna/myexamples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/280679816
git clone --depth 1 --no-tags https://github.com/JagrutJadhav/32-bit-Instruction-Fetch-Stage.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/276369078
git clone --depth 1 --no-tags https://github.com/necamilosevic96/Verification_ARPS_IP_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/276378527
git clone --depth 1 --no-tags https://github.com/ejporter/fpga-autotuner.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303229838
git clone --depth 1 --no-tags https://github.com/jakemdaly/RISC-Accumulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293572229
git clone --depth 1 --no-tags https://github.com/RohanSeam/Thunderbird-Taillights-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297010486
git clone --depth 1 --no-tags https://github.com/SoftNacho/Keystone_XL_Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297478593
git clone --depth 1 --no-tags https://github.com/luojw-dwr/Toy-Asynchronous-FIFO-Generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296619780
git clone --depth 1 --no-tags https://github.com/tuanla93/SystemVerilog-UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285072581
git clone --depth 1 --no-tags https://github.com/Panda-Cores/timer_module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284763118
git clone --depth 1 --no-tags https://github.com/dominicassia/Digital-Design-Theory-and-Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303024745
git clone --depth 1 --no-tags https://github.com/Crevg/ARMv4ISAsv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306814730
git clone --depth 1 --no-tags https://github.com/evgeniyBolnov/spi_amm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300555600
git clone --depth 1 --no-tags https://github.com/lookwhoistalkinguvm/symbol_gen_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291037580
git clone --depth 1 --no-tags https://github.com/Pear0/cs3220-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/283964196
git clone --depth 1 --no-tags https://github.com/Sriku007/Stopwatch-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/283993997
git clone --depth 1 --no-tags https://github.com/GorgeousWalrus/panda_wishbone.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289254064
git clone --depth 1 --no-tags https://github.com/vnay01/VerilogCodes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291057639
git clone --depth 1 --no-tags https://github.com/PaulZC/XLR8_HDMI_VGA_Text_Demo_XB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287027530
git clone --depth 1 --no-tags https://github.com/olcayakman/CS223-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310899547
git clone --depth 1 --no-tags https://github.com/GorgeousWalrus/panda_gpio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289253925
git clone --depth 1 --no-tags https://github.com/akilystic/seq_det_uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290967454
git clone --depth 1 --no-tags https://github.com/cyyy1/v_pro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/276636166
git clone --depth 1 --no-tags https://github.com/anuragktl/risc-v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286630935
git clone --depth 1 --no-tags https://github.com/saipra99/overrides.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285378463
git clone --depth 1 --no-tags https://github.com/Sustrak/Segre.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296550591
git clone --depth 1 --no-tags https://github.com/djcopley/8bitproc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309261397
git clone --depth 1 --no-tags https://github.com/marwanibrahim546/counter_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308743482
git clone --depth 1 --no-tags https://github.com/khmkazu921/hbm_bench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/276811782
git clone --depth 1 --no-tags https://github.com/GorgeousWalrus/panda_lsu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289254154
git clone --depth 1 --no-tags https://github.com/jonataspassos/DigitalClock-HardwareDescription.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289302446
git clone --depth 1 --no-tags https://github.com/MMMMMARIO11/PWM-motor-control-and-UART-Communication-velocity-measurement.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/282600033
git clone --depth 1 --no-tags https://github.com/Verdvana/I2C_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302848567
git clone --depth 1 --no-tags https://github.com/halvho/LZSS-hardware-implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284515529
git clone --depth 1 --no-tags https://github.com/nfproc/stencil_coproc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309335163
git clone --depth 1 --no-tags https://github.com/alexist2623/TEST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/282127897
git clone --depth 1 --no-tags https://github.com/AloriumTechnology/evo_build_template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/283260391
git clone --depth 1 --no-tags https://github.com/teekamkhandelwal/adder_verification_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312561917
git clone --depth 1 --no-tags https://github.com/RafaelLaya/Digital_Circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298757498
git clone --depth 1 --no-tags https://github.com/4spol/my_uvm_statemachine_01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294060108
git clone --depth 1 --no-tags https://github.com/LudwigCRON/platform.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284555782
git clone --depth 1 --no-tags https://github.com/Panda-Cores/debug_module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284762326
git clone --depth 1 --no-tags https://github.com/X1nq1Wang/ESE507.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300937564
git clone --depth 1 --no-tags https://github.com/akilystic/uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/279342873
git clone --depth 1 --no-tags https://github.com/kfinch333/alarm_clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/281547745
git clone --depth 1 --no-tags https://github.com/vladdum/axi4_stream_pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295540780
git clone --depth 1 --no-tags https://github.com/selvaruban-johnson/EXTRACTION_OF_DATA_FROM_ETHERNET_FRAME.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/280175979
git clone --depth 1 --no-tags https://github.com/nnnth/NJU-Digital-and-electrical-experiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289814864
git clone --depth 1 --no-tags https://github.com/Siddharth504/Verification-Using-UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285871218
git clone --depth 1 --no-tags https://github.com/teekamkhandelwal/System_verilog_basic_examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308823269
git clone --depth 1 --no-tags https://github.com/ThePalad1n/EDA_Playground.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297402011
git clone --depth 1 --no-tags https://github.com/adiha/multiPULPly.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308947206
git clone --depth 1 --no-tags https://github.com/kariander1/CovidChase.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309163377
git clone --depth 1 --no-tags https://github.com/dpears3/EncoderDecoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310646221
git clone --depth 1 --no-tags https://github.com/Panda-Cores/load_store_unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284762901
git clone --depth 1 --no-tags https://github.com/denisrexhepi/fifo_register.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308948488
git clone --depth 1 --no-tags https://github.com/HaoCheLee/NXP_SAC57D54H_PWM_Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/308523181
git clone --depth 1 --no-tags https://github.com/nguyenquanicd/QuestaSimTutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301065358
git clone --depth 1 --no-tags https://github.com/weihangtan/Modular-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286608533
git clone --depth 1 --no-tags https://github.com/Dragon-Git/uvm_reference.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/278759940
git clone --depth 1 --no-tags https://github.com/cquickstad/uvm_table_logger.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296736829
git clone --depth 1 --no-tags https://github.com/tomjlw/UART-ASIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/280560060
git clone --depth 1 --no-tags https://github.com/jrmoserbaltimore/wishbone-modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287402121
git clone --depth 1 --no-tags https://github.com/sray0309/5-stage-RISC-V-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303523717
git clone --depth 1 --no-tags https://github.com/zerosquaredio/galois_lfsr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307932982
git clone --depth 1 --no-tags https://github.com/AloriumTechnology/evo_bsp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/283258544
git clone --depth 1 --no-tags https://github.com/akira-nishiyama/simple_axi_uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284348221
git clone --depth 1 --no-tags https://github.com/fmurillom/Proyecto_2_Arqui_2_SIMD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/278419196
git clone --depth 1 --no-tags https://github.com/zeeshan0309/pseudo_random_sequence_generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288979711
git clone --depth 1 --no-tags https://github.com/4spol/my_uvm_statemachine_02.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295264521
git clone --depth 1 --no-tags https://github.com/GorgeousWalrus/panda_uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290869735
git clone --depth 1 --no-tags https://github.com/fpozzana/Baugh-Wooley_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299075139
git clone --depth 1 --no-tags https://github.com/GorgeousWalrus/panda_apb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290758034
git clone --depth 1 --no-tags https://github.com/rajkaranswain/DigitalLogicLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306589313
git clone --depth 1 --no-tags https://github.com/christng98/TFE4152.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311080338
git clone --depth 1 --no-tags https://github.com/nulface/SystemVerilog-VGA-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/281294960
git clone --depth 1 --no-tags https://github.com/GorgeousWalrus/panda_debug.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289254223
git clone --depth 1 --no-tags https://github.com/akira-nishiyama/simple_ics_uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287677676
git clone --depth 1 --no-tags https://github.com/Robert-M-Hughes/BlackJack.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301807081
git clone --depth 1 --no-tags https://github.com/UnAmigaReloaded-fpga/UAReloaded_NES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305781179
git clone --depth 1 --no-tags https://github.com/jacianeoc/loac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305899609
git clone --depth 1 --no-tags https://github.com/selvaruban-johnson/amba_apb_tb_II.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311855799
git clone --depth 1 --no-tags https://github.com/axytho/CPAED.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311343325
git clone --depth 1 --no-tags https://github.com/alonba/Circus-Charlie.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298374149
git clone --depth 1 --no-tags https://github.com/sawaddelll/Some-FPGA-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285661162
git clone --depth 1 --no-tags https://github.com/sampsyo/vivado-example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/282974412
git clone --depth 1 --no-tags https://github.com/Manoj3050/PCIeArbiter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/278521635
git clone --depth 1 --no-tags https://github.com/mfkiwl/SDRAM-Controller-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289544083
git clone --depth 1 --no-tags https://github.com/neptuno-fpga/NES_mist.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306852115
git clone --depth 1 --no-tags https://github.com/Jiawei888/A-32-bit-floating-point-multiplier-based-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/278065624
git clone --depth 1 --no-tags https://github.com/kkurenkov/uvm_uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305413394
