# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do noise_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {F:/Uppsala/VHDL/VHDL/VHDL/Lab4/Q1/noise.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity noise
# -- Compiling architecture rt1 of noise
# 
wave create -pattern none -portmode in -language vhdl /noise/clk
# noise
wave create -pattern none -portmode in -language vhdl /noise/rst
# noise
wave create -pattern none -portmode out -language vhdl -range 15 0 /noise/sreg
# noise
wave modify -driver freeze -pattern clock -initialvalue 0 -period 100ns -dutycycle 50 -starttime 0us -endtime 50us NewSig:/noise/clk
# noise
wave modify -driver freeze -pattern constant -value 1 -starttime 0us -endtime 50us NewSig:/noise/rst
# noise
wave modify -driver freeze -pattern constant -value 0 -starttime 10us -endtime 20us NewSig:/noise/rst
# noise
vsim +altera -do noise_run_msim_rtl_vhdl.do -l msim_transcript -gui -t ns work.noise
# vsim +altera -do noise_run_msim_rtl_vhdl.do -l msim_transcript -gui -t ns work.noise 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.noise(rt1)
# do noise_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {F:/Uppsala/VHDL/VHDL/VHDL/Lab4/Q1/noise.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity noise
# -- Compiling architecture rt1 of noise
# 
add wave -position end  sim:/noise/g
add wave -position end  sim:/noise/q
add wave -position end  sim:/noise/sreg
run -all
