<div class="timeline-item">
    <div class="timeline-content">
        <button class="btn-close" onclick="toggleProject(this)">‚úï</button>

        <div class="project-image">
            <img src="assets/images/projects/parking_cover.png" alt="Smart Modular Parking System">
        </div>

        <div class="project-info">
            <h3>Smart Modular Parking (PSM)</h3>

            <p class="lang-text" data-lang="fr">
                [cite_start]Architecte syst√®me et Lead Power pour un syst√®me de parking IoT autonome[cite: 1, 2]. 
                [cite_start]Conception compl√®te d'un BMS 100W USB-C PD et impl√©mentation d'un SoC RISC-V sur FPGA pour le contr√¥le moteur[cite: 1].
            </p>
            <p class="lang-text" data-lang="en" style="display: none;">
                [cite_start]System Architect & Power Lead for an autonomous IoT parking system[cite: 1, 2]. 
                [cite_start]Full design of a 100W USB-C PD BMS and implementation of a RISC-V SoC on FPGA for motor control[cite: 1].
            </p>

            <div class="project-tags">
                <span class="tag">KiCad 7</span>
                <span class="tag">FPGA LiteX</span>
                <span class="tag">RISC-V</span>
                <span class="tag">MQTT</span>
                <span class="tag">Power Delivery</span>
            </div>

            <div class="card-buttons">
                <button class="btn-expand" onclick="toggleProject(this)">
                    <span class="lang-text" data-lang="fr">Voir les comp√©tences d√©taill√©es ‚Üí</span>
                    <span class="lang-text" data-lang="en" style="display: none;">See detailed skills ‚Üí</span>
                </button>
                
                <a href="https://github.com/EnderCryme/5A-Projet-Parking" class="btn-github" target="_blank">
                    <svg class="icon"><use href="#icon-github"/></svg> GitHub
                </a>

                <a href="https://drive.google.com/file/d/1G9lH1KeA8uOhU5wkQOQOmOX-aidNT0l7/view" class="btn-video" target="_blank">
                    ‚ñ∂ <span class="lang-text" data-lang="fr">D√©mo Vid√©o</span><span class="lang-text" data-lang="en" style="display: none;">Video Demo</span>
                </a>
            </div>

            <div class="project-details">
    
                <div class="detail-block">
                    <h4 class="lang-text" data-lang="fr">‚ö° Architecture de Puissance & BMS (KiCad)</h4>
                    <h4 class="lang-text" data-lang="en" style="display: none;">‚ö° Power Architecture & BMS (KiCad)</h4>
                    
                    <div class="evidence-container">
                        <div class="evidence-text">
                            <p class="lang-text" data-lang="fr">
                                [cite_start]<strong>Contexte & D√©fi :</strong> Alimenter une architecture h√©t√©rog√®ne (FPGA, CPU IA, Moteurs 20V) n√©cessitant 65W constants, avec une autonomie cible de 2h[cite: 1].<br><br>
                                [cite_start]<strong>Conception Hardware :</strong> R√©alisation sous KiCad 7 d'un BMS 4S3P (Cellules Samsung INR18650-35E)[cite: 1]. [cite_start]Architecture <strong>NVDC</strong> (Narrow Voltage DC) impl√©ment√©e avec le trio Texas Instruments : Chargeur Buck-Boost <strong>BQ25713</strong> (gestion USB-C PD 100W), Jauge <strong>BQ40Z50</strong> (algorithme Impedance Track‚Ñ¢) et Protection Secondaire <strong>BQ296102</strong>[cite: 1].<br><br>
                                <strong>Intelligence Embarqu√©e :</strong> Int√©gration strat√©gique d'un <strong>RP2350</strong> pour le monitoring et le calcul d'Indice de Performance (IPN). [cite_start]Choisi pour son ratio performance/prix sup√©rieur au STM32 (IPN ~8500 vs ~444) pour cette t√¢che de supervision[cite: 1].
                            </p>
                            <p class="lang-text" data-lang="en" style="display: none;">
                                [cite_start]<strong>Context & Challenge:</strong> Powering a heterogeneous architecture (FPGA, AI CPU, 20V Motors) requiring 65W constant load, with a 2h autonomy target[cite: 1].<br><br>
                                [cite_start]<strong>Hardware Design:</strong> Designed a 4S3P BMS (Samsung INR18650-35E cells) using KiCad 7[cite: 1]. [cite_start]Implemented an <strong>NVDC</strong> (Narrow Voltage DC) architecture with the Texas Instruments trio: Buck-Boost Charger <strong>BQ25713</strong> (100W USB-C PD management), Fuel Gauge <strong>BQ40Z50</strong> (Impedance Track‚Ñ¢ algorithm), and Secondary Protection <strong>BQ296102</strong>[cite: 1].<br><br>
                                <strong>Embedded Intelligence:</strong> Strategic integration of an <strong>RP2350</strong> for monitoring and Performance Index (IPN) calculation. [cite_start]Selected for its superior price/performance ratio compared to STM32 (IPN ~8500 vs ~444) for this supervision task[cite: 1].
                            </p>
                        </div>
            
                        <div class="evidence-slider" id="bms-slider">
                            <div class="slide active">
                                <img src="assets/images/projects/BMS_schem (1).png" alt="Architecture Synoptique BMS RP2350">
                                <span class="caption">1/3 : Architecture Conceptuelle (Trio TI + RP2350)</span>
                            </div>
                            <div class="slide">
                                <img src="assets/images/projects/BMS_schem_elec.png" alt="Sch√©ma √©lectrique KiCad">
                                <span class="caption">2/3 : Sch√©matique D√©taill√© (S√©curit√© & Filtrage)</span>
                            </div>
                            <div class="slide">
                                <img src="assets/images/projects/BMS_3D_view.png" alt="Vue 3D KiCad PCB">
                                <span class="caption">3/3 : Mod√©lisation 3D & Placement (KiCad 7)</span>
                            </div>
                            <a class="prev" onclick="plusSlides(-1, 'bms-slider')">‚ùÆ</a>
                            <a class="next" onclick="plusSlides(1, 'bms-slider')">‚ùØ</a>
                        </div>
                    </div>
                </div>
            
                <div class="detail-block">
                    <h4 class="lang-text" data-lang="fr">üß† FPGA & SoC RISC-V (LiteX)</h4>
                    <h4 class="lang-text" data-lang="en" style="display: none;">üß† FPGA & RISC-V SoC (LiteX)</h4>
            
                    <div class="evidence-container">
                        <div class="evidence-text">
                            <p class="lang-text" data-lang="fr">
                                <strong>Objectif :</strong> Piloter des barri√®res motoris√©es (Moteurs Pas-√†-pas NEMA) avec une pr√©cision temps r√©el tout en conservant la flexibilit√© d'un OS haut niveau.<br><br>
                                <strong>Impl√©mentation SoC :</strong> D√©ploiement d'un Softcore <strong>VexRiscv</strong> (32-bit RISC-V) sur FPGA Nexys A7-100T via la toolchain LiteX. Int√©gration d'un bus AXI pour la communication entre le CPU et les p√©riph√©riques custom.<br><br>
                                <strong>Linux & Drivers :</strong> Compilation d'un noyau Linux embarqu√© via Buildroot. D√©veloppement d'un driver sp√©cifique utilisant le mapping m√©moire (<code>mmap</code>) pour contr√¥ler directement les registres mat√©riels des moteurs depuis l'espace utilisateur Linux, contournant les latences classiques.
                            </p>
                            <p class="lang-text" data-lang="en" style="display: none;">
                                <strong>Objective:</strong> Controlling motorized barriers (NEMA Stepper Motors) with real-time precision while maintaining high-level OS flexibility.<br><br>
                                <strong>SoC Implementation:</strong> Deployed a <strong>VexRiscv</strong> Softcore (32-bit RISC-V) on Nexys A7-100T FPGA using the LiteX toolchain. Integrated an AXI bus for communication between CPU and custom peripherals.<br><br>
                                <strong>Linux & Drivers:</strong> Compiled an embedded Linux kernel via Buildroot. Developed a specific driver using memory mapping (<code>mmap</code>) to directly control motor hardware registers from Linux user space, bypassing standard latency issues.
                            </p>
                        </div>
                        <div class="evidence-image">
                            <img src="assets/images/projects/fpga_soc_arch.png" alt="Architecture SoC LiteX RISC-V">
                            <span class="caption">Architecture du SoC Custom VexRiscv sur FPGA</span>
                        </div>
                    </div>
                </div>
            
                <div class="detail-block">
                    <h4 class="lang-text" data-lang="fr">ü§ù Architecture Syst√®me & Coordination</h4>
                    <h4 class="lang-text" data-lang="en" style="display: none;">ü§ù System Architecture & Coordination</h4>
            
                    <div class="evidence-container">
                        <div class="evidence-text">
                            <p class="lang-text" data-lang="fr">
                                <strong>R√¥le :</strong> Lead Technique et Coordinateur d'une √©quipe de 4 ing√©nieurs.<br><br>
                                <strong>Architecture Distribu√©e :</strong> Conception d'un r√©seau IoT local sur protocole <strong>MQTT</strong>. Orchestration des flux de donn√©es entre le "Cerveau" (BeagleY-AI / Broker), l'Interface Utilisateur (STM32F7) et l'Actionneur de Puissance (FPGA).<br><br>
                                <strong>Contribution Transverse :</strong> Support au d√©veloppement de la Base de Donn√©es SQL pour garantir l'int√©grit√© des r√®gles d'acc√®s (Anti-passback, Logs) et supervision de l'int√©gration globale des modules m√©caniques, √©lectroniques et logiciels.
                            </p>
                            <p class="lang-text" data-lang="en" style="display: none;">
                                <strong>Role:</strong> Technical Lead and Coordinator for a team of 4 engineers.<br><br>
                                <strong>Distributed Architecture:</strong> Designed a local IoT network based on <strong>MQTT</strong> protocol. Orchestrated data flows between the "Brain" (BeagleY-AI / Broker), the User Interface (STM32F7), and the Power Actuator (FPGA).<br><br>
                                <strong>Cross-functional Contribution:</strong> Supported SQL Database development to ensure access rule integrity (Anti-passback, Logs) and supervised the global integration of mechanical, electrical, and software modules.
                            </p>
                        </div>
                        <div class="evidence-image">
                            <img src="assets/images/projects/global_arch.png" alt="Architecture Distribu√©e MQTT">
                            <span class="caption">Synoptique Global des interactions syst√®me (MQTT)</span>
                        </div>
                    </div>
                </div>
            
            </div>
        </div>
    </div>

    <div class="timeline-date">
        <span class="date">2025 - 2026</span>
        <div class="timeline-dot"></div>
    </div>
</div>
