---
title: "MLCC Capacitors"
company: "Murata Manufacturing"
country: "Japan"
selling_price: 0.02
inputs:
  - name: "Barium Titanate"
    cost: 0.005
    link: "barium-titanate"
  - name: "Nickel Paste"
    cost: 0.003
    link: "nickel-paste"
  - name: "Ceramic Slurry"
    cost: 0.004
    link: "ceramic-slurry"
  - name: "Termination Paste"
    cost: 0.002
    link: "termination-paste"
value_created: 0.006
---

# MLCC Capacitors Manufacturing Process

**Market Leader:** [Murata Manufacturing](/companies/murata-manufacturing)



Multilayer Ceramic Capacitors (MLCCs) are critical components in Mac logic boards, providing capacitance for power filtering, decoupling, and signal conditioning. This process details the manufacturing of high-density MLCCs with 200-1000 ceramic layers.

## Raw Material Preparation

1. Receive high-purity barium titanate powder (BaTiO3) with particle size 100-300nm
2. Verify barium titanate purity specification (>99.9%)
3. Conduct X-ray diffraction analysis to confirm tetragonal crystal structure
4. Measure particle size distribution using laser diffraction
5. Test dielectric constant of raw barium titanate powder
6. Store barium titanate in humidity-controlled warehouse (<30% RH)
7. Receive nickel paste for internal electrodes (particle size 100-200nm)
8. Verify nickel paste viscosity specification (50-100 Pa·s)
9. Test nickel paste conductivity and sintering compatibility
10. Receive ceramic slurry additives (glass frits, dispersants, binders)
11. Verify glass frit composition (SiO2-based low-temperature sintering aids)
12. Test dispersant effectiveness in preventing particle agglomeration
13. Receive organic binder system (polyvinyl butyral or acrylic-based)
14. Verify binder molecular weight and thermal decomposition profile
15. Receive termination paste (copper or silver-based conductive paste)
16. Store all materials in ESD-protected, temperature-controlled environment

## Ceramic Slurry Formulation

17. Weigh barium titanate powder using precision balance (±0.01g accuracy)
18. Calculate slurry formulation ratios (ceramic:binder:solvent = 65:15:20)
19. Add barium titanate powder to stainless steel mixing vessel
20. Add glass frit modifier at 2-5 wt% for sintering temperature control
21. Add rare earth dopants (dysprosium, holmium) at 0.1-1 mol% for dielectric properties
22. Add dispersant agent at 0.5-2 wt% to prevent agglomeration
23. Add organic solvent (ethanol, toluene, or MEK) to achieve target viscosity
24. Mix ingredients using high-shear mixer at 1000-2000 RPM for 2-4 hours
25. Add polyvinyl butyral binder slowly while maintaining mixing
26. Add plasticizer (dibutyl phthalate or benzyl butyl phthalate) at 3-5 wt%
27. Continue mixing for additional 6-12 hours to ensure homogeneity
28. De-aerate slurry under vacuum (10-50 Torr) for 30-60 minutes
29. Filter slurry through 10-25 μm mesh to remove agglomerates
30. Measure slurry viscosity using rotational viscometer (target: 2000-5000 cP)
31. Adjust viscosity by adding solvent or binder as needed
32. Conduct sedimentation test to verify slurry stability (24-hour settling)
33. Store formulated slurry in sealed containers with agitation system

## Dielectric Tape Casting

34. Clean doctor blade casting machine with isopropanol
35. Install mylar or PET carrier film (50-100 μm thickness) onto casting machine
36. Set carrier film tension to 2-5 N/m to prevent wrinkles
37. Adjust doctor blade gap height to achieve 5-15 μm dried tape thickness
38. Set casting speed to 0.5-2.0 meters/minute
39. Preheat drying zone to 60-100°C for solvent evaporation
40. Pour prepared ceramic slurry into doctor blade reservoir
41. Start carrier film movement and begin tape casting operation
42. Monitor slurry level in reservoir and replenish continuously
43. Ensure bubble-free casting by maintaining proper slurry viscosity
44. Control drying zone temperature profile (3-5 zones with gradual heating)
45. Monitor dried tape thickness using laser micrometer (±0.5 μm tolerance)
46. Inspect cast tape surface for defects (pinholes, scratches, particles)
47. Wind dried ceramic tape onto take-up rolls
48. Measure tape residual solvent content (<1 wt% required)
49. Store cast tape rolls in humidity-controlled environment (40-60% RH)
50. Label each roll with batch number, casting date, and thickness measurement

## Internal Electrode Printing

51. Mount ceramic tape roll onto unwinding station
52. Calibrate screen printing machine registration system (±5 μm accuracy)
53. Prepare nickel paste by adjusting viscosity (50-150 Pa·s at printing shear rate)
54. Filter nickel paste through 325 mesh to remove large particles
55. Load nickel paste onto screen printing mesh (150-325 mesh count)
56. Set screen printing parameters (pressure, speed, snap-off distance)
57. Align screen pattern to tape edges using optical registration marks
58. Print first electrode pattern layer onto ceramic tape surface
59. Verify electrode print quality using optical inspection microscope
60. Measure wet electrode thickness using profilometer (target: 0.8-1.5 μm)
61. Dry printed electrode in IR or convection oven at 80-120°C for 2-5 minutes
62. Inspect dried electrode for defects (pinholes, bridging, misregistration)
63. Measure dried electrode thickness (target: 0.5-1.0 μm after drying)
64. Print alternating electrode patterns with offset margin design
65. Ensure margin offset distance matches capacitor design (100-200 μm)
66. Wind printed tape onto take-up roll
67. Repeat printing process for all electrode pattern variants
68. Conduct electrical continuity test on sample printed electrodes
69. Verify electrode resistance meets specification (<50 mΩ/square)
70. Store printed tape rolls in clean, humidity-controlled environment

## Layer Stacking and Lamination

71. Cut printed ceramic tape sheets to precise dimensions using laser or blade cutter
72. Prepare blank dielectric sheets (without electrodes) for outer layers
73. Inspect cut sheets for edge quality and dimensional accuracy (±10 μm)
74. Stack layers in automated or manual stacking station
75. Place first blank dielectric layer on stacking platform
76. Add alternating electrode pattern sheets (left-margin, right-margin sequence)
77. Ensure proper layer-to-layer alignment using optical positioning system
78. Build layer stack according to capacitance design (200-1000 layers typical)
79. Monitor stack height during building process
80. Add protective blank dielectric layers on top (5-10 layers)
81. Apply light pressure (0.1-0.5 MPa) during stacking to improve adhesion
82. Complete full stack assembly for single capacitor block
83. Transfer stack to warm isostatic press (WIP) or hydraulic press
84. Apply lamination pressure of 10-100 MPa at 40-80°C
85. Hold lamination pressure for 10-30 minutes
86. Use isostatic pressing for uniform pressure distribution in all directions
87. Release pressure gradually to prevent delamination
88. Inspect laminated block for layer alignment and uniformity
89. Measure block thickness using micrometer to verify layer count
90. Allow laminated block to equilibrate at room temperature for 1-4 hours
91. Store laminated blocks in humidity-controlled environment before dicing

## Dicing and Green Chip Formation

92. Mount laminated block onto dicing saw fixture with adhesive
93. Align block edges to dicing saw blade path
94. Set dicing parameters (blade speed, feed rate, cutting depth)
95. Use diamond-impregnated blade with 50-150 μm thickness
96. Cut laminated block into individual green chip rows
97. Apply coolant during cutting to prevent thermal damage
98. Complete first direction cutting (X-axis) across entire block
99. Rotate fixture 90 degrees for perpendicular cutting
100. Complete second direction cutting (Y-axis) to separate individual chips
101. Verify chip dimensions using optical measurement system
102. Inspect cut edges for chipping or delamination defects
103. Remove diced chips from dicing saw fixture
104. Tumble or barrel chips to round sharp edges (optional step)
105. Sort chips by size and visual quality using automated vision system
106. Remove defective chips (cracks, delamination, dimensional issues)
107. Store green chips in anti-static trays with protective covering

## Binder Burnout Process

108. Load green chips into saggers or setter plates in single layer
109. Ensure adequate spacing between chips (1-2mm minimum)
110. Place saggers into binder burnout furnace
111. Program binder burnout temperature profile with slow heating rate
112. Start heating from room temperature to 200°C at 10-30°C/hour
113. Hold at 200°C for 1-2 hours to remove low-temperature organics
114. Continue heating to 400°C at 10-20°C/hour
115. Hold at 400°C for 2-4 hours for primary binder decomposition
116. Heat to 600°C at 20-50°C/hour for complete organic removal
117. Hold at 600°C for 1-2 hours to ensure complete burnout
118. Maintain oxygen-containing atmosphere (air or controlled O2) during burnout
119. Control atmosphere flow rate to remove organic decomposition products
120. Monitor furnace atmosphere for carbon monoxide and CO2 levels
121. Ensure slow heating to prevent blistering or crack formation
122. Cool furnace to 200°C at controlled rate (50-100°C/hour)
123. Cool to room temperature naturally or at ambient air cooling rate
124. Unload chips from furnace after complete cooling
125. Inspect chips for cracks, blistering, or deformation
126. Measure chip weight loss (typical 10-20% mass loss from binder)
127. Verify chip structural integrity using visual and optical inspection

## High-Temperature Sintering

128. Load burnout chips into high-temperature sintering saggers
129. Use nickel or platinum-based setter plates to prevent chip adhesion
130. Arrange chips in single layer with adequate spacing
131. Place saggers into continuous or batch sintering furnace
132. Program sintering temperature profile with controlled heating
133. Heat from room temperature to 600°C at 100-200°C/hour
134. Continue heating to 1000°C at 100-300°C/hour
135. Heat to peak sintering temperature (1200-1300°C) at 50-200°C/hour
136. Hold at peak sintering temperature for 2-4 hours
137. Maintain controlled atmosphere (reducing or neutral: N2, H2/N2 mixture)
138. Use oxygen partial pressure control to prevent nickel electrode oxidation
139. Ensure uniform temperature distribution across furnace zone (±5°C)
140. Monitor nickel electrode continuity during sintering process
141. Control cooling rate from peak temperature to 1000°C at 100-300°C/hour
142. Continue cooling to 600°C at 100-200°C/hour
143. Cool to room temperature at natural furnace cooling rate
144. Maintain protective atmosphere until temperature drops below 400°C
145. Unload sintered chips from furnace
146. Inspect chips for cracks, delamination, or warpage
147. Measure chip shrinkage (typical 15-25% linear shrinkage)
148. Verify chip dimensions meet final size specifications
149. Conduct visual inspection for color uniformity (indicates proper sintering)

## Termination Application

150. Prepare termination paste (silver, copper, or silver-palladium)
151. Load sintered chips into barrel tumbling machine for end face exposure
152. Tumble chips to ensure clean, flat end faces
153. Set up dip coating or spray coating system for termination application
154. Adjust termination paste viscosity for coating process (5-20 Pa·s)
155. Dip chip end faces into termination paste
156. Apply termination to both ends using sequential dipping
157. Control dip depth to achieve proper termination coverage (wrap-around)
158. Remove excess paste by vibration or air knife
159. Dry termination paste at 100-150°C for 10-30 minutes
160. Fire termination layer at 700-850°C for 30-60 minutes
161. Ensure termination paste bonds to exposed internal electrodes
162. Cool chips after termination firing
163. Inspect termination coverage and adhesion quality
164. Measure termination thickness using cross-section microscopy

## Nickel Barrier Plating

165. Clean terminated chips using ultrasonic cleaning in deionized water
166. Dry chips in warm air oven at 80-100°C
167. Load chips into barrel plating system
168. Prepare nickel plating bath (Watts nickel or nickel sulfamate)
169. Adjust plating bath pH to 3.5-4.5
170. Set plating current density to 2-10 A/dm²
171. Plate nickel barrier layer for 5-20 minutes
172. Achieve nickel layer thickness of 2-5 μm
173. Rinse chips in deionized water after plating
174. Dry chips using warm air or centrifugal drying
175. Inspect nickel plating uniformity and coverage
176. Measure nickel layer thickness using X-ray fluorescence

## Tin Finish Plating

177. Return chips to barrel plating system for tin plating
178. Prepare tin plating bath (acid tin or alkaline stannate)
179. Adjust bath temperature to 20-40°C
180. Set plating current density to 1-5 A/dm²
181. Plate tin finish layer for 2-10 minutes
182. Achieve tin layer thickness of 3-8 μm
183. Rinse chips thoroughly in deionized water
184. Apply reflow heating to 250-280°C to melt tin surface
185. Create bright, smooth tin finish surface
186. Cool chips to room temperature
187. Conduct final visual inspection of plated terminations

## Electrical Testing and Sorting

188. Load finished capacitors into automated electrical test handler
189. Measure capacitance at 1 kHz and 1 Vrms test conditions
190. Verify capacitance value meets specification (±10-20% tolerance typical)
191. Measure dissipation factor (DF) or equivalent series resistance (ESR)
192. Verify DF specification (<2.5% for X7R dielectric typical)
193. Apply high voltage testing (2.5× rated voltage for 1-5 seconds)
194. Verify no breakdown or excessive leakage current
195. Sort tested capacitors by capacitance value bins and pass/fail status

## Final Packaging

The tested and sorted MLCC capacitors are packaged in tape-and-reel format for automated SMT assembly onto Mac logic boards. Capacitors are typically 0201, 0402, 0603, or larger case sizes with capacitance values ranging from 1 pF to 100 μF, voltage ratings from 6.3V to 100V, and temperature characteristics suitable for consumer electronics applications (X5R, X7R dielectrics).
