

================================================================
== Vitis HLS Report for 'Autocorrelation_Pipeline_VITIS_LOOP_76_2'
================================================================
* Date:           Fri Feb 28 00:23:43 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        GSM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  1.481 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       11|       11|  88.000 ns|  88.000 ns|   11|   11|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_76_2  |        9|        9|         1|          1|          1|     9|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      12|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      27|    -|
|Register             |        -|     -|        7|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|        7|      39|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+----+---+----+------------+------------+
    |   Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+----+---+----+------------+------------+
    |add_ln76_fu_69_p2  |         +|   0|  0|  12|           5|           2|
    +-------------------+----------+----+---+----+------------+------------+
    |Total              |          |   0|  0|  12|           5|           2|
    +-------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_done_int         |   9|          2|    1|          2|
    |ap_sig_allocacmp_k  |   9|          2|    5|         10|
    |k_3_fu_30           |   9|          2|    5|         10|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  27|          6|   11|         22|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |k_3_fu_30    |  5|   0|    5|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  7|   0|    7|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+----------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  Autocorrelation_Pipeline_VITIS_LOOP_76_2|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  Autocorrelation_Pipeline_VITIS_LOOP_76_2|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  Autocorrelation_Pipeline_VITIS_LOOP_76_2|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  Autocorrelation_Pipeline_VITIS_LOOP_76_2|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  Autocorrelation_Pipeline_VITIS_LOOP_76_2|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  Autocorrelation_Pipeline_VITIS_LOOP_76_2|  return value|
|L_ACF_address0  |  out|    4|   ap_memory|                                     L_ACF|         array|
|L_ACF_ce0       |  out|    1|   ap_memory|                                     L_ACF|         array|
|L_ACF_we0       |  out|    1|   ap_memory|                                     L_ACF|         array|
|L_ACF_d0        |  out|   64|   ap_memory|                                     L_ACF|         array|
+----------------+-----+-----+------------+------------------------------------------+--------------+

