<HTML>
<HEAD>
<TITLE>First Encounter Report</TITLE>
</HEAD>
<BODY>
##########################################################
<TABLE>
<TR><TD width = 150>#  Generated by:   </TD><TD>Cadence Encounter 09.14-s273_1</TD></TR>
<TR><TD>#  OS:              </TD><TD>Linux x86_64(Host ID coe-ee-cad30.sjsuad.sjsu.edu)</TD></TR>
<TR><TD>#  Generated on:    </TD><TD>Thu Nov  3 17:06:09 2016</TD></TR>
<TR><TD>#  Command:    </TD><TD>summaryReport -outdir summaryReport -browser</TD></TR>
</TABLE>
##########################################################
<HR SIZE=3>
<H3>Assign Statements Infomation Page</H3>
<H4> General Caution: </H4>
<UL>
    <LI>The assignment statements can impact CTS and IPO.
<P>
    <LI>You can use "setDoAssign" properly to slove the problem.
<P>
setDoAssign: Yes
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_rs_layer_I_clks_AXI_clks_to_rtl_I_xgmii_tx_tx_xgmii_from_rtl__0<BR></TD>
    <TR>
    <TD>net5444 = EN<BR></TD>
    <TR>
    <TD>net5441 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_rs_layer_I_clks_AXI_clks_to_rtl_I_xgmii_tx_tx_xgmii_from_rtl__1<BR></TD>
    <TR>
    <TD>net5444 = EN<BR></TD>
    <TR>
    <TD>net5441 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_rs_layer_I_clks_AXI_clks_to_rtl_I_xgmii_tx_tx_xgmii_from_rtl__2<BR></TD>
    <TR>
    <TD>net5444 = EN<BR></TD>
    <TR>
    <TD>net5441 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_rs_layer_I_clks_AXI_clks_to_rtl_I_xgmii_tx_tx_xgmii_from_rtl__3<BR></TD>
    <TR>
    <TD>net5444 = EN<BR></TD>
    <TR>
    <TD>net5441 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_rs_layer_I_clks_AXI_clks_to_rtl_I_xgmii_tx_tx_xgmii_from_rtl__4<BR></TD>
    <TR>
    <TD>net5444 = EN<BR></TD>
    <TR>
    <TD>net5441 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_1<BR></TD>
    <TR>
    <TD>net6823 = EN<BR></TD>
    <TR>
    <TD>net6820 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_2<BR></TD>
    <TR>
    <TD>net6823 = EN<BR></TD>
    <TR>
    <TD>net6820 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_3<BR></TD>
    <TR>
    <TD>net6823 = EN<BR></TD>
    <TR>
    <TD>net6820 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_4<BR></TD>
    <TR>
    <TD>net6823 = EN<BR></TD>
    <TR>
    <TD>net6820 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_5<BR></TD>
    <TR>
    <TD>net6823 = EN<BR></TD>
    <TR>
    <TD>net6820 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_6<BR></TD>
    <TR>
    <TD>net6823 = EN<BR></TD>
    <TR>
    <TD>net6820 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_7<BR></TD>
    <TR>
    <TD>net6823 = EN<BR></TD>
    <TR>
    <TD>net6820 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_8<BR></TD>
    <TR>
    <TD>net6823 = EN<BR></TD>
    <TR>
    <TD>net6820 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_9<BR></TD>
    <TR>
    <TD>net6823 = EN<BR></TD>
    <TR>
    <TD>net6820 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_10<BR></TD>
    <TR>
    <TD>net6823 = EN<BR></TD>
    <TR>
    <TD>net6820 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_11<BR></TD>
    <TR>
    <TD>net6823 = EN<BR></TD>
    <TR>
    <TD>net6820 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_12<BR></TD>
    <TR>
    <TD>net6823 = EN<BR></TD>
    <TR>
    <TD>net6820 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_13<BR></TD>
    <TR>
    <TD>net6823 = EN<BR></TD>
    <TR>
    <TD>net6820 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_14<BR></TD>
    <TR>
    <TD>net6823 = EN<BR></TD>
    <TR>
    <TD>net6820 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_15<BR></TD>
    <TR>
    <TD>net6823 = EN<BR></TD>
    <TR>
    <TD>net6820 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_16<BR></TD>
    <TR>
    <TD>net6823 = EN<BR></TD>
    <TR>
    <TD>net6820 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_17<BR></TD>
    <TR>
    <TD>net6823 = EN<BR></TD>
    <TR>
    <TD>net6820 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_18<BR></TD>
    <TR>
    <TD>net6823 = EN<BR></TD>
    <TR>
    <TD>net6820 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_19<BR></TD>
    <TR>
    <TD>net6823 = EN<BR></TD>
    <TR>
    <TD>net6820 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_20<BR></TD>
    <TR>
    <TD>net6823 = EN<BR></TD>
    <TR>
    <TD>net6820 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_21<BR></TD>
    <TR>
    <TD>net6823 = EN<BR></TD>
    <TR>
    <TD>net6820 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_22<BR></TD>
    <TR>
    <TD>net6823 = EN<BR></TD>
    <TR>
    <TD>net6820 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_23<BR></TD>
    <TR>
    <TD>net6823 = EN<BR></TD>
    <TR>
    <TD>net6820 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_24<BR></TD>
    <TR>
    <TD>net6823 = EN<BR></TD>
    <TR>
    <TD>net6820 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_25<BR></TD>
    <TR>
    <TD>net6823 = EN<BR></TD>
    <TR>
    <TD>net6820 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_26<BR></TD>
    <TR>
    <TD>net6823 = EN<BR></TD>
    <TR>
    <TD>net6820 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_27<BR></TD>
    <TR>
    <TD>net6823 = EN<BR></TD>
    <TR>
    <TD>net6820 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_28<BR></TD>
    <TR>
    <TD>net6823 = EN<BR></TD>
    <TR>
    <TD>net6820 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_29<BR></TD>
    <TR>
    <TD>net6823 = EN<BR></TD>
    <TR>
    <TD>net6820 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_30<BR></TD>
    <TR>
    <TD>net6823 = EN<BR></TD>
    <TR>
    <TD>net6820 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_31<BR></TD>
    <TR>
    <TD>net6823 = EN<BR></TD>
    <TR>
    <TD>net6820 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_32<BR></TD>
    <TR>
    <TD>net6823 = EN<BR></TD>
    <TR>
    <TD>net6820 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_33<BR></TD>
    <TR>
    <TD>net6823 = EN<BR></TD>
    <TR>
    <TD>net6820 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_34<BR></TD>
    <TR>
    <TD>net6823 = EN<BR></TD>
    <TR>
    <TD>net6820 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_35<BR></TD>
    <TR>
    <TD>net6823 = EN<BR></TD>
    <TR>
    <TD>net6820 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_36<BR></TD>
    <TR>
    <TD>net6823 = EN<BR></TD>
    <TR>
    <TD>net6820 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_37<BR></TD>
    <TR>
    <TD>net6823 = EN<BR></TD>
    <TR>
    <TD>net6820 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_38<BR></TD>
    <TR>
    <TD>net6823 = EN<BR></TD>
    <TR>
    <TD>net6820 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_39<BR></TD>
    <TR>
    <TD>net6823 = EN<BR></TD>
    <TR>
    <TD>net6820 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_40<BR></TD>
    <TR>
    <TD>net6823 = EN<BR></TD>
    <TR>
    <TD>net6820 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_41<BR></TD>
    <TR>
    <TD>net6823 = EN<BR></TD>
    <TR>
    <TD>net6820 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_42<BR></TD>
    <TR>
    <TD>net6823 = EN<BR></TD>
    <TR>
    <TD>net6820 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_43<BR></TD>
    <TR>
    <TD>net6823 = EN<BR></TD>
    <TR>
    <TD>net6820 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_44<BR></TD>
    <TR>
    <TD>net6823 = EN<BR></TD>
    <TR>
    <TD>net6820 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_45<BR></TD>
    <TR>
    <TD>net6823 = EN<BR></TD>
    <TR>
    <TD>net6820 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_46<BR></TD>
    <TR>
    <TD>net6823 = EN<BR></TD>
    <TR>
    <TD>net6820 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_47<BR></TD>
    <TR>
    <TD>net6823 = EN<BR></TD>
    <TR>
    <TD>net6820 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_0<BR></TD>
    <TR>
    <TD>net6823 = EN<BR></TD>
    <TR>
    <TD>net6820 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_dma_controller_tx_I_clks_AXI_clks_to_rtl__1<BR></TD>
    <TR>
    <TD>net7734 = EN<BR></TD>
    <TR>
    <TD>net7731 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_dma_controller_tx_I_clks_AXI_clks_to_rtl__2<BR></TD>
    <TR>
    <TD>net7734 = EN<BR></TD>
    <TR>
    <TD>net7731 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_dma_controller_tx_I_clks_AXI_clks_to_rtl__3<BR></TD>
    <TR>
    <TD>net7734 = EN<BR></TD>
    <TR>
    <TD>net7731 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_dma_controller_tx_I_clks_AXI_clks_to_rtl__4<BR></TD>
    <TR>
    <TD>net7734 = EN<BR></TD>
    <TR>
    <TD>net7731 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_dma_controller_tx_I_clks_AXI_clks_to_rtl__5<BR></TD>
    <TR>
    <TD>net7734 = EN<BR></TD>
    <TR>
    <TD>net7731 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_dma_controller_tx_I_clks_AXI_clks_to_rtl__6<BR></TD>
    <TR>
    <TD>net7734 = EN<BR></TD>
    <TR>
    <TD>net7731 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_dma_controller_tx_I_clks_AXI_clks_to_rtl__7<BR></TD>
    <TR>
    <TD>net7734 = EN<BR></TD>
    <TR>
    <TD>net7731 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_dma_controller_tx_I_clks_AXI_clks_to_rtl__8<BR></TD>
    <TR>
    <TD>net7734 = EN<BR></TD>
    <TR>
    <TD>net7731 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_dma_controller_tx_I_clks_AXI_clks_to_rtl__9<BR></TD>
    <TR>
    <TD>net7734 = EN<BR></TD>
    <TR>
    <TD>net7731 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_dma_controller_tx_I_clks_AXI_clks_to_rtl__10<BR></TD>
    <TR>
    <TD>net7734 = EN<BR></TD>
    <TR>
    <TD>net7731 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_dma_controller_tx_I_clks_AXI_clks_to_rtl__11<BR></TD>
    <TR>
    <TD>net7734 = EN<BR></TD>
    <TR>
    <TD>net7731 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_dma_controller_tx_I_clks_AXI_clks_to_rtl__12<BR></TD>
    <TR>
    <TD>net7734 = EN<BR></TD>
    <TR>
    <TD>net7731 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_dma_controller_tx_I_clks_AXI_clks_to_rtl__13<BR></TD>
    <TR>
    <TD>net7734 = EN<BR></TD>
    <TR>
    <TD>net7731 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_dma_controller_tx_I_clks_AXI_clks_to_rtl__14<BR></TD>
    <TR>
    <TD>net7734 = EN<BR></TD>
    <TR>
    <TD>net7731 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_dma_controller_tx_I_clks_AXI_clks_to_rtl__15<BR></TD>
    <TR>
    <TD>net7734 = EN<BR></TD>
    <TR>
    <TD>net7731 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_dma_controller_tx_I_clks_AXI_clks_to_rtl__0<BR></TD>
    <TR>
    <TD>net7734 = EN<BR></TD>
    <TR>
    <TD>net7731 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_<BR></TD>
    <TR>
    <TD>pfifo_ctrl2[1] = pfifo_ctrl2[1]<BR></TD>
    <TR>
    <TD>memif_pcfifo2.f0_wdata[1] = pfifo_ctrl2[1]<BR></TD>
    <TR>
    <TD>pfifo_ctrl2[2] = pfifo_ctrl2[2]<BR></TD>
    <TR>
    <TD>memif_pcfifo2.f0_wdata[2] = pfifo_ctrl2[2]<BR></TD>
    <TR>
    <TD>pfifo_datain_ctrl_2[0] = pfifo_datain_ctrl_2[0]<BR></TD>
    <TR>
    <TD>memif_pcfifo2.f0_wdata[8] = pfifo_datain_ctrl_2[0]<BR></TD>
    <TR>
    <TD>pfifo_datain_ctrl_2[1] = pfifo_datain_ctrl_2[1]<BR></TD>
    <TR>
    <TD>memif_pcfifo2.f0_wdata[9] = pfifo_datain_ctrl_2[1]<BR></TD>
    <TR>
    <TD>pfifo_datain_ctrl_2[2] = pfifo_datain_ctrl_2[2]<BR></TD>
    <TR>
    <TD>memif_pcfifo2.f0_wdata[10] = pfifo_datain_ctrl_2[2]<BR></TD>
    <TR>
    <TD>pfifo_datain_ctrl_2[3] = pfifo_datain_ctrl_2[3]<BR></TD>
    <TR>
    <TD>memif_pcfifo2.f0_wdata[11] = pfifo_datain_ctrl_2[3]<BR></TD>
    <TR>
    <TD>pfifo_datain_ctrl_2[4] = pfifo_datain_ctrl_2[4]<BR></TD>
    <TR>
    <TD>memif_pcfifo2.f0_wdata[12] = pfifo_datain_ctrl_2[4]<BR></TD>
    <TR>
    <TD>pfifo_datain_ctrl_2[5] = pfifo_datain_ctrl_2[5]<BR></TD>
    <TR>
    <TD>memif_pcfifo2.f0_wdata[13] = pfifo_datain_ctrl_2[5]<BR></TD>
    <TR>
    <TD>pfifo_datain_ctrl_2[6] = pfifo_datain_ctrl_2[6]<BR></TD>
    <TR>
    <TD>memif_pcfifo2.f0_wdata[14] = pfifo_datain_ctrl_2[6]<BR></TD>
    <TR>
    <TD>pfifo_datain_ctrl_2[7] = pfifo_datain_ctrl_2[7]<BR></TD>
    <TR>
    <TD>memif_pcfifo2.f0_wdata[15] = pfifo_datain_ctrl_2[7]<BR></TD>
    <TR>
    <TD>pfifo_ctrl1[1] = pfifo_ctrl1[1]<BR></TD>
    <TR>
    <TD>memif_pcfifo1.f0_wdata[1] = pfifo_ctrl1[1]<BR></TD>
    <TR>
    <TD>pfifo_ctrl1[2] = pfifo_ctrl1[2]<BR></TD>
    <TR>
    <TD>memif_pcfifo1.f0_wdata[2] = pfifo_ctrl1[2]<BR></TD>
    <TR>
    <TD>pfifo_datain_ctrl_1[0] = pfifo_datain_ctrl_1[0]<BR></TD>
    <TR>
    <TD>memif_pcfifo1.f0_wdata[8] = pfifo_datain_ctrl_1[0]<BR></TD>
    <TR>
    <TD>pfifo_datain_ctrl_1[1] = pfifo_datain_ctrl_1[1]<BR></TD>
    <TR>
    <TD>memif_pcfifo1.f0_wdata[9] = pfifo_datain_ctrl_1[1]<BR></TD>
    <TR>
    <TD>pfifo_datain_ctrl_1[2] = pfifo_datain_ctrl_1[2]<BR></TD>
    <TR>
    <TD>memif_pcfifo1.f0_wdata[10] = pfifo_datain_ctrl_1[2]<BR></TD>
    <TR>
    <TD>pfifo_datain_ctrl_1[3] = pfifo_datain_ctrl_1[3]<BR></TD>
    <TR>
    <TD>memif_pcfifo1.f0_wdata[11] = pfifo_datain_ctrl_1[3]<BR></TD>
    <TR>
    <TD>pfifo_datain_ctrl_1[4] = pfifo_datain_ctrl_1[4]<BR></TD>
    <TR>
    <TD>memif_pcfifo1.f0_wdata[12] = pfifo_datain_ctrl_1[4]<BR></TD>
    <TR>
    <TD>pfifo_datain_ctrl_1[5] = pfifo_datain_ctrl_1[5]<BR></TD>
    <TR>
    <TD>memif_pcfifo1.f0_wdata[13] = pfifo_datain_ctrl_1[5]<BR></TD>
    <TR>
    <TD>pfifo_datain_ctrl_1[6] = pfifo_datain_ctrl_1[6]<BR></TD>
    <TR>
    <TD>memif_pcfifo1.f0_wdata[14] = pfifo_datain_ctrl_1[6]<BR></TD>
    <TR>
    <TD>pfifo_datain_ctrl_1[7] = pfifo_datain_ctrl_1[7]<BR></TD>
    <TR>
    <TD>memif_pcfifo1.f0_wdata[15] = pfifo_datain_ctrl_1[7]<BR></TD>
    <TR>
    <TD>pfifo_ctrl0[1] = pfifo_ctrl0[1]<BR></TD>
    <TR>
    <TD>memif_pcfifo0.f0_wdata[1] = pfifo_ctrl0[1]<BR></TD>
    <TR>
    <TD>pfifo_ctrl0[2] = pfifo_ctrl0[2]<BR></TD>
    <TR>
    <TD>memif_pcfifo0.f0_wdata[2] = pfifo_ctrl0[2]<BR></TD>
    <TR>
    <TD>pfifo_datain_ctrl_0[0] = pfifo_datain_ctrl_0[0]<BR></TD>
    <TR>
    <TD>memif_pcfifo0.f0_wdata[8] = pfifo_datain_ctrl_0[0]<BR></TD>
    <TR>
    <TD>pfifo_datain_ctrl_0[1] = pfifo_datain_ctrl_0[1]<BR></TD>
    <TR>
    <TD>memif_pcfifo0.f0_wdata[9] = pfifo_datain_ctrl_0[1]<BR></TD>
    <TR>
    <TD>pfifo_datain_ctrl_0[2] = pfifo_datain_ctrl_0[2]<BR></TD>
    <TR>
    <TD>memif_pcfifo0.f0_wdata[10] = pfifo_datain_ctrl_0[2]<BR></TD>
    <TR>
    <TD>pfifo_datain_ctrl_0[3] = pfifo_datain_ctrl_0[3]<BR></TD>
    <TR>
    <TD>memif_pcfifo0.f0_wdata[11] = pfifo_datain_ctrl_0[3]<BR></TD>
    <TR>
    <TD>pfifo_datain_ctrl_0[4] = pfifo_datain_ctrl_0[4]<BR></TD>
    <TR>
    <TD>memif_pcfifo0.f0_wdata[12] = pfifo_datain_ctrl_0[4]<BR></TD>
    <TR>
    <TD>pfifo_datain_ctrl_0[5] = pfifo_datain_ctrl_0[5]<BR></TD>
    <TR>
    <TD>memif_pcfifo0.f0_wdata[13] = pfifo_datain_ctrl_0[5]<BR></TD>
    <TR>
    <TD>pfifo_datain_ctrl_0[6] = pfifo_datain_ctrl_0[6]<BR></TD>
    <TR>
    <TD>memif_pcfifo0.f0_wdata[14] = pfifo_datain_ctrl_0[6]<BR></TD>
    <TR>
    <TD>pfifo_datain_ctrl_0[7] = pfifo_datain_ctrl_0[7]<BR></TD>
    <TR>
    <TD>memif_pcfifo0.f0_wdata[15] = pfifo_datain_ctrl_0[7]<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_dma_fifo_DWIDTH32_AWIDTH1_I_clks_AXI_clks_to_rtl__0_1<BR></TD>
    <TR>
    <TD>net7714 = EN<BR></TD>
    <TR>
    <TD>net7711 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_dma_fifo_DWIDTH32_AWIDTH1_I_clks_AXI_clks_to_rtl__0_2<BR></TD>
    <TR>
    <TD>net7714 = EN<BR></TD>
    <TR>
    <TD>net7711 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_dma_fifo_DWIDTH32_AWIDTH1_I_clks_AXI_clks_to_rtl__0_3<BR></TD>
    <TR>
    <TD>net7714 = EN<BR></TD>
    <TR>
    <TD>net7711 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_dma_fifo_DWIDTH32_AWIDTH1_I_clks_AXI_clks_to_rtl__0_4<BR></TD>
    <TR>
    <TD>net7714 = EN<BR></TD>
    <TR>
    <TD>net7711 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_dma_fifo_DWIDTH32_AWIDTH1_I_clks_AXI_clks_to_rtl__0_0<BR></TD>
    <TR>
    <TD>net7714 = EN<BR></TD>
    <TR>
    <TD>net7711 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_dma_fifo_DWIDTH32_AWIDTH1_I_clks_AXI_clks_to_rtl__0_5<BR></TD>
    <TR>
    <TD>net7714 = EN<BR></TD>
    <TR>
    <TD>net7711 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo__1<BR></TD>
    <TR>
    <TD>net7395 = EN<BR></TD>
    <TR>
    <TD>net7392 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo__2<BR></TD>
    <TR>
    <TD>net7395 = EN<BR></TD>
    <TR>
    <TD>net7392 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo__3<BR></TD>
    <TR>
    <TD>net7395 = EN<BR></TD>
    <TR>
    <TD>net7392 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo__4<BR></TD>
    <TR>
    <TD>net7395 = EN<BR></TD>
    <TR>
    <TD>net7392 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo__5<BR></TD>
    <TR>
    <TD>net7395 = EN<BR></TD>
    <TR>
    <TD>net7392 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo__6<BR></TD>
    <TR>
    <TD>net7395 = EN<BR></TD>
    <TR>
    <TD>net7392 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo__7<BR></TD>
    <TR>
    <TD>net7395 = EN<BR></TD>
    <TR>
    <TD>net7392 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo__8<BR></TD>
    <TR>
    <TD>net7395 = EN<BR></TD>
    <TR>
    <TD>net7392 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: SNPS_CLOCK_GATE_HIGH_AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo__0<BR></TD>
    <TR>
    <TD>net7395 = EN<BR></TD>
    <TR>
    <TD>net7392 = CLK<BR></TD>
</TABLE>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
    <TR>
    <TR>
    <TD>Verilog File Name: ../eth_core_OSU180CG_netlist.v<BR></TD>
    <TR>
    <TD>Module Name: eth_core<BR></TD>
    <TR>
    <TD>m_r_ach.ARLEN[1] = 1'b1<BR></TD>
    <TR>
    <TD>m_r_ach.ARSIZE[1] = 1'b1<BR></TD>
    <TR>
    <TD>m_r_ach.ARSIZE[0] = 1'b1<BR></TD>
    <TR>
    <TD>memif_pcfifo0.f0_wdata[3] = 1'b1<BR></TD>
    <TR>
    <TD>memif_pcfifo0.f0_wdata[0] = 1'b1<BR></TD>
    <TR>
    <TD>memif_pcfifo1.f0_wdata[3] = 1'b1<BR></TD>
    <TR>
    <TD>memif_pcfifo1.f0_wdata[0] = 1'b1<BR></TD>
    <TR>
    <TD>memif_pcfifo2.f0_wdata[3] = 1'b1<BR></TD>
    <TR>
    <TD>memif_pcfifo2.f0_wdata[0] = 1'b1<BR></TD>
    <TR>
    <TD>m_r_ach.ARID[3] = 1'b0<BR></TD>
    <TR>
    <TD>m_r_ach.ARID[2] = 1'b0<BR></TD>
    <TR>
    <TD>memif_swchrsp.f0_wdata[4] = 1'b0<BR></TD>
    <TR>
    <TD>memif_swchrsp.f0_wdata[5] = 1'b0<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_raddr[0] = 1'b0<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_raddr[1] = 1'b0<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_raddr[2] = 1'b0<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_raddr[3] = 1'b0<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_raddr[4] = 1'b0<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_write = 1'b0<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_waddr[0] = 1'b0<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_waddr[1] = 1'b0<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_waddr[2] = 1'b0<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_waddr[3] = 1'b0<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_waddr[4] = 1'b0<BR></TD>
    <TR>
    <TD>memif_pcfifo2.f0_wdata[4] = 1'b0<BR></TD>
    <TR>
    <TD>memif_pcfifo2.f0_wdata[5] = 1'b0<BR></TD>
    <TR>
    <TD>memif_pcfifo2.f0_wdata[6] = 1'b0<BR></TD>
    <TR>
    <TD>memif_pcfifo2.f0_wdata[7] = 1'b0<BR></TD>
    <TR>
    <TD>memif_pcfifo1.f0_wdata[4] = 1'b0<BR></TD>
    <TR>
    <TD>memif_pcfifo1.f0_wdata[5] = 1'b0<BR></TD>
    <TR>
    <TD>memif_pcfifo1.f0_wdata[6] = 1'b0<BR></TD>
    <TR>
    <TD>memif_pcfifo1.f0_wdata[7] = 1'b0<BR></TD>
    <TR>
    <TD>memif_pcfifo0.f0_wdata[4] = 1'b0<BR></TD>
    <TR>
    <TD>memif_pcfifo0.f0_wdata[5] = 1'b0<BR></TD>
    <TR>
    <TD>memif_pcfifo0.f0_wdata[6] = 1'b0<BR></TD>
    <TR>
    <TD>memif_pcfifo0.f0_wdata[7] = 1'b0<BR></TD>
    <TR>
    <TD>m_r_ach.ARUSER = 1'b0<BR></TD>
    <TR>
    <TD>m_r_ach.ARREGION = 1'b0<BR></TD>
    <TR>
    <TD>m_r_ach.ARQOS = 1'b0<BR></TD>
    <TR>
    <TD>m_r_ach.ARPROT[0] = 1'b0<BR></TD>
    <TR>
    <TD>m_r_ach.ARPROT[1] = 1'b0<BR></TD>
    <TR>
    <TD>m_r_ach.ARPROT[2] = 1'b0<BR></TD>
    <TR>
    <TD>m_r_ach.ARCACHE[0] = 1'b0<BR></TD>
    <TR>
    <TD>m_r_ach.ARCACHE[1] = 1'b0<BR></TD>
    <TR>
    <TD>m_r_ach.ARCACHE[2] = 1'b0<BR></TD>
    <TR>
    <TD>m_r_ach.ARCACHE[3] = 1'b0<BR></TD>
    <TR>
    <TD>m_r_ach.ARLOCK[0] = 1'b0<BR></TD>
    <TR>
    <TD>m_r_ach.ARLOCK[1] = 1'b0<BR></TD>
    <TR>
    <TD>m_r_ach.ARBURST[1] = 1'b0<BR></TD>
    <TR>
    <TD>m_r_ach.ARSIZE[2] = 1'b0<BR></TD>
    <TR>
    <TD>m_r_ach.ARLEN[0] = 1'b0<BR></TD>
    <TR>
    <TD>m_r_ach.ARLEN[2] = 1'b0<BR></TD>
    <TR>
    <TD>m_r_ach.ARLEN[3] = 1'b0<BR></TD>
    <TR>
    <TD>w_rspch.BUSER = 1'b0<BR></TD>
    <TR>
    <TD>w_rspch.BRESP[0] = 1'b0<BR></TD>
    <TR>
    <TD>w_rspch.BRESP[1] = 1'b0<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[32] = w_dch.WDATA[32]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[33] = w_dch.WDATA[33]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[34] = w_dch.WDATA[34]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[35] = w_dch.WDATA[35]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[36] = w_dch.WDATA[36]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[37] = w_dch.WDATA[37]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[38] = w_dch.WDATA[38]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[39] = w_dch.WDATA[39]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[40] = w_dch.WDATA[40]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[41] = w_dch.WDATA[41]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[42] = w_dch.WDATA[42]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[43] = w_dch.WDATA[43]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[44] = w_dch.WDATA[44]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[45] = w_dch.WDATA[45]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[46] = w_dch.WDATA[46]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[47] = w_dch.WDATA[47]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[48] = w_dch.WDATA[48]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[49] = w_dch.WDATA[49]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[50] = w_dch.WDATA[50]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[51] = w_dch.WDATA[51]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[52] = w_dch.WDATA[52]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[53] = w_dch.WDATA[53]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[54] = w_dch.WDATA[54]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[55] = w_dch.WDATA[55]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[56] = w_dch.WDATA[56]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[57] = w_dch.WDATA[57]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[58] = w_dch.WDATA[58]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[59] = w_dch.WDATA[59]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[60] = w_dch.WDATA[60]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[61] = w_dch.WDATA[61]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[62] = w_dch.WDATA[62]<BR></TD>
    <TR>
    <TD>tx_core/reg_write_data[63] = w_dch.WDATA[63]<BR></TD>
    <TR>
    <TD>memif_swchrsp.f0_wdata[0] = w_dch.WID[0]<BR></TD>
    <TR>
    <TD>memif_swchrsp.f0_wdata[1] = w_dch.WID[1]<BR></TD>
    <TR>
    <TD>memif_swchrsp.f0_wdata[2] = w_dch.WID[2]<BR></TD>
    <TR>
    <TD>memif_swchrsp.f0_wdata[3] = w_dch.WID[3]<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_wdata[0] = w_dch.WDATA[0]<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_wdata[1] = w_dch.WDATA[1]<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_wdata[2] = w_dch.WDATA[2]<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_wdata[3] = w_dch.WDATA[3]<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_wdata[4] = w_dch.WDATA[4]<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_wdata[5] = w_dch.WDATA[5]<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_wdata[6] = w_dch.WDATA[6]<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_wdata[7] = w_dch.WDATA[7]<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_wdata[8] = w_dch.WDATA[8]<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_wdata[9] = w_dch.WDATA[9]<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_wdata[10] = w_dch.WDATA[10]<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_wdata[11] = w_dch.WDATA[11]<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_wdata[12] = w_dch.WDATA[12]<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_wdata[13] = w_dch.WDATA[13]<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_wdata[14] = w_dch.WDATA[14]<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_wdata[15] = w_dch.WDATA[15]<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_wdata[16] = w_dch.WDATA[16]<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_wdata[17] = w_dch.WDATA[17]<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_wdata[18] = w_dch.WDATA[18]<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_wdata[19] = w_dch.WDATA[19]<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_wdata[20] = w_dch.WDATA[20]<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_wdata[21] = w_dch.WDATA[21]<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_wdata[22] = w_dch.WDATA[22]<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_wdata[23] = w_dch.WDATA[23]<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_wdata[24] = w_dch.WDATA[24]<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_wdata[25] = w_dch.WDATA[25]<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_wdata[26] = w_dch.WDATA[26]<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_wdata[27] = w_dch.WDATA[27]<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_wdata[28] = w_dch.WDATA[28]<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_wdata[29] = w_dch.WDATA[29]<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_wdata[30] = w_dch.WDATA[30]<BR></TD>
    <TR>
    <TD>memif_swchdata.f0_wdata[31] = w_dch.WDATA[31]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[0] = w_ach.AWADDR[0]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[1] = w_ach.AWADDR[1]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[2] = w_ach.AWADDR[2]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[3] = w_ach.AWADDR[3]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[4] = w_ach.AWADDR[4]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[5] = w_ach.AWADDR[5]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[6] = w_ach.AWADDR[6]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[7] = w_ach.AWADDR[7]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[8] = w_ach.AWADDR[8]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[9] = w_ach.AWADDR[9]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[10] = w_ach.AWADDR[10]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[11] = w_ach.AWADDR[11]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[12] = w_ach.AWADDR[12]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[13] = w_ach.AWADDR[13]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[14] = w_ach.AWADDR[14]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[15] = w_ach.AWADDR[15]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[16] = w_ach.AWADDR[16]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[17] = w_ach.AWADDR[17]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[18] = w_ach.AWADDR[18]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[19] = w_ach.AWADDR[19]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[20] = w_ach.AWADDR[20]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[21] = w_ach.AWADDR[21]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[22] = w_ach.AWADDR[22]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[23] = w_ach.AWADDR[23]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[24] = w_ach.AWADDR[24]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[25] = w_ach.AWADDR[25]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[26] = w_ach.AWADDR[26]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[27] = w_ach.AWADDR[27]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[28] = w_ach.AWADDR[28]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[29] = w_ach.AWADDR[29]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[30] = w_ach.AWADDR[30]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[31] = w_ach.AWADDR[31]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[32] = w_ach.AWLEN[0]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[33] = w_ach.AWLEN[1]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[34] = w_ach.AWLEN[2]<BR></TD>
    <TR>
    <TD>memif_swchaddr.f0_wdata[35] = w_ach.AWLEN[3]<BR></TD>
</TABLE>
<P>

</BODY>
</HTML>
