# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do single_cycle_computer_lab_3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer {C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_datapath_verilog.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:38 on May 09,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer" C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_datapath_verilog.v 
# -- Compiling module single_cycle_computer_datapath_verilog
# 
# Top level modules:
# 	single_cycle_computer_datapath_verilog
# End time: 00:09:38 on May 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer {C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/constant_value_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:38 on May 09,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer" C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/constant_value_gen.v 
# -- Compiling module constant_value_gen
# 
# Top level modules:
# 	constant_value_gen
# End time: 00:09:38 on May 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer {C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/w_bit_two_to_one_mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:38 on May 09,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer" C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/w_bit_two_to_one_mux.v 
# -- Compiling module w_bit_two_to_one_mux
# 
# Top level modules:
# 	w_bit_two_to_one_mux
# End time: 00:09:38 on May 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer {C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/w_bit_four_to_one_mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:38 on May 09,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer" C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/w_bit_four_to_one_mux.v 
# -- Compiling module w_bit_four_to_one_mux
# 
# Top level modules:
# 	w_bit_four_to_one_mux
# End time: 00:09:38 on May 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer {C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/registers_two.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:38 on May 09,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer" C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/registers_two.v 
# -- Compiling module registers_two
# 
# Top level modules:
# 	registers_two
# End time: 00:09:38 on May 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer {C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/alu_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:38 on May 09,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer" C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/alu_unit.v 
# -- Compiling module alu_unit
# 
# Top level modules:
# 	alu_unit
# End time: 00:09:38 on May 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer {C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/register_file.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:38 on May 09,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer" C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/register_file.v 
# -- Compiling module register_file
# 
# Top level modules:
# 	register_file
# End time: 00:09:38 on May 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer {C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/immediate_extender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:38 on May 09,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer" C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/immediate_extender.v 
# -- Compiling module immediate_extender
# 
# Top level modules:
# 	immediate_extender
# End time: 00:09:38 on May 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer {C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/barrel_shifter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:38 on May 09,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer" C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/barrel_shifter.v 
# -- Compiling module barrel_shifter
# 
# Top level modules:
# 	barrel_shifter
# End time: 00:09:38 on May 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer {C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/full_adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:39 on May 09,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer" C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/full_adder.v 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 00:09:39 on May 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer {C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:39 on May 09,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer" C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_controller.v 
# -- Compiling module single_cycle_computer_controller
# 
# Top level modules:
# 	single_cycle_computer_controller
# End time: 00:09:39 on May 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer {C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/data_memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:39 on May 09,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer" C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/data_memory.v 
# -- Compiling module data_memory
# 
# Top level modules:
# 	data_memory
# End time: 00:09:39 on May 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer {C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/instruction_memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:39 on May 09,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer" C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/instruction_memory.v 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 00:09:39 on May 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer {C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:39 on May 09,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer" C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v 
# -- Compiling module single_cycle_computer_all
# 
# Top level modules:
# 	single_cycle_computer_all
# End time: 00:09:39 on May 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer {C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/tester_module.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:39 on May 09,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer" C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/tester_module.v 
# -- Compiling module tester_module
# 
# Top level modules:
# 	tester_module
# End time: 00:09:39 on May 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/computer_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:11:17 on May 09,2022
# vlog -reportprogress 300 -work work C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/computer_tb.v 
# -- Compiling module computer_tb
# 
# Top level modules:
# 	computer_tb
# End time: 00:11:17 on May 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.computer_tb
# vsim work.computer_tb 
# Start time: 00:11:22 on May 09,2022
# Loading work.computer_tb
# Loading work.single_cycle_computer_all
# Loading work.single_cycle_computer_controller
# Loading work.single_cycle_computer_datapath_verilog
# Loading work.alu_unit
# Loading work.instruction_memory
# Loading work.registers_two
# Loading work.constant_value_gen
# Loading work.barrel_shifter
# Loading work.w_bit_two_to_one_mux
# Loading work.data_memory
# Loading work.immediate_extender
# Loading work.register_file
# Loading work.w_bit_four_to_one_mux
# Loading work.full_adder
# ** Warning: (vsim-3015) C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_all.v(40): [PCDPC] - Port size (4) does not match connection size (32) for port 'FLAG_OUT'. The port definition is at: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_datapath_verilog.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /computer_tb/dut/datapath File: C:/Users/hemre/OneDrive/Belgeler/single_cycle_computer/single_cycle_computer_datapath_verilog.v
add wave -position insertpoint  \
sim:/computer_tb/Clock \
sim:/computer_tb/FLAG_OUT \
sim:/computer_tb/RegisterOut_0 \
sim:/computer_tb/RegisterOut_1 \
sim:/computer_tb/RegisterOut_0_expected \
sim:/computer_tb/FLAG_OUT_expected \
sim:/computer_tb/reset
run
run
run
# End time: 00:20:49 on May 09,2022, Elapsed time: 0:09:27
# Errors: 0, Warnings: 1
