
*** Running vivado
    with args -log embsys_axi_timebase_wdt_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source embsys_axi_timebase_wdt_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source embsys_axi_timebase_wdt_0_0.tcl -notrace
Command: synth_design -top embsys_axi_timebase_wdt_0_0 -part xc7a50tcsg324-1 -fanout_limit 1000 -directive FewerCarryChains -retiming -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21104 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 414.152 ; gain = 102.852
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'embsys_axi_timebase_wdt_0_0' [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ip/embsys_axi_timebase_wdt_0_0/synth/embsys_axi_timebase_wdt_0_0.vhd:87]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_WDT_INTERVAL bound to: 27 - type: integer 
	Parameter C_WDT_ENABLE_ONCE bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_ENABLE_WINDOW_WDT bound to: 0 - type: integer 
	Parameter C_SST_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_COUNT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'axi_timebase_wdt_top' declared at 'c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/1118/hdl/axi_timebase_wdt_v3_0_vh_rfs.vhd:2913' bound to instance 'U0' of component 'axi_timebase_wdt_top' [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ip/embsys_axi_timebase_wdt_0_0/synth/embsys_axi_timebase_wdt_0_0.vhd:167]
INFO: [Synth 8-638] synthesizing module 'axi_timebase_wdt_top' [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/1118/hdl/axi_timebase_wdt_v3_0_vh_rfs.vhd:2955]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_WDT_INTERVAL bound to: 27 - type: integer 
	Parameter C_WDT_ENABLE_ONCE bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_ENABLE_WINDOW_WDT bound to: 0 - type: integer 
	Parameter C_SST_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_COUNT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_timebase_wdt' [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/1118/hdl/axi_timebase_wdt_v3_0_vh_rfs.vhd:1301]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_WDT_INTERVAL bound to: 27 - type: integer 
	Parameter C_WDT_ENABLE_ONCE bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/1118/hdl/axi_timebase_wdt_v3_0_vh_rfs.vhd:1261]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/1118/hdl/axi_timebase_wdt_v3_0_vh_rfs.vhd:1262]
INFO: [Synth 8-638] synthesizing module 'timebase_wdt_core' [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/1118/hdl/axi_timebase_wdt_v3_0_vh_rfs.vhd:603]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_WDT_INTERVAL bound to: 27 - type: integer 
	Parameter C_WDT_ENABLE_ONCE bound to: 1 - type: bool 
	Parameter C_NATIVE_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (1#1) [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-226] default block is never used [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/1118/hdl/axi_timebase_wdt_v3_0_vh_rfs.vhd:625]
INFO: [Synth 8-256] done synthesizing module 'timebase_wdt_core' (2#1) [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/1118/hdl/axi_timebase_wdt_v3_0_vh_rfs.vhd:603]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000000001111 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 32 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 4 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (3#1) [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (3#1) [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (3#1) [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (3#1) [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (4#1) [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (5#1) [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (6#1) [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_timebase_wdt' (7#1) [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/1118/hdl/axi_timebase_wdt_v3_0_vh_rfs.vhd:1301]
WARNING: [Synth 8-3848] Net wdt_reset_pending in module/entity axi_timebase_wdt_top does not have driver. [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/1118/hdl/axi_timebase_wdt_v3_0_vh_rfs.vhd:2950]
WARNING: [Synth 8-3848] Net wdt_state_vec in module/entity axi_timebase_wdt_top does not have driver. [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/1118/hdl/axi_timebase_wdt_v3_0_vh_rfs.vhd:2951]
INFO: [Synth 8-256] done synthesizing module 'axi_timebase_wdt_top' (8#1) [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/1118/hdl/axi_timebase_wdt_v3_0_vh_rfs.vhd:2955]
INFO: [Synth 8-256] done synthesizing module 'embsys_axi_timebase_wdt_0_0' (9#1) [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ip/embsys_axi_timebase_wdt_0_0/synth/embsys_axi_timebase_wdt_0_0.vhd:87]
WARNING: [Synth 8-3331] design address_decoder has unconnected port Address_In_Erly[2]
WARNING: [Synth 8-3331] design address_decoder has unconnected port Address_In_Erly[3]
WARNING: [Synth 8-3331] design address_decoder has unconnected port Bus_RNW
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[31]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[30]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[29]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[28]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[27]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[26]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[25]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[24]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[23]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[22]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[21]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[20]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[19]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[18]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[17]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[16]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[15]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[14]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[13]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[12]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[11]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[10]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[9]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[8]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[7]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[6]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[5]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[4]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[3]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[2]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design timebase_wdt_core has unconnected port Bus2IP_Data[0]
WARNING: [Synth 8-3331] design timebase_wdt_core has unconnected port Bus2IP_Data[1]
WARNING: [Synth 8-3331] design timebase_wdt_core has unconnected port Bus2IP_Data[2]
WARNING: [Synth 8-3331] design timebase_wdt_core has unconnected port Bus2IP_Data[3]
WARNING: [Synth 8-3331] design timebase_wdt_core has unconnected port Bus2IP_Data[4]
WARNING: [Synth 8-3331] design timebase_wdt_core has unconnected port Bus2IP_Data[5]
WARNING: [Synth 8-3331] design timebase_wdt_core has unconnected port Bus2IP_Data[6]
WARNING: [Synth 8-3331] design timebase_wdt_core has unconnected port Bus2IP_Data[7]
WARNING: [Synth 8-3331] design timebase_wdt_core has unconnected port Bus2IP_Data[8]
WARNING: [Synth 8-3331] design timebase_wdt_core has unconnected port Bus2IP_Data[9]
WARNING: [Synth 8-3331] design timebase_wdt_core has unconnected port Bus2IP_Data[10]
WARNING: [Synth 8-3331] design timebase_wdt_core has unconnected port Bus2IP_Data[11]
WARNING: [Synth 8-3331] design timebase_wdt_core has unconnected port Bus2IP_Data[12]
WARNING: [Synth 8-3331] design timebase_wdt_core has unconnected port Bus2IP_Data[13]
WARNING: [Synth 8-3331] design timebase_wdt_core has unconnected port Bus2IP_Data[14]
WARNING: [Synth 8-3331] design timebase_wdt_core has unconnected port Bus2IP_Data[15]
WARNING: [Synth 8-3331] design timebase_wdt_core has unconnected port Bus2IP_Data[16]
WARNING: [Synth 8-3331] design timebase_wdt_core has unconnected port Bus2IP_Data[17]
WARNING: [Synth 8-3331] design timebase_wdt_core has unconnected port Bus2IP_Data[18]
WARNING: [Synth 8-3331] design timebase_wdt_core has unconnected port Bus2IP_Data[19]
WARNING: [Synth 8-3331] design timebase_wdt_core has unconnected port Bus2IP_Data[20]
WARNING: [Synth 8-3331] design timebase_wdt_core has unconnected port Bus2IP_Data[21]
WARNING: [Synth 8-3331] design timebase_wdt_core has unconnected port Bus2IP_Data[22]
WARNING: [Synth 8-3331] design timebase_wdt_core has unconnected port Bus2IP_Data[23]
WARNING: [Synth 8-3331] design timebase_wdt_core has unconnected port Bus2IP_Data[24]
WARNING: [Synth 8-3331] design timebase_wdt_core has unconnected port Bus2IP_Data[25]
WARNING: [Synth 8-3331] design timebase_wdt_core has unconnected port Bus2IP_Data[26]
WARNING: [Synth 8-3331] design axi_timebase_wdt_top has unconnected port wdt_reset_pending
WARNING: [Synth 8-3331] design axi_timebase_wdt_top has unconnected port wdt_state_vec[6]
WARNING: [Synth 8-3331] design axi_timebase_wdt_top has unconnected port wdt_state_vec[5]
WARNING: [Synth 8-3331] design axi_timebase_wdt_top has unconnected port wdt_state_vec[4]
WARNING: [Synth 8-3331] design axi_timebase_wdt_top has unconnected port wdt_state_vec[3]
WARNING: [Synth 8-3331] design axi_timebase_wdt_top has unconnected port wdt_state_vec[2]
WARNING: [Synth 8-3331] design axi_timebase_wdt_top has unconnected port wdt_state_vec[1]
WARNING: [Synth 8-3331] design axi_timebase_wdt_top has unconnected port wdt_state_vec[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 470.746 ; gain = 159.445
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 470.746 ; gain = 159.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 470.746 ; gain = 159.445
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a50tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ip/embsys_axi_timebase_wdt_0_0/embsys_axi_timebase_wdt_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ip/embsys_axi_timebase_wdt_0_0/embsys_axi_timebase_wdt_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ip/embsys_axi_timebase_wdt_0_0/embsys_axi_timebase_wdt_0_0.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ip/embsys_axi_timebase_wdt_0_0/embsys_axi_timebase_wdt_0_0.xdc] for cell 'U0'
Parsing XDC File [C:/Users/ME/Vivado_Projects/project_2/project_2.runs/embsys_axi_timebase_wdt_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/ME/Vivado_Projects/project_2/project_2.runs/embsys_axi_timebase_wdt_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  FDR => FDRE: 6 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 797.355 ; gain = 1.570
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 797.355 ; gain = 486.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 797.355 ; gain = 486.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/ME/Vivado_Projects/project_2/project_2.runs/embsys_axi_timebase_wdt_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 797.355 ; gain = 486.055
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'WDT_Current_State_reg' in module 'timebase_wdt_core'
INFO: [Synth 8-5544] ROM "iWDT_Reset" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              resetstate |                             0001 |                               00
             expiredonce |                             0010 |                               10
      expiredoncedelayed |                             0100 |                               01
            expiredtwice |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'WDT_Current_State_reg' using encoding 'one-hot' in module 'timebase_wdt_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 797.355 ; gain = 486.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 23    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 9     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module timebase_wdt_core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design axi_timebase_wdt_top has unconnected port wdt_reset_pending
WARNING: [Synth 8-3331] design axi_timebase_wdt_top has unconnected port wdt_state_vec[6]
WARNING: [Synth 8-3331] design axi_timebase_wdt_top has unconnected port wdt_state_vec[5]
WARNING: [Synth 8-3331] design axi_timebase_wdt_top has unconnected port wdt_state_vec[4]
WARNING: [Synth 8-3331] design axi_timebase_wdt_top has unconnected port wdt_state_vec[3]
WARNING: [Synth 8-3331] design axi_timebase_wdt_top has unconnected port wdt_state_vec[2]
WARNING: [Synth 8-3331] design axi_timebase_wdt_top has unconnected port wdt_state_vec[1]
WARNING: [Synth 8-3331] design axi_timebase_wdt_top has unconnected port wdt_state_vec[0]
WARNING: [Synth 8-3331] design axi_timebase_wdt_top has unconnected port s_axi_wdata[31]
WARNING: [Synth 8-3331] design axi_timebase_wdt_top has unconnected port s_axi_wdata[30]
WARNING: [Synth 8-3331] design axi_timebase_wdt_top has unconnected port s_axi_wdata[29]
WARNING: [Synth 8-3331] design axi_timebase_wdt_top has unconnected port s_axi_wdata[28]
WARNING: [Synth 8-3331] design axi_timebase_wdt_top has unconnected port s_axi_wdata[27]
WARNING: [Synth 8-3331] design axi_timebase_wdt_top has unconnected port s_axi_wdata[26]
WARNING: [Synth 8-3331] design axi_timebase_wdt_top has unconnected port s_axi_wdata[25]
WARNING: [Synth 8-3331] design axi_timebase_wdt_top has unconnected port s_axi_wdata[24]
WARNING: [Synth 8-3331] design axi_timebase_wdt_top has unconnected port s_axi_wdata[23]
WARNING: [Synth 8-3331] design axi_timebase_wdt_top has unconnected port s_axi_wdata[22]
WARNING: [Synth 8-3331] design axi_timebase_wdt_top has unconnected port s_axi_wdata[21]
WARNING: [Synth 8-3331] design axi_timebase_wdt_top has unconnected port s_axi_wdata[20]
WARNING: [Synth 8-3331] design axi_timebase_wdt_top has unconnected port s_axi_wdata[19]
WARNING: [Synth 8-3331] design axi_timebase_wdt_top has unconnected port s_axi_wdata[18]
WARNING: [Synth 8-3331] design axi_timebase_wdt_top has unconnected port s_axi_wdata[17]
WARNING: [Synth 8-3331] design axi_timebase_wdt_top has unconnected port s_axi_wdata[16]
WARNING: [Synth 8-3331] design axi_timebase_wdt_top has unconnected port s_axi_wdata[15]
WARNING: [Synth 8-3331] design axi_timebase_wdt_top has unconnected port s_axi_wdata[14]
WARNING: [Synth 8-3331] design axi_timebase_wdt_top has unconnected port s_axi_wdata[13]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
WARNING: [Synth 8-3332] Sequential element (LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_timebase_wdt_top.
WARNING: [Synth 8-3332] Sequential element (LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_timebase_wdt_top.
WARNING: [Synth 8-3332] Sequential element (LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0]) is unused and will be removed from module axi_timebase_wdt_top.
WARNING: [Synth 8-3332] Sequential element (LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0]) is unused and will be removed from module axi_timebase_wdt_top.
WARNING: [Synth 8-3332] Sequential element (LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[1]) is unused and will be removed from module axi_timebase_wdt_top.
WARNING: [Synth 8-3332] Sequential element (LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[0]) is unused and will be removed from module axi_timebase_wdt_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 797.355 ; gain = 486.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------------+----------------------------------------------------------+---------------+----------------+
|Module Name          | RTL Object                                               | Depth x Width | Implemented As | 
+---------------------+----------------------------------------------------------+---------------+----------------+
|timebase_wdt_core    | number                                                   | 32x5          | LUT            | 
|axi_timebase_wdt_top | LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/number | 32x5          | LUT            | 
+---------------------+----------------------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 797.355 ; gain = 486.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 829.332 ; gain = 518.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[3] along load instance U0/i_24
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[3] along load instance U0/i_40 due to (UNCOMPATIBLE REGISTERS)
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[2] along load instance U0/i_24
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[2] along load instance U0/i_40
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[1] along load instance U0/i_24
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[1] along load instance U0/i_40
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[0] along load instance U0/i_24
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[0] along load instance U0/i_40
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[7] along load instance U0/i_25
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[7] along load instance U0/i_41 due to (UNCOMPATIBLE REGISTERS)
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[6] along load instance U0/i_25
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[6] along load instance U0/i_41
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[5] along load instance U0/i_25
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[5] along load instance U0/i_41
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[4] along load instance U0/i_25
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[4] along load instance U0/i_41
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[11] along load instance U0/i_22
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[11] along load instance U0/i_42 due to (UNCOMPATIBLE REGISTERS)
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[10] along load instance U0/i_22
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[10] along load instance U0/i_42
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[9] along load instance U0/i_22
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[9] along load instance U0/i_42
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[8] along load instance U0/i_22
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[8] along load instance U0/i_42
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[12] along load instance U0/i_21
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[12] along load instance U0/i_43 due to (UNCOMPATIBLE REGISTERS)
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__1 along load instance U0/i_43
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__1 along load instance U0/i_42
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__1 along load instance U0/i_41
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__1 along load instance U0/i_40
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__1 along load instance U0/i_39
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__1 along load instance U0/i_38
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__1 along load instance U0/i_37
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__1 along load instance U0/i_36 due to (UNCOMPATIBLE REGISTERS)
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__1 along load instance U0/i_31 due to (UNCOMPATIBLE REGISTERS)
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__1 along load instance U0/i_30 due to (UNCOMPATIBLE REGISTERS)
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__1 along load instance U0/i_28 due to (UNCOMPATIBLE REGISTERS)
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__1 along load instance U0/i_27 due to (UNCOMPATIBLE REGISTERS)
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__1 along load instance U0/i_25 due to (UNCOMPATIBLE REGISTERS)
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__1 along load instance U0/i_24 due to (UNCOMPATIBLE REGISTERS)
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__1 along load instance U0/i_22 due to (UNCOMPATIBLE REGISTERS)
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__1 along load instance U0/i_21 due to (UNCOMPATIBLE REGISTERS)
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[13] along load instance U0/i_21
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[13] along load instance U0/i_43
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__0 along load instance U0/i_43
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__0 along load instance U0/i_42
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__0 along load instance U0/i_41
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__0 along load instance U0/i_40
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__0 along load instance U0/i_39
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__0 along load instance U0/i_38
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__0 along load instance U0/i_37
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__0 along load instance U0/i_36
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__0 along load instance U0/i_31
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__0 along load instance U0/i_30
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__0 along load instance U0/i_28
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__0 along load instance U0/i_27
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__0 along load instance U0/i_25
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__0 along load instance U0/i_24
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__0 along load instance U0/i_22
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__0 along load instance U0/i_21
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[14] along load instance U0/i_21
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[14] along load instance U0/i_43
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[15] along load instance U0/i_21
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[15] along load instance U0/i_43
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret along load instance U0/i_29
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret along load instance U0/i_26
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret along load instance U0/i_23
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret along load instance U0/i_20
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[20] along load instance U0/i_27
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[20] along load instance U0/i_37
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[21] along load instance U0/i_27
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[21] along load instance U0/i_37
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[22] along load instance U0/i_27
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[22] along load instance U0/i_37
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[23] along load instance U0/i_27
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[23] along load instance U0/i_37
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[16] along load instance U0/i_28
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[16] along load instance U0/i_36
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[17] along load instance U0/i_28
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[17] along load instance U0/i_36
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[18] along load instance U0/i_28
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[18] along load instance U0/i_36
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[19] along load instance U0/i_28
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[19] along load instance U0/i_36
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[28] along load instance U0/i_31
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[28] along load instance U0/i_39
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[29] along load instance U0/i_31
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[29] along load instance U0/i_39
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[30] along load instance U0/i_31
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[30] along load instance U0/i_39
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[31] along load instance U0/i_31
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[31] along load instance U0/i_39
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[24] along load instance U0/i_30
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[24] along load instance U0/i_38
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[25] along load instance U0/i_30
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[25] along load instance U0/i_38
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[26] along load instance U0/i_30
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[26] along load instance U0/i_38
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[27] along load instance U0/i_30
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[27] along load instance U0/i_38
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[3] along load instance U0/i_24
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[3] along load instance U0/i_40 due to (UNCOMPATIBLE REGISTERS)
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[2] along load instance U0/i_24
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[2] along load instance U0/i_40
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[1] along load instance U0/i_24
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[1] along load instance U0/i_40
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[0] along load instance U0/i_24
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[0] along load instance U0/i_40
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[7] along load instance U0/i_25
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[7] along load instance U0/i_41 due to (UNCOMPATIBLE REGISTERS)
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[6] along load instance U0/i_25
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[6] along load instance U0/i_41
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[5] along load instance U0/i_25
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[5] along load instance U0/i_41
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[4] along load instance U0/i_25
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[4] along load instance U0/i_41
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[11] along load instance U0/i_22
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[11] along load instance U0/i_42 due to (UNCOMPATIBLE REGISTERS)
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[10] along load instance U0/i_22
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[10] along load instance U0/i_42
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[9] along load instance U0/i_22
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[9] along load instance U0/i_42
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[8] along load instance U0/i_22
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[8] along load instance U0/i_42
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[12] along load instance U0/i_21
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[12] along load instance U0/i_43 due to (UNCOMPATIBLE REGISTERS)
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__1 along load instance U0/i_43
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__1 along load instance U0/i_42
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__1 along load instance U0/i_41
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__1 along load instance U0/i_40
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__1 along load instance U0/i_39
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__1 along load instance U0/i_38
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__1 along load instance U0/i_37
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__1 along load instance U0/i_36 due to (UNCOMPATIBLE REGISTERS)
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__1 along load instance U0/i_31 due to (UNCOMPATIBLE REGISTERS)
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__1 along load instance U0/i_30 due to (UNCOMPATIBLE REGISTERS)
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__1 along load instance U0/i_28 due to (UNCOMPATIBLE REGISTERS)
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__1 along load instance U0/i_27 due to (UNCOMPATIBLE REGISTERS)
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__1 along load instance U0/i_25 due to (UNCOMPATIBLE REGISTERS)
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__1 along load instance U0/i_24 due to (UNCOMPATIBLE REGISTERS)
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__1 along load instance U0/i_22 due to (UNCOMPATIBLE REGISTERS)
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__1 along load instance U0/i_21 due to (UNCOMPATIBLE REGISTERS)
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[13] along load instance U0/i_21
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[13] along load instance U0/i_43
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__0 along load instance U0/i_43
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__0 along load instance U0/i_42
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__0 along load instance U0/i_41
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__0 along load instance U0/i_40
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__0 along load instance U0/i_39
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__0 along load instance U0/i_38
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__0 along load instance U0/i_37
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__0 along load instance U0/i_36
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__0 along load instance U0/i_31
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__0 along load instance U0/i_30
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__0 along load instance U0/i_28
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__0 along load instance U0/i_27
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__0 along load instance U0/i_25
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__0 along load instance U0/i_24
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__0 along load instance U0/i_22
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__0 along load instance U0/i_21
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[14] along load instance U0/i_21
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[14] along load instance U0/i_43
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[15] along load instance U0/i_21
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[15] along load instance U0/i_43
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[20] along load instance U0/i_27
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[20] along load instance U0/i_37
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[21] along load instance U0/i_27
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[21] along load instance U0/i_37
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[22] along load instance U0/i_27
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[22] along load instance U0/i_37
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[23] along load instance U0/i_27
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[23] along load instance U0/i_37
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[16] along load instance U0/i_28
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[16] along load instance U0/i_36
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[17] along load instance U0/i_28
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[17] along load instance U0/i_36
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[18] along load instance U0/i_28
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[18] along load instance U0/i_36
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[19] along load instance U0/i_28
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[19] along load instance U0/i_36
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[28] along load instance U0/i_31
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[28] along load instance U0/i_39
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[29] along load instance U0/i_31
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[29] along load instance U0/i_39
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[30] along load instance U0/i_31
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[30] along load instance U0/i_39
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[31] along load instance U0/i_31
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[31] along load instance U0/i_39
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[24] along load instance U0/i_30
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[24] along load instance U0/i_38
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[25] along load instance U0/i_30
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[25] along load instance U0/i_38
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[26] along load instance U0/i_30
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[26] along load instance U0/i_38
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[27] along load instance U0/i_30
RETIMING: forward move fails for register U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[27] along load instance U0/i_38
INFO: [Synth 8-5816] Retiming module `axi_timebase_wdt_top`
	Effective logic levels on critical path before retiming is: 6
	Total number of crtical paths = 30

	Optimizing at the module level
	Optimizing locally to improve critical paths(may not reduce worst delay)

	Effective logic levels on critical path after retiming is: 5
	Total number of crtical paths = 136
	Numbers of forward move = 3, and backward move = 2

	Retimed registers names:
		U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret
		U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__0
		U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__1
		U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__1_fret
		U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__1_fret__0
		U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timer_width_reg[4]_fret__2
		U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/wdt_Bitin_1d_reg_bret
		U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/wdt_Bitin_1d_reg_bret__0
		U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/wdt_Bitin_1d_reg_bret__1
		U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/wdt_Bitin_1d_reg_bret__2
		U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/wdt_Bitin_1d_reg_bret__3
		U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/wdt_Bitin_1d_reg_bret__4
		U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/wdt_State_Reg_reg_bret
		U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/wdt_State_Reg_reg_bret__0
		U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/wdt_State_Reg_reg_bret__1
		U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/wdt_State_Reg_reg_bret__2
		U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/wdt_State_Reg_reg_bret__3
		U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/wdt_State_Reg_reg_bret__4
 

INFO: [Synth 8-5816] Retiming module `axi_timebase_wdt_top' done


WARNING: [Synth 8-3332] Sequential element (LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/wdt_State_Reg_reg) is unused and will be removed from module axi_timebase_wdt_top.
WARNING: [Synth 8-3332] Sequential element (LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/wdt_Bitin_1d_reg) is unused and will be removed from module axi_timebase_wdt_top.
INFO: [Synth 8-5816] Retiming module `embsys_axi_timebase_wdt_0_0`
	Effective logic levels is 0, the effective logic levels of whole design is 6
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `embsys_axi_timebase_wdt_0_0' done


INFO: [Synth 8-3886] merging instance 'U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/wdt_Bitin_1d_reg_bret__4' (FD) to 'U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/WDT_Reset_reg'
INFO: [Synth 8-3886] merging instance 'U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/wdt_Bitin_1d_reg_bret__2' (FD) to 'U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/wdt_State_Reg_reg_bret__3'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 829.332 ; gain = 518.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 with forward move, found 1 loads out of which
0 loads can have forward move, 1 loads have () and retiming cannot be done

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 829.332 ; gain = 518.031
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 829.332 ; gain = 518.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 829.332 ; gain = 518.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 829.332 ; gain = 518.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 829.332 ; gain = 518.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 829.332 ; gain = 518.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |     4|
|3     |LUT2   |    14|
|4     |LUT3   |    10|
|5     |LUT4   |     8|
|6     |LUT5   |    17|
|7     |LUT6   |    71|
|8     |MUXF7  |     5|
|9     |FDR    |     4|
|10    |FDRE   |   116|
|11    |FDSE   |    10|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------------+--------------------------+------+
|      |Instance                                                                    |Module                    |Cells |
+------+----------------------------------------------------------------------------+--------------------------+------+
|1     |top                                                                         |                          |   267|
|2     |  U0                                                                        |axi_timebase_wdt_top      |   267|
|3     |    \LEGACY_WDT.axi_timebase_wdt_i                                          |axi_timebase_wdt          |   267|
|4     |      AXI4_LITE_I                                                           |axi_lite_ipif             |   143|
|5     |        I_SLAVE_ATTACHMENT                                                  |slave_attachment          |   143|
|6     |          I_DECODER                                                         |address_decoder           |    69|
|7     |            \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I  |pselect_f                 |     1|
|8     |            \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I  |pselect_f__parameterized1 |     1|
|9     |      TIMEBASE_WDT_CORE_I                                                   |timebase_wdt_core         |   123|
|10    |        INPUT_DOUBLE_REGS3                                                  |cdc_sync                  |     5|
+------+----------------------------------------------------------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 829.332 ; gain = 518.031
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 43 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 829.332 ; gain = 191.422
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 829.332 ; gain = 518.031
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  FDR => FDRE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
71 Infos, 110 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 829.332 ; gain = 529.262
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ME/Vivado_Projects/project_2/project_2.runs/embsys_axi_timebase_wdt_0_0_synth_1/embsys_axi_timebase_wdt_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ip/embsys_axi_timebase_wdt_0_0/embsys_axi_timebase_wdt_0_0.xci
INFO: [Coretcl 2-1174] Renamed 9 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ME/Vivado_Projects/project_2/project_2.runs/embsys_axi_timebase_wdt_0_0_synth_1/embsys_axi_timebase_wdt_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file embsys_axi_timebase_wdt_0_0_utilization_synth.rpt -pb embsys_axi_timebase_wdt_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.023 . Memory (MB): peak = 829.332 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat May 16 00:59:25 2020...
