
---------- Begin Simulation Statistics ----------
final_tick                               1317709737500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 286377                       # Simulator instruction rate (inst/s)
host_mem_usage                                4400164                       # Number of bytes of host memory used
host_op_rate                                   489950                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5237.84                       # Real time elapsed on the host
host_tick_rate                               52560688                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1500000001                       # Number of instructions simulated
sim_ops                                    2566282482                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.275305                       # Number of seconds simulated
sim_ticks                                275304629000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     3                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       130594                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        261188                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    167822762                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect         5418                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect     21764855                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    143216921                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     43894537                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups    167822762                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses    123928225                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       191648706                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        18025397                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted     18536826                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         481125517                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        445731883                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts     21765000                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches           75086694                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      42345926                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            3                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    687049569                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    500000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps      839678819                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    443031889                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.895301                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.580599                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    202767242     45.77%     45.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     76472104     17.26%     63.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     39601083      8.94%     71.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     33384260      7.54%     79.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     20444540      4.61%     84.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     11473589      2.59%     86.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      9863762      2.23%     88.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      6679383      1.51%     90.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     42345926      9.56%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    443031889                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts             818338                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     10052312                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         836921134                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             123874952                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass      2112896      0.25%      0.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    650240730     77.44%     77.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      6520113      0.78%     78.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv      1503927      0.18%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd           60      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       204480      0.02%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt          292      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc          577      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    123874733     14.75%     93.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     54608255      6.50%     99.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead          219      0.00%     99.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       612536      0.07%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    839678818                       # Class of committed instruction
system.switch_cpus.commit.refs              179095743                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           500000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             839678818                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.101219                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.101219                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     114403547                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts     1869109220                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        139051697                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         248529612                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles       21964488                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles      22021907                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses           185145993                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                297650                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            70882984                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 28291                       # TLB misses on write requests
system.switch_cpus.fetch.Branches           191648706                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         136091453                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             353061872                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes       5761006                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles      8376192                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             1185251020                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles      1335192                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1288                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles        43928976                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.348067                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    161232226                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     61919934                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.152617                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    545971258                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.704581                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.619957                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        234312017     42.92%     42.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         15451687      2.83%     45.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         12013072      2.20%     47.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         17903331      3.28%     51.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         15112993      2.77%     53.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         28952801      5.30%     59.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         19406813      3.55%     62.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         14798060      2.71%     65.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        188020484     34.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    545971258                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           1300489                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           300857                       # number of floating regfile writes
system.switch_cpus.idleCycles                 4638000                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts     29719271                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        102828728                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.214602                       # Inst execution rate
system.switch_cpus.iew.exec_refs            260707165                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           70882965                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        90940181                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     228698202                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           18                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts      2883558                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    100328822                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   1526721588                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     189824200                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     55647802                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    1219380385                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         404815                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents          8132                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles       21964488                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        557322                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       817740                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     18348642                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses       326147                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation       236685                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        56683                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads    104823241                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     45108022                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents       236685                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect     26594584                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      3124687                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        1430174094                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            1189809517                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.623671                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         891958491                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.160896                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             1199311428                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       1818468763                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1023493655                       # number of integer regfile writes
system.switch_cpus.ipc                       0.908085                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.908085                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass     11632614      0.91%      0.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     976114109     76.56%     77.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      6913353      0.54%     78.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv       1543748      0.12%     78.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd           62      0.00%     78.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     78.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     78.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     78.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     78.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     78.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     78.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     78.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     78.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     78.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       305478      0.02%     78.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     78.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt          292      0.00%     78.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc          584      0.00%     78.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     78.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     78.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     78.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     78.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     78.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            1      0.00%     78.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     78.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     78.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     78.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     78.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    202190164     15.86%     94.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     75606946      5.93%     99.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead          310      0.00%     99.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       720527      0.06%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1275028188                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         1136987                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      2165047                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       999939                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      1261424                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            19816836                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.015542                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        15660193     79.02%     79.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu             11      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             7      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        3371227     17.01%     96.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        675859      3.41%     99.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            9      0.00%     99.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       109530      0.55%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     1282075423                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   3121732688                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1188809578                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   2212729049                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         1526721550                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        1275028188                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           38                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    687042687                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      8053266                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           35                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined   1010555069                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    545971258                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.335339                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.486235                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    214402584     39.27%     39.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     57538500     10.54%     49.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     50153701      9.19%     58.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     47695180      8.74%     67.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     46802380      8.57%     76.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     45396538      8.31%     84.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     42877655      7.85%     92.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     26199154      4.80%     97.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     14905566      2.73%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    545971258                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.315668                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses           136091798                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   396                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads     18836528                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     10565428                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    228698202                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    100328822                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       509336079                       # number of misc regfile reads
system.switch_cpus.numCycles                550609258                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       103157214                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    1077491149                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       10410059                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        156748175                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         158774                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        344292                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    4319826868                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     1758091284                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   2184747366                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         250964586                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          47767                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles       21964488                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      13136679                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps       1107256105                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      1463177                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups   2768527799                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          110                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            7                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          37876035                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            8                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads           1927414351                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          3157640383                       # The number of ROB writes
system.switch_cpus.timesIdled                  625453                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests         4612                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1865914                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1062                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3729085                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1062                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1317709737500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             128091                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        83696                       # Transaction distribution
system.membus.trans_dist::CleanEvict            46898                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2503                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2503                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        128091                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       391782                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       391782                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 391782                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     13714560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     13714560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13714560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            130594                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  130594    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              130594                       # Request fanout histogram
system.membus.reqLayer2.occupancy           631039118                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          708388492                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 1317709737500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1317709737500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1317709737500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1317709737500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1636670                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       609304                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1016037                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          366102                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              28                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             28                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           223405                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          223405                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1016065                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       620605                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      3048139                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2532086                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5580225                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    130052736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     87655552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              217708288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          131424                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5358336                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1994573                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002848                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.053288                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1988893     99.72%     99.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5680      0.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1994573                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3410643071                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1266039479                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1524109476                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1317709737500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst      1015594                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       713859                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1729453                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst      1015594                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       713859                       # number of overall hits
system.l2.overall_hits::total                 1729453                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          443                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       130151                       # number of demand (read+write) misses
system.l2.demand_misses::total                 130594                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          443                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       130151                       # number of overall misses
system.l2.overall_misses::total                130594                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     38562932                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  11055812950                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11094375882                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     38562932                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  11055812950                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11094375882                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst      1016037                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       844010                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1860047                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst      1016037                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       844010                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1860047                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.000436                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.154206                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.070210                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.000436                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.154206                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.070210                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 87049.507901                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 84946.046899                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84953.182244                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 87049.507901                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 84946.046899                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84953.182244                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           19576754                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    130594                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs     149.905463                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               83696                       # number of writebacks
system.l2.writebacks::total                     83696                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          443                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       130151                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            130594                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          443                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       130151                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           130594                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     34132932                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   9754302950                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9788435882                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     34132932                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   9754302950                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9788435882                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.000436                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.154206                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.070210                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.000436                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.154206                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.070210                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 77049.507901                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 74946.046899                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74953.182244                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 77049.507901                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 74946.046899                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74953.182244                       # average overall mshr miss latency
system.l2.replacements                         131396                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       525608                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           525608                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       525608                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       525608                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1015854                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1015854                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1015854                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1015854                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          249                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           249                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data           28                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   28                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus.data           28                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               28                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data       220902                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                220902                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         2503                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2503                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    198284994                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     198284994                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       223405                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            223405                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.011204                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.011204                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 79218.934878                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79218.934878                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         2503                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2503                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    173254994                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    173254994                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.011204                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.011204                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 69218.934878                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69218.934878                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst      1015594                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1015594                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst          443                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              443                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     38562932                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     38562932                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst      1016037                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1016037                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.000436                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000436                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 87049.507901                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87049.507901                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          443                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          443                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     34132932                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     34132932                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.000436                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000436                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 77049.507901                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77049.507901                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       492957                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            492957                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       127648                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          127648                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  10857527956                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  10857527956                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       620605                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        620605                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.205683                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.205683                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 85058.347612                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85058.347612                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       127648                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       127648                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   9581047956                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9581047956                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.205683                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.205683                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 75058.347612                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75058.347612                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1317709737500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                      772072                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    131396                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.875917                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     196.914158                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       192.141296                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       735.770251                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    65.618849                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7001.555447                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.024037                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.023455                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.089816                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.008010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.854682                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          521                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4359                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3270                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  59649716                       # Number of tag accesses
system.l2.tags.data_accesses                 59649716                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1317709737500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst        28352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      8329664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8358016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        28352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         28352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5356544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5356544                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          443                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       130151                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              130594                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        83696                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              83696                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst       102984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     30256171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              30359155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       102984                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           102984                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       19456789                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             19456789                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       19456789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       102984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     30256171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             49815944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     83696.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       443.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    130132.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001563784500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4802                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4802                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              413997                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              78942                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      130594                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      83696                       # Number of write requests accepted
system.mem_ctrls.readBursts                    130594                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    83696                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     19                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5551                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.79                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1960893258                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  652875000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4409174508                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15017.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33767.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    45923                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     964                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 35.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 1.15                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                130594                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                83696                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  130575                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       167366                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     81.929376                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    77.140259                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    34.364045                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       124081     74.14%     74.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        43020     25.70%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          134      0.08%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           51      0.03%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           34      0.02%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           22      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            9      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       167366                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4802                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.190546                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.847734                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      4.347120                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10-11             1      0.02%      0.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-13             1      0.02%      0.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14-15             3      0.06%      0.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-17            20      0.42%      0.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18-19            85      1.77%      2.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-21           259      5.39%      7.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22-23           563     11.72%     19.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-25           826     17.20%     36.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26-27           946     19.70%     56.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-29           787     16.39%     72.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30-31           571     11.89%     84.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-33           357      7.43%     92.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34-35           197      4.10%     96.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-37            97      2.02%     98.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38-39            52      1.08%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-41            20      0.42%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::42-43            10      0.21%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-45             6      0.12%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-49             1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4802                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4802                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.425864                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.401186                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.912332                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1388     28.90%     28.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      0.08%     28.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3387     70.53%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               23      0.48%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4802                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8356800                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1216                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5355456                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8358016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5356544                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        30.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        19.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     30.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     19.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.39                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.15                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  275304474000                       # Total gap between requests
system.mem_ctrls.avgGap                    1284728.52                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        28352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      8328448                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5355456                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 102984.102021764396                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 30251754.321210484952                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 19452836.733813144267                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          443                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       130151                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        83696                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     15820008                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   4393354500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 6541026803250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     35711.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     33755.83                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  78152203.25                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    21.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            597946440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            317816070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           466848900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          220419720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     21731826480.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      57663112920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      57157888320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       138155858850                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        501.829044                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 148006190247                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   9192820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 118105618753                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            597053940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            317337900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           465456600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          216384660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     21731826480.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      57921059580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      56941324800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       138190443960                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        501.954669                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 147439958242                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   9192820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 118671850758                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    1042405108500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   275304629000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1317709737500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1357458521                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    135014912                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1492473433                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1357458521                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    135014912                       # number of overall hits
system.cpu.icache.overall_hits::total      1492473433                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       748044                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst      1016065                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1764109                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       748044                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst      1016065                       # number of overall misses
system.cpu.icache.overall_misses::total       1764109                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst  13862645275                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  13862645275                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst  13862645275                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  13862645275                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1358206565                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    136030977                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1494237542                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1358206565                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    136030977                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1494237542                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000551                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.007469                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001181                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000551                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.007469                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001181                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 13643.463041                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  7858.156880                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 13643.463041                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  7858.156880                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs     25661998                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs           1016065                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    25.256256                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1763569                       # number of writebacks
system.cpu.icache.writebacks::total           1763569                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst      1016065                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1016065                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst      1016065                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1016065                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst  12846580275                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  12846580275                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst  12846580275                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  12846580275                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.007469                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000680                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.007469                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000680                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 12643.463041                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12643.463041                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 12643.463041                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12643.463041                       # average overall mshr miss latency
system.cpu.icache.replacements                1763569                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1357458521                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    135014912                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1492473433                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       748044                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst      1016065                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1764109                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst  13862645275                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  13862645275                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1358206565                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    136030977                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1494237542                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000551                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.007469                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001181                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 13643.463041                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  7858.156880                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst      1016065                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1016065                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst  12846580275                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  12846580275                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.007469                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000680                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 12643.463041                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12643.463041                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1317709737500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           501.162048                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1352780035                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1763598                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            767.056911                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   405.981337                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    95.180711                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.792932                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.185900                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.978832                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           83                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           80                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          224                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5978714277                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5978714277                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1317709737500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1317709737500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1317709737500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1317709737500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1317709737500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1317709737500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1317709737500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    456732581                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    220179385                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        676911966                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    456732581                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    220179385                       # number of overall hits
system.cpu.dcache.overall_hits::total       676911966                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     23923740                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       844038                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       24767778                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     23923740                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       844038                       # number of overall misses
system.cpu.dcache.overall_misses::total      24767778                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  20868246850                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  20868246850                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  20868246850                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  20868246850                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    480656321                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    221023423                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    701679744                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    480656321                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    221023423                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    701679744                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.049773                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.003819                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.035298                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.049773                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.003819                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.035298                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 24724.297780                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total   842.556278                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 24724.297780                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total   842.556278                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     40045274                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            844038                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    47.444871                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     24019265                       # number of writebacks
system.cpu.dcache.writebacks::total          24019265                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       844038                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       844038                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       844038                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       844038                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  20024208850                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  20024208850                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  20024208850                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  20024208850                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.003819                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001203                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.003819                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001203                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 23724.297780                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23724.297780                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 23724.297780                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23724.297780                       # average overall mshr miss latency
system.cpu.dcache.replacements               24767238                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    206532935                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    165182023                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       371714958                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       879469                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       620605                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1500074                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  17776839500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  17776839500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    207412404                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    165802628                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    373215032                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004240                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.003743                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004019                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 28644.370413                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 11850.641702                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       620605                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       620605                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  17156234500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  17156234500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.003743                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001663                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 27644.370413                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27644.370413                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    250199646                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     54997362                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      305197008                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     23044271                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       223433                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     23267704                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3091407350                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3091407350                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    273243917                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     55220795                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    328464712                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.084336                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.004046                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.070838                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 13835.947913                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total   132.862587                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       223433                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       223433                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2867974350                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2867974350                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.004046                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000680                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 12835.947913                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12835.947913                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1317709737500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.965759                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           576013540                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          24767238                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.257076                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   407.740398                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   104.225361                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.796368                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.203565                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999933                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           88                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          274                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           86                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           27                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2831486726                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2831486726                       # Number of data accesses

---------- End Simulation Statistics   ----------
