In this code I have designed a basic SRAM module, with a variable, address length, datapath length and memory depth
