{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574197707143 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574197707144 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 14:08:27 2019 " "Processing started: Tue Nov 19 14:08:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574197707144 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574197707144 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10Nano_System -c DE10Nano_System " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10Nano_System -c DE10Nano_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574197707144 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574197707499 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574197707499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/RAM_test/Static_pFIR_tc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/RAM_test/Static_pFIR_tc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Static_pFIR_tc-rtl " "Found design unit 1: Static_pFIR_tc-rtl" {  } { { "../../../RAM_test/Static_pFIR_tc.vhd" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/RAM_test/Static_pFIR_tc.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574197714971 ""} { "Info" "ISGN_ENTITY_NAME" "1 Static_pFIR_tc " "Found entity 1: Static_pFIR_tc" {  } { { "../../../RAM_test/Static_pFIR_tc.vhd" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/RAM_test/Static_pFIR_tc.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574197714971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574197714971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/RAM_test/Static_pFIR_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/RAM_test/Static_pFIR_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Static_pFIR_pkg " "Found design unit 1: Static_pFIR_pkg" {  } { { "../../../RAM_test/Static_pFIR_pkg.vhd" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/RAM_test/Static_pFIR_pkg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574197714972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574197714972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/RAM_test/Static_pFIR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/RAM_test/Static_pFIR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Static_pFIR-rtl " "Found design unit 1: Static_pFIR-rtl" {  } { { "../../../RAM_test/Static_pFIR.vhd" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/RAM_test/Static_pFIR.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574197714972 ""} { "Info" "ISGN_ENTITY_NAME" "1 Static_pFIR " "Found entity 1: Static_pFIR" {  } { { "../../../RAM_test/Static_pFIR.vhd" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/RAM_test/Static_pFIR.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574197714972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574197714972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/RAM_test/Multiply_And_Sum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/RAM_test/Multiply_And_Sum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiply_And_Sum-rtl " "Found design unit 1: Multiply_And_Sum-rtl" {  } { { "../../../RAM_test/Multiply_And_Sum.vhd" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/RAM_test/Multiply_And_Sum.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574197714973 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiply_And_Sum " "Found entity 1: Multiply_And_Sum" {  } { { "../../../RAM_test/Multiply_And_Sum.vhd" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/RAM_test/Multiply_And_Sum.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574197714973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574197714973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/RAM_test/Input_Data_Circular_Buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/RAM_test/Input_Data_Circular_Buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Input_Data_Circular_Buffer-rtl " "Found design unit 1: Input_Data_Circular_Buffer-rtl" {  } { { "../../../RAM_test/Input_Data_Circular_Buffer.vhd" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/RAM_test/Input_Data_Circular_Buffer.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574197714981 ""} { "Info" "ISGN_ENTITY_NAME" "1 Input_Data_Circular_Buffer " "Found entity 1: Input_Data_Circular_Buffer" {  } { { "../../../RAM_test/Input_Data_Circular_Buffer.vhd" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/RAM_test/Input_Data_Circular_Buffer.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574197714981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574197714981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/RAM_test/Data_Type_Conversion_Inherited_B_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/RAM_test/Data_Type_Conversion_Inherited_B_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Type_Conversion_Inherited_B_block-rtl " "Found design unit 1: Data_Type_Conversion_Inherited_B_block-rtl" {  } { { "../../../RAM_test/Data_Type_Conversion_Inherited_B_block.vhd" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/RAM_test/Data_Type_Conversion_Inherited_B_block.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574197714982 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Type_Conversion_Inherited_B_block " "Found entity 1: Data_Type_Conversion_Inherited_B_block" {  } { { "../../../RAM_test/Data_Type_Conversion_Inherited_B_block.vhd" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/RAM_test/Data_Type_Conversion_Inherited_B_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574197714982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574197714982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/RAM_test/Data_Type_Conversion_Inherited_B.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/RAM_test/Data_Type_Conversion_Inherited_B.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Type_Conversion_Inherited_B-rtl " "Found design unit 1: Data_Type_Conversion_Inherited_B-rtl" {  } { { "../../../RAM_test/Data_Type_Conversion_Inherited_B.vhd" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/RAM_test/Data_Type_Conversion_Inherited_B.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574197714982 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Type_Conversion_Inherited_B " "Found entity 1: Data_Type_Conversion_Inherited_B" {  } { { "../../../RAM_test/Data_Type_Conversion_Inherited_B.vhd" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/RAM_test/Data_Type_Conversion_Inherited_B.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574197714982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574197714982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/RAM_test/B_k_Memory_Block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/RAM_test/B_k_Memory_Block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 B_k_Memory_Block2-rtl " "Found design unit 1: B_k_Memory_Block2-rtl" {  } { { "../../../RAM_test/B_k_Memory_Block2.vhd" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/RAM_test/B_k_Memory_Block2.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574197714991 ""} { "Info" "ISGN_ENTITY_NAME" "1 B_k_Memory_Block2 " "Found entity 1: B_k_Memory_Block2" {  } { { "../../../RAM_test/B_k_Memory_Block2.vhd" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/RAM_test/B_k_Memory_Block2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574197714991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574197714991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/RAM_test/Addr_Gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/RAM_test/Addr_Gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Addr_Gen-rtl " "Found design unit 1: Addr_Gen-rtl" {  } { { "../../../RAM_test/Addr_Gen.vhd" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/RAM_test/Addr_Gen.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574197714992 ""} { "Info" "ISGN_ENTITY_NAME" "1 Addr_Gen " "Found entity 1: Addr_Gen" {  } { { "../../../RAM_test/Addr_Gen.vhd" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/RAM_test/Addr_Gen.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574197714992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574197714992 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Static_pFIR " "Elaborating entity \"Static_pFIR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574197715049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Static_pFIR_tc Static_pFIR_tc:u_Static_pFIR_tc A:rtl " "Elaborating entity \"Static_pFIR_tc\" using architecture \"A:rtl\" for hierarchy \"Static_pFIR_tc:u_Static_pFIR_tc\"" {  } { { "../../../RAM_test/Static_pFIR.vhd" "u_Static_pFIR_tc" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/RAM_test/Static_pFIR.vhd" 165 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574197715051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Addr_Gen Addr_Gen:u_Addr_Gen A:rtl " "Elaborating entity \"Addr_Gen\" using architecture \"A:rtl\" for hierarchy \"Addr_Gen:u_Addr_Gen\"" {  } { { "../../../RAM_test/Static_pFIR.vhd" "u_Addr_Gen" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/RAM_test/Static_pFIR.vhd" 174 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574197715052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Input_Data_Circular_Buffer Input_Data_Circular_Buffer:u_Input_Data_Circular_Buffer A:rtl " "Elaborating entity \"Input_Data_Circular_Buffer\" using architecture \"A:rtl\" for hierarchy \"Input_Data_Circular_Buffer:u_Input_Data_Circular_Buffer\"" {  } { { "../../../RAM_test/Static_pFIR.vhd" "u_Input_Data_Circular_Buffer" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/RAM_test/Static_pFIR.vhd" 185 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574197715053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Data_Type_Conversion_Inherited_B_block Input_Data_Circular_Buffer:u_Input_Data_Circular_Buffer\|Data_Type_Conversion_Inherited_B_block:u_Data_Type_Conversion_Inherited_B A:rtl " "Elaborating entity \"Data_Type_Conversion_Inherited_B_block\" using architecture \"A:rtl\" for hierarchy \"Input_Data_Circular_Buffer:u_Input_Data_Circular_Buffer\|Data_Type_Conversion_Inherited_B_block:u_Data_Type_Conversion_Inherited_B\"" {  } { { "../../../RAM_test/Input_Data_Circular_Buffer.vhd" "u_Data_Type_Conversion_Inherited_B" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/RAM_test/Input_Data_Circular_Buffer.vhd" 72 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574197715363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "B_k_Memory_Block2 B_k_Memory_Block2:u_B_k_Memory_Block2 A:rtl " "Elaborating entity \"B_k_Memory_Block2\" using architecture \"A:rtl\" for hierarchy \"B_k_Memory_Block2:u_B_k_Memory_Block2\"" {  } { { "../../../RAM_test/Static_pFIR.vhd" "u_B_k_Memory_Block2" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/RAM_test/Static_pFIR.vhd" 199 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574197715376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Data_Type_Conversion_Inherited_B B_k_Memory_Block2:u_B_k_Memory_Block2\|Data_Type_Conversion_Inherited_B:u_Data_Type_Conversion_Inherited_B A:rtl " "Elaborating entity \"Data_Type_Conversion_Inherited_B\" using architecture \"A:rtl\" for hierarchy \"B_k_Memory_Block2:u_B_k_Memory_Block2\|Data_Type_Conversion_Inherited_B:u_Data_Type_Conversion_Inherited_B\"" {  } { { "../../../RAM_test/B_k_Memory_Block2.vhd" "u_Data_Type_Conversion_Inherited_B" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/RAM_test/B_k_Memory_Block2.vhd" 284 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574197715668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Multiply_And_Sum Multiply_And_Sum:u_Multiply_And_Sum A:rtl " "Elaborating entity \"Multiply_And_Sum\" using architecture \"A:rtl\" for hierarchy \"Multiply_And_Sum:u_Multiply_And_Sum\"" {  } { { "../../../RAM_test/Static_pFIR.vhd" "u_Multiply_And_Sum" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/RAM_test/Static_pFIR.vhd" 212 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574197715677 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574197801018 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574197806873 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574197806873 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "45320 " "Implemented 45320 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574197809369 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574197809369 ""} { "Info" "ICUT_CUT_TM_LCELLS" "45248 " "Implemented 45248 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574197809369 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1574197809369 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574197809369 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1579 " "Peak virtual memory: 1579 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574197809417 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 19 14:10:09 2019 " "Processing ended: Tue Nov 19 14:10:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574197809417 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:42 " "Elapsed time: 00:01:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574197809417 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:07 " "Total CPU time (on all processors): 00:02:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574197809417 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574197809417 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1574197810067 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574197810068 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 14:10:09 2019 " "Processing started: Tue Nov 19 14:10:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574197810068 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1574197810068 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE10Nano_System -c DE10Nano_System " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE10Nano_System -c DE10Nano_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1574197810068 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1574197810093 ""}
{ "Info" "0" "" "Project  = DE10Nano_System" {  } {  } 0 0 "Project  = DE10Nano_System" 0 0 "Fitter" 0 0 1574197810093 ""}
{ "Info" "0" "" "Revision = DE10Nano_System" {  } {  } 0 0 "Revision = DE10Nano_System" 0 0 "Fitter" 0 0 1574197810093 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1574197810425 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1574197810426 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE10Nano_System 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"DE10Nano_System\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1574197810551 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1574197810586 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1574197810586 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1574197811182 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1574197811201 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1574197811820 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "69 69 " "No exact pin location assignment(s) for 69 pins of 69 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1574197812590 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1574197822715 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 32894 global CLKCTRL_G10 " "clk~inputCLKENA0 with 32894 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1574197824126 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "reset~inputCLKENA0 32894 global CLKCTRL_G11 " "reset~inputCLKENA0 with 32894 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1574197824126 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1574197824126 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574197824127 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1574197824310 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1574197824356 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1574197824521 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1574197824616 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1574197824616 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1574197824663 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10Nano_System.sdc " "Reading SDC File: 'DE10Nano_System.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1574197825939 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 6 FPGA_CLK1_50 port " "Ignored filter at DE10Nano_System.sdc(6): FPGA_CLK1_50 could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826056 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10Nano_System.sdc 6 Argument <targets> is an empty collection " "Ignored create_clock at DE10Nano_System.sdc(6): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\"  \[get_ports FPGA_CLK1_50\] " "create_clock -period \"50.0 MHz\"  \[get_ports FPGA_CLK1_50\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826056 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826056 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 7 FPGA_CLK2_50 port " "Ignored filter at DE10Nano_System.sdc(7): FPGA_CLK2_50 could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826056 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10Nano_System.sdc 7 Argument <targets> is an empty collection " "Ignored create_clock at DE10Nano_System.sdc(7): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\"  \[get_ports FPGA_CLK2_50\] " "create_clock -period \"50.0 MHz\"  \[get_ports FPGA_CLK2_50\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826056 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826056 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 8 FPGA_CLK3_50 port " "Ignored filter at DE10Nano_System.sdc(8): FPGA_CLK3_50 could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826056 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10Nano_System.sdc 8 Argument <targets> is an empty collection " "Ignored create_clock at DE10Nano_System.sdc(8): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\"  \[get_ports FPGA_CLK3_50\] " "create_clock -period \"50.0 MHz\"  \[get_ports FPGA_CLK3_50\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826057 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826057 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 9 HPS_I2C1_SCLK port " "Ignored filter at DE10Nano_System.sdc(9): HPS_I2C1_SCLK could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10Nano_System.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at DE10Nano_System.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"400.0 kHz\" \[get_ports HPS_I2C1_SCLK\] " "create_clock -period \"400.0 kHz\" \[get_ports HPS_I2C1_SCLK\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826057 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826057 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 12 HPS_ENET_RX_CLK port " "Ignored filter at DE10Nano_System.sdc(12): HPS_ENET_RX_CLK could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10Nano_System.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at DE10Nano_System.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"125.0 MHz\" \[get_ports HPS_ENET_RX_CLK\] " "create_clock -period \"125.0 MHz\" \[get_ports HPS_ENET_RX_CLK\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826057 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826057 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 13 HPS_ENET_TX_CLK port " "Ignored filter at DE10Nano_System.sdc(13): HPS_ENET_TX_CLK could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10Nano_System.sdc 13 Argument <targets> is an empty collection " "Ignored create_clock at DE10Nano_System.sdc(13): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"125.0 MHz\" \[get_ports HPS_ENET_TX_CLK\] " "create_clock -period \"125.0 MHz\" \[get_ports HPS_ENET_TX_CLK\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826057 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826057 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 14 HPS_SD_CLK port " "Ignored filter at DE10Nano_System.sdc(14): HPS_SD_CLK could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10Nano_System.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at DE10Nano_System.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\"  \[get_ports HPS_SD_CLK\] " "create_clock -period \"50.0 MHz\"  \[get_ports HPS_SD_CLK\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826057 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826057 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 19 AD1939_MCLK port " "Ignored filter at DE10Nano_System.sdc(19): AD1939_MCLK could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826058 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10Nano_System.sdc 19 Argument <targets> is an empty collection " "Ignored create_clock at DE10Nano_System.sdc(19): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"12.288 MHz\" -waveform \{ 20.345 61.035 \} \[get_ports AD1939_MCLK\] " "create_clock -period \"12.288 MHz\" -waveform \{ 20.345 61.035 \} \[get_ports AD1939_MCLK\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826058 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826058 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 20 AD1939_ADC_ABCLK port " "Ignored filter at DE10Nano_System.sdc(20): AD1939_ADC_ABCLK could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826058 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10Nano_System.sdc 20 Argument <targets> is an empty collection " "Ignored create_clock at DE10Nano_System.sdc(20): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"12.288 MHz\" -waveform \{ 20.345 61.035 \} \[get_ports AD1939_ADC_ABCLK\]  " "create_clock -period \"12.288 MHz\" -waveform \{ 20.345 61.035 \} \[get_ports AD1939_ADC_ABCLK\] " {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826058 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826058 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 21 AD1939_ADC_ALRCLK port " "Ignored filter at DE10Nano_System.sdc(21): AD1939_ADC_ALRCLK could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826058 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10Nano_System.sdc 21 Argument <targets> is an empty collection " "Ignored create_clock at DE10Nano_System.sdc(21): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period  \"0.192 MHz\" \[get_ports AD1939_ADC_ALRCLK\] " "create_clock -period  \"0.192 MHz\" \[get_ports AD1939_ADC_ALRCLK\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826058 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826058 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 31 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at DE10Nano_System.sdc(31): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10Nano_System.sdc 31 Argument <targets> is not an object ID " "Ignored create_clock at DE10Nano_System.sdc(31): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826059 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826059 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 32 altera_reserved_tdi port " "Ignored filter at DE10Nano_System.sdc(32): altera_reserved_tdi could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826059 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 32 altera_reserved_tck clock " "Ignored filter at DE10Nano_System.sdc(32): altera_reserved_tck could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 32 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(32): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay  -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay  -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826060 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826060 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 32 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(32): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826060 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 33 altera_reserved_tms port " "Ignored filter at DE10Nano_System.sdc(33): altera_reserved_tms could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826060 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 33 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(33): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay  -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay  -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826060 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826060 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 33 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(33): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826060 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 34 altera_reserved_tdo port " "Ignored filter at DE10Nano_System.sdc(34): altera_reserved_tdo could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 34 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826060 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 34 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(34): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826060 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826060 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 34 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(34): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826060 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1574197826060 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 67 \$PLL_internal_clock clock " "Ignored filter at DE10Nano_System.sdc(67): \$PLL_internal_clock could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826060 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 67 \$data_plane_clock clock " "Ignored filter at DE10Nano_System.sdc(67): \$data_plane_clock could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826060 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 67 AD1939_ADC_ABCLK clock " "Ignored filter at DE10Nano_System.sdc(67): AD1939_ADC_ABCLK could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826060 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 67 AD1939_ADC_ALRCLK clock " "Ignored filter at DE10Nano_System.sdc(67): AD1939_ADC_ALRCLK could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826060 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 67 AD1939_MCLK clock " "Ignored filter at DE10Nano_System.sdc(67): AD1939_MCLK could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826060 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 67 virtual_data_input_clock clock " "Ignored filter at DE10Nano_System.sdc(67): virtual_data_input_clock could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826060 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 67 FPGA_CLK1_50 clock " "Ignored filter at DE10Nano_System.sdc(67): FPGA_CLK1_50 could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826061 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 67 FPGA_CLK2_50 clock " "Ignored filter at DE10Nano_System.sdc(67): FPGA_CLK2_50 could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826061 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 67 FPGA_CLK3_50 clock " "Ignored filter at DE10Nano_System.sdc(67): FPGA_CLK3_50 could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826061 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 67 altera_reserved_tck clock " "Ignored filter at DE10Nano_System.sdc(67): altera_reserved_tck could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826061 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 67 HPS_I2C1_SCLK clock " "Ignored filter at DE10Nano_System.sdc(67): HPS_I2C1_SCLK could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826061 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups DE10Nano_System.sdc 67 Argument -group with value  AD1939_MCLK  AD1939_ADC_ABCLK  AD1939_ADC_ALRCLK  \$data_plane_clock  \$PLL_internal_clock  virtual_data_input_clock   could not match any element of the following types: ( clk ) " "Ignored set_clock_groups at DE10Nano_System.sdc(67): Argument -group with value  AD1939_MCLK  AD1939_ADC_ABCLK  AD1939_ADC_ALRCLK  \$data_plane_clock  \$PLL_internal_clock  virtual_data_input_clock   could not match any element of the following types: ( clk )" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous \\\n                        -group \{ AD1939_MCLK \\\n                                 AD1939_ADC_ABCLK \\\n                                 AD1939_ADC_ALRCLK \\\n                                    \$data_plane_clock \\\n                                    \$PLL_internal_clock \\\n                                    virtual_data_input_clock \\\n                               \} \\\n                        -group \{ FPGA_CLK1_50 \\\n                                 FPGA_CLK2_50 \\\n                                    FPGA_CLK3_50 \\\n                               \} \\\n                        -group \{ altera_reserved_tck \} \\\n                        -group \{ HPS_I2C1_SCLK \}  " "set_clock_groups -asynchronous \\\n                        -group \{ AD1939_MCLK \\\n                                 AD1939_ADC_ABCLK \\\n                                 AD1939_ADC_ALRCLK \\\n                                    \$data_plane_clock \\\n                                    \$PLL_internal_clock \\\n                                    virtual_data_input_clock \\\n                               \} \\\n                        -group \{ FPGA_CLK1_50 \\\n                                 FPGA_CLK2_50 \\\n                                    FPGA_CLK3_50 \\\n                               \} \\\n                        -group \{ altera_reserved_tck \} \\\n                        -group \{ HPS_I2C1_SCLK \} " {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826061 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826061 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups DE10Nano_System.sdc 67 Argument -group with value  FPGA_CLK1_50  FPGA_CLK2_50  FPGA_CLK3_50   could not match any element of the following types: ( clk ) " "Ignored set_clock_groups at DE10Nano_System.sdc(67): Argument -group with value  FPGA_CLK1_50  FPGA_CLK2_50  FPGA_CLK3_50   could not match any element of the following types: ( clk )" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826061 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups DE10Nano_System.sdc 67 Argument -group with value  altera_reserved_tck  could not match any element of the following types: ( clk ) " "Ignored set_clock_groups at DE10Nano_System.sdc(67): Argument -group with value  altera_reserved_tck  could not match any element of the following types: ( clk )" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826061 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups DE10Nano_System.sdc 67 Argument -group with value  HPS_I2C1_SCLK  could not match any element of the following types: ( clk ) " "Ignored set_clock_groups at DE10Nano_System.sdc(67): Argument -group with value  HPS_I2C1_SCLK  could not match any element of the following types: ( clk )" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826061 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 110 AD1939_ADC_ABCLK clock " "Ignored filter at DE10Nano_System.sdc(110): AD1939_ADC_ABCLK could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 110 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826061 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 110 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(110): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ AD1939_ADC_ABCLK \} -min \$mintime_bclk_in \[get_ports \{AD1939_ADC_ABCLK\}\] " "set_input_delay -clock \{ AD1939_ADC_ABCLK \} -min \$mintime_bclk_in \[get_ports \{AD1939_ADC_ABCLK\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826061 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826061 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 110 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(110): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826061 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 111 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(111): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ AD1939_ADC_ABCLK \} -max \$maxtime_bclk_in \[get_ports \{AD1939_ADC_ABCLK\}\] " "set_input_delay -clock \{ AD1939_ADC_ABCLK \} -max \$maxtime_bclk_in \[get_ports \{AD1939_ADC_ABCLK\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 111 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826061 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826061 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 111 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(111): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826062 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 112 AD1939_ADC_ASDATA2 port " "Ignored filter at DE10Nano_System.sdc(112): AD1939_ADC_ASDATA2 could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 112 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826062 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 112 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(112): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ AD1939_ADC_ABCLK \} -min \$mintime_bclk_in \[get_ports \{AD1939_ADC_ASDATA2\}\] " "set_input_delay -clock \{ AD1939_ADC_ABCLK \} -min \$mintime_bclk_in \[get_ports \{AD1939_ADC_ASDATA2\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826062 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826062 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 112 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(112): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826062 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 113 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(113): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ AD1939_ADC_ABCLK \} -max \$maxtime_bclk_in \[get_ports \{AD1939_ADC_ASDATA2\}\] " "set_input_delay -clock \{ AD1939_ADC_ABCLK \} -max \$maxtime_bclk_in \[get_ports \{AD1939_ADC_ASDATA2\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 113 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826062 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826062 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 113 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(113): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826062 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 114 AD1939_ADC_ALRCLK clock " "Ignored filter at DE10Nano_System.sdc(114): AD1939_ADC_ALRCLK could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 114 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826062 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 114 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(114): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ AD1939_ADC_ALRCLK \} -min \$mintime_lrclk_in \[get_ports \{AD1939_ADC_ALRCLK\}\] " "set_input_delay -clock \{ AD1939_ADC_ALRCLK \} -min \$mintime_lrclk_in \[get_ports \{AD1939_ADC_ALRCLK\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 114 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826062 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826062 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 114 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(114): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826062 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 115 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(115): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ AD1939_ADC_ALRCLK \} -max \$maxtime_lrclk_in \[get_ports \{AD1939_ADC_ALRCLK\}\] " "set_input_delay -clock \{ AD1939_ADC_ALRCLK \} -max \$maxtime_lrclk_in \[get_ports \{AD1939_ADC_ALRCLK\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826062 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826062 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 115 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(115): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826062 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 116 HPS_SPIM_MISO port " "Ignored filter at DE10Nano_System.sdc(116): HPS_SPIM_MISO could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 116 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826062 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 116 u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out clock " "Ignored filter at DE10Nano_System.sdc(116): u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 116 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826063 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 116 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(116): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -min \$mintime_spiclk_in \[get_ports \{HPS_SPIM_MISO\}\] " "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -min \$mintime_spiclk_in \[get_ports \{HPS_SPIM_MISO\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826063 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826063 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 116 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(116): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826063 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 117 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(117): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -max \$maxtime_spiclk_in \[get_ports \{HPS_SPIM_MISO\}\] " "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -max \$maxtime_spiclk_in \[get_ports \{HPS_SPIM_MISO\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826063 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826063 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 117 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(117): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826063 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 118 AD1939_spi_COUT port " "Ignored filter at DE10Nano_System.sdc(118): AD1939_spi_COUT could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 118 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826063 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 118 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(118): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -min \$mintime_spiclk_in \[get_ports \{AD1939_spi_COUT\}\] " "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -min \$mintime_spiclk_in \[get_ports \{AD1939_spi_COUT\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 118 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826063 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826063 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 118 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(118): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826063 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 119 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(119): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -max \$maxtime_spiclk_in \[get_ports \{AD1939_spi_COUT\}\] " "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -max \$maxtime_spiclk_in \[get_ports \{AD1939_spi_COUT\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826063 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826063 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 119 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(119): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826063 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 120 Audio_Mini_SWITCHES\[*\] port " "Ignored filter at DE10Nano_System.sdc(120): Audio_Mini_SWITCHES\[*\] could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 120 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826064 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 120 FPGA_CLK1_50 clock " "Ignored filter at DE10Nano_System.sdc(120): FPGA_CLK1_50 could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 120 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826064 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 120 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(120): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_in \[get_ports \{Audio_Mini_SWITCHES\[*\]\}\] " "set_input_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_in \[get_ports \{Audio_Mini_SWITCHES\[*\]\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 120 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826064 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 120 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826064 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 120 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(120): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 120 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826064 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 121 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(121): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_in \[get_ports \{Audio_Mini_SWITCHES\[*\]\}\] " "set_input_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_in \[get_ports \{Audio_Mini_SWITCHES\[*\]\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 121 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826064 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 121 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826064 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 121 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(121): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 121 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826064 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 122 KEY\[1\] port " "Ignored filter at DE10Nano_System.sdc(122): KEY\[1\] could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 122 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826064 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 122 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(122): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_in \[get_ports \{KEY\[1\]\}\] " "set_input_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_in \[get_ports \{KEY\[1\]\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 122 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826064 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826064 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 122 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(122): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826064 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 123 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(123): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_in \[get_ports \{KEY\[1\]\}\] " "set_input_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_in \[get_ports \{KEY\[1\]\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 123 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826064 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 123 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826064 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 123 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(123): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 123 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826064 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 124 HPS_UART_RX port " "Ignored filter at DE10Nano_System.sdc(124): HPS_UART_RX could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 124 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826064 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 124 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(124): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_in \[get_ports \{HPS_UART_RX\}\] " "set_input_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_in \[get_ports \{HPS_UART_RX\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 124 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826065 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826065 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 124 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(124): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826065 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 125 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(125): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_in \[get_ports \{HPS_UART_RX\}\] " "set_input_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_in \[get_ports \{HPS_UART_RX\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 125 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826065 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 125 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826065 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 125 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(125): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 125 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826065 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 126 HPS_I2C1_SDAT port " "Ignored filter at DE10Nano_System.sdc(126): HPS_I2C1_SDAT could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 126 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826065 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 126 u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk clock " "Ignored filter at DE10Nano_System.sdc(126): u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 126 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826065 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 126 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(126): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk \} -min \$mintime_i2cclk_in \[get_ports \{HPS_I2C1_SDAT\}\] " "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk \} -min \$mintime_i2cclk_in \[get_ports \{HPS_I2C1_SDAT\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 126 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826065 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 126 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826065 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 126 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(126): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 126 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826065 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 127 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(127): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk \} -max \$maxtime_i2cclk_in \[get_ports \{HPS_I2C1_SDAT\}\] " "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk \} -max \$maxtime_i2cclk_in \[get_ports \{HPS_I2C1_SDAT\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 127 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826065 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 127 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826065 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 127 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(127): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 127 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826065 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 128 TPA6130_i2c_SCL port " "Ignored filter at DE10Nano_System.sdc(128): TPA6130_i2c_SCL could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 128 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826065 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 128 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(128): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk \} -min \$mintime_i2cclk_in \[get_ports \{TPA6130_i2c_SCL\}\] " "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk \} -min \$mintime_i2cclk_in \[get_ports \{TPA6130_i2c_SCL\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 128 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826066 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 128 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826066 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 128 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(128): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 128 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826066 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 129 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(129): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk \} -max \$maxtime_i2cclk_in \[get_ports \{TPA6130_i2c_SCL\}\] " "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk \} -max \$maxtime_i2cclk_in \[get_ports \{TPA6130_i2c_SCL\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 129 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826066 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 129 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826066 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 129 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(129): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 129 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826066 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 130 TPA6130_i2c_SDA port " "Ignored filter at DE10Nano_System.sdc(130): TPA6130_i2c_SDA could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 130 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826066 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 130 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(130): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk \} -min \$mintime_i2cclk_in \[get_ports \{TPA6130_i2c_SDA\}\] " "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk \} -min \$mintime_i2cclk_in \[get_ports \{TPA6130_i2c_SDA\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 130 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826066 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 130 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826066 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 130 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(130): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 130 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826066 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 131 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(131): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk \} -max \$maxtime_i2cclk_in \[get_ports \{TPA6130_i2c_SDA\}\] " "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk \} -max \$maxtime_i2cclk_in \[get_ports \{TPA6130_i2c_SDA\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 131 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826066 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 131 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826066 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 131 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(131): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 131 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826066 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 132 HPS_ENET_MDIO port " "Ignored filter at DE10Nano_System.sdc(132): HPS_ENET_MDIO could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 132 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826066 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 132 HPS_ENET_RX_CLK clock " "Ignored filter at DE10Nano_System.sdc(132): HPS_ENET_RX_CLK could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 132 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826066 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 132 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(132): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_in \[get_ports \{HPS_ENET_MDIO\}\] " "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_in \[get_ports \{HPS_ENET_MDIO\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 132 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826066 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 132 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826066 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 132 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(132): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 132 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826067 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 133 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(133): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_in \[get_ports \{HPS_ENET_MDIO\}\] " "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_in \[get_ports \{HPS_ENET_MDIO\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 133 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826067 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 133 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826067 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 133 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(133): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 133 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826067 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 134 HPS_ENET_RX_DATA\[*\] port " "Ignored filter at DE10Nano_System.sdc(134): HPS_ENET_RX_DATA\[*\] could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 134 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826067 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 134 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(134): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_in \[get_ports \{HPS_ENET_RX_DATA\[*\]\}\] " "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_in \[get_ports \{HPS_ENET_RX_DATA\[*\]\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 134 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826067 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 134 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826067 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 134 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(134): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 134 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826067 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 135 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(135): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_in \[get_ports \{HPS_ENET_RX_DATA\[*\]\}\] " "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_in \[get_ports \{HPS_ENET_RX_DATA\[*\]\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 135 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826067 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 135 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826067 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 135 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(135): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 135 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826067 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 136 HPS_ENET_RX_DV port " "Ignored filter at DE10Nano_System.sdc(136): HPS_ENET_RX_DV could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 136 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826067 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 136 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(136): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_in \[get_ports \{HPS_ENET_RX_DV\}\] " "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_in \[get_ports \{HPS_ENET_RX_DV\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 136 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826067 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 136 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826067 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 136 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(136): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 136 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826067 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 137 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(137): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_in \[get_ports \{HPS_ENET_RX_DV\}\] " "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_in \[get_ports \{HPS_ENET_RX_DV\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 137 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826068 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 137 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826068 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 137 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(137): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 137 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826068 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 138 HPS_SD_CMD port " "Ignored filter at DE10Nano_System.sdc(138): HPS_SD_CMD could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 138 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826068 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 138 HPS_SD_CLK clock " "Ignored filter at DE10Nano_System.sdc(138): HPS_SD_CLK could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 138 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826068 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 138 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(138): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_SD_CLK \} -min \$mintime_sdclk_in \[get_ports \{HPS_SD_CMD\}\] " "set_input_delay -clock \{ HPS_SD_CLK \} -min \$mintime_sdclk_in \[get_ports \{HPS_SD_CMD\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 138 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826068 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 138 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826068 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 138 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(138): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 138 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826068 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 139 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(139): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_SD_CLK \} -max \$maxtime_sdclk_in \[get_ports \{HPS_SD_CMD\}\] " "set_input_delay -clock \{ HPS_SD_CLK \} -max \$maxtime_sdclk_in \[get_ports \{HPS_SD_CMD\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 139 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826068 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 139 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826068 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 139 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(139): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 139 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826068 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 140 HPS_SD_DATA\[*\] port " "Ignored filter at DE10Nano_System.sdc(140): HPS_SD_DATA\[*\] could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 140 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826068 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 140 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(140): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_SD_CLK \} -min \$mintime_sdclk_in \[get_ports \{HPS_SD_DATA\[*\]\}\] " "set_input_delay -clock \{ HPS_SD_CLK \} -min \$mintime_sdclk_in \[get_ports \{HPS_SD_DATA\[*\]\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 140 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826068 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 140 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826068 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 140 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(140): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 140 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826068 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 141 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(141): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_SD_CLK \} -max \$maxtime_sdclk_in \[get_ports \{HPS_SD_DATA\[*\]\}\] " "set_input_delay -clock \{ HPS_SD_CLK \} -max \$maxtime_sdclk_in \[get_ports \{HPS_SD_DATA\[*\]\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 141 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826069 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 141 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826069 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 141 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(141): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 141 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826069 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 164 AD1939_DAC_DBCLK port " "Ignored filter at DE10Nano_System.sdc(164): AD1939_DAC_DBCLK could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 164 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826069 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 164 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(164): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ AD1939_ADC_ABCLK \} -min \$mintime_bclk_out \[get_ports \{AD1939_DAC_DBCLK\}\] " "set_output_delay -clock \{ AD1939_ADC_ABCLK \} -min \$mintime_bclk_out \[get_ports \{AD1939_DAC_DBCLK\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 164 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826069 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 164 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826069 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 164 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(164): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 164 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826069 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 165 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(165): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ AD1939_ADC_ABCLK \} -max \$maxtime_bclk_out \[get_ports \{AD1939_DAC_DBCLK\}\] " "set_output_delay -clock \{ AD1939_ADC_ABCLK \} -max \$maxtime_bclk_out \[get_ports \{AD1939_DAC_DBCLK\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 165 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826069 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 165 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826069 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 165 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(165): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 165 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826069 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 166 AD1939_DAC_DSDATA1 port " "Ignored filter at DE10Nano_System.sdc(166): AD1939_DAC_DSDATA1 could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 166 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826069 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 166 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(166): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ AD1939_ADC_ABCLK \} -min \$mintime_bclk_out \[get_ports \{AD1939_DAC_DSDATA1\}\] " "set_output_delay -clock \{ AD1939_ADC_ABCLK \} -min \$mintime_bclk_out \[get_ports \{AD1939_DAC_DSDATA1\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 166 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826069 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 166 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826069 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 166 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(166): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 166 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826069 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 167 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(167): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ AD1939_ADC_ABCLK \} -max \$maxtime_bclk_out \[get_ports \{AD1939_DAC_DSDATA1\}\] " "set_output_delay -clock \{ AD1939_ADC_ABCLK \} -max \$maxtime_bclk_out \[get_ports \{AD1939_DAC_DSDATA1\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 167 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826070 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 167 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826070 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 167 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(167): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 167 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826070 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 168 AD1939_DAC_DLRCLK port " "Ignored filter at DE10Nano_System.sdc(168): AD1939_DAC_DLRCLK could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 168 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826070 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 168 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(168): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ AD1939_ADC_ALRCLK \} -min \$maxtime_lrclk_out \[get_ports \{AD1939_DAC_DLRCLK\}\] " "set_output_delay -clock \{ AD1939_ADC_ALRCLK \} -min \$maxtime_lrclk_out \[get_ports \{AD1939_DAC_DLRCLK\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 168 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826070 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 168 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826070 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 168 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(168): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 168 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826070 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 169 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(169): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ AD1939_ADC_ALRCLK \} -max \$mintime_lrclk_out \[get_ports \{AD1939_DAC_DLRCLK\}\] " "set_output_delay -clock \{ AD1939_ADC_ALRCLK \} -max \$mintime_lrclk_out \[get_ports \{AD1939_DAC_DLRCLK\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 169 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826070 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 169 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826070 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 169 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(169): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 169 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826070 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 170 AD1939_spi_CCLK port " "Ignored filter at DE10Nano_System.sdc(170): AD1939_spi_CCLK could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 170 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826070 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 170 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(170): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -min \$mintime_spiclk_out \[get_ports \{AD1939_spi_CCLK\}\] " "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -min \$mintime_spiclk_out \[get_ports \{AD1939_spi_CCLK\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 170 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826070 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 170 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826070 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 170 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(170): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 170 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826070 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 171 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(171): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -max \$maxtime_spiclk_out \[get_ports \{AD1939_spi_CCLK\}\] " "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -max \$maxtime_spiclk_out \[get_ports \{AD1939_spi_CCLK\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 171 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826071 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 171 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826071 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 171 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(171): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 171 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826071 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 172 AD1939_spi_CIN port " "Ignored filter at DE10Nano_System.sdc(172): AD1939_spi_CIN could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 172 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826071 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 172 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(172): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -min \$mintime_spiclk_out \[get_ports \{AD1939_spi_CIN\}\] " "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -min \$mintime_spiclk_out \[get_ports \{AD1939_spi_CIN\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 172 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826071 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 172 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826071 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 172 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(172): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 172 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826071 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 173 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(173): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -max \$maxtime_spiclk_out \[get_ports \{AD1939_spi_CIN\}\] " "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -max \$maxtime_spiclk_out \[get_ports \{AD1939_spi_CIN\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 173 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826071 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 173 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826071 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 173 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(173): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 173 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826071 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 174 AD1939_spi_CLATCH_n port " "Ignored filter at DE10Nano_System.sdc(174): AD1939_spi_CLATCH_n could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 174 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826071 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 174 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(174): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -min \$mintime_spiclk_out \[get_ports \{AD1939_spi_CLATCH_n\}\] " "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -min \$mintime_spiclk_out \[get_ports \{AD1939_spi_CLATCH_n\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 174 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826071 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 174 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826071 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 174 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(174): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 174 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826071 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 175 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(175): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -max \$maxtime_spiclk_out \[get_ports \{AD1939_spi_CLATCH_n\}\] " "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -max \$maxtime_spiclk_out \[get_ports \{AD1939_spi_CLATCH_n\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 175 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826072 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 175 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826072 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 175 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(175): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 175 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826072 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 176 HPS_SPIM_MOSI port " "Ignored filter at DE10Nano_System.sdc(176): HPS_SPIM_MOSI could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 176 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826072 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 176 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(176): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -min \$mintime_spiclk_out \[get_ports \{HPS_SPIM_MOSI\}\] " "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -min \$mintime_spiclk_out \[get_ports \{HPS_SPIM_MOSI\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 176 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826072 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 176 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826072 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 176 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(176): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 176 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826072 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 177 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(177): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -max \$maxtime_spiclk_out \[get_ports \{HPS_SPIM_MOSI\}\] " "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -max \$maxtime_spiclk_out \[get_ports \{HPS_SPIM_MOSI\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 177 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826072 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 177 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826072 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 177 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(177): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 177 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826072 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 178 HPS_SPIM_SS port " "Ignored filter at DE10Nano_System.sdc(178): HPS_SPIM_SS could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 178 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826072 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 178 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(178): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -min \$mintime_spiclk_out \[get_ports \{HPS_SPIM_SS\}\] " "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -min \$mintime_spiclk_out \[get_ports \{HPS_SPIM_SS\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 178 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826072 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 178 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826072 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 178 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(178): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 178 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826072 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 179 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(179): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -max \$maxtime_spiclk_out \[get_ports \{HPS_SPIM_SS\}\] " "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -max \$maxtime_spiclk_out \[get_ports \{HPS_SPIM_SS\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 179 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826072 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 179 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826072 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 179 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(179): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 179 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826073 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 180 Audio_Mini_LEDs\[*\] port " "Ignored filter at DE10Nano_System.sdc(180): Audio_Mini_LEDs\[*\] could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 180 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826073 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 180 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(180): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_out \[get_ports \{Audio_Mini_LEDs\[*\]\}\] " "set_output_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_out \[get_ports \{Audio_Mini_LEDs\[*\]\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 180 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826073 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 180 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826073 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 180 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(180): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 180 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826073 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 181 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(181): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_out \[get_ports \{Audio_Mini_LEDs\[*\]\}\] " "set_output_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_out \[get_ports \{Audio_Mini_LEDs\[*\]\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 181 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826073 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 181 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826073 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 181 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(181): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 181 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826073 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 182 HPS_UART_TX port " "Ignored filter at DE10Nano_System.sdc(182): HPS_UART_TX could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 182 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826073 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 182 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(182): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_out \[get_ports \{HPS_UART_TX\}\] " "set_output_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_out \[get_ports \{HPS_UART_TX\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 182 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826073 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 182 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826073 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 182 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(182): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 182 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826073 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 183 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(183): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_out \[get_ports \{HPS_UART_TX\}\] " "set_output_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_out \[get_ports \{HPS_UART_TX\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 183 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826073 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 183 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826073 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 183 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(183): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 183 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826073 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 184 HPS_ENET_GTX_CLK port " "Ignored filter at DE10Nano_System.sdc(184): HPS_ENET_GTX_CLK could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 184 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826074 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 184 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(184): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_out \[get_ports \{HPS_ENET_GTX_CLK\}\] " "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_out \[get_ports \{HPS_ENET_GTX_CLK\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 184 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826074 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 184 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826074 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 184 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(184): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 184 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826074 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 185 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(185): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_out \[get_ports \{HPS_ENET_GTX_CLK\}\] " "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_out \[get_ports \{HPS_ENET_GTX_CLK\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 185 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826074 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 185 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826074 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 185 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(185): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 185 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826074 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 186 HPS_ENET_MDC port " "Ignored filter at DE10Nano_System.sdc(186): HPS_ENET_MDC could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 186 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826074 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 186 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(186): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_out \[get_ports \{HPS_ENET_MDC\}\] " "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_out \[get_ports \{HPS_ENET_MDC\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 186 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826074 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 186 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826074 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 186 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(186): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 186 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826074 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 187 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(187): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_out \[get_ports \{HPS_ENET_MDC\}\] " "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_out \[get_ports \{HPS_ENET_MDC\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 187 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826074 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 187 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826074 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 187 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(187): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 187 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826074 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 188 HPS_ENET_TX_DATA\[*\] port " "Ignored filter at DE10Nano_System.sdc(188): HPS_ENET_TX_DATA\[*\] could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 188 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826075 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 188 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(188): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_out \[get_ports \{HPS_ENET_TX_DATA\[*\]\}\] " "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_out \[get_ports \{HPS_ENET_TX_DATA\[*\]\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 188 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826075 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 188 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826075 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 188 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(188): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 188 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826075 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 189 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(189): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_out \[get_ports \{HPS_ENET_TX_DATA\[*\]\}\] " "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_out \[get_ports \{HPS_ENET_TX_DATA\[*\]\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 189 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826075 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 189 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826075 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 189 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(189): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 189 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826075 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 190 HPS_ENET_TX_EN port " "Ignored filter at DE10Nano_System.sdc(190): HPS_ENET_TX_EN could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 190 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826075 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 190 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(190): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_out \[get_ports \{HPS_ENET_TX_EN\}\] " "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_out \[get_ports \{HPS_ENET_TX_EN\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 190 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826075 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 190 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826075 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 190 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(190): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 190 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826075 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 191 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(191): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_out \[get_ports \{HPS_ENET_TX_EN\}\] " "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_out \[get_ports \{HPS_ENET_TX_EN\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 191 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826075 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 191 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826075 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 191 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(191): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 191 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826075 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 192 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(192): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_SD_CLK \} -min \$mintime_sdclk_out \[get_ports \{HPS_SD_CMD\}\] " "set_output_delay -clock \{ HPS_SD_CLK \} -min \$mintime_sdclk_out \[get_ports \{HPS_SD_CMD\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 192 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826076 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 192 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826076 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 192 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(192): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 192 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826076 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 193 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(193): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_SD_CLK \} -max \$maxtime_sdclk_out \[get_ports \{HPS_SD_CMD\}\] " "set_output_delay -clock \{ HPS_SD_CLK \} -max \$maxtime_sdclk_out \[get_ports \{HPS_SD_CMD\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 193 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826076 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 193 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826076 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 193 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(193): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 193 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826076 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 194 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(194): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_SD_CLK \} -min \$mintime_sdclk_out \[get_ports \{HPS_SD_DATA\[*\]\}\] " "set_output_delay -clock \{ HPS_SD_CLK \} -min \$mintime_sdclk_out \[get_ports \{HPS_SD_DATA\[*\]\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 194 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826076 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826076 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 194 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(194): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826076 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 195 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(195): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_SD_CLK \} -max \$maxtime_sdclk_out \[get_ports \{HPS_SD_DATA\[*\]\}\] " "set_output_delay -clock \{ HPS_SD_CLK \} -max \$maxtime_sdclk_out \[get_ports \{HPS_SD_DATA\[*\]\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 195 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826076 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 195 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826076 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 195 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(195): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 195 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826076 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 203 soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|intermediate\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at DE10Nano_System.sdc(203): soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|intermediate\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 203 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826077 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE10Nano_System.sdc 203 Argument <from> is not an object ID " "Ignored set_max_delay at DE10Nano_System.sdc(203): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|intermediate\[0\]\} -to \[get_ports \{HPS_ENET_MDIO\}\] \$maxdelays " "set_max_delay -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|intermediate\[0\]\} -to \[get_ports \{HPS_ENET_MDIO\}\] \$maxdelays" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 203 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826077 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 203 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826077 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE10Nano_System.sdc 203 Argument <to> is an empty collection " "Ignored set_max_delay at DE10Nano_System.sdc(203): Argument <to> is an empty collection" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 203 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826078 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 204 soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|intermediate\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at DE10Nano_System.sdc(204): soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|intermediate\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 204 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826079 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE10Nano_System.sdc 204 Argument <from> is not an object ID " "Ignored set_max_delay at DE10Nano_System.sdc(204): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|intermediate\[1\]\} -to \[get_ports \{HPS_ENET_MDIO\}\] \$maxdelays " "set_max_delay -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|intermediate\[1\]\} -to \[get_ports \{HPS_ENET_MDIO\}\] \$maxdelays" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 204 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826079 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 204 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826079 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE10Nano_System.sdc 204 Argument <to> is an empty collection " "Ignored set_max_delay at DE10Nano_System.sdc(204): Argument <to> is an empty collection" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 204 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826079 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 205 soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|i2c1_inst~FF_4791 clock or keeper or register or port or pin or cell or partition " "Ignored filter at DE10Nano_System.sdc(205): soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|i2c1_inst~FF_4791 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 205 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826080 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE10Nano_System.sdc 205 Argument <from> is not an object ID " "Ignored set_max_delay at DE10Nano_System.sdc(205): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|i2c1_inst~FF_4791\} -to \[get_ports \{HPS_I2C1_SDAT\}\] \$maxdelays " "set_max_delay -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|i2c1_inst~FF_4791\} -to \[get_ports \{HPS_I2C1_SDAT\}\] \$maxdelays" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 205 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826080 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 205 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826080 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE10Nano_System.sdc 205 Argument <to> is an empty collection " "Ignored set_max_delay at DE10Nano_System.sdc(205): Argument <to> is an empty collection" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 205 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826080 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 206 u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk clock or keeper or register or port or pin or cell or partition " "Ignored filter at DE10Nano_System.sdc(206): u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 206 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826081 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE10Nano_System.sdc 206 Argument <from> is not an object ID " "Ignored set_max_delay at DE10Nano_System.sdc(206): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \{u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk\} -to \[get_ports \{TPA6130_i2c_SCL\}\] \$maxdelays " "set_max_delay -from \{u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk\} -to \[get_ports \{TPA6130_i2c_SCL\}\] \$maxdelays" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 206 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826081 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 206 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826081 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE10Nano_System.sdc 206 Argument <to> is an empty collection " "Ignored set_max_delay at DE10Nano_System.sdc(206): Argument <to> is an empty collection" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 206 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826081 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 207 soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|peripheral_i2c0~FF_4791 clock or keeper or register or port or pin or cell or partition " "Ignored filter at DE10Nano_System.sdc(207): soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|peripheral_i2c0~FF_4791 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 207 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826082 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE10Nano_System.sdc 207 Argument <from> is not an object ID " "Ignored set_max_delay at DE10Nano_System.sdc(207): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|peripheral_i2c0~FF_4791\} -to \[get_ports \{TPA6130_i2c_SDA\}\] \$maxdelays " "set_max_delay -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|peripheral_i2c0~FF_4791\} -to \[get_ports \{TPA6130_i2c_SDA\}\] \$maxdelays" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 207 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826082 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 207 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826082 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE10Nano_System.sdc 207 Argument <to> is an empty collection " "Ignored set_max_delay at DE10Nano_System.sdc(207): Argument <to> is an empty collection" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 207 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay DE10Nano_System.sdc 209 Argument <from> is not an object ID " "Ignored set_min_delay at DE10Nano_System.sdc(209): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|intermediate\[0\]\} -to \[get_ports \{HPS_ENET_MDIO\}\] \$mindelays " "set_min_delay -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|intermediate\[0\]\} -to \[get_ports \{HPS_ENET_MDIO\}\] \$mindelays" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 209 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826083 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 209 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay DE10Nano_System.sdc 209 Argument <to> is an empty collection " "Ignored set_min_delay at DE10Nano_System.sdc(209): Argument <to> is an empty collection" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 209 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay DE10Nano_System.sdc 210 Argument <from> is not an object ID " "Ignored set_min_delay at DE10Nano_System.sdc(210): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|intermediate\[1\]\} -to \[get_ports \{HPS_ENET_MDIO\}\] \$mindelays " "set_min_delay -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|intermediate\[1\]\} -to \[get_ports \{HPS_ENET_MDIO\}\] \$mindelays" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 210 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826083 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 210 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay DE10Nano_System.sdc 210 Argument <to> is an empty collection " "Ignored set_min_delay at DE10Nano_System.sdc(210): Argument <to> is an empty collection" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 210 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay DE10Nano_System.sdc 211 Argument <from> is not an object ID " "Ignored set_min_delay at DE10Nano_System.sdc(211): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|i2c1_inst~FF_4791\} -to \[get_ports \{HPS_I2C1_SDAT\}\] \$mindelays " "set_min_delay -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|i2c1_inst~FF_4791\} -to \[get_ports \{HPS_I2C1_SDAT\}\] \$mindelays" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 211 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826083 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 211 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay DE10Nano_System.sdc 211 Argument <to> is an empty collection " "Ignored set_min_delay at DE10Nano_System.sdc(211): Argument <to> is an empty collection" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 211 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay DE10Nano_System.sdc 212 Argument <from> is not an object ID " "Ignored set_min_delay at DE10Nano_System.sdc(212): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \{u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk\} -to \[get_ports \{TPA6130_i2c_SCL\}\] \$mindelays " "set_min_delay -from \{u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk\} -to \[get_ports \{TPA6130_i2c_SCL\}\] \$mindelays" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 212 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826083 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 212 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay DE10Nano_System.sdc 212 Argument <to> is an empty collection " "Ignored set_min_delay at DE10Nano_System.sdc(212): Argument <to> is an empty collection" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 212 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay DE10Nano_System.sdc 213 Argument <from> is not an object ID " "Ignored set_min_delay at DE10Nano_System.sdc(213): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|peripheral_i2c0~FF_4791\} -to \[get_ports \{TPA6130_i2c_SDA\}\] \$mindelays " "set_min_delay -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|peripheral_i2c0~FF_4791\} -to \[get_ports \{TPA6130_i2c_SDA\}\] \$mindelays" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 213 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826083 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 213 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay DE10Nano_System.sdc 213 Argument <to> is an empty collection " "Ignored set_min_delay at DE10Nano_System.sdc(213): Argument <to> is an empty collection" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 213 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826084 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 278 soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_* clock or keeper or register or port or pin or cell or partition " "Ignored filter at DE10Nano_System.sdc(278): soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 278 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826085 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 278 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_* clock or keeper or register or port or pin or cell or partition " "Ignored filter at DE10Nano_System.sdc(278): soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 278 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826086 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10Nano_System.sdc 278 Argument <from> is not an object ID " "Ignored set_multicycle_path at DE10Nano_System.sdc(278): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_*\} -to \{soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_*\} -hold \$soc_hold " "set_multicycle_path -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_*\} -to \{soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_*\} -hold \$soc_hold" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 278 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826086 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 278 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826086 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10Nano_System.sdc 278 Argument <to> is not an object ID " "Ignored set_multicycle_path at DE10Nano_System.sdc(278): Argument <to> is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 278 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826086 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10Nano_System.sdc 279 Argument <from> is not an object ID " "Ignored set_multicycle_path at DE10Nano_System.sdc(279): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_*\} -to \{soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_*\} -setup \$soc_setup " "set_multicycle_path -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_*\} -to \{soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_*\} -setup \$soc_setup" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 279 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826087 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 279 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826087 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10Nano_System.sdc 279 Argument <to> is not an object ID " "Ignored set_multicycle_path at DE10Nano_System.sdc(279): Argument <to> is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 279 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826087 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 291 AD1939_ADC_ALRCLK clock " "Ignored filter at DE10Nano_System.sdc(291): AD1939_ADC_ALRCLK could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 291 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826087 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 291 u0\|pll_using_ad1939_mclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at DE10Nano_System.sdc(291): u0\|pll_using_ad1939_mclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 291 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574197826087 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10Nano_System.sdc 291 Argument <from> is an empty collection " "Ignored set_multicycle_path at DE10Nano_System.sdc(291): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -from \[get_clocks \{AD1939_ADC_ALRCLK\}\]  -to  \[get_clocks \{u0\|pll_using_ad1939_mclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] 2 " "set_multicycle_path -setup -from \[get_clocks \{AD1939_ADC_ALRCLK\}\]  -to  \[get_clocks \{u0\|pll_using_ad1939_mclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] 2" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 291 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826087 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 291 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826087 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10Nano_System.sdc 291 Argument <to> is an empty collection " "Ignored set_multicycle_path at DE10Nano_System.sdc(291): Argument <to> is an empty collection" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 291 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826087 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10Nano_System.sdc 292 Argument <from> is an empty collection " "Ignored set_multicycle_path at DE10Nano_System.sdc(292): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold -from \[get_clocks \{AD1939_ADC_ALRCLK\}\]  -to  \[get_clocks \{u0\|pll_using_ad1939_mclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] 2 " "set_multicycle_path -hold -from \[get_clocks \{AD1939_ADC_ALRCLK\}\]  -to  \[get_clocks \{u0\|pll_using_ad1939_mclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] 2" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 292 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574197826087 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 292 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826087 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10Nano_System.sdc 292 Argument <to> is an empty collection " "Ignored set_multicycle_path at DE10Nano_System.sdc(292): Argument <to> is an empty collection" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 292 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574197826087 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Multiply_And_Sum:u_Multiply_And_Sum\|Sum_memory_out1\[0\] clk " "Register Multiply_And_Sum:u_Multiply_And_Sum\|Sum_memory_out1\[0\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574197826183 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1574197826183 "|Static_pFIR|clk"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1574197826419 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virtual_sdata_input_clock " "Virtual clock virtual_sdata_input_clock is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Fitter" 0 -1 1574197826459 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virtual_sdata_output_clock " "Virtual clock virtual_sdata_output_clock is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Fitter" 0 -1 1574197826459 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1574197826460 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1574197826460 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1574197826460 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.380 virtual_sdata_input_clock " "  81.380 virtual_sdata_input_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1574197826460 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.380 virtual_sdata_output_clock " "  81.380 virtual_sdata_output_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1574197826460 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1574197826460 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1574197834833 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1574197834881 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1574197834881 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AD1939_ADC_ABCLK " "Node \"AD1939_ADC_ABCLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AD1939_ADC_ABCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AD1939_ADC_ALRCLK " "Node \"AD1939_ADC_ALRCLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AD1939_ADC_ALRCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AD1939_ADC_ASDATA2 " "Node \"AD1939_ADC_ASDATA2\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AD1939_ADC_ASDATA2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AD1939_DAC_DBCLK " "Node \"AD1939_DAC_DBCLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AD1939_DAC_DBCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AD1939_DAC_DLRCLK " "Node \"AD1939_DAC_DLRCLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AD1939_DAC_DLRCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AD1939_DAC_DSDATA1 " "Node \"AD1939_DAC_DSDATA1\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AD1939_DAC_DSDATA1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AD1939_MCLK " "Node \"AD1939_MCLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AD1939_MCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AD1939_RST_CODEC_n " "Node \"AD1939_RST_CODEC_n\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AD1939_RST_CODEC_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AD1939_spi_CCLK " "Node \"AD1939_spi_CCLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AD1939_spi_CCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AD1939_spi_CIN " "Node \"AD1939_spi_CIN\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AD1939_spi_CIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AD1939_spi_CLATCH_n " "Node \"AD1939_spi_CLATCH_n\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AD1939_spi_CLATCH_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AD1939_spi_COUT " "Node \"AD1939_spi_COUT\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AD1939_spi_COUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CONVST " "Node \"ADC_CONVST\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_CONVST" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCK " "Node \"ADC_SCK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_SCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SDI " "Node \"ADC_SDI\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_SDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SDO " "Node \"ADC_SDO\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[0\] " "Node \"ARDUINO_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[10\] " "Node \"ARDUINO_IO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[11\] " "Node \"ARDUINO_IO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[12\] " "Node \"ARDUINO_IO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[13\] " "Node \"ARDUINO_IO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[14\] " "Node \"ARDUINO_IO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[15\] " "Node \"ARDUINO_IO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[1\] " "Node \"ARDUINO_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[2\] " "Node \"ARDUINO_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[3\] " "Node \"ARDUINO_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[4\] " "Node \"ARDUINO_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[5\] " "Node \"ARDUINO_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[6\] " "Node \"ARDUINO_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[7\] " "Node \"ARDUINO_IO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[8\] " "Node \"ARDUINO_IO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[9\] " "Node \"ARDUINO_IO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_RESET_N " "Node \"ARDUINO_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[0\] " "Node \"Audio_Mini_GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[10\] " "Node \"Audio_Mini_GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[11\] " "Node \"Audio_Mini_GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[12\] " "Node \"Audio_Mini_GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[13\] " "Node \"Audio_Mini_GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[14\] " "Node \"Audio_Mini_GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[15\] " "Node \"Audio_Mini_GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[16\] " "Node \"Audio_Mini_GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[17\] " "Node \"Audio_Mini_GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[18\] " "Node \"Audio_Mini_GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[19\] " "Node \"Audio_Mini_GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[1\] " "Node \"Audio_Mini_GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[20\] " "Node \"Audio_Mini_GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[21\] " "Node \"Audio_Mini_GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[22\] " "Node \"Audio_Mini_GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[23\] " "Node \"Audio_Mini_GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[24\] " "Node \"Audio_Mini_GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[25\] " "Node \"Audio_Mini_GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[26\] " "Node \"Audio_Mini_GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[27\] " "Node \"Audio_Mini_GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[28\] " "Node \"Audio_Mini_GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[29\] " "Node \"Audio_Mini_GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[2\] " "Node \"Audio_Mini_GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[30\] " "Node \"Audio_Mini_GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[31\] " "Node \"Audio_Mini_GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[32\] " "Node \"Audio_Mini_GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[33\] " "Node \"Audio_Mini_GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[3\] " "Node \"Audio_Mini_GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[4\] " "Node \"Audio_Mini_GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[5\] " "Node \"Audio_Mini_GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[6\] " "Node \"Audio_Mini_GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[7\] " "Node \"Audio_Mini_GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[8\] " "Node \"Audio_Mini_GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_0\[9\] " "Node \"Audio_Mini_GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_1\[0\] " "Node \"Audio_Mini_GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_1\[10\] " "Node \"Audio_Mini_GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_1\[11\] " "Node \"Audio_Mini_GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_1\[12\] " "Node \"Audio_Mini_GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_1\[1\] " "Node \"Audio_Mini_GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_1\[2\] " "Node \"Audio_Mini_GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_1\[3\] " "Node \"Audio_Mini_GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_1\[4\] " "Node \"Audio_Mini_GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_1\[5\] " "Node \"Audio_Mini_GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_1\[6\] " "Node \"Audio_Mini_GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_1\[7\] " "Node \"Audio_Mini_GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_1\[8\] " "Node \"Audio_Mini_GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_GPIO_1\[9\] " "Node \"Audio_Mini_GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_LEDs\[0\] " "Node \"Audio_Mini_LEDs\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_LEDs\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_LEDs\[1\] " "Node \"Audio_Mini_LEDs\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_LEDs\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_LEDs\[2\] " "Node \"Audio_Mini_LEDs\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_LEDs\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_LEDs\[3\] " "Node \"Audio_Mini_LEDs\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_LEDs\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_SWITCHES\[0\] " "Node \"Audio_Mini_SWITCHES\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_SWITCHES\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_SWITCHES\[1\] " "Node \"Audio_Mini_SWITCHES\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_SWITCHES\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_SWITCHES\[2\] " "Node \"Audio_Mini_SWITCHES\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_SWITCHES\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Audio_Mini_SWITCHES\[3\] " "Node \"Audio_Mini_SWITCHES\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Audio_Mini_SWITCHES\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_CLK1_50 " "Node \"FPGA_CLK1_50\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK1_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_CLK2_50 " "Node \"FPGA_CLK2_50\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_CLK3_50 " "Node \"FPGA_CLK3_50\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "INMP621_mic_CLK " "Node \"INMP621_mic_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "INMP621_mic_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "INMP621_mic_DATA " "Node \"INMP621_mic_DATA\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "INMP621_mic_DATA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[0\] " "Node \"LED\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[1\] " "Node \"LED\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[2\] " "Node \"LED\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[3\] " "Node \"LED\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[4\] " "Node \"LED\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[5\] " "Node \"LED\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[6\] " "Node \"LED\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[7\] " "Node \"LED\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TPA6130_i2c_SCL " "Node \"TPA6130_i2c_SCL\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TPA6130_i2c_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TPA6130_i2c_SDA " "Node \"TPA6130_i2c_SDA\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TPA6130_i2c_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TPA6130_power_off " "Node \"TPA6130_power_off\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/intelFPGAlite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TPA6130_power_off" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574197835865 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1574197835865 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:24 " "Fitter preparation operations ending: elapsed time is 00:00:24" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574197835867 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1574197839772 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1574197842599 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:37 " "Fitter placement preparation operations ending: elapsed time is 00:00:37" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574197876912 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1574197891362 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1574197932517 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:41 " "Fitter placement operations ending: elapsed time is 00:00:41" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574197932517 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1574197936059 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "18 " "Router estimated average interconnect usage is 18% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "28 X45_Y23 X55_Y34 " "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X45_Y23 to location X55_Y34" {  } { { "loc" "" { Generic "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/" { { 1 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X45_Y23 to location X55_Y34"} { { 12 { 0 ""} 45 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1574197958728 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1574197958728 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1574197974367 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1574197974367 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1574197974367 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:34 " "Fitter routing operations ending: elapsed time is 00:00:34" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574197974372 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.81 " "Total time spent on timing analysis during the Fitter is 3.81 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1574198003730 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1574198004108 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1574198016102 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1574198016129 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1574198028966 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:59 " "Fitter post-fit operations ending: elapsed time is 00:00:59" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574198062771 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1574198064045 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/output_files/DE10Nano_System.fit.smsg " "Generated suppressed messages file /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/output_files/DE10Nano_System.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1574198067005 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 366 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 366 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2942 " "Peak virtual memory: 2942 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574198073771 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 19 14:14:33 2019 " "Processing ended: Tue Nov 19 14:14:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574198073771 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:24 " "Elapsed time: 00:04:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574198073771 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:09:52 " "Total CPU time (on all processors): 00:09:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574198073771 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1574198073771 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1574198074744 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574198074744 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 14:14:34 2019 " "Processing started: Tue Nov 19 14:14:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574198074744 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1574198074744 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE10Nano_System -c DE10Nano_System " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE10Nano_System -c DE10Nano_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1574198074745 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1574198076664 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1574198088038 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1268 " "Peak virtual memory: 1268 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574198088571 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 19 14:14:48 2019 " "Processing ended: Tue Nov 19 14:14:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574198088571 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574198088571 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574198088571 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1574198088571 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1574198088772 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1574198089219 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574198089220 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 14:14:49 2019 " "Processing started: Tue Nov 19 14:14:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574198089220 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1574198089220 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE10Nano_System -c DE10Nano_System " "Command: quartus_sta DE10Nano_System -c DE10Nano_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1574198089220 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1574198089246 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1574198091049 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1574198091049 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574198091086 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574198091086 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10Nano_System.sdc " "Reading SDC File: 'DE10Nano_System.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1574198093498 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 6 FPGA_CLK1_50 port " "Ignored filter at DE10Nano_System.sdc(6): FPGA_CLK1_50 could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093646 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10Nano_System.sdc 6 Argument <targets> is an empty collection " "Ignored create_clock at DE10Nano_System.sdc(6): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\"  \[get_ports FPGA_CLK1_50\] " "create_clock -period \"50.0 MHz\"  \[get_ports FPGA_CLK1_50\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093647 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093647 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 7 FPGA_CLK2_50 port " "Ignored filter at DE10Nano_System.sdc(7): FPGA_CLK2_50 could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093647 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10Nano_System.sdc 7 Argument <targets> is an empty collection " "Ignored create_clock at DE10Nano_System.sdc(7): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\"  \[get_ports FPGA_CLK2_50\] " "create_clock -period \"50.0 MHz\"  \[get_ports FPGA_CLK2_50\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093647 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093647 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 8 FPGA_CLK3_50 port " "Ignored filter at DE10Nano_System.sdc(8): FPGA_CLK3_50 could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093647 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10Nano_System.sdc 8 Argument <targets> is an empty collection " "Ignored create_clock at DE10Nano_System.sdc(8): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\"  \[get_ports FPGA_CLK3_50\] " "create_clock -period \"50.0 MHz\"  \[get_ports FPGA_CLK3_50\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093647 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093647 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 9 HPS_I2C1_SCLK port " "Ignored filter at DE10Nano_System.sdc(9): HPS_I2C1_SCLK could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093648 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10Nano_System.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at DE10Nano_System.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"400.0 kHz\" \[get_ports HPS_I2C1_SCLK\] " "create_clock -period \"400.0 kHz\" \[get_ports HPS_I2C1_SCLK\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093648 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093648 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 12 HPS_ENET_RX_CLK port " "Ignored filter at DE10Nano_System.sdc(12): HPS_ENET_RX_CLK could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093648 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10Nano_System.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at DE10Nano_System.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"125.0 MHz\" \[get_ports HPS_ENET_RX_CLK\] " "create_clock -period \"125.0 MHz\" \[get_ports HPS_ENET_RX_CLK\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093648 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093648 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 13 HPS_ENET_TX_CLK port " "Ignored filter at DE10Nano_System.sdc(13): HPS_ENET_TX_CLK could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093648 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10Nano_System.sdc 13 Argument <targets> is an empty collection " "Ignored create_clock at DE10Nano_System.sdc(13): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"125.0 MHz\" \[get_ports HPS_ENET_TX_CLK\] " "create_clock -period \"125.0 MHz\" \[get_ports HPS_ENET_TX_CLK\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093648 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093648 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 14 HPS_SD_CLK port " "Ignored filter at DE10Nano_System.sdc(14): HPS_SD_CLK could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093648 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10Nano_System.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at DE10Nano_System.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\"  \[get_ports HPS_SD_CLK\] " "create_clock -period \"50.0 MHz\"  \[get_ports HPS_SD_CLK\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093648 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093648 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 19 AD1939_MCLK port " "Ignored filter at DE10Nano_System.sdc(19): AD1939_MCLK could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093648 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10Nano_System.sdc 19 Argument <targets> is an empty collection " "Ignored create_clock at DE10Nano_System.sdc(19): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"12.288 MHz\" -waveform \{ 20.345 61.035 \} \[get_ports AD1939_MCLK\] " "create_clock -period \"12.288 MHz\" -waveform \{ 20.345 61.035 \} \[get_ports AD1939_MCLK\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093649 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093649 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 20 AD1939_ADC_ABCLK port " "Ignored filter at DE10Nano_System.sdc(20): AD1939_ADC_ABCLK could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093649 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10Nano_System.sdc 20 Argument <targets> is an empty collection " "Ignored create_clock at DE10Nano_System.sdc(20): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"12.288 MHz\" -waveform \{ 20.345 61.035 \} \[get_ports AD1939_ADC_ABCLK\]  " "create_clock -period \"12.288 MHz\" -waveform \{ 20.345 61.035 \} \[get_ports AD1939_ADC_ABCLK\] " {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093649 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093649 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 21 AD1939_ADC_ALRCLK port " "Ignored filter at DE10Nano_System.sdc(21): AD1939_ADC_ALRCLK could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093649 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10Nano_System.sdc 21 Argument <targets> is an empty collection " "Ignored create_clock at DE10Nano_System.sdc(21): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period  \"0.192 MHz\" \[get_ports AD1939_ADC_ALRCLK\] " "create_clock -period  \"0.192 MHz\" \[get_ports AD1939_ADC_ALRCLK\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093649 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093649 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 31 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at DE10Nano_System.sdc(31): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093650 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10Nano_System.sdc 31 Argument <targets> is not an object ID " "Ignored create_clock at DE10Nano_System.sdc(31): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093650 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093650 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 32 altera_reserved_tdi port " "Ignored filter at DE10Nano_System.sdc(32): altera_reserved_tdi could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093650 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 32 altera_reserved_tck clock " "Ignored filter at DE10Nano_System.sdc(32): altera_reserved_tck could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093650 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 32 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(32): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay  -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay  -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093651 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093651 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 32 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(32): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093651 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 33 altera_reserved_tms port " "Ignored filter at DE10Nano_System.sdc(33): altera_reserved_tms could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093651 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 33 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(33): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay  -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay  -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093651 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093651 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 33 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(33): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093651 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 34 altera_reserved_tdo port " "Ignored filter at DE10Nano_System.sdc(34): altera_reserved_tdo could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 34 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093651 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 34 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(34): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093651 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093651 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 34 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(34): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093651 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1574198093651 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 67 \$PLL_internal_clock clock " "Ignored filter at DE10Nano_System.sdc(67): \$PLL_internal_clock could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093651 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 67 \$data_plane_clock clock " "Ignored filter at DE10Nano_System.sdc(67): \$data_plane_clock could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093651 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 67 AD1939_ADC_ABCLK clock " "Ignored filter at DE10Nano_System.sdc(67): AD1939_ADC_ABCLK could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093651 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 67 AD1939_ADC_ALRCLK clock " "Ignored filter at DE10Nano_System.sdc(67): AD1939_ADC_ALRCLK could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093651 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 67 AD1939_MCLK clock " "Ignored filter at DE10Nano_System.sdc(67): AD1939_MCLK could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093651 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 67 virtual_data_input_clock clock " "Ignored filter at DE10Nano_System.sdc(67): virtual_data_input_clock could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093651 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 67 FPGA_CLK1_50 clock " "Ignored filter at DE10Nano_System.sdc(67): FPGA_CLK1_50 could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093652 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 67 FPGA_CLK2_50 clock " "Ignored filter at DE10Nano_System.sdc(67): FPGA_CLK2_50 could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093652 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 67 FPGA_CLK3_50 clock " "Ignored filter at DE10Nano_System.sdc(67): FPGA_CLK3_50 could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093652 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 67 altera_reserved_tck clock " "Ignored filter at DE10Nano_System.sdc(67): altera_reserved_tck could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093652 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 67 HPS_I2C1_SCLK clock " "Ignored filter at DE10Nano_System.sdc(67): HPS_I2C1_SCLK could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093652 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups DE10Nano_System.sdc 67 Argument -group with value  AD1939_MCLK  AD1939_ADC_ABCLK  AD1939_ADC_ALRCLK  \$data_plane_clock  \$PLL_internal_clock  virtual_data_input_clock   could not match any element of the following types: ( clk ) " "Ignored set_clock_groups at DE10Nano_System.sdc(67): Argument -group with value  AD1939_MCLK  AD1939_ADC_ABCLK  AD1939_ADC_ALRCLK  \$data_plane_clock  \$PLL_internal_clock  virtual_data_input_clock   could not match any element of the following types: ( clk )" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous \\\n                        -group \{ AD1939_MCLK \\\n                                 AD1939_ADC_ABCLK \\\n                                 AD1939_ADC_ALRCLK \\\n                                    \$data_plane_clock \\\n                                    \$PLL_internal_clock \\\n                                    virtual_data_input_clock \\\n                               \} \\\n                        -group \{ FPGA_CLK1_50 \\\n                                 FPGA_CLK2_50 \\\n                                    FPGA_CLK3_50 \\\n                               \} \\\n                        -group \{ altera_reserved_tck \} \\\n                        -group \{ HPS_I2C1_SCLK \}  " "set_clock_groups -asynchronous \\\n                        -group \{ AD1939_MCLK \\\n                                 AD1939_ADC_ABCLK \\\n                                 AD1939_ADC_ALRCLK \\\n                                    \$data_plane_clock \\\n                                    \$PLL_internal_clock \\\n                                    virtual_data_input_clock \\\n                               \} \\\n                        -group \{ FPGA_CLK1_50 \\\n                                 FPGA_CLK2_50 \\\n                                    FPGA_CLK3_50 \\\n                               \} \\\n                        -group \{ altera_reserved_tck \} \\\n                        -group \{ HPS_I2C1_SCLK \} " {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093652 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093652 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups DE10Nano_System.sdc 67 Argument -group with value  FPGA_CLK1_50  FPGA_CLK2_50  FPGA_CLK3_50   could not match any element of the following types: ( clk ) " "Ignored set_clock_groups at DE10Nano_System.sdc(67): Argument -group with value  FPGA_CLK1_50  FPGA_CLK2_50  FPGA_CLK3_50   could not match any element of the following types: ( clk )" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093652 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups DE10Nano_System.sdc 67 Argument -group with value  altera_reserved_tck  could not match any element of the following types: ( clk ) " "Ignored set_clock_groups at DE10Nano_System.sdc(67): Argument -group with value  altera_reserved_tck  could not match any element of the following types: ( clk )" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093652 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups DE10Nano_System.sdc 67 Argument -group with value  HPS_I2C1_SCLK  could not match any element of the following types: ( clk ) " "Ignored set_clock_groups at DE10Nano_System.sdc(67): Argument -group with value  HPS_I2C1_SCLK  could not match any element of the following types: ( clk )" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093652 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 110 AD1939_ADC_ABCLK clock " "Ignored filter at DE10Nano_System.sdc(110): AD1939_ADC_ABCLK could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 110 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093652 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 110 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(110): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ AD1939_ADC_ABCLK \} -min \$mintime_bclk_in \[get_ports \{AD1939_ADC_ABCLK\}\] " "set_input_delay -clock \{ AD1939_ADC_ABCLK \} -min \$mintime_bclk_in \[get_ports \{AD1939_ADC_ABCLK\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093652 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093652 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 110 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(110): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093652 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 111 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(111): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ AD1939_ADC_ABCLK \} -max \$maxtime_bclk_in \[get_ports \{AD1939_ADC_ABCLK\}\] " "set_input_delay -clock \{ AD1939_ADC_ABCLK \} -max \$maxtime_bclk_in \[get_ports \{AD1939_ADC_ABCLK\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 111 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093652 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093652 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 111 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(111): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093653 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 112 AD1939_ADC_ASDATA2 port " "Ignored filter at DE10Nano_System.sdc(112): AD1939_ADC_ASDATA2 could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 112 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093653 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 112 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(112): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ AD1939_ADC_ABCLK \} -min \$mintime_bclk_in \[get_ports \{AD1939_ADC_ASDATA2\}\] " "set_input_delay -clock \{ AD1939_ADC_ABCLK \} -min \$mintime_bclk_in \[get_ports \{AD1939_ADC_ASDATA2\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093653 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093653 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 112 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(112): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093653 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 113 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(113): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ AD1939_ADC_ABCLK \} -max \$maxtime_bclk_in \[get_ports \{AD1939_ADC_ASDATA2\}\] " "set_input_delay -clock \{ AD1939_ADC_ABCLK \} -max \$maxtime_bclk_in \[get_ports \{AD1939_ADC_ASDATA2\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 113 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093653 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093653 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 113 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(113): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093653 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 114 AD1939_ADC_ALRCLK clock " "Ignored filter at DE10Nano_System.sdc(114): AD1939_ADC_ALRCLK could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 114 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093653 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 114 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(114): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ AD1939_ADC_ALRCLK \} -min \$mintime_lrclk_in \[get_ports \{AD1939_ADC_ALRCLK\}\] " "set_input_delay -clock \{ AD1939_ADC_ALRCLK \} -min \$mintime_lrclk_in \[get_ports \{AD1939_ADC_ALRCLK\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 114 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093653 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093653 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 114 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(114): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093653 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 115 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(115): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ AD1939_ADC_ALRCLK \} -max \$maxtime_lrclk_in \[get_ports \{AD1939_ADC_ALRCLK\}\] " "set_input_delay -clock \{ AD1939_ADC_ALRCLK \} -max \$maxtime_lrclk_in \[get_ports \{AD1939_ADC_ALRCLK\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093653 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093653 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 115 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(115): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093653 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 116 HPS_SPIM_MISO port " "Ignored filter at DE10Nano_System.sdc(116): HPS_SPIM_MISO could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 116 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093653 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 116 u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out clock " "Ignored filter at DE10Nano_System.sdc(116): u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 116 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093654 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 116 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(116): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -min \$mintime_spiclk_in \[get_ports \{HPS_SPIM_MISO\}\] " "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -min \$mintime_spiclk_in \[get_ports \{HPS_SPIM_MISO\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093654 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093654 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 116 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(116): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093654 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 117 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(117): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -max \$maxtime_spiclk_in \[get_ports \{HPS_SPIM_MISO\}\] " "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -max \$maxtime_spiclk_in \[get_ports \{HPS_SPIM_MISO\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093654 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093654 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 117 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(117): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093654 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 118 AD1939_spi_COUT port " "Ignored filter at DE10Nano_System.sdc(118): AD1939_spi_COUT could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 118 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093654 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 118 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(118): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -min \$mintime_spiclk_in \[get_ports \{AD1939_spi_COUT\}\] " "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -min \$mintime_spiclk_in \[get_ports \{AD1939_spi_COUT\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 118 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093654 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093654 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 118 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(118): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093654 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 119 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(119): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -max \$maxtime_spiclk_in \[get_ports \{AD1939_spi_COUT\}\] " "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -max \$maxtime_spiclk_in \[get_ports \{AD1939_spi_COUT\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093654 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093654 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 119 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(119): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093654 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 120 Audio_Mini_SWITCHES\[*\] port " "Ignored filter at DE10Nano_System.sdc(120): Audio_Mini_SWITCHES\[*\] could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 120 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093654 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 120 FPGA_CLK1_50 clock " "Ignored filter at DE10Nano_System.sdc(120): FPGA_CLK1_50 could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 120 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093655 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 120 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(120): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_in \[get_ports \{Audio_Mini_SWITCHES\[*\]\}\] " "set_input_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_in \[get_ports \{Audio_Mini_SWITCHES\[*\]\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 120 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093655 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 120 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093655 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 120 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(120): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 120 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093655 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 121 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(121): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_in \[get_ports \{Audio_Mini_SWITCHES\[*\]\}\] " "set_input_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_in \[get_ports \{Audio_Mini_SWITCHES\[*\]\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 121 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093655 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 121 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093655 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 121 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(121): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 121 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093655 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 122 KEY\[1\] port " "Ignored filter at DE10Nano_System.sdc(122): KEY\[1\] could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 122 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093655 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 122 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(122): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_in \[get_ports \{KEY\[1\]\}\] " "set_input_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_in \[get_ports \{KEY\[1\]\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 122 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093655 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093655 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 122 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(122): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093655 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 123 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(123): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_in \[get_ports \{KEY\[1\]\}\] " "set_input_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_in \[get_ports \{KEY\[1\]\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 123 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093655 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 123 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093655 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 123 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(123): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 123 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093655 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 124 HPS_UART_RX port " "Ignored filter at DE10Nano_System.sdc(124): HPS_UART_RX could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 124 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093655 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 124 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(124): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_in \[get_ports \{HPS_UART_RX\}\] " "set_input_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_in \[get_ports \{HPS_UART_RX\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 124 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093655 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093655 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 124 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(124): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093656 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 125 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(125): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_in \[get_ports \{HPS_UART_RX\}\] " "set_input_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_in \[get_ports \{HPS_UART_RX\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 125 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093656 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 125 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093656 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 125 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(125): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 125 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093656 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 126 HPS_I2C1_SDAT port " "Ignored filter at DE10Nano_System.sdc(126): HPS_I2C1_SDAT could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 126 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093656 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 126 u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk clock " "Ignored filter at DE10Nano_System.sdc(126): u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 126 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093656 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 126 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(126): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk \} -min \$mintime_i2cclk_in \[get_ports \{HPS_I2C1_SDAT\}\] " "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk \} -min \$mintime_i2cclk_in \[get_ports \{HPS_I2C1_SDAT\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 126 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093656 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 126 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093656 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 126 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(126): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 126 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093656 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 127 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(127): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk \} -max \$maxtime_i2cclk_in \[get_ports \{HPS_I2C1_SDAT\}\] " "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk \} -max \$maxtime_i2cclk_in \[get_ports \{HPS_I2C1_SDAT\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 127 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093656 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 127 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093656 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 127 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(127): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 127 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093656 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 128 TPA6130_i2c_SCL port " "Ignored filter at DE10Nano_System.sdc(128): TPA6130_i2c_SCL could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 128 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093656 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 128 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(128): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk \} -min \$mintime_i2cclk_in \[get_ports \{TPA6130_i2c_SCL\}\] " "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk \} -min \$mintime_i2cclk_in \[get_ports \{TPA6130_i2c_SCL\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 128 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093656 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 128 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093656 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 128 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(128): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 128 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093656 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 129 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(129): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk \} -max \$maxtime_i2cclk_in \[get_ports \{TPA6130_i2c_SCL\}\] " "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk \} -max \$maxtime_i2cclk_in \[get_ports \{TPA6130_i2c_SCL\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 129 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093657 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 129 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093657 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 129 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(129): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 129 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093657 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 130 TPA6130_i2c_SDA port " "Ignored filter at DE10Nano_System.sdc(130): TPA6130_i2c_SDA could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 130 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093657 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 130 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(130): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk \} -min \$mintime_i2cclk_in \[get_ports \{TPA6130_i2c_SDA\}\] " "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk \} -min \$mintime_i2cclk_in \[get_ports \{TPA6130_i2c_SDA\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 130 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093657 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 130 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093657 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 130 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(130): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 130 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093657 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 131 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(131): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk \} -max \$maxtime_i2cclk_in \[get_ports \{TPA6130_i2c_SDA\}\] " "set_input_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk \} -max \$maxtime_i2cclk_in \[get_ports \{TPA6130_i2c_SDA\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 131 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093657 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 131 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093657 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 131 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(131): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 131 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093657 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 132 HPS_ENET_MDIO port " "Ignored filter at DE10Nano_System.sdc(132): HPS_ENET_MDIO could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 132 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093657 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 132 HPS_ENET_RX_CLK clock " "Ignored filter at DE10Nano_System.sdc(132): HPS_ENET_RX_CLK could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 132 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093657 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 132 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(132): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_in \[get_ports \{HPS_ENET_MDIO\}\] " "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_in \[get_ports \{HPS_ENET_MDIO\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 132 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093657 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 132 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093657 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 132 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(132): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 132 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093657 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 133 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(133): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_in \[get_ports \{HPS_ENET_MDIO\}\] " "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_in \[get_ports \{HPS_ENET_MDIO\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 133 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093658 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 133 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093658 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 133 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(133): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 133 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093658 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 134 HPS_ENET_RX_DATA\[*\] port " "Ignored filter at DE10Nano_System.sdc(134): HPS_ENET_RX_DATA\[*\] could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 134 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093658 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 134 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(134): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_in \[get_ports \{HPS_ENET_RX_DATA\[*\]\}\] " "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_in \[get_ports \{HPS_ENET_RX_DATA\[*\]\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 134 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093658 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 134 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093658 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 134 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(134): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 134 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093658 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 135 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(135): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_in \[get_ports \{HPS_ENET_RX_DATA\[*\]\}\] " "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_in \[get_ports \{HPS_ENET_RX_DATA\[*\]\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 135 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093658 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 135 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093658 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 135 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(135): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 135 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093658 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 136 HPS_ENET_RX_DV port " "Ignored filter at DE10Nano_System.sdc(136): HPS_ENET_RX_DV could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 136 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093658 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 136 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(136): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_in \[get_ports \{HPS_ENET_RX_DV\}\] " "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_in \[get_ports \{HPS_ENET_RX_DV\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 136 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093658 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 136 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093658 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 136 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(136): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 136 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093658 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 137 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(137): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_in \[get_ports \{HPS_ENET_RX_DV\}\] " "set_input_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_in \[get_ports \{HPS_ENET_RX_DV\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 137 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093658 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 137 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093658 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 137 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(137): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 137 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093658 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 138 HPS_SD_CMD port " "Ignored filter at DE10Nano_System.sdc(138): HPS_SD_CMD could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 138 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093658 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 138 HPS_SD_CLK clock " "Ignored filter at DE10Nano_System.sdc(138): HPS_SD_CLK could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 138 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093659 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 138 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(138): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_SD_CLK \} -min \$mintime_sdclk_in \[get_ports \{HPS_SD_CMD\}\] " "set_input_delay -clock \{ HPS_SD_CLK \} -min \$mintime_sdclk_in \[get_ports \{HPS_SD_CMD\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 138 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093659 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 138 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093659 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 138 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(138): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 138 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093659 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 139 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(139): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_SD_CLK \} -max \$maxtime_sdclk_in \[get_ports \{HPS_SD_CMD\}\] " "set_input_delay -clock \{ HPS_SD_CLK \} -max \$maxtime_sdclk_in \[get_ports \{HPS_SD_CMD\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 139 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093659 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 139 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093659 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 139 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(139): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 139 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093659 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 140 HPS_SD_DATA\[*\] port " "Ignored filter at DE10Nano_System.sdc(140): HPS_SD_DATA\[*\] could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 140 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093659 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 140 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(140): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_SD_CLK \} -min \$mintime_sdclk_in \[get_ports \{HPS_SD_DATA\[*\]\}\] " "set_input_delay -clock \{ HPS_SD_CLK \} -min \$mintime_sdclk_in \[get_ports \{HPS_SD_DATA\[*\]\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 140 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093659 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 140 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093659 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 140 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(140): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 140 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093659 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 141 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10Nano_System.sdc(141): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ HPS_SD_CLK \} -max \$maxtime_sdclk_in \[get_ports \{HPS_SD_DATA\[*\]\}\] " "set_input_delay -clock \{ HPS_SD_CLK \} -max \$maxtime_sdclk_in \[get_ports \{HPS_SD_DATA\[*\]\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 141 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093659 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 141 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093659 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10Nano_System.sdc 141 Argument -clock is not an object ID " "Ignored set_input_delay at DE10Nano_System.sdc(141): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 141 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093659 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 164 AD1939_DAC_DBCLK port " "Ignored filter at DE10Nano_System.sdc(164): AD1939_DAC_DBCLK could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 164 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093659 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 164 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(164): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ AD1939_ADC_ABCLK \} -min \$mintime_bclk_out \[get_ports \{AD1939_DAC_DBCLK\}\] " "set_output_delay -clock \{ AD1939_ADC_ABCLK \} -min \$mintime_bclk_out \[get_ports \{AD1939_DAC_DBCLK\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 164 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093660 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 164 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093660 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 164 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(164): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 164 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093660 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 165 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(165): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ AD1939_ADC_ABCLK \} -max \$maxtime_bclk_out \[get_ports \{AD1939_DAC_DBCLK\}\] " "set_output_delay -clock \{ AD1939_ADC_ABCLK \} -max \$maxtime_bclk_out \[get_ports \{AD1939_DAC_DBCLK\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 165 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093660 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 165 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093660 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 165 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(165): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 165 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093660 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 166 AD1939_DAC_DSDATA1 port " "Ignored filter at DE10Nano_System.sdc(166): AD1939_DAC_DSDATA1 could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 166 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093660 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 166 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(166): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ AD1939_ADC_ABCLK \} -min \$mintime_bclk_out \[get_ports \{AD1939_DAC_DSDATA1\}\] " "set_output_delay -clock \{ AD1939_ADC_ABCLK \} -min \$mintime_bclk_out \[get_ports \{AD1939_DAC_DSDATA1\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 166 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093660 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 166 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093660 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 166 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(166): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 166 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093660 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 167 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(167): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ AD1939_ADC_ABCLK \} -max \$maxtime_bclk_out \[get_ports \{AD1939_DAC_DSDATA1\}\] " "set_output_delay -clock \{ AD1939_ADC_ABCLK \} -max \$maxtime_bclk_out \[get_ports \{AD1939_DAC_DSDATA1\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 167 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093660 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 167 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093660 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 167 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(167): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 167 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093660 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 168 AD1939_DAC_DLRCLK port " "Ignored filter at DE10Nano_System.sdc(168): AD1939_DAC_DLRCLK could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 168 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093660 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 168 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(168): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ AD1939_ADC_ALRCLK \} -min \$maxtime_lrclk_out \[get_ports \{AD1939_DAC_DLRCLK\}\] " "set_output_delay -clock \{ AD1939_ADC_ALRCLK \} -min \$maxtime_lrclk_out \[get_ports \{AD1939_DAC_DLRCLK\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 168 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093660 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 168 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093660 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 168 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(168): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 168 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093660 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 169 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(169): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ AD1939_ADC_ALRCLK \} -max \$mintime_lrclk_out \[get_ports \{AD1939_DAC_DLRCLK\}\] " "set_output_delay -clock \{ AD1939_ADC_ALRCLK \} -max \$mintime_lrclk_out \[get_ports \{AD1939_DAC_DLRCLK\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 169 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093661 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 169 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093661 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 169 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(169): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 169 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093661 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 170 AD1939_spi_CCLK port " "Ignored filter at DE10Nano_System.sdc(170): AD1939_spi_CCLK could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 170 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093661 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 170 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(170): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -min \$mintime_spiclk_out \[get_ports \{AD1939_spi_CCLK\}\] " "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -min \$mintime_spiclk_out \[get_ports \{AD1939_spi_CCLK\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 170 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093661 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 170 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093661 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 170 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(170): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 170 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093661 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 171 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(171): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -max \$maxtime_spiclk_out \[get_ports \{AD1939_spi_CCLK\}\] " "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -max \$maxtime_spiclk_out \[get_ports \{AD1939_spi_CCLK\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 171 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093661 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 171 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093661 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 171 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(171): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 171 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093661 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 172 AD1939_spi_CIN port " "Ignored filter at DE10Nano_System.sdc(172): AD1939_spi_CIN could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 172 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093661 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 172 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(172): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -min \$mintime_spiclk_out \[get_ports \{AD1939_spi_CIN\}\] " "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -min \$mintime_spiclk_out \[get_ports \{AD1939_spi_CIN\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 172 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093661 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 172 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093661 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 172 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(172): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 172 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093661 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 173 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(173): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -max \$maxtime_spiclk_out \[get_ports \{AD1939_spi_CIN\}\] " "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -max \$maxtime_spiclk_out \[get_ports \{AD1939_spi_CIN\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 173 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093661 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 173 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093661 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 173 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(173): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 173 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093662 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 174 AD1939_spi_CLATCH_n port " "Ignored filter at DE10Nano_System.sdc(174): AD1939_spi_CLATCH_n could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 174 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093662 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 174 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(174): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -min \$mintime_spiclk_out \[get_ports \{AD1939_spi_CLATCH_n\}\] " "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -min \$mintime_spiclk_out \[get_ports \{AD1939_spi_CLATCH_n\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 174 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093662 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 174 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093662 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 174 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(174): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 174 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093662 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 175 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(175): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -max \$maxtime_spiclk_out \[get_ports \{AD1939_spi_CLATCH_n\}\] " "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -max \$maxtime_spiclk_out \[get_ports \{AD1939_spi_CLATCH_n\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 175 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093662 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 175 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093662 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 175 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(175): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 175 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093662 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 176 HPS_SPIM_MOSI port " "Ignored filter at DE10Nano_System.sdc(176): HPS_SPIM_MOSI could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 176 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093662 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 176 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(176): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -min \$mintime_spiclk_out \[get_ports \{HPS_SPIM_MOSI\}\] " "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -min \$mintime_spiclk_out \[get_ports \{HPS_SPIM_MOSI\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 176 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093662 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 176 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093662 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 176 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(176): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 176 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093662 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 177 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(177): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -max \$maxtime_spiclk_out \[get_ports \{HPS_SPIM_MOSI\}\] " "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -max \$maxtime_spiclk_out \[get_ports \{HPS_SPIM_MOSI\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 177 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093662 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 177 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093662 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 177 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(177): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 177 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093662 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 178 HPS_SPIM_SS port " "Ignored filter at DE10Nano_System.sdc(178): HPS_SPIM_SS could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 178 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093662 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 178 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(178): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -min \$mintime_spiclk_out \[get_ports \{HPS_SPIM_SS\}\] " "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -min \$mintime_spiclk_out \[get_ports \{HPS_SPIM_SS\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 178 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093663 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 178 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093663 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 178 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(178): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 178 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093663 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 179 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(179): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -max \$maxtime_spiclk_out \[get_ports \{HPS_SPIM_SS\}\] " "set_output_delay -clock \{ u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out \} -max \$maxtime_spiclk_out \[get_ports \{HPS_SPIM_SS\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 179 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093663 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 179 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093663 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 179 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(179): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 179 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093663 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 180 Audio_Mini_LEDs\[*\] port " "Ignored filter at DE10Nano_System.sdc(180): Audio_Mini_LEDs\[*\] could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 180 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093663 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 180 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(180): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_out \[get_ports \{Audio_Mini_LEDs\[*\]\}\] " "set_output_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_out \[get_ports \{Audio_Mini_LEDs\[*\]\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 180 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093663 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 180 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093663 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 180 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(180): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 180 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093663 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 181 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(181): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_out \[get_ports \{Audio_Mini_LEDs\[*\]\}\] " "set_output_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_out \[get_ports \{Audio_Mini_LEDs\[*\]\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 181 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093663 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 181 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093663 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 181 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(181): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 181 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093663 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 182 HPS_UART_TX port " "Ignored filter at DE10Nano_System.sdc(182): HPS_UART_TX could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 182 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093663 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 182 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(182): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_out \[get_ports \{HPS_UART_TX\}\] " "set_output_delay -clock \{ FPGA_CLK1_50 \} -min \$mintime_sysclk_out \[get_ports \{HPS_UART_TX\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 182 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093663 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 182 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093663 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 182 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(182): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 182 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093663 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 183 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(183): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_out \[get_ports \{HPS_UART_TX\}\] " "set_output_delay -clock \{ FPGA_CLK1_50 \} -max \$maxtime_sysclk_out \[get_ports \{HPS_UART_TX\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 183 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093664 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 183 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093664 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 183 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(183): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 183 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093664 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 184 HPS_ENET_GTX_CLK port " "Ignored filter at DE10Nano_System.sdc(184): HPS_ENET_GTX_CLK could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 184 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093664 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 184 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(184): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_out \[get_ports \{HPS_ENET_GTX_CLK\}\] " "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_out \[get_ports \{HPS_ENET_GTX_CLK\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 184 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093664 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 184 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093664 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 184 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(184): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 184 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093664 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 185 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(185): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_out \[get_ports \{HPS_ENET_GTX_CLK\}\] " "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_out \[get_ports \{HPS_ENET_GTX_CLK\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 185 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093664 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 185 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093664 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 185 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(185): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 185 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093664 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 186 HPS_ENET_MDC port " "Ignored filter at DE10Nano_System.sdc(186): HPS_ENET_MDC could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 186 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093664 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 186 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(186): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_out \[get_ports \{HPS_ENET_MDC\}\] " "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_out \[get_ports \{HPS_ENET_MDC\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 186 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093664 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 186 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093664 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 186 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(186): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 186 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093664 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 187 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(187): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_out \[get_ports \{HPS_ENET_MDC\}\] " "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_out \[get_ports \{HPS_ENET_MDC\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 187 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093664 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 187 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093664 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 187 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(187): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 187 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093665 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 188 HPS_ENET_TX_DATA\[*\] port " "Ignored filter at DE10Nano_System.sdc(188): HPS_ENET_TX_DATA\[*\] could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 188 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093665 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 188 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(188): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_out \[get_ports \{HPS_ENET_TX_DATA\[*\]\}\] " "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_out \[get_ports \{HPS_ENET_TX_DATA\[*\]\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 188 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093665 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 188 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093665 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 188 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(188): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 188 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093665 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 189 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(189): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_out \[get_ports \{HPS_ENET_TX_DATA\[*\]\}\] " "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_out \[get_ports \{HPS_ENET_TX_DATA\[*\]\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 189 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093665 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 189 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093665 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 189 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(189): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 189 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093665 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 190 HPS_ENET_TX_EN port " "Ignored filter at DE10Nano_System.sdc(190): HPS_ENET_TX_EN could not be matched with a port" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 190 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093665 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 190 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(190): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_out \[get_ports \{HPS_ENET_TX_EN\}\] " "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -min \$mintime_eclk_out \[get_ports \{HPS_ENET_TX_EN\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 190 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093665 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 190 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093665 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 190 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(190): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 190 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093665 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 191 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(191): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_out \[get_ports \{HPS_ENET_TX_EN\}\] " "set_output_delay -clock \{ HPS_ENET_RX_CLK \} -max \$maxtime_eclk_out \[get_ports \{HPS_ENET_TX_EN\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 191 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093665 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 191 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093665 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 191 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(191): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 191 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093665 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 192 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(192): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_SD_CLK \} -min \$mintime_sdclk_out \[get_ports \{HPS_SD_CMD\}\] " "set_output_delay -clock \{ HPS_SD_CLK \} -min \$mintime_sdclk_out \[get_ports \{HPS_SD_CMD\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 192 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093665 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 192 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093665 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 192 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(192): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 192 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093666 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 193 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(193): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_SD_CLK \} -max \$maxtime_sdclk_out \[get_ports \{HPS_SD_CMD\}\] " "set_output_delay -clock \{ HPS_SD_CLK \} -max \$maxtime_sdclk_out \[get_ports \{HPS_SD_CMD\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 193 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093666 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 193 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093666 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 193 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(193): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 193 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093666 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 194 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(194): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_SD_CLK \} -min \$mintime_sdclk_out \[get_ports \{HPS_SD_DATA\[*\]\}\] " "set_output_delay -clock \{ HPS_SD_CLK \} -min \$mintime_sdclk_out \[get_ports \{HPS_SD_DATA\[*\]\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 194 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093666 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093666 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 194 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(194): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093666 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 195 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10Nano_System.sdc(195): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ HPS_SD_CLK \} -max \$maxtime_sdclk_out \[get_ports \{HPS_SD_DATA\[*\]\}\] " "set_output_delay -clock \{ HPS_SD_CLK \} -max \$maxtime_sdclk_out \[get_ports \{HPS_SD_DATA\[*\]\}\]" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 195 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093666 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 195 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093666 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10Nano_System.sdc 195 Argument -clock is not an object ID " "Ignored set_output_delay at DE10Nano_System.sdc(195): Argument -clock is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 195 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093666 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 203 soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|intermediate\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at DE10Nano_System.sdc(203): soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|intermediate\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 203 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093667 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE10Nano_System.sdc 203 Argument <from> is not an object ID " "Ignored set_max_delay at DE10Nano_System.sdc(203): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|intermediate\[0\]\} -to \[get_ports \{HPS_ENET_MDIO\}\] \$maxdelays " "set_max_delay -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|intermediate\[0\]\} -to \[get_ports \{HPS_ENET_MDIO\}\] \$maxdelays" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 203 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093667 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 203 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093667 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE10Nano_System.sdc 203 Argument <to> is an empty collection " "Ignored set_max_delay at DE10Nano_System.sdc(203): Argument <to> is an empty collection" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 203 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093668 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 204 soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|intermediate\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at DE10Nano_System.sdc(204): soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|intermediate\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 204 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093669 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE10Nano_System.sdc 204 Argument <from> is not an object ID " "Ignored set_max_delay at DE10Nano_System.sdc(204): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|intermediate\[1\]\} -to \[get_ports \{HPS_ENET_MDIO\}\] \$maxdelays " "set_max_delay -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|intermediate\[1\]\} -to \[get_ports \{HPS_ENET_MDIO\}\] \$maxdelays" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 204 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093669 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 204 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093669 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE10Nano_System.sdc 204 Argument <to> is an empty collection " "Ignored set_max_delay at DE10Nano_System.sdc(204): Argument <to> is an empty collection" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 204 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093669 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 205 soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|i2c1_inst~FF_4791 clock or keeper or register or port or pin or cell or partition " "Ignored filter at DE10Nano_System.sdc(205): soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|i2c1_inst~FF_4791 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 205 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093670 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE10Nano_System.sdc 205 Argument <from> is not an object ID " "Ignored set_max_delay at DE10Nano_System.sdc(205): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|i2c1_inst~FF_4791\} -to \[get_ports \{HPS_I2C1_SDAT\}\] \$maxdelays " "set_max_delay -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|i2c1_inst~FF_4791\} -to \[get_ports \{HPS_I2C1_SDAT\}\] \$maxdelays" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 205 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093670 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 205 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093670 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE10Nano_System.sdc 205 Argument <to> is an empty collection " "Ignored set_max_delay at DE10Nano_System.sdc(205): Argument <to> is an empty collection" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 205 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093670 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 206 u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk clock or keeper or register or port or pin or cell or partition " "Ignored filter at DE10Nano_System.sdc(206): u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 206 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093672 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE10Nano_System.sdc 206 Argument <from> is not an object ID " "Ignored set_max_delay at DE10Nano_System.sdc(206): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \{u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk\} -to \[get_ports \{TPA6130_i2c_SCL\}\] \$maxdelays " "set_max_delay -from \{u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk\} -to \[get_ports \{TPA6130_i2c_SCL\}\] \$maxdelays" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 206 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093672 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 206 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093672 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE10Nano_System.sdc 206 Argument <to> is an empty collection " "Ignored set_max_delay at DE10Nano_System.sdc(206): Argument <to> is an empty collection" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 206 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093672 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 207 soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|peripheral_i2c0~FF_4791 clock or keeper or register or port or pin or cell or partition " "Ignored filter at DE10Nano_System.sdc(207): soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|peripheral_i2c0~FF_4791 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 207 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093673 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE10Nano_System.sdc 207 Argument <from> is not an object ID " "Ignored set_max_delay at DE10Nano_System.sdc(207): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|peripheral_i2c0~FF_4791\} -to \[get_ports \{TPA6130_i2c_SDA\}\] \$maxdelays " "set_max_delay -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|peripheral_i2c0~FF_4791\} -to \[get_ports \{TPA6130_i2c_SDA\}\] \$maxdelays" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 207 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093673 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 207 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093673 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE10Nano_System.sdc 207 Argument <to> is an empty collection " "Ignored set_max_delay at DE10Nano_System.sdc(207): Argument <to> is an empty collection" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 207 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093673 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay DE10Nano_System.sdc 209 Argument <from> is not an object ID " "Ignored set_min_delay at DE10Nano_System.sdc(209): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|intermediate\[0\]\} -to \[get_ports \{HPS_ENET_MDIO\}\] \$mindelays " "set_min_delay -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|intermediate\[0\]\} -to \[get_ports \{HPS_ENET_MDIO\}\] \$mindelays" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 209 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093674 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 209 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay DE10Nano_System.sdc 209 Argument <to> is an empty collection " "Ignored set_min_delay at DE10Nano_System.sdc(209): Argument <to> is an empty collection" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 209 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay DE10Nano_System.sdc 210 Argument <from> is not an object ID " "Ignored set_min_delay at DE10Nano_System.sdc(210): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|intermediate\[1\]\} -to \[get_ports \{HPS_ENET_MDIO\}\] \$mindelays " "set_min_delay -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|intermediate\[1\]\} -to \[get_ports \{HPS_ENET_MDIO\}\] \$mindelays" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 210 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093674 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 210 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay DE10Nano_System.sdc 210 Argument <to> is an empty collection " "Ignored set_min_delay at DE10Nano_System.sdc(210): Argument <to> is an empty collection" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 210 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay DE10Nano_System.sdc 211 Argument <from> is not an object ID " "Ignored set_min_delay at DE10Nano_System.sdc(211): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|i2c1_inst~FF_4791\} -to \[get_ports \{HPS_I2C1_SDAT\}\] \$mindelays " "set_min_delay -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_hps_io:hps_io\|soc_system_hps_hps_io_border:border\|i2c1_inst~FF_4791\} -to \[get_ports \{HPS_I2C1_SDAT\}\] \$mindelays" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 211 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093674 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 211 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay DE10Nano_System.sdc 211 Argument <to> is an empty collection " "Ignored set_min_delay at DE10Nano_System.sdc(211): Argument <to> is an empty collection" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 211 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay DE10Nano_System.sdc 212 Argument <from> is not an object ID " "Ignored set_min_delay at DE10Nano_System.sdc(212): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \{u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk\} -to \[get_ports \{TPA6130_i2c_SCL\}\] \$mindelays " "set_min_delay -from \{u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk\} -to \[get_ports \{TPA6130_i2c_SCL\}\] \$mindelays" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 212 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093674 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 212 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay DE10Nano_System.sdc 212 Argument <to> is an empty collection " "Ignored set_min_delay at DE10Nano_System.sdc(212): Argument <to> is an empty collection" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 212 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay DE10Nano_System.sdc 213 Argument <from> is not an object ID " "Ignored set_min_delay at DE10Nano_System.sdc(213): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|peripheral_i2c0~FF_4791\} -to \[get_ports \{TPA6130_i2c_SDA\}\] \$mindelays " "set_min_delay -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|peripheral_i2c0~FF_4791\} -to \[get_ports \{TPA6130_i2c_SDA\}\] \$mindelays" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 213 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093675 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 213 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093675 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay DE10Nano_System.sdc 213 Argument <to> is an empty collection " "Ignored set_min_delay at DE10Nano_System.sdc(213): Argument <to> is an empty collection" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 213 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093675 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 278 soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_* clock or keeper or register or port or pin or cell or partition " "Ignored filter at DE10Nano_System.sdc(278): soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 278 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093676 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 278 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_* clock or keeper or register or port or pin or cell or partition " "Ignored filter at DE10Nano_System.sdc(278): soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 278 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093678 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10Nano_System.sdc 278 Argument <from> is not an object ID " "Ignored set_multicycle_path at DE10Nano_System.sdc(278): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_*\} -to \{soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_*\} -hold \$soc_hold " "set_multicycle_path -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_*\} -to \{soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_*\} -hold \$soc_hold" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 278 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093678 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 278 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093678 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10Nano_System.sdc 278 Argument <to> is not an object ID " "Ignored set_multicycle_path at DE10Nano_System.sdc(278): Argument <to> is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 278 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093678 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10Nano_System.sdc 279 Argument <from> is not an object ID " "Ignored set_multicycle_path at DE10Nano_System.sdc(279): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_*\} -to \{soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_*\} -setup \$soc_setup " "set_multicycle_path -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_*\} -to \{soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_*\} -setup \$soc_setup" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 279 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093678 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 279 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093678 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10Nano_System.sdc 279 Argument <to> is not an object ID " "Ignored set_multicycle_path at DE10Nano_System.sdc(279): Argument <to> is not an object ID" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 279 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093678 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 291 AD1939_ADC_ALRCLK clock " "Ignored filter at DE10Nano_System.sdc(291): AD1939_ADC_ALRCLK could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 291 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093679 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_System.sdc 291 u0\|pll_using_ad1939_mclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at DE10Nano_System.sdc(291): u0\|pll_using_ad1939_mclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 291 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093679 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10Nano_System.sdc 291 Argument <from> is an empty collection " "Ignored set_multicycle_path at DE10Nano_System.sdc(291): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -from \[get_clocks \{AD1939_ADC_ALRCLK\}\]  -to  \[get_clocks \{u0\|pll_using_ad1939_mclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] 2 " "set_multicycle_path -setup -from \[get_clocks \{AD1939_ADC_ALRCLK\}\]  -to  \[get_clocks \{u0\|pll_using_ad1939_mclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] 2" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 291 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093679 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 291 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093679 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10Nano_System.sdc 291 Argument <to> is an empty collection " "Ignored set_multicycle_path at DE10Nano_System.sdc(291): Argument <to> is an empty collection" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 291 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093679 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10Nano_System.sdc 292 Argument <from> is an empty collection " "Ignored set_multicycle_path at DE10Nano_System.sdc(292): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold -from \[get_clocks \{AD1939_ADC_ALRCLK\}\]  -to  \[get_clocks \{u0\|pll_using_ad1939_mclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] 2 " "set_multicycle_path -hold -from \[get_clocks \{AD1939_ADC_ALRCLK\}\]  -to  \[get_clocks \{u0\|pll_using_ad1939_mclk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] 2" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 292 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574198093679 ""}  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 292 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093679 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10Nano_System.sdc 292 Argument <to> is an empty collection " "Ignored set_multicycle_path at DE10Nano_System.sdc(292): Argument <to> is an empty collection" {  } { { "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc" 292 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574198093679 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Multiply_And_Sum:u_Multiply_And_Sum\|Sum_memory_out1\[0\] clk " "Register Multiply_And_Sum:u_Multiply_And_Sum\|Sum_memory_out1\[0\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574198093810 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1574198093810 "|Static_pFIR|clk"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1574198093907 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virtual_sdata_input_clock " "Virtual clock virtual_sdata_input_clock is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1574198093946 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virtual_sdata_output_clock " "Virtual clock virtual_sdata_output_clock is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1574198093946 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1574198093948 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1574198093970 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574198093970 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574198093977 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574198093978 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574198093980 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574198093981 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574198093981 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1574198094421 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1574198094513 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1574198108825 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Multiply_And_Sum:u_Multiply_And_Sum\|Sum_memory_out1\[0\] clk " "Register Multiply_And_Sum:u_Multiply_And_Sum\|Sum_memory_out1\[0\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574198110336 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1574198110336 "|Static_pFIR|clk"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1574198110336 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virtual_sdata_input_clock " "Virtual clock virtual_sdata_input_clock is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1574198110376 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virtual_sdata_output_clock " "Virtual clock virtual_sdata_output_clock is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1574198110376 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574198110377 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574198110383 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574198110384 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574198110386 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574198110387 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574198110388 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1574198110845 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1574198111117 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1574198123371 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Multiply_And_Sum:u_Multiply_And_Sum\|Sum_memory_out1\[0\] clk " "Register Multiply_And_Sum:u_Multiply_And_Sum\|Sum_memory_out1\[0\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574198124700 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1574198124700 "|Static_pFIR|clk"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1574198124700 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virtual_sdata_input_clock " "Virtual clock virtual_sdata_input_clock is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1574198124737 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virtual_sdata_output_clock " "Virtual clock virtual_sdata_output_clock is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1574198124737 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574198124743 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574198124744 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574198124746 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574198124747 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574198124748 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1574198125188 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Multiply_And_Sum:u_Multiply_And_Sum\|Sum_memory_out1\[0\] clk " "Register Multiply_And_Sum:u_Multiply_And_Sum\|Sum_memory_out1\[0\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574198126087 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1574198126087 "|Static_pFIR|clk"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1574198126087 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virtual_sdata_input_clock " "Virtual clock virtual_sdata_input_clock is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1574198126124 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virtual_sdata_output_clock " "Virtual clock virtual_sdata_output_clock is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1574198126124 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574198126130 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574198126132 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574198126133 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574198126135 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574198126135 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1574198128173 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1574198128669 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 260 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 260 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1806 " "Peak virtual memory: 1806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574198128946 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 19 14:15:28 2019 " "Processing ended: Tue Nov 19 14:15:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574198128946 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574198128946 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:48 " "Total CPU time (on all processors): 00:01:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574198128946 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1574198128946 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 628 s " "Quartus Prime Full Compilation was successful. 0 errors, 628 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1574198129221 ""}
