# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.srcs/sources_1/ip/top_0/top_0.xci
# IP: The module: 'top_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/ip/top_0/constraints/top_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'top_0'. Do not add the DONT_TOUCH constraint.
set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet

# IP: c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.srcs/sources_1/ip/top_0/top_0.xci
# IP: The module: 'top_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/ip/top_0/constraints/top_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'top_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet
