name: hdlconvertor_p202
description: Tests imported from hdlconv
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p202.sv
should_fail: 0
tags: hdlconv
incdirs: 
top_module: 
rc: 10

%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p202.sv:1: Unsupported: SystemVerilog 2005 reserved word not implemented: class
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p202.sv:2: syntax error, unexpected pure
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p202.sv:2: Unsupported: SystemVerilog 2005 reserved word not implemented: virtual
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p202.sv:3: Unsupported: SystemVerilog 2005 reserved word not implemented: virtual
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p202.sv:4: Unsupported: SystemVerilog 2005 reserved word not implemented: endclass
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p202.sv:7: Unsupported: SystemVerilog 2005 reserved word not implemented: virtual
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p202.sv:7: Unsupported: SystemVerilog 2005 reserved word not implemented: class
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p202.sv:7: Unsupported: SystemVerilog 2012 reserved word not implemented: implements
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p202.sv:8: Unsupported: SystemVerilog 2005 reserved word not implemented: virtual
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p202.sv:12: syntax error, unexpected pure
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p202.sv:12: Unsupported: SystemVerilog 2005 reserved word not implemented: virtual
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p202.sv:14: Unsupported: SystemVerilog 2005 reserved word not implemented: endclass
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p202.sv:17: Unsupported: SystemVerilog 2005 reserved word not implemented: class
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p202.sv:17: Unsupported: SystemVerilog 2005 reserved word not implemented: extends
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p202.sv:18: Unsupported: SystemVerilog 2005 reserved word not implemented: virtual
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p202.sv:21: Unsupported: SystemVerilog 2005 reserved word not implemented: endclass
%Error: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p202.sv:23: syntax error, unexpected $end
%Error: Cannot continue
%Error: See the manual and http://www.veripool.org/verilator for more assistance.
%Error: Command Failed /usr/bin/verilator_bin -Wno-fatal --cc /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p202.sv
