// Seed: 3061178132
module module_0;
  logic id_1;
  ;
  wire [-1 : 1 'd0 -  -1] id_2;
  assign module_1.id_1 = 0;
  wire id_3;
endmodule
module module_1 (
    output wor id_0,
    input supply0 id_1,
    input wor id_2,
    output supply0 id_3,
    input tri1 id_4,
    input supply1 id_5,
    input tri0 id_6,
    input supply0 id_7,
    output wor id_8
);
  initial
  fork : SymbolIdentifier
  join_none : SymbolIdentifier
  module_0 modCall_1 ();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    module_2,
    id_21,
    id_22,
    id_23,
    id_24
);
  inout wire id_24;
  output wire id_23;
  output wire id_22;
  inout wire id_21;
  output wire id_20;
  inout logic [7:0] id_19;
  output wire id_18;
  input wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  module_0 modCall_1 ();
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_19[-1] = {id_8, {-1{-1 < ""}}, -1 == id_11, id_21};
  wire id_25;
endmodule
