Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date             : Fri May 24 19:33:50 2024
| Host             : MikeHP running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7a200tfbg676-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.457        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.309        |
| Device Static (W)        | 0.148        |
| Effective TJA (C/W)      | 1.9          |
| Max Ambient (C)          | 84.1         |
| Junction Temperature (C) | 25.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.017 |        8 |       --- |             --- |
| Slice Logic    |     0.114 |    11266 |       --- |             --- |
|   LUT as Logic |     0.114 |     8002 |    133800 |            5.98 |
|   Register     |    <0.001 |      972 |    269200 |            0.36 |
|   CARRY4       |    <0.001 |       82 |     33450 |            0.25 |
|   BUFG         |    <0.001 |        1 |        32 |            3.13 |
|   Others       |     0.000 |       22 |       --- |             --- |
|   F7/F8 Muxes  |     0.000 |        4 |    133800 |           <0.01 |
| Signals        |     0.075 |    11173 |       --- |             --- |
| Block RAM      |    <0.001 |        1 |       365 |            0.27 |
| PLL            |     0.092 |        1 |        10 |           10.00 |
| I/O            |     0.010 |       13 |       400 |            3.25 |
| Static Power   |     0.148 |          |           |                 |
| Total          |     0.457 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.244 |       0.213 |      0.031 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.082 |       0.051 |      0.031 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.006 |       0.001 |      0.005 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.005 |       0.000 |      0.005 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------------------+---------------------------------------------------------------------+-----------------+
| Clock                            | Domain                                                              | Constraint (ns) |
+----------------------------------+---------------------------------------------------------------------+-----------------+
| clk_out2_block_clock_clk_wiz_0_0 | u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0 |             5.0 |
| clk_out3_block_clock_clk_wiz_0_0 | u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0 |             5.0 |
| clk_out4_block_clock_clk_wiz_0_0 | u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0 |             5.0 |
| clk_out_block_clock_clk_wiz_0_0  | u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0  |           136.3 |
| clk_p                            | clk_p                                                               |             5.0 |
| clkfbout_block_clock_clk_wiz_0_0 | u_clk/block_clock_i/clk_wiz_0/inst/clkfbout_block_clock_clk_wiz_0_0 |             5.0 |
+----------------------------------+---------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------+-----------+
| Name              | Power (W) |
+-------------------+-----------+
| top               |     0.309 |
|   u_clk           |     0.096 |
|     block_clock_i |     0.096 |
|       clk_wiz_0   |     0.096 |
|   u_tdc           |     0.205 |
|     u_Coarse_1    |     0.002 |
|     u_Coarse_2    |     0.002 |
|     u_DecStart    |     0.093 |
|     u_DecStop     |     0.093 |
|     u_FineDelay   |     0.013 |
+-------------------+-----------+


