// Multiplexer module with 4 input and 2 output
module mux4to2(input [3:0] data, input sel, output reg [1:0] output);

  always @(data, sel)
    begin
      case(sel)
        2'b00: output = data[0];
        2'b01: output = data[1];
        2'b10: output = data[2];
        2'b11: output = data[3];
      endcase
    end

endmodule