Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon May 27 11:42:18 2024
| Host         : LAPTOP-HQ21H1CR running 64-bit major release  (build 9200)
| Command      : report_methodology -file serial2paralel_methodology_drc_routed.rpt -pb serial2paralel_methodology_drc_routed.pb -rpx serial2paralel_methodology_drc_routed.rpx
| Design       : serial2paralel
| Device       : xc7vx485tffg1157-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 5
+-----------+----------+-----------------------------+------------+
| Rule      | Severity | Description                 | Violations |
+-----------+----------+-----------------------------+------------+
| TIMING-17 | Warning  | Non-clocked sequential cell | 5          |
+-----------+----------+-----------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin counter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin counter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin counter_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin finish_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin rx_en_reg/C is not reached by a timing clock
Related violations: <none>


