[INFO ODB-0227] LEF file: Nangate45/Nangate45.lef, created 22 layers, 27 vias, 135 library cells
[INFO ODB-0128] Design: long_wire
[INFO ODB-0130]     Created 2 pins.
[INFO ODB-0131]     Created 3 components and 12 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 6 connections.
[INFO ODB-0133]     Created 4 nets and 6 connections.
Startpoint: in1 (input port)
Endpoint: out1 (output port)
Path Group: unconstrained
Path Type: max

     Cap     Slew    Delay     Time   Description
---------------------------------------------------------------------------
                     0.000    0.000 ^ input external delay
   1.024    0.000    0.000    0.000 ^ in1 (in)
            0.000    0.000    0.000 ^ u1/A (BUF_X1)
   1.008    0.006    0.016    0.016 ^ u1/Z (BUF_X1)
            0.006    0.000    0.016 ^ u2/A (BUF_X1)
 151.202    0.234    0.248    0.264 ^ u2/Z (BUF_X1)
            0.601    0.454    0.718 ^ u3/A (BUF_X1)
   0.000    0.022    0.016    0.734 ^ u3/Z (BUF_X1)
            0.022    0.000    0.734 ^ out1 (out)
                              0.734   data arrival time
---------------------------------------------------------------------------
(Path is unconstrained)


Driver    length delay
u2/Z manhtn 1998.8 steiner 1998.8 0.54
u3/Z manhtn 1.3 steiner 1.3 0.00
in1 manhtn 0.7 steiner 0.7 0.00
Iteration |   Area    | Resized | Buffers | Nets repaired | Remaining
---------------------------------------------------------------------
        0 |     +0.0% |       0 |       0 |             0 |         4
    final |  +1111.1% |       2 |       2 |             1 |         0
---------------------------------------------------------------------
[INFO RSZ-0037] Found 1 long wires.
[INFO RSZ-0039] Resized 2 instances.
[INFO RSZ-0038] Inserted 2 buffers in 1 nets.
Driver    length delay
wire1/Z manhtn 757.2 steiner 757.2 0.08
u2/Z manhtn 648.1 steiner 648.1 0.06
wire2/Z manhtn 582.7 steiner 582.7 0.05
u3/Z manhtn 1.3 steiner 1.3 0.00
u1/Z manhtn 0.8 steiner 0.8 0.00
Startpoint: in1 (input port)
Endpoint: out1 (output port)
Path Group: unconstrained
Path Type: max

     Cap     Slew    Delay     Time   Description
---------------------------------------------------------------------------
                     0.000    0.000 ^ input external delay
   3.451    0.000    0.000    0.000 ^ in1 (in)
            0.000    0.000    0.000 ^ u1/A (BUF_X4)
  26.763    0.018    0.030    0.030 ^ u1/Z (BUF_X4)
            0.018    0.000    0.030 ^ u2/A (BUF_X32)
  61.123    0.006    0.022    0.052 ^ u2/Z (BUF_X32)
            0.074    0.060    0.113 ^ wire2/A (BUF_X16)
  56.209    0.009    0.032    0.144 ^ wire2/Z (BUF_X16)
            0.064    0.052    0.196 ^ wire1/A (BUF_X16)
  57.884    0.010    0.032    0.228 ^ wire1/Z (BUF_X16)
            0.070    0.057    0.286 ^ u3/A (BUF_X1)
   0.000    0.006    0.027    0.313 ^ u3/Z (BUF_X1)
            0.006    0.000    0.313 ^ out1 (out)
                              0.313   data arrival time
---------------------------------------------------------------------------
(Path is unconstrained)


