<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="atlys_ddr_test.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="atlys_ddr_test_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_UCF" xil_pn:name="ipcore_dir/ddr2/user_design/par/ddr2.ucf" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="ipcore_dir/ddr2/user_design/rtl/ddr2.v" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="ipcore_dir/ddr2/user_design/rtl/infrastructure.v" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/ddr2/user_design/rtl/iodrp_controller.vhd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/ddr2/user_design/rtl/iodrp_mcb_controller.vhd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="ipcore_dir/ddr2/user_design/rtl/mcb_controller/iodrp_controller.v" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="ipcore_dir/ddr2/user_design/rtl/mcb_controller/iodrp_mcb_controller.v" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="ipcore_dir/ddr2/user_design/rtl/mcb_controller/mcb_raw_wrapper.v" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="ipcore_dir/ddr2/user_design/rtl/mcb_controller/mcb_soft_calibration.v" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="ipcore_dir/ddr2/user_design/rtl/mcb_controller/mcb_soft_calibration_top.v" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="ipcore_dir/ddr2/user_design/rtl/mcb_controller/mcb_ui_top.v" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/ddr2/user_design/rtl/mcb_raw_wrapper.vhd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/ddr2/user_design/rtl/mcb_soft_calibration.vhd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/ddr2/user_design/rtl/mcb_soft_calibration_top.vhd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/ddr2/user_design/rtl/memc3_infrastructure.vhd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="ipcore_dir/ddr2/user_design/rtl/memc_wrapper.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="vhdl_wrapper_for_verilog_guide.ncd" xil_pn:origination="imported"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema"/>

</generated_project>
