0.6
2019.1
Jun 29 2019
08:14:02
/home/ashuvo/github_repo/RTL_design/apb2apb_bridge/arch_specs/apb_arch.svh,1572277653,verilog,,,,,,,,,,,,
/home/ashuvo/github_repo/RTL_design/apb2apb_bridge/rtl/apb_bridge.sv,1572280472,systemVerilog,,/home/ashuvo/github_repo/RTL_design/apb2apb_bridge/rtl/apbif.sv,/home/ashuvo/github_repo/RTL_design/apb2apb_bridge/arch_specs/apb_arch.svh,apb_bridge,,,../arch_specs/,,,,,
/home/ashuvo/github_repo/RTL_design/apb2apb_bridge/rtl/apb_master.sv,1575223793,systemVerilog,,/home/ashuvo/github_repo/RTL_design/apb2apb_bridge/rtl/apb_mem.sv,/home/ashuvo/github_repo/RTL_design/apb2apb_bridge/arch_specs/apb_arch.svh,apb_master,,,../arch_specs/,,,,,
/home/ashuvo/github_repo/RTL_design/apb2apb_bridge/rtl/apb_mem.sv,1575224398,systemVerilog,,/home/ashuvo/github_repo/RTL_design/apb2apb_bridge/rtl/apb_slave.sv,/home/ashuvo/github_repo/RTL_design/apb2apb_bridge/arch_specs/apb_arch.svh,apb_mem,,,../arch_specs/,,,,,
/home/ashuvo/github_repo/RTL_design/apb2apb_bridge/rtl/apb_slave.sv,1572285865,systemVerilog,,/home/ashuvo/github_repo/RTL_design/apb2apb_bridge/tb/apb_bridge_tb.sv,/home/ashuvo/github_repo/RTL_design/apb2apb_bridge/arch_specs/apb_arch.svh,apb_slave,,,../arch_specs/,,,,,
/home/ashuvo/github_repo/RTL_design/apb2apb_bridge/rtl/apbif.sv,1572283610,systemVerilog,,/home/ashuvo/github_repo/RTL_design/apb2apb_bridge/rtl/apb_master.sv,/home/ashuvo/github_repo/RTL_design/apb2apb_bridge/arch_specs/apb_arch.svh,apbif;memif,,,../arch_specs/,,,,,
/home/ashuvo/github_repo/RTL_design/apb2apb_bridge/tb/apb_bridge_tb.sv,1575225526,systemVerilog,,,/home/ashuvo/github_repo/RTL_design/apb2apb_bridge/arch_specs/apb_arch.svh,apb_bridge_tb,,,../arch_specs/,,,,,
