// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
// Date        : Tue Apr 27 15:45:02 2021
// Host        : PHYS-XUEYEHU10 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ vio_0_stub.v
// Design      : vio_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7k325tffg900-2
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "vio,Vivado 2019.2" *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix(clk, probe_in0, probe_in1, probe_in2, probe_in3, 
  probe_in4, probe_in5, probe_in6, probe_out0, probe_out1, probe_out2, probe_out3, probe_out4, 
  probe_out5, probe_out6, probe_out7, probe_out8, probe_out9, probe_out10, probe_out11, 
  probe_out12, probe_out13, probe_out14, probe_out15, probe_out16, probe_out17, probe_out18, 
  probe_out19, probe_out20, probe_out21, probe_out22, probe_out23, probe_out24, probe_out25, 
  probe_out26, probe_out27, probe_out28, probe_out29, probe_out30, probe_out31, probe_out32, 
  probe_out33, probe_out34, probe_out35, probe_out36, probe_out37, probe_out38, probe_out39, 
  probe_out40, probe_out41, probe_out42)
/* synthesis syn_black_box black_box_pad_pin="clk,probe_in0[0:0],probe_in1[6:0],probe_in2[17:0],probe_in3[10:0],probe_in4[17:0],probe_in5[5:0],probe_in6[0:0],probe_out0[23:0],probe_out1[23:0],probe_out2[23:0],probe_out3[23:0],probe_out4[23:0],probe_out5[23:0],probe_out6[23:0],probe_out7[23:0],probe_out8[23:0],probe_out9[23:0],probe_out10[23:0],probe_out11[23:0],probe_out12[23:0],probe_out13[23:0],probe_out14[23:0],probe_out15[23:0],probe_out16[23:0],probe_out17[23:0],probe_out18[23:0],probe_out19[23:0],probe_out20[23:0],probe_out21[23:0],probe_out22[23:0],probe_out23[23:0],probe_out24[23:0],probe_out25[23:0],probe_out26[23:0],probe_out27[23:0],probe_out28[23:0],probe_out29[23:0],probe_out30[23:0],probe_out31[23:0],probe_out32[23:0],probe_out33[23:0],probe_out34[23:0],probe_out35[23:0],probe_out36[23:0],probe_out37[23:0],probe_out38[23:0],probe_out39[23:0],probe_out40[23:0],probe_out41[23:0],probe_out42[23:0]" */;
  input clk;
  input [0:0]probe_in0;
  input [6:0]probe_in1;
  input [17:0]probe_in2;
  input [10:0]probe_in3;
  input [17:0]probe_in4;
  input [5:0]probe_in5;
  input [0:0]probe_in6;
  output [23:0]probe_out0;
  output [23:0]probe_out1;
  output [23:0]probe_out2;
  output [23:0]probe_out3;
  output [23:0]probe_out4;
  output [23:0]probe_out5;
  output [23:0]probe_out6;
  output [23:0]probe_out7;
  output [23:0]probe_out8;
  output [23:0]probe_out9;
  output [23:0]probe_out10;
  output [23:0]probe_out11;
  output [23:0]probe_out12;
  output [23:0]probe_out13;
  output [23:0]probe_out14;
  output [23:0]probe_out15;
  output [23:0]probe_out16;
  output [23:0]probe_out17;
  output [23:0]probe_out18;
  output [23:0]probe_out19;
  output [23:0]probe_out20;
  output [23:0]probe_out21;
  output [23:0]probe_out22;
  output [23:0]probe_out23;
  output [23:0]probe_out24;
  output [23:0]probe_out25;
  output [23:0]probe_out26;
  output [23:0]probe_out27;
  output [23:0]probe_out28;
  output [23:0]probe_out29;
  output [23:0]probe_out30;
  output [23:0]probe_out31;
  output [23:0]probe_out32;
  output [23:0]probe_out33;
  output [23:0]probe_out34;
  output [23:0]probe_out35;
  output [23:0]probe_out36;
  output [23:0]probe_out37;
  output [23:0]probe_out38;
  output [23:0]probe_out39;
  output [23:0]probe_out40;
  output [23:0]probe_out41;
  output [23:0]probe_out42;
endmodule
