{

"DESIGN_NAME": "tb_mesh",

"VERILOG_FILES": "dir::tb_mesh.v",

"DESIGN_IS_CORE": 1,

"ROUTING_CORES": "16",

"CLOCK_PERIOD": " 80",

"CLOCK_PORT": "clk",

"FP_SIZING": "absolute",

"PL_TARGET_DENSITY": "0.7",

"DIE_AREA": "0 0 1200 1200",

"CORE_AREA": "250 250 750 750",

"FP_IO_MIN_DISTANCE": "0.1",

"PL_RESIZER_DESIGN_OPTIMIZATIONS": "0",

"PL_RESIZER_TIMING_OPTIMIZATIONS": "0"
}