if_ena	,	V_2
txvreftune	,	V_27
octeon2_usb_clocks_mutex	,	V_11
o_clkdiv_rst	,	V_20
cvmx_uctlx_uphy_ctl_status	,	V_5
mdelay	,	F_9
CVMX_UCTLX_UPHY_CTL_STATUS	,	F_10
uphy_ctl_status	,	V_6
cvmx_uctlx_uphy_portx_ctl_status	,	V_7
h_clkdiv_rst	,	V_19
cvmx_uctlx_if_ena	,	V_1
cvmx_uctlx_clk_rst_ctl	,	V_3
port_ctl_status	,	V_8
mutex_unlock	,	F_14
octeon2_usb_clocks_start	,	F_1
p_por	,	V_17
cvmx_read_csr	,	F_6
CVMX_UCTLX_UPHY_PORTX_CTL_STATUS	,	F_12
o_clkdiv_en	,	V_22
p_refclk_div	,	V_24
txrisetune	,	V_28
end_clock	,	V_16
hrst	,	V_15
p_prst	,	V_18
h_div	,	V_25
p_refclk_sel	,	V_23
h_clkdiv_en	,	V_21
octeon2_usb_clocks_stop	,	F_15
CVMX_UCTLX_IF_ENA	,	F_5
octeon2_usb_clock_start_cnt	,	V_12
CVMX_UCTLX_EHCI_FLA	,	F_13
i	,	V_9
en	,	V_14
octeon_get_io_clock_rate	,	F_3
ndelay	,	F_8
u64	,	T_1
s	,	V_13
CVMX_UCTLX_CLK_RST_CTL	,	F_7
txpreemphasistune	,	V_29
cvmx_write_csr	,	F_4
mutex_lock	,	F_2
udelay	,	F_11
io_clk_64_to_ns	,	V_10
clk_rst_ctl	,	V_4
ate_reset	,	V_26
