{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699169275728 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699169275739 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 05 15:27:55 2023 " "Processing started: Sun Nov 05 15:27:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699169275739 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699169275739 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off WS2812B_top -c WS2812B_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off WS2812B_top -c WS2812B_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699169275739 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699169276550 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699169276550 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "snake_ctrl.v(348) " "Verilog HDL information at snake_ctrl.v(348): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/snake_ctrl.v" "" { Text "D:/aa_HY/week_4/WS2812B/rtl/snake_ctrl.v" 348 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1699169288802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aa_hy/week_4/ws2812b/rtl/snake_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /aa_hy/week_4/ws2812b/rtl/snake_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake_ctrl " "Found entity 1: snake_ctrl" {  } { { "../rtl/snake_ctrl.v" "" { Text "D:/aa_HY/week_4/WS2812B/rtl/snake_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699169288812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699169288812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aa_hy/week_4/ws2812b/rtl/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /aa_hy/week_4/ws2812b/rtl/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "../rtl/key_filter.v" "" { Text "D:/aa_HY/week_4/WS2812B/rtl/key_filter.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699169288817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699169288817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aa_hy/week_4/ws2812b/rtl/ws2812b_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /aa_hy/week_4/ws2812b/rtl/ws2812b_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 WS2812B_top " "Found entity 1: WS2812B_top" {  } { { "../rtl/WS2812B_top.v" "" { Text "D:/aa_HY/week_4/WS2812B/rtl/WS2812B_top.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699169288821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699169288821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aa_hy/week_4/ws2812b/rtl/hl_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /aa_hy/week_4/ws2812b/rtl/hl_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 HL_ctrl " "Found entity 1: HL_ctrl" {  } { { "../rtl/HL_ctrl.v" "" { Text "D:/aa_HY/week_4/WS2812B/rtl/HL_ctrl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699169288826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699169288826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aa_hy/week_4/ws2812b/rtl/data_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /aa_hy/week_4/ws2812b/rtl/data_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_ctrl " "Found entity 1: data_ctrl" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699169288837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699169288837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aa_hy/week_4/ws2812b/ip/rom_24x64/rom_24x64.v 1 1 " "Found 1 design units, including 1 entities, in source file /aa_hy/week_4/ws2812b/ip/rom_24x64/rom_24x64.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_24x64 " "Found entity 1: rom_24x64" {  } { { "../ip/rom_24x64/rom_24x64.v" "" { Text "D:/aa_HY/week_4/WS2812B/ip/rom_24x64/rom_24x64.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699169288841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699169288841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aa_hy/week_4/ws2812b/ip/shift_regist/ws2812_8x8.v 1 1 " "Found 1 design units, including 1 entities, in source file /aa_hy/week_4/ws2812b/ip/shift_regist/ws2812_8x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 ws2812_8x8 " "Found entity 1: ws2812_8x8" {  } { { "../ip/shift_regist/ws2812_8x8.v" "" { Text "D:/aa_HY/week_4/WS2812B/ip/shift_regist/ws2812_8x8.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699169288846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699169288846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aa_hy/week_4/ws2812b/ip/start/start.v 1 1 " "Found 1 design units, including 1 entities, in source file /aa_hy/week_4/ws2812b/ip/start/start.v" { { "Info" "ISGN_ENTITY_NAME" "1 start " "Found entity 1: start" {  } { { "../ip/START/start.v" "" { Text "D:/aa_HY/week_4/WS2812B/ip/START/start.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699169288850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699169288850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aa_hy/week_4/ws2812b/ip/win/win.v 1 1 " "Found 1 design units, including 1 entities, in source file /aa_hy/week_4/ws2812b/ip/win/win.v" { { "Info" "ISGN_ENTITY_NAME" "1 win " "Found entity 1: win" {  } { { "../ip/win/win.v" "" { Text "D:/aa_HY/week_4/WS2812B/ip/win/win.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699169288855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699169288855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aa_hy/week_4/ws2812b/ip/lose/lose.v 1 1 " "Found 1 design units, including 1 entities, in source file /aa_hy/week_4/ws2812b/ip/lose/lose.v" { { "Info" "ISGN_ENTITY_NAME" "1 lose " "Found entity 1: lose" {  } { { "../ip/lose/lose.v" "" { Text "D:/aa_HY/week_4/WS2812B/ip/lose/lose.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699169288859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699169288859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aa_hy/week_4/ws2812b/ip/model/model.v 1 1 " "Found 1 design units, including 1 entities, in source file /aa_hy/week_4/ws2812b/ip/model/model.v" { { "Info" "ISGN_ENTITY_NAME" "1 model " "Found entity 1: model" {  } { { "../ip/model/model.v" "" { Text "D:/aa_HY/week_4/WS2812B/ip/model/model.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699169288864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699169288864 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_done HL_ctrl.v(116) " "Verilog HDL Implicit Net warning at HL_ctrl.v(116): created implicit net for \"reset_done\"" {  } { { "../rtl/HL_ctrl.v" "" { Text "D:/aa_HY/week_4/WS2812B/rtl/HL_ctrl.v" 116 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699169288864 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "en_snake data_ctrl.v(604) " "Verilog HDL Implicit Net warning at data_ctrl.v(604): created implicit net for \"en_snake\"" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v" 604 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699169288865 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "WS2812B_top " "Elaborating entity \"WS2812B_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699169289010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_ctrl data_ctrl:data_ctrl_inst " "Elaborating entity \"data_ctrl\" for hierarchy \"data_ctrl:data_ctrl_inst\"" {  } { { "../rtl/WS2812B_top.v" "data_ctrl_inst" { Text "D:/aa_HY/week_4/WS2812B/rtl/WS2812B_top.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699169289072 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "en_snake data_ctrl.v(604) " "Verilog HDL or VHDL warning at data_ctrl.v(604): object \"en_snake\" assigned a value but never read" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v" 604 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699169289074 "|WS2812B_top|data_ctrl:data_ctrl_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag data_ctrl.v(119) " "Verilog HDL or VHDL warning at data_ctrl.v(119): object \"flag\" assigned a value but never read" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699169289074 "|WS2812B_top|data_ctrl:data_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "start_rden data_ctrl.v(273) " "Verilog HDL Always Construct warning at data_ctrl.v(273): inferring latch(es) for variable \"start_rden\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v" 273 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699169289077 "|WS2812B_top|data_ctrl:data_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "model_rden data_ctrl.v(273) " "Verilog HDL Always Construct warning at data_ctrl.v(273): inferring latch(es) for variable \"model_rden\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v" 273 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699169289077 "|WS2812B_top|data_ctrl:data_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lose_rden data_ctrl.v(273) " "Verilog HDL Always Construct warning at data_ctrl.v(273): inferring latch(es) for variable \"lose_rden\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v" 273 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699169289077 "|WS2812B_top|data_ctrl:data_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "win_rden data_ctrl.v(273) " "Verilog HDL Always Construct warning at data_ctrl.v(273): inferring latch(es) for variable \"win_rden\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v" 273 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699169289077 "|WS2812B_top|data_ctrl:data_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_ctrl.v(418) " "Verilog HDL assignment warning at data_ctrl.v(418): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699169289079 "|WS2812B_top|data_ctrl:data_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tx_24x64_done data_ctrl.v(523) " "Verilog HDL Always Construct warning at data_ctrl.v(523): inferring latch(es) for variable \"tx_24x64_done\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v" 523 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699169289085 "|WS2812B_top|data_ctrl:data_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "high_1s data_ctrl.v(570) " "Verilog HDL Always Construct warning at data_ctrl.v(570): inferring latch(es) for variable \"high_1s\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v" 570 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699169289086 "|WS2812B_top|data_ctrl:data_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_1s data_ctrl.v(576) " "Inferred latch for \"high_1s\" at data_ctrl.v(576)" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v" 576 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699169289096 "|WS2812B_top|data_ctrl:data_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_24x64_done data_ctrl.v(526) " "Inferred latch for \"tx_24x64_done\" at data_ctrl.v(526)" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v" 526 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699169289096 "|WS2812B_top|data_ctrl:data_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "win_rden data_ctrl.v(279) " "Inferred latch for \"win_rden\" at data_ctrl.v(279)" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699169289100 "|WS2812B_top|data_ctrl:data_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lose_rden data_ctrl.v(279) " "Inferred latch for \"lose_rden\" at data_ctrl.v(279)" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699169289100 "|WS2812B_top|data_ctrl:data_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model_rden data_ctrl.v(279) " "Inferred latch for \"model_rden\" at data_ctrl.v(279)" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699169289101 "|WS2812B_top|data_ctrl:data_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start_rden data_ctrl.v(279) " "Inferred latch for \"start_rden\" at data_ctrl.v(279)" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v" 279 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699169289101 "|WS2812B_top|data_ctrl:data_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start data_ctrl:data_ctrl_inst\|start:start_inst " "Elaborating entity \"start\" for hierarchy \"data_ctrl:data_ctrl_inst\|start:start_inst\"" {  } { { "../rtl/data_ctrl.v" "start_inst" { Text "D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699169289155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_ctrl:data_ctrl_inst\|start:start_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_ctrl:data_ctrl_inst\|start:start_inst\|altsyncram:altsyncram_component\"" {  } { { "../ip/START/start.v" "altsyncram_component" { Text "D:/aa_HY/week_4/WS2812B/ip/START/start.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699169289306 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_ctrl:data_ctrl_inst\|start:start_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_ctrl:data_ctrl_inst\|start:start_inst\|altsyncram:altsyncram_component\"" {  } { { "../ip/START/start.v" "" { Text "D:/aa_HY/week_4/WS2812B/ip/START/start.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699169289325 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_ctrl:data_ctrl_inst\|start:start_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_ctrl:data_ctrl_inst\|start:start_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699169289326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699169289326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699169289326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file D:/aa_HY/week_4/WS2812B/doc/start.mif " "Parameter \"init_file\" = \"D:/aa_HY/week_4/WS2812B/doc/start.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699169289326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699169289326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699169289326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699169289326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699169289326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699169289326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699169289326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699169289326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699169289326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699169289326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699169289326 ""}  } { { "../ip/START/start.v" "" { Text "D:/aa_HY/week_4/WS2812B/ip/START/start.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699169289326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qoc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qoc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qoc1 " "Found entity 1: altsyncram_qoc1" {  } { { "db/altsyncram_qoc1.tdf" "" { Text "D:/aa_HY/week_4/WS2812B/prj/db/altsyncram_qoc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699169289420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699169289420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qoc1 data_ctrl:data_ctrl_inst\|start:start_inst\|altsyncram:altsyncram_component\|altsyncram_qoc1:auto_generated " "Elaborating entity \"altsyncram_qoc1\" for hierarchy \"data_ctrl:data_ctrl_inst\|start:start_inst\|altsyncram:altsyncram_component\|altsyncram_qoc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/fpga18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699169289420 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 320 D:/aa_HY/week_4/WS2812B/doc/start.mif " "Memory depth (512) in the design file differs from memory depth (320) in the Memory Initialization File \"D:/aa_HY/week_4/WS2812B/doc/start.mif\" -- setting initial value for remaining addresses to 0" {  } { { "../ip/START/start.v" "" { Text "D:/aa_HY/week_4/WS2812B/ip/START/start.v" 84 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1699169289441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "win data_ctrl:data_ctrl_inst\|win:win_inst " "Elaborating entity \"win\" for hierarchy \"data_ctrl:data_ctrl_inst\|win:win_inst\"" {  } { { "../rtl/data_ctrl.v" "win_inst" { Text "D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699169289466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_ctrl:data_ctrl_inst\|win:win_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_ctrl:data_ctrl_inst\|win:win_inst\|altsyncram:altsyncram_component\"" {  } { { "../ip/win/win.v" "altsyncram_component" { Text "D:/aa_HY/week_4/WS2812B/ip/win/win.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699169289511 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_ctrl:data_ctrl_inst\|win:win_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_ctrl:data_ctrl_inst\|win:win_inst\|altsyncram:altsyncram_component\"" {  } { { "../ip/win/win.v" "" { Text "D:/aa_HY/week_4/WS2812B/ip/win/win.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699169289528 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_ctrl:data_ctrl_inst\|win:win_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_ctrl:data_ctrl_inst\|win:win_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699169289528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699169289528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699169289528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file D:/aa_HY/week_4/WS2812B/doc/win.mif " "Parameter \"init_file\" = \"D:/aa_HY/week_4/WS2812B/doc/win.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699169289528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699169289528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699169289528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699169289528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699169289528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699169289528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699169289528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699169289528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699169289528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699169289528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699169289528 ""}  } { { "../ip/win/win.v" "" { Text "D:/aa_HY/week_4/WS2812B/ip/win/win.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699169289528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uhc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uhc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uhc1 " "Found entity 1: altsyncram_uhc1" {  } { { "db/altsyncram_uhc1.tdf" "" { Text "D:/aa_HY/week_4/WS2812B/prj/db/altsyncram_uhc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699169289611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699169289611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uhc1 data_ctrl:data_ctrl_inst\|win:win_inst\|altsyncram:altsyncram_component\|altsyncram_uhc1:auto_generated " "Elaborating entity \"altsyncram_uhc1\" for hierarchy \"data_ctrl:data_ctrl_inst\|win:win_inst\|altsyncram:altsyncram_component\|altsyncram_uhc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/fpga18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699169289611 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 192 D:/aa_HY/week_4/WS2812B/doc/win.mif " "Memory depth (256) in the design file differs from memory depth (192) in the Memory Initialization File \"D:/aa_HY/week_4/WS2812B/doc/win.mif\" -- setting initial value for remaining addresses to 0" {  } { { "../ip/win/win.v" "" { Text "D:/aa_HY/week_4/WS2812B/ip/win/win.v" 84 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1699169289617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lose data_ctrl:data_ctrl_inst\|lose:lose_inst " "Elaborating entity \"lose\" for hierarchy \"data_ctrl:data_ctrl_inst\|lose:lose_inst\"" {  } { { "../rtl/data_ctrl.v" "lose_inst" { Text "D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699169289637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_ctrl:data_ctrl_inst\|lose:lose_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_ctrl:data_ctrl_inst\|lose:lose_inst\|altsyncram:altsyncram_component\"" {  } { { "../ip/lose/lose.v" "altsyncram_component" { Text "D:/aa_HY/week_4/WS2812B/ip/lose/lose.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699169289655 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_ctrl:data_ctrl_inst\|lose:lose_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_ctrl:data_ctrl_inst\|lose:lose_inst\|altsyncram:altsyncram_component\"" {  } { { "../ip/lose/lose.v" "" { Text "D:/aa_HY/week_4/WS2812B/ip/lose/lose.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699169289671 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_ctrl:data_ctrl_inst\|lose:lose_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_ctrl:data_ctrl_inst\|lose:lose_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699169289671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699169289671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699169289671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../doc/lose.mif " "Parameter \"init_file\" = \"../../doc/lose.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699169289671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699169289671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699169289671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699169289671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699169289671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699169289671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699169289671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699169289671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699169289671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699169289671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699169289671 ""}  } { { "../ip/lose/lose.v" "" { Text "D:/aa_HY/week_4/WS2812B/ip/lose/lose.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699169289671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_10b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_10b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_10b1 " "Found entity 1: altsyncram_10b1" {  } { { "db/altsyncram_10b1.tdf" "" { Text "D:/aa_HY/week_4/WS2812B/prj/db/altsyncram_10b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699169289752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699169289752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_10b1 data_ctrl:data_ctrl_inst\|lose:lose_inst\|altsyncram:altsyncram_component\|altsyncram_10b1:auto_generated " "Elaborating entity \"altsyncram_10b1\" for hierarchy \"data_ctrl:data_ctrl_inst\|lose:lose_inst\|altsyncram:altsyncram_component\|altsyncram_10b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/fpga18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699169289753 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 256 D:/aa_HY/week_4/WS2812B/doc/lose.mif " "Memory depth (512) in the design file differs from memory depth (256) in the Memory Initialization File \"D:/aa_HY/week_4/WS2812B/doc/lose.mif\" -- setting initial value for remaining addresses to 0" {  } { { "../ip/lose/lose.v" "" { Text "D:/aa_HY/week_4/WS2812B/ip/lose/lose.v" 84 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1699169289756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model data_ctrl:data_ctrl_inst\|model:model_inst " "Elaborating entity \"model\" for hierarchy \"data_ctrl:data_ctrl_inst\|model:model_inst\"" {  } { { "../rtl/data_ctrl.v" "model_inst" { Text "D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699169289779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_ctrl:data_ctrl_inst\|model:model_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_ctrl:data_ctrl_inst\|model:model_inst\|altsyncram:altsyncram_component\"" {  } { { "../ip/model/model.v" "altsyncram_component" { Text "D:/aa_HY/week_4/WS2812B/ip/model/model.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699169289801 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_ctrl:data_ctrl_inst\|model:model_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_ctrl:data_ctrl_inst\|model:model_inst\|altsyncram:altsyncram_component\"" {  } { { "../ip/model/model.v" "" { Text "D:/aa_HY/week_4/WS2812B/ip/model/model.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699169289816 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_ctrl:data_ctrl_inst\|model:model_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_ctrl:data_ctrl_inst\|model:model_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699169289817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699169289817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699169289817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file D:/aa_HY/week_4/WS2812B/doc/model.mif " "Parameter \"init_file\" = \"D:/aa_HY/week_4/WS2812B/doc/model.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699169289817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699169289817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699169289817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699169289817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699169289817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699169289817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699169289817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699169289817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699169289817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699169289817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699169289817 ""}  } { { "../ip/model/model.v" "" { Text "D:/aa_HY/week_4/WS2812B/ip/model/model.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699169289817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tnc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tnc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tnc1 " "Found entity 1: altsyncram_tnc1" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "D:/aa_HY/week_4/WS2812B/prj/db/altsyncram_tnc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699169289895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699169289895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tnc1 data_ctrl:data_ctrl_inst\|model:model_inst\|altsyncram:altsyncram_component\|altsyncram_tnc1:auto_generated " "Elaborating entity \"altsyncram_tnc1\" for hierarchy \"data_ctrl:data_ctrl_inst\|model:model_inst\|altsyncram:altsyncram_component\|altsyncram_tnc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/fpga18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699169289896 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 320 D:/aa_HY/week_4/WS2812B/doc/model.mif " "Memory depth (512) in the design file differs from memory depth (320) in the Memory Initialization File \"D:/aa_HY/week_4/WS2812B/doc/model.mif\" -- setting initial value for remaining addresses to 0" {  } { { "../ip/model/model.v" "" { Text "D:/aa_HY/week_4/WS2812B/ip/model/model.v" 84 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1699169289899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_ctrl snake_ctrl:snake_ctrl_inst " "Elaborating entity \"snake_ctrl\" for hierarchy \"snake_ctrl:snake_ctrl_inst\"" {  } { { "../rtl/WS2812B_top.v" "snake_ctrl_inst" { Text "D:/aa_HY/week_4/WS2812B/rtl/WS2812B_top.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699169289914 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Win2IDLE snake_ctrl.v(47) " "Verilog HDL or VHDL warning at snake_ctrl.v(47): object \"Win2IDLE\" assigned a value but never read" {  } { { "../rtl/snake_ctrl.v" "" { Text "D:/aa_HY/week_4/WS2812B/rtl/snake_ctrl.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699169289915 "|WS2812B_top|snake_ctrl:snake_ctrl_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Lose2IDLE snake_ctrl.v(48) " "Verilog HDL or VHDL warning at snake_ctrl.v(48): object \"Lose2IDLE\" assigned a value but never read" {  } { { "../rtl/snake_ctrl.v" "" { Text "D:/aa_HY/week_4/WS2812B/rtl/snake_ctrl.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699169289915 "|WS2812B_top|snake_ctrl:snake_ctrl_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "char_r3 snake_ctrl.v(59) " "Verilog HDL or VHDL warning at snake_ctrl.v(59): object \"char_r3\" assigned a value but never read" {  } { { "../rtl/snake_ctrl.v" "" { Text "D:/aa_HY/week_4/WS2812B/rtl/snake_ctrl.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699169289915 "|WS2812B_top|snake_ctrl:snake_ctrl_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "snake_xy_r3 snake_ctrl.v(64) " "Verilog HDL or VHDL warning at snake_ctrl.v(64): object \"snake_xy_r3\" assigned a value but never read" {  } { { "../rtl/snake_ctrl.v" "" { Text "D:/aa_HY/week_4/WS2812B/rtl/snake_ctrl.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699169289916 "|WS2812B_top|snake_ctrl:snake_ctrl_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "snake_flag snake_ctrl.v(76) " "Verilog HDL or VHDL warning at snake_ctrl.v(76): object \"snake_flag\" assigned a value but never read" {  } { { "../rtl/snake_ctrl.v" "" { Text "D:/aa_HY/week_4/WS2812B/rtl/snake_ctrl.v" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699169289916 "|WS2812B_top|snake_ctrl:snake_ctrl_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "snake_c snake_ctrl.v(77) " "Verilog HDL or VHDL warning at snake_ctrl.v(77): object \"snake_c\" assigned a value but never read" {  } { { "../rtl/snake_ctrl.v" "" { Text "D:/aa_HY/week_4/WS2812B/rtl/snake_ctrl.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699169289916 "|WS2812B_top|snake_ctrl:snake_ctrl_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "snake_n snake_ctrl.v(78) " "Verilog HDL or VHDL warning at snake_ctrl.v(78): object \"snake_n\" assigned a value but never read" {  } { { "../rtl/snake_ctrl.v" "" { Text "D:/aa_HY/week_4/WS2812B/rtl/snake_ctrl.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699169289916 "|WS2812B_top|snake_ctrl:snake_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 snake_ctrl.v(324) " "Verilog HDL assignment warning at snake_ctrl.v(324): truncated value with size 32 to match size of target (7)" {  } { { "../rtl/snake_ctrl.v" "" { Text "D:/aa_HY/week_4/WS2812B/rtl/snake_ctrl.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699169289920 "|WS2812B_top|snake_ctrl:snake_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 snake_ctrl.v(327) " "Verilog HDL assignment warning at snake_ctrl.v(327): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/snake_ctrl.v" "" { Text "D:/aa_HY/week_4/WS2812B/rtl/snake_ctrl.v" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699169289920 "|WS2812B_top|snake_ctrl:snake_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HL_ctrl HL_ctrl:HL_ctrl_inst " "Elaborating entity \"HL_ctrl\" for hierarchy \"HL_ctrl:HL_ctrl_inst\"" {  } { { "../rtl/WS2812B_top.v" "HL_ctrl_inst" { Text "D:/aa_HY/week_4/WS2812B/rtl/WS2812B_top.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699169290084 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_done HL_ctrl.v(116) " "Verilog HDL or VHDL warning at HL_ctrl.v(116): object \"reset_done\" assigned a value but never read" {  } { { "../rtl/HL_ctrl.v" "" { Text "D:/aa_HY/week_4/WS2812B/rtl/HL_ctrl.v" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699169290085 "|WS2812B_top|HL_ctrl:HL_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 HL_ctrl.v(109) " "Verilog HDL assignment warning at HL_ctrl.v(109): truncated value with size 32 to match size of target (14)" {  } { { "../rtl/HL_ctrl.v" "" { Text "D:/aa_HY/week_4/WS2812B/rtl/HL_ctrl.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699169290086 "|WS2812B_top|HL_ctrl:HL_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter key_filter:key_filter_inst1 " "Elaborating entity \"key_filter\" for hierarchy \"key_filter:key_filter_inst1\"" {  } { { "../rtl/WS2812B_top.v" "key_filter_inst1" { Text "D:/aa_HY/week_4/WS2812B/rtl/WS2812B_top.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699169290100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8524.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8524.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8524 " "Found entity 1: altsyncram_8524" {  } { { "db/altsyncram_8524.tdf" "" { Text "D:/aa_HY/week_4/WS2812B/prj/db/altsyncram_8524.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699169293109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699169293109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_usc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_usc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_usc " "Found entity 1: mux_usc" {  } { { "db/mux_usc.tdf" "" { Text "D:/aa_HY/week_4/WS2812B/prj/db/mux_usc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699169293447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699169293447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/aa_HY/week_4/WS2812B/prj/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699169293638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699169293638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sgi " "Found entity 1: cntr_sgi" {  } { { "db/cntr_sgi.tdf" "" { Text "D:/aa_HY/week_4/WS2812B/prj/db/cntr_sgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699169293888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699169293888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "D:/aa_HY/week_4/WS2812B/prj/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699169293981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699169293981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_l6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_l6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_l6j " "Found entity 1: cntr_l6j" {  } { { "db/cntr_l6j.tdf" "" { Text "D:/aa_HY/week_4/WS2812B/prj/db/cntr_l6j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699169294128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699169294128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ogi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ogi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ogi " "Found entity 1: cntr_ogi" {  } { { "db/cntr_ogi.tdf" "" { Text "D:/aa_HY/week_4/WS2812B/prj/db/cntr_ogi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699169294303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699169294303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/aa_HY/week_4/WS2812B/prj/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699169294393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699169294393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/aa_HY/week_4/WS2812B/prj/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699169294527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699169294527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/aa_HY/week_4/WS2812B/prj/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699169294620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699169294620 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699169295327 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1699169295501 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.11.05.15:28:20 Progress: Loading sldffe5cd6e/alt_sld_fab_wrapper_hw.tcl " "2023.11.05.15:28:20 Progress: Loading sldffe5cd6e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699169300018 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699169303848 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699169304007 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699169309368 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699169309510 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699169309640 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699169309787 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699169309820 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699169309821 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1699169310562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldffe5cd6e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldffe5cd6e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldffe5cd6e/alt_sld_fab.v" "" { Text "D:/aa_HY/week_4/WS2812B/prj/db/ip/sldffe5cd6e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699169310805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699169310805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldffe5cd6e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldffe5cd6e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldffe5cd6e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/aa_HY/week_4/WS2812B/prj/db/ip/sldffe5cd6e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699169310895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699169310895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldffe5cd6e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldffe5cd6e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldffe5cd6e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/aa_HY/week_4/WS2812B/prj/db/ip/sldffe5cd6e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699169310940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699169310940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldffe5cd6e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldffe5cd6e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldffe5cd6e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/aa_HY/week_4/WS2812B/prj/db/ip/sldffe5cd6e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699169311021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699169311021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldffe5cd6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldffe5cd6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldffe5cd6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/aa_HY/week_4/WS2812B/prj/db/ip/sldffe5cd6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699169311114 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldffe5cd6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/aa_HY/week_4/WS2812B/prj/db/ip/sldffe5cd6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699169311114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699169311114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldffe5cd6e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldffe5cd6e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldffe5cd6e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/aa_HY/week_4/WS2812B/prj/db/ip/sldffe5cd6e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699169311191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699169311191 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1699169315164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_ctrl:data_ctrl_inst\|start_rden " "Latch data_ctrl:data_ctrl_inst\|start_rden has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_ctrl:data_ctrl_inst\|state_c.start " "Ports D and ENA on the latch are fed by the same signal data_ctrl:data_ctrl_inst\|state_c.start" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699169315262 ""}  } { { "../rtl/data_ctrl.v" "" { Text "D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699169315262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_ctrl:data_ctrl_inst\|lose_rden " "Latch data_ctrl:data_ctrl_inst\|lose_rden has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_ctrl:data_ctrl_inst\|state_c.game_lose " "Ports D and ENA on the latch are fed by the same signal data_ctrl:data_ctrl_inst\|state_c.game_lose" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699169315262 ""}  } { { "../rtl/data_ctrl.v" "" { Text "D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699169315262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_ctrl:data_ctrl_inst\|model_rden " "Latch data_ctrl:data_ctrl_inst\|model_rden has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_ctrl:data_ctrl_inst\|state_c.model " "Ports D and ENA on the latch are fed by the same signal data_ctrl:data_ctrl_inst\|state_c.model" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699169315262 ""}  } { { "../rtl/data_ctrl.v" "" { Text "D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699169315262 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/HL_ctrl.v" "" { Text "D:/aa_HY/week_4/WS2812B/rtl/HL_ctrl.v" 52 -1 0 } } { "../rtl/HL_ctrl.v" "" { Text "D:/aa_HY/week_4/WS2812B/rtl/HL_ctrl.v" 66 -1 0 } } { "../rtl/HL_ctrl.v" "" { Text "D:/aa_HY/week_4/WS2812B/rtl/HL_ctrl.v" 85 -1 0 } } { "../rtl/data_ctrl.v" "" { Text "D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v" 56 -1 0 } } { "../rtl/snake_ctrl.v" "" { Text "D:/aa_HY/week_4/WS2812B/rtl/snake_ctrl.v" 276 -1 0 } } { "../rtl/snake_ctrl.v" "" { Text "D:/aa_HY/week_4/WS2812B/rtl/snake_ctrl.v" 384 -1 0 } } { "../rtl/snake_ctrl.v" "" { Text "D:/aa_HY/week_4/WS2812B/rtl/snake_ctrl.v" 520 -1 0 } } { "../rtl/snake_ctrl.v" "" { Text "D:/aa_HY/week_4/WS2812B/rtl/snake_ctrl.v" 322 -1 0 } } { "../rtl/snake_ctrl.v" "" { Text "D:/aa_HY/week_4/WS2812B/rtl/snake_ctrl.v" 214 -1 0 } } { "../rtl/snake_ctrl.v" "" { Text "D:/aa_HY/week_4/WS2812B/rtl/snake_ctrl.v" 507 -1 0 } } { "../rtl/key_filter.v" "" { Text "D:/aa_HY/week_4/WS2812B/rtl/key_filter.v" 96 -1 0 } } { "../rtl/data_ctrl.v" "" { Text "D:/aa_HY/week_4/WS2812B/rtl/data_ctrl.v" 244 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1699169315269 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1699169315269 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699169320302 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "snake_ctrl:snake_ctrl_inst\|snake_length\[1\] Low " "Register snake_ctrl:snake_ctrl_inst\|snake_length\[1\] will power up to Low" {  } { { "../rtl/snake_ctrl.v" "" { Text "D:/aa_HY/week_4/WS2812B/rtl/snake_ctrl.v" 337 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1699169320471 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "snake_ctrl:snake_ctrl_inst\|snake_length\[0\] High " "Register snake_ctrl:snake_ctrl_inst\|snake_length\[0\] will power up to High" {  } { { "../rtl/snake_ctrl.v" "" { Text "D:/aa_HY/week_4/WS2812B/rtl/snake_ctrl.v" 337 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1699169320471 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "snake_ctrl:snake_ctrl_inst\|char_r\[18\] Low " "Register snake_ctrl:snake_ctrl_inst\|char_r\[18\] will power up to Low" {  } { { "../rtl/snake_ctrl.v" "" { Text "D:/aa_HY/week_4/WS2812B/rtl/snake_ctrl.v" 352 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1699169320471 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1699169320471 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/aa_HY/week_4/WS2812B/prj/output_files/WS2812B_top.map.smsg " "Generated suppressed messages file D:/aa_HY/week_4/WS2812B/prj/output_files/WS2812B_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699169322302 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 99 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 99 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1699169323497 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699169323541 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699169323541 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2976 " "Implemented 2976 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699169323896 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699169323896 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2928 " "Implemented 2928 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699169323896 ""} { "Info" "ICUT_CUT_TM_RAMS" "37 " "Implemented 37 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1699169323896 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699169323896 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4896 " "Peak virtual memory: 4896 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699169323941 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 05 15:28:43 2023 " "Processing ended: Sun Nov 05 15:28:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699169323941 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699169323941 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:10 " "Total CPU time (on all processors): 00:01:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699169323941 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699169323941 ""}
