<main>:
	addi	sp,sp,-256
	sw	ra,252(sp)
	sw	s0,248(sp)
	sw	s1,244(sp)
	sw	s2,240(sp)
	sw	s3,236(sp)
	sw	s4,232(sp)
	sw	s5,228(sp)
	sw	s6,224(sp)
	sw	s7,220(sp)
	sw	s8,216(sp)
	sw	s9,212(sp)
	sw	s10,208(sp)
	sw	s11,204(sp)
	addi	s0,sp,256
	addi	a5,sp,0
	sw	a5,-184(s0)
	addi	a5,zero,2
	addi	a5,a5,-1
	sw	a5,-72(s0)
	addi	a5,zero,2
	addi	a0,a5,0
	addi	a1,zero,0
	srli	a5,a0,0x1b
	slli	a3,a1,0x5
	or	a3,a5,a3
	slli	a2,a0,0x5
	addi	a5,zero,2
	slli	a5,a5,0x2
	sw	a5,-180(s0)
	addi	a5,zero,2
	addi	a5,a5,-1
	sw	a5,-68(s0)
	addi	a5,zero,2
	addi	t1,a5,0
	addi	t2,zero,0
	addi	a5,zero,2
	addi	a6,a5,0
	addi	a7,zero,0
	addi	a2,a6,0
	addi	a3,a7,0
	addi	a0,t1,0
	addi	a1,t2,0
	auipc	ra,0x0
	jalr	ra,0(ra) # <main+0xac>
	addi	a4,a0,0
	addi	a5,a1,0
	srli	a3,a4,0x1b
	slli	s3,a5,0x5
	or	s3,a3,s3
	slli	s2,a4,0x5
	addi	a5,zero,2
	addi	a4,a5,0
	addi	a5,zero,2
	addi	a1,a5,0
	addi	a0,a4,0
	auipc	ra,0x0
	jalr	ra,0(ra) # <main+0xe0>
	addi	a5,zero,2
	sw	a5,-168(s0)
	sw	zero,-164(s0)
	addi	a5,zero,2
	sw	a5,-176(s0)
	sw	zero,-172(s0)
	lw	a2,-176(s0)
	lw	a3,-172(s0)
	lw	a0,-168(s0)
	lw	a1,-164(s0)
	auipc	ra,0x0
	jalr	ra,0(ra) # <main+0x110>
	addi	a4,a0,0
	addi	a5,a1,0
	srli	a3,a4,0x1b
	slli	s5,a5,0x5
	or	s5,a3,s5
	slli	s4,a4,0x5
	addi	a5,zero,2
	addi	a4,a5,0
	addi	a5,zero,2
	addi	a1,a5,0
	addi	a0,a4,0
	auipc	ra,0x0
	jalr	ra,0(ra) # <main+0x144>
	addi	a5,a0,0
	slli	a5,a5,0x2
	addi	a5,a5,15
	srli	a5,a5,0x4
	slli	a5,a5,0x4
	sub	sp,sp,a5
	addi	a5,sp,0
	addi	a5,a5,3
	srli	a5,a5,0x2
	slli	a5,a5,0x2
	sw	a5,-100(s0)
	addi	a5,zero,2
	addi	a5,a5,-1
	sw	a5,-104(s0)
	addi	a5,zero,2
	addi	s8,a5,0
	addi	s9,zero,0
	srli	a5,s8,0x1b
	slli	s7,s9,0x5
	or	s7,a5,s7
	slli	s6,s8,0x5
	addi	a5,zero,2
	slli	s5,a5,0x2
	addi	a5,zero,2
	addi	a5,a5,-1
	sw	a5,-108(s0)
	addi	a5,zero,2
	sw	a5,-192(s0)
	sw	zero,-188(s0)
	addi	a5,zero,2
	sw	a5,-200(s0)
	sw	zero,-196(s0)
	lw	a2,-200(s0)
	lw	a3,-196(s0)
	lw	a0,-192(s0)
	lw	a1,-188(s0)
	auipc	ra,0x0
	jalr	ra,0(ra) # <main+0x1dc>
	addi	a4,a0,0
	addi	a5,a1,0
	srli	a3,a4,0x1b
	slli	a2,a5,0x5
	sw	a2,-132(s0)
	lw	a2,-132(s0)
	or	a3,a3,a2
	sw	a3,-132(s0)
	slli	a5,a4,0x5
	sw	a5,-136(s0)
	addi	a5,zero,2
	addi	a4,a5,0
	addi	a5,zero,2
	addi	a1,a5,0
	addi	a0,a4,0
	auipc	ra,0x0
	jalr	ra,0(ra) # <main+0x220>
	addi	a5,zero,2
	sw	a5,-208(s0)
	sw	zero,-204(s0)
	addi	a5,zero,2
	sw	a5,-216(s0)
	sw	zero,-212(s0)
	lw	a2,-216(s0)
	lw	a3,-212(s0)
	lw	a0,-208(s0)
	lw	a1,-204(s0)
	auipc	ra,0x0
	jalr	ra,0(ra) # <main+0x250>
	addi	a4,a0,0
	addi	a5,a1,0
	srli	a3,a4,0x1b
	slli	a2,a5,0x5
	sw	a2,-140(s0)
	lw	a2,-140(s0)
	or	a3,a3,a2
	sw	a3,-140(s0)
	slli	a5,a4,0x5
	sw	a5,-144(s0)
	addi	a5,zero,2
	addi	a4,a5,0
	addi	a5,zero,2
	addi	a1,a5,0
	addi	a0,a4,0
	auipc	ra,0x0
	jalr	ra,0(ra) # <main+0x294>
	addi	a5,a0,0
	slli	a5,a5,0x2
	addi	a5,a5,15
	srli	a5,a5,0x4
	slli	a5,a5,0x4
	sub	sp,sp,a5
	addi	a5,sp,0
	addi	a5,a5,3
	srli	a5,a5,0x2
	slli	a5,a5,0x2
	sw	a5,-112(s0)
	addi	a5,zero,2
	addi	a5,a5,-1
	sw	a5,-116(s0)
	addi	a5,zero,2
	sw	a5,-224(s0)
	sw	zero,-220(s0)
	lw	a3,-224(s0)
	lw	a4,-220(s0)
	addi	a5,a3,0
	srli	a5,a5,0x1b
	addi	a2,a4,0
	slli	a2,a2,0x5
	sw	a2,-148(s0)
	lw	a2,-148(s0)
	or	a5,a5,a2
	sw	a5,-148(s0)
	addi	a5,a3,0
	slli	a5,a5,0x5
	sw	a5,-152(s0)
	addi	a5,zero,2
	slli	s1,a5,0x2
	addi	a5,zero,2
	addi	a5,a5,-1
	sw	a5,-120(s0)
	addi	a5,zero,2
	sw	a5,-232(s0)
	sw	zero,-228(s0)
	addi	a5,zero,2
	sw	a5,-240(s0)
	sw	zero,-236(s0)
	lw	a2,-240(s0)
	lw	a3,-236(s0)
	lw	a0,-232(s0)
	lw	a1,-228(s0)
	auipc	ra,0x0
	jalr	ra,0(ra) # <main+0x350>
	addi	a4,a0,0
	addi	a5,a1,0
	srli	a3,a4,0x1b
	slli	a2,a5,0x5
	sw	a2,-156(s0)
	lw	a2,-156(s0)
	or	a3,a3,a2
	sw	a3,-156(s0)
	slli	a5,a4,0x5
	sw	a5,-160(s0)
	addi	a5,zero,2
	addi	a4,a5,0
	addi	a5,zero,2
	addi	a1,a5,0
	addi	a0,a4,0
	auipc	ra,0x0
	jalr	ra,0(ra) # <main+0x394>
	addi	a5,zero,2
	sw	a5,-248(s0)
	sw	zero,-244(s0)
	addi	a5,zero,2
	sw	a5,-256(s0)
	sw	zero,-252(s0)
	lw	a2,-256(s0)
	lw	a3,-252(s0)
	lw	a0,-248(s0)
	lw	a1,-244(s0)
	auipc	ra,0x0
	jalr	ra,0(ra) # <main+0x3c4>
	addi	a4,a0,0
	addi	a5,a1,0
	srli	a3,a4,0x1b
	slli	s11,a5,0x5
	or	s11,a3,s11
	slli	s10,a4,0x5
	addi	a5,zero,2
	addi	a4,a5,0
	addi	a5,zero,2
	addi	a1,a5,0
	addi	a0,a4,0
	auipc	ra,0x0
	jalr	ra,0(ra) # <main+0x3f8>
	addi	a5,a0,0
	slli	a5,a5,0x2
	addi	a5,a5,15
	srli	a5,a5,0x4
	slli	a5,a5,0x4
	sub	sp,sp,a5
	addi	a5,sp,0
	addi	a5,a5,3
	srli	a5,a5,0x2
	slli	a5,a5,0x2
	sw	a5,-124(s0)
	sw	zero,-96(s0)
	sw	zero,-92(s0)
	jal	zero,<.L2>

<.L5>:
	sw	zero,-88(s0)
	jal	zero,<.L3>

<.L4>:
	lw	s2,-96(s0)
	addi	a5,s2,1
	sw	a5,-96(s0)
	lw	a5,-180(s0)
	srli	a5,a5,0x2
	lw	s3,-100(s0)
	lw	a1,-92(s0)
	addi	a0,a5,0
	auipc	ra,0x0
	jalr	ra,0(ra) # <.L4+0x20>
	addi	a4,a0,0
	lw	a5,-88(s0)
	add	a5,a4,a5
	slli	a5,a5,0x2
	add	a5,s3,a5
	sw	s2,0(a5)
	lw	s2,-96(s0)
	addi	a5,s2,1
	sw	a5,-96(s0)
	srli	a5,s5,0x2
	lw	s3,-112(s0)
	lw	a1,-92(s0)
	addi	a0,a5,0
	auipc	ra,0x0
	jalr	ra,0(ra) # <.L4+0x5c>
	addi	a4,a0,0
	lw	a5,-88(s0)
	add	a5,a4,a5
	slli	a5,a5,0x2
	add	a5,s3,a5
	sw	s2,0(a5)
	srli	a5,s1,0x2
	lw	s2,-124(s0)
	lw	a1,-92(s0)
	addi	a0,a5,0
	auipc	ra,0x0
	jalr	ra,0(ra) # <.L4+0x8c>
	addi	a4,a0,0
	lw	a5,-88(s0)
	add	a5,a4,a5
	slli	a5,a5,0x2
	add	a5,s2,a5
	sw	zero,0(a5)
	lw	a5,-88(s0)
	addi	a5,a5,1
	sw	a5,-88(s0)

<.L3>:
	addi	a5,zero,2
	lw	a4,-88(s0)
	blt	a4,a5,<.L4>
	lw	a5,-92(s0)
	addi	a5,a5,1
	sw	a5,-92(s0)

<.L2>:
	addi	a5,zero,2
	lw	a4,-92(s0)
	blt	a4,a5,<.L5>
	sw	zero,-84(s0)
	jal	zero,<.L6>

<.L11>:
	sw	zero,-80(s0)
	jal	zero,<.L7>

<.L10>:
	sw	zero,-76(s0)
	jal	zero,<.L8>

<.L9>:
	srli	a5,s1,0x2
	lw	s2,-124(s0)
	lw	a1,-84(s0)
	addi	a0,a5,0
	auipc	ra,0x0
	jalr	ra,0(ra) # <.L9+0x10>
	addi	a4,a0,0
	lw	a5,-80(s0)
	add	a5,a4,a5
	slli	a5,a5,0x2
	add	a5,s2,a5
	lw	s2,0(a5)
	lw	a5,-180(s0)
	srli	a5,a5,0x2
	lw	s3,-100(s0)
	lw	a1,-84(s0)
	addi	a0,a5,0
	auipc	ra,0x0
	jalr	ra,0(ra) # <.L9+0x44>
	addi	a4,a0,0
	lw	a5,-76(s0)
	add	a5,a4,a5
	slli	a5,a5,0x2
	add	a5,s3,a5
	lw	s3,0(a5)
	srli	a5,s5,0x2
	lw	s4,-112(s0)
	lw	a1,-76(s0)
	addi	a0,a5,0
	auipc	ra,0x0
	jalr	ra,0(ra) # <.L9+0x74>
	addi	a4,a0,0
	lw	a5,-80(s0)
	add	a5,a4,a5
	slli	a5,a5,0x2
	add	a5,s4,a5
	lw	a5,0(a5)
	add	a5,s3,a5
	srli	a4,s1,0x2
	add	s2,s2,a5
	lw	s3,-124(s0)
	lw	a1,-84(s0)
	addi	a0,a4,0
	auipc	ra,0x0
	jalr	ra,0(ra) # <.L9+0xac>
	addi	a4,a0,0
	lw	a5,-80(s0)
	add	a5,a4,a5
	slli	a5,a5,0x2
	add	a5,s3,a5
	sw	s2,0(a5)
	lw	a5,-76(s0)
	addi	a5,a5,1
	sw	a5,-76(s0)

<.L8>:
	addi	a5,zero,2
	lw	a4,-76(s0)
	blt	a4,a5,<.L9>
	lw	a5,-80(s0)
	addi	a5,a5,1
	sw	a5,-80(s0)

<.L7>:
	addi	a5,zero,2
	lw	a4,-80(s0)
	blt	a4,a5,<.L10>
	lw	a5,-84(s0)
	addi	a5,a5,1
	sw	a5,-84(s0)

<.L6>:
	addi	a5,zero,2
	lw	a4,-84(s0)
	blt	a4,a5,<.L11>
	addi	a5,zero,0
	lw	sp,-184(s0)
	addi	a0,a5,0
	addi	sp,s0,-256
	lw	ra,252(sp)
	lw	s0,248(sp)
	lw	s1,244(sp)
	lw	s2,240(sp)
	lw	s3,236(sp)
	lw	s4,232(sp)
	lw	s5,228(sp)
	lw	s6,224(sp)
	lw	s7,220(sp)
	lw	s8,216(sp)
	lw	s9,212(sp)
	lw	s10,208(sp)
	lw	s11,204(sp)
	addi	sp,sp,256
	li  a7, 10
	ecall
