

================================================================
== Vitis HLS Report for 'sqrt_fixed_40_18_s'
================================================================
* Date:           Thu Jun  2 15:25:27 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu28dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  16.30 ns|  11.892 ns|     4.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  65.200 ns|  65.200 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 11.8>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_read = read i40 @_ssdm_op_Read.ap_auto.i40, i40 %x"   --->   Operation 6 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i17 @_ssdm_op_PartSelect.i17.i40.i32.i32, i40 %x_read, i32 22, i32 38"   --->   Operation 7 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln708 = zext i17 %trunc_ln"   --->   Operation 8 'zext' 'zext_ln708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln731 = trunc i40 %x_read"   --->   Operation 9 'trunc' 'trunc_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i40.i32.i32, i40 %x_read, i32 38, i32 39"   --->   Operation 10 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln640 = sext i2 %tmp"   --->   Operation 11 'sext' 'sext_ln640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.44ns)   --->   "%icmp_ln489 = icmp_eq  i2 %tmp, i2 0"   --->   Operation 12 'icmp' 'icmp_ln489' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.54ns)   --->   "%add_ln248 = add i3 %sext_ln640, i3 7"   --->   Operation 13 'add' 'add_ln248' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Result_73 = partset i21 @llvm.part.set.i21.i3, i21 %zext_ln708, i3 %add_ln248, i32 16, i32 18"   --->   Operation 14 'partset' 'p_Result_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.35ns)   --->   "%x_l_I_V_93 = select i1 %icmp_ln489, i21 %zext_ln708, i21 %p_Result_73"   --->   Operation 15 'select' 'x_l_I_V_93' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.39ns)   --->   "%res_I_V_18 = select i1 %icmp_ln489, i9 0, i9 256"   --->   Operation 16 'select' 'res_I_V_18' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_Result_s_90 = partselect i2 @_ssdm_op_PartSelect.i2.i9.i32.i32, i9 %res_I_V_18, i32 7, i32 8"   --->   Operation 17 'partselect' 'p_Result_s_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %p_Result_s_90, i1 1"   --->   Operation 18 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_Result_5 = partselect i4 @_ssdm_op_PartSelect.i4.i21.i32.i32, i21 %x_l_I_V_93, i32 14, i32 17"   --->   Operation 19 'partselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln489 = zext i3 %tmp_4"   --->   Operation 20 'zext' 'zext_ln489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.72ns)   --->   "%icmp_ln489_1 = icmp_ult  i4 %p_Result_5, i4 %zext_ln489"   --->   Operation 21 'icmp' 'icmp_ln489_1' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.79ns)   --->   "%sub_ln248 = sub i4 %p_Result_5, i4 %zext_ln489"   --->   Operation 22 'sub' 'sub_ln248' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_Result_74 = partset i21 @llvm.part.set.i21.i4, i21 %x_l_I_V_93, i4 %sub_ln248, i32 14, i32 17"   --->   Operation 23 'partset' 'p_Result_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_Result_75 = bitset i9 @_ssdm_op_BitSet.i9.i9.i32.i1, i9 %res_I_V_18, i32 7, i1 1"   --->   Operation 24 'bitset' 'p_Result_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.35ns)   --->   "%x_l_I_V_94 = select i1 %icmp_ln489_1, i21 %x_l_I_V_93, i21 %p_Result_74"   --->   Operation 25 'select' 'x_l_I_V_94' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.39ns)   --->   "%res_I_V_19 = select i1 %icmp_ln489_1, i9 %res_I_V_18, i9 %p_Result_75"   --->   Operation 26 'select' 'res_I_V_19' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_Result_8 = partselect i3 @_ssdm_op_PartSelect.i3.i9.i32.i32, i9 %res_I_V_19, i32 6, i32 8"   --->   Operation 27 'partselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %p_Result_8, i1 1"   --->   Operation 28 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_Result_9 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %x_l_I_V_94, i32 12, i32 16"   --->   Operation 29 'partselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln489_1 = zext i4 %tmp_5"   --->   Operation 30 'zext' 'zext_ln489_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.75ns)   --->   "%icmp_ln489_2 = icmp_ult  i5 %p_Result_9, i5 %zext_ln489_1"   --->   Operation 31 'icmp' 'icmp_ln489_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.78ns)   --->   "%sub_ln248_1 = sub i5 %p_Result_9, i5 %zext_ln489_1"   --->   Operation 32 'sub' 'sub_ln248_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_Result_76 = partset i21 @llvm.part.set.i21.i5, i21 %x_l_I_V_94, i5 %sub_ln248_1, i32 12, i32 16"   --->   Operation 33 'partset' 'p_Result_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_Result_77 = bitset i9 @_ssdm_op_BitSet.i9.i9.i32.i1, i9 %res_I_V_19, i32 6, i1 1"   --->   Operation 34 'bitset' 'p_Result_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.35ns)   --->   "%x_l_I_V_95 = select i1 %icmp_ln489_2, i21 %x_l_I_V_94, i21 %p_Result_76"   --->   Operation 35 'select' 'x_l_I_V_95' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.39ns)   --->   "%res_I_V_20 = select i1 %icmp_ln489_2, i9 %res_I_V_19, i9 %p_Result_77"   --->   Operation 36 'select' 'res_I_V_20' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_7 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %res_I_V_20, i32 5, i32 8"   --->   Operation 37 'partselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %p_Result_7, i1 1"   --->   Operation 38 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_Result_4 = partselect i6 @_ssdm_op_PartSelect.i6.i21.i32.i32, i21 %x_l_I_V_95, i32 10, i32 15"   --->   Operation 39 'partselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln489_2 = zext i5 %tmp_6"   --->   Operation 40 'zext' 'zext_ln489_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.78ns)   --->   "%icmp_ln489_3 = icmp_ult  i6 %p_Result_4, i6 %zext_ln489_2"   --->   Operation 41 'icmp' 'icmp_ln489_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.78ns)   --->   "%sub_ln248_2 = sub i6 %p_Result_4, i6 %zext_ln489_2"   --->   Operation 42 'sub' 'sub_ln248_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_Result_78 = partset i21 @llvm.part.set.i21.i6, i21 %x_l_I_V_95, i6 %sub_ln248_2, i32 10, i32 15"   --->   Operation 43 'partset' 'p_Result_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_Result_79 = bitset i9 @_ssdm_op_BitSet.i9.i9.i32.i1, i9 %res_I_V_20, i32 5, i1 1"   --->   Operation 44 'bitset' 'p_Result_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.35ns)   --->   "%x_l_I_V_96 = select i1 %icmp_ln489_3, i21 %x_l_I_V_95, i21 %p_Result_78"   --->   Operation 45 'select' 'x_l_I_V_96' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.39ns)   --->   "%res_I_V_21 = select i1 %icmp_ln489_3, i9 %res_I_V_20, i9 %p_Result_79"   --->   Operation 46 'select' 'res_I_V_21' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_Result_10 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %res_I_V_21, i32 4, i32 8"   --->   Operation 47 'partselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %p_Result_10, i1 1"   --->   Operation 48 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_Result_11 = partselect i7 @_ssdm_op_PartSelect.i7.i21.i32.i32, i21 %x_l_I_V_96, i32 8, i32 14"   --->   Operation 49 'partselect' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln489_3 = zext i6 %tmp_7"   --->   Operation 50 'zext' 'zext_ln489_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.81ns)   --->   "%icmp_ln489_4 = icmp_ult  i7 %p_Result_11, i7 %zext_ln489_3"   --->   Operation 51 'icmp' 'icmp_ln489_4' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.77ns)   --->   "%sub_ln248_3 = sub i7 %p_Result_11, i7 %zext_ln489_3"   --->   Operation 52 'sub' 'sub_ln248_3' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_80 = partset i21 @llvm.part.set.i21.i7, i21 %x_l_I_V_96, i7 %sub_ln248_3, i32 8, i32 14"   --->   Operation 53 'partset' 'p_Result_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_Result_81 = bitset i9 @_ssdm_op_BitSet.i9.i9.i32.i1, i9 %res_I_V_21, i32 4, i1 1"   --->   Operation 54 'bitset' 'p_Result_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.35ns)   --->   "%x_l_I_V_97 = select i1 %icmp_ln489_4, i21 %x_l_I_V_96, i21 %p_Result_80"   --->   Operation 55 'select' 'x_l_I_V_97' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.39ns)   --->   "%res_I_V_22 = select i1 %icmp_ln489_4, i9 %res_I_V_21, i9 %p_Result_81"   --->   Operation 56 'select' 'res_I_V_22' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_13 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %res_I_V_22, i32 3, i32 8"   --->   Operation 57 'partselect' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_Result_13, i1 1"   --->   Operation 58 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_Result_14 = partselect i8 @_ssdm_op_PartSelect.i8.i21.i32.i32, i21 %x_l_I_V_97, i32 6, i32 13"   --->   Operation 59 'partselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln489_4 = zext i7 %tmp_8"   --->   Operation 60 'zext' 'zext_ln489_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.84ns)   --->   "%icmp_ln489_5 = icmp_ult  i8 %p_Result_14, i8 %zext_ln489_4"   --->   Operation 61 'icmp' 'icmp_ln489_5' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.76ns)   --->   "%sub_ln248_4 = sub i8 %p_Result_14, i8 %zext_ln489_4"   --->   Operation 62 'sub' 'sub_ln248_4' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_Result_82 = partset i21 @llvm.part.set.i21.i8, i21 %x_l_I_V_97, i8 %sub_ln248_4, i32 6, i32 13"   --->   Operation 63 'partset' 'p_Result_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_83 = bitset i9 @_ssdm_op_BitSet.i9.i9.i32.i1, i9 %res_I_V_22, i32 3, i1 1"   --->   Operation 64 'bitset' 'p_Result_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.35ns)   --->   "%x_l_I_V_98 = select i1 %icmp_ln489_5, i21 %x_l_I_V_97, i21 %p_Result_82"   --->   Operation 65 'select' 'x_l_I_V_98' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.39ns)   --->   "%res_I_V_23 = select i1 %icmp_ln489_5, i9 %res_I_V_22, i9 %p_Result_83"   --->   Operation 66 'select' 'res_I_V_23' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_Result_16 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %res_I_V_23, i32 2, i32 8"   --->   Operation 67 'partselect' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %p_Result_16, i1 1"   --->   Operation 68 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%p_Result_17 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %x_l_I_V_98, i32 4, i32 12"   --->   Operation 69 'partselect' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln489_5 = zext i8 %tmp_9"   --->   Operation 70 'zext' 'zext_ln489_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.88ns)   --->   "%icmp_ln489_6 = icmp_ult  i9 %p_Result_17, i9 %zext_ln489_5"   --->   Operation 71 'icmp' 'icmp_ln489_6' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.77ns)   --->   "%sub_ln248_5 = sub i9 %p_Result_17, i9 %zext_ln489_5"   --->   Operation 72 'sub' 'sub_ln248_5' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%p_Result_84 = partset i21 @llvm.part.set.i21.i9, i21 %x_l_I_V_98, i9 %sub_ln248_5, i32 4, i32 12"   --->   Operation 73 'partset' 'p_Result_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%p_Result_85 = bitset i9 @_ssdm_op_BitSet.i9.i9.i32.i1, i9 %res_I_V_23, i32 2, i1 1"   --->   Operation 74 'bitset' 'p_Result_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.35ns)   --->   "%x_l_I_V_99 = select i1 %icmp_ln489_6, i21 %x_l_I_V_98, i21 %p_Result_84"   --->   Operation 75 'select' 'x_l_I_V_99' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.39ns)   --->   "%res_I_V_24 = select i1 %icmp_ln489_6, i9 %res_I_V_23, i9 %p_Result_85"   --->   Operation 76 'select' 'res_I_V_24' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%p_Result_19 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %res_I_V_24, i32 1, i32 8"   --->   Operation 77 'partselect' 'p_Result_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_Result_19, i1 1"   --->   Operation 78 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%p_Result_20 = partselect i10 @_ssdm_op_PartSelect.i10.i21.i32.i32, i21 %x_l_I_V_99, i32 2, i32 11"   --->   Operation 79 'partselect' 'p_Result_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln489_6 = zext i9 %tmp_s"   --->   Operation 80 'zext' 'zext_ln489_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.91ns)   --->   "%icmp_ln489_7 = icmp_ult  i10 %p_Result_20, i10 %zext_ln489_6"   --->   Operation 81 'icmp' 'icmp_ln489_7' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.78ns)   --->   "%sub_ln248_6 = sub i10 %p_Result_20, i10 %zext_ln489_6"   --->   Operation 82 'sub' 'sub_ln248_6' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%p_Result_86 = partset i21 @llvm.part.set.i21.i10, i21 %x_l_I_V_99, i10 %sub_ln248_6, i32 2, i32 11"   --->   Operation 83 'partset' 'p_Result_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%p_Result_87 = bitset i9 @_ssdm_op_BitSet.i9.i9.i32.i1, i9 %res_I_V_24, i32 1, i1 1"   --->   Operation 84 'bitset' 'p_Result_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.35ns)   --->   "%x_l_I_V_100 = select i1 %icmp_ln489_7, i21 %x_l_I_V_99, i21 %p_Result_86"   --->   Operation 85 'select' 'x_l_I_V_100' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.39ns)   --->   "%res_I_V = select i1 %icmp_ln489_7, i9 %res_I_V_24, i9 %p_Result_87"   --->   Operation 86 'select' 'res_I_V' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %res_I_V, i1 1"   --->   Operation 87 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln640 = trunc i21 %x_l_I_V_100"   --->   Operation 88 'trunc' 'trunc_ln640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln489_7 = zext i10 %tmp_1"   --->   Operation 89 'zext' 'zext_ln489_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.94ns)   --->   "%icmp_ln489_8 = icmp_ult  i11 %trunc_ln640, i11 %zext_ln489_7"   --->   Operation 90 'icmp' 'icmp_ln489_8' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.79ns)   --->   "%sub_ln248_7 = sub i11 %trunc_ln640, i11 %zext_ln489_7"   --->   Operation 91 'sub' 'sub_ln248_7' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%p_Result_88 = partset i21 @llvm.part.set.i21.i11, i21 %x_l_I_V_100, i11 %sub_ln248_7, i32 0, i32 10"   --->   Operation 92 'partset' 'p_Result_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%p_Result_89 = bitset i9 @_ssdm_op_BitSet.i9.i9.i32.i1, i9 %res_I_V, i32 0, i1 1"   --->   Operation 93 'bitset' 'p_Result_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.35ns)   --->   "%x_l_I_V_101 = select i1 %icmp_ln489_8, i21 %x_l_I_V_100, i21 %p_Result_88"   --->   Operation 94 'select' 'x_l_I_V_101' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.39ns)   --->   "%res_I_V_25 = select i1 %icmp_ln489_8, i9 %res_I_V, i9 %p_Result_89"   --->   Operation 95 'select' 'res_I_V_25' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln4 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i10.i9, i10 0, i9 %res_I_V_25"   --->   Operation 96 'bitconcatenate' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i19 %trunc_ln4"   --->   Operation 97 'zext' 'zext_ln1494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (1.06ns)   --->   "%icmp_ln318 = icmp_ne  i21 %x_l_I_V_101, i21 %zext_ln1494" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 98 'icmp' 'icmp_ln318' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i2 @_ssdm_op_PartSelect.i2.i40.i32.i32, i40 %x_read, i32 20, i32 21" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 99 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.44ns)   --->   "%icmp_ln318_1 = icmp_eq  i2 %tmp_47, i2 0" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 100 'icmp' 'icmp_ln318_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.90ns)   --->   "%x_l_I_V_19 = add i21 %x_l_I_V_101, i21 2097151"   --->   Operation 101 'add' 'x_l_I_V_19' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (1.06ns)   --->   "%icmp_ln1494 = icmp_ult  i21 %zext_ln1494, i21 %x_l_I_V_101"   --->   Operation 102 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln104 = trunc i9 %res_I_V_25"   --->   Operation 103 'trunc' 'trunc_ln104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %res_I_V_25, i32 1, i32 8"   --->   Operation 104 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln104_1 = trunc i9 %res_I_V_25"   --->   Operation 105 'trunc' 'trunc_ln104_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %res_I_V_25, i32 2, i32 8"   --->   Operation 106 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln104_2 = trunc i9 %res_I_V_25"   --->   Operation 107 'trunc' 'trunc_ln104_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %res_I_V_25, i32 3, i32 8"   --->   Operation 108 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln104_3 = trunc i9 %res_I_V_25"   --->   Operation 109 'trunc' 'trunc_ln104_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %res_I_V_25, i32 4, i32 8"   --->   Operation 110 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln104_4 = trunc i9 %res_I_V_25"   --->   Operation 111 'trunc' 'trunc_ln104_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %res_I_V_25, i32 5, i32 8"   --->   Operation 112 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln104_5 = trunc i9 %res_I_V_25"   --->   Operation 113 'trunc' 'trunc_ln104_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i3 @_ssdm_op_PartSelect.i3.i9.i32.i32, i9 %res_I_V_25, i32 6, i32 8"   --->   Operation 114 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln104_6 = trunc i9 %res_I_V_25"   --->   Operation 115 'trunc' 'trunc_ln104_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i2 @_ssdm_op_PartSelect.i2.i9.i32.i32, i9 %res_I_V_25, i32 7, i32 8"   --->   Operation 116 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln104_7 = trunc i9 %res_I_V_25"   --->   Operation 117 'trunc' 'trunc_ln104_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %res_I_V_25, i32 8"   --->   Operation 118 'bitselect' 'tmp_55' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 11.8>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%x_l_FH_V = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i22.i1, i22 %trunc_ln731, i1 0"   --->   Operation 119 'bitconcatenate' 'x_l_FH_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node and_ln318_1)   --->   "%or_ln318 = or i1 %icmp_ln318, i1 %icmp_ln318_1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 120 'or' 'or_ln318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_102)   --->   "%x_l_I_V_20 = select i1 %icmp_ln318_1, i21 %x_l_I_V_19, i21 %x_l_I_V_101" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 121 'select' 'x_l_I_V_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.90ns) (out node of the LUT)   --->   "%x_l_I_V_102 = sub i21 %x_l_I_V_20, i21 %zext_ln1494"   --->   Operation 122 'sub' 'x_l_I_V_102' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.92ns)   --->   "%x_l_FH_V_35 = add i23 %x_l_FH_V, i23 6291456"   --->   Operation 123 'add' 'x_l_FH_V_35' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node and_ln318_1)   --->   "%xor_ln1494 = xor i1 %icmp_ln1494, i1 1"   --->   Operation 124 'xor' 'xor_ln1494' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln318_1 = and i1 %or_ln318, i1 %xor_ln1494" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 125 'and' 'and_ln318_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.33ns)   --->   "%res_FH_V_45 = select i1 %and_ln318_1, i23 0, i23 4194304" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 126 'select' 'res_FH_V_45' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.33ns)   --->   "%p_Val2_35 = select i1 %and_ln318_1, i23 %x_l_FH_V, i23 %x_l_FH_V_35" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 127 'select' 'p_Val2_35' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.35ns)   --->   "%x_l_I_V_103 = select i1 %and_ln318_1, i21 %x_l_I_V_101, i21 %x_l_I_V_102" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 128 'select' 'x_l_I_V_103' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%p_Result_23 = partselect i2 @_ssdm_op_PartSelect.i2.i23.i32.i32, i23 %res_FH_V_45, i32 21, i32 22"   --->   Operation 129 'partselect' 'p_Result_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%mul_FH_V = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i1.i2.i20, i1 %trunc_ln104, i2 %p_Result_23, i20 524288"   --->   Operation 130 'bitconcatenate' 'mul_FH_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln1494_1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i11.i8, i11 0, i8 %tmp_18"   --->   Operation 131 'bitconcatenate' 'trunc_ln1494_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln1494_1 = zext i19 %trunc_ln1494_1"   --->   Operation 132 'zext' 'zext_ln1494_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (1.06ns)   --->   "%icmp_ln318_2 = icmp_ne  i21 %x_l_I_V_103, i21 %zext_ln1494_1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 133 'icmp' 'icmp_ln318_2' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (1.05ns)   --->   "%icmp_ln318_3 = icmp_ult  i23 %p_Val2_35, i23 %mul_FH_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 134 'icmp' 'icmp_ln318_3' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node and_ln318_2)   --->   "%or_ln318_1 = or i1 %icmp_ln318_2, i1 %icmp_ln318_3" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 135 'or' 'or_ln318_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.90ns)   --->   "%x_l_I_V = add i21 %x_l_I_V_103, i21 2097151"   --->   Operation 136 'add' 'x_l_I_V' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_104)   --->   "%x_l_I_V_23 = select i1 %icmp_ln318_3, i21 %x_l_I_V, i21 %x_l_I_V_103" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 137 'select' 'x_l_I_V_23' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.90ns) (out node of the LUT)   --->   "%x_l_I_V_104 = sub i21 %x_l_I_V_23, i21 %zext_ln1494_1"   --->   Operation 138 'sub' 'x_l_I_V_104' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.92ns)   --->   "%x_l_FH_V_36 = sub i23 %p_Val2_35, i23 %mul_FH_V"   --->   Operation 139 'sub' 'x_l_FH_V_36' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%p_Result_90 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V_45, i32 21, i1 1"   --->   Operation 140 'bitset' 'p_Result_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (1.06ns)   --->   "%icmp_ln1494_6 = icmp_ult  i21 %zext_ln1494_1, i21 %x_l_I_V_103"   --->   Operation 141 'icmp' 'icmp_ln1494_6' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node and_ln318_2)   --->   "%xor_ln1494_1 = xor i1 %icmp_ln1494_6, i1 1"   --->   Operation 142 'xor' 'xor_ln1494_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln318_2 = and i1 %or_ln318_1, i1 %xor_ln1494_1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 143 'and' 'and_ln318_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.33ns)   --->   "%res_FH_V_46 = select i1 %and_ln318_2, i23 %res_FH_V_45, i23 %p_Result_90" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 144 'select' 'res_FH_V_46' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.33ns)   --->   "%x_l_FH_V_37 = select i1 %and_ln318_2, i23 %p_Val2_35, i23 %x_l_FH_V_36" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 145 'select' 'x_l_FH_V_37' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.35ns)   --->   "%x_l_I_V_105 = select i1 %and_ln318_2, i21 %x_l_I_V_103, i21 %x_l_I_V_104" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 146 'select' 'x_l_I_V_105' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%p_Result_24 = partselect i3 @_ssdm_op_PartSelect.i3.i23.i32.i32, i23 %res_FH_V_46, i32 20, i32 22"   --->   Operation 147 'partselect' 'p_Result_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%mul_FH_V_1 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i2.i3.i18, i2 %trunc_ln104_1, i3 %p_Result_24, i18 131072"   --->   Operation 148 'bitconcatenate' 'mul_FH_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln1494_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i12.i7, i12 0, i7 %tmp_19"   --->   Operation 149 'bitconcatenate' 'trunc_ln1494_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln1494_2 = zext i19 %trunc_ln1494_2"   --->   Operation 150 'zext' 'zext_ln1494_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (1.06ns)   --->   "%icmp_ln318_4 = icmp_ne  i21 %x_l_I_V_105, i21 %zext_ln1494_2" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 151 'icmp' 'icmp_ln318_4' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (1.05ns)   --->   "%icmp_ln318_5 = icmp_ult  i23 %x_l_FH_V_37, i23 %mul_FH_V_1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 152 'icmp' 'icmp_ln318_5' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node and_ln318_3)   --->   "%or_ln318_2 = or i1 %icmp_ln318_4, i1 %icmp_ln318_5" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 153 'or' 'or_ln318_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.90ns)   --->   "%x_l_I_V_26 = add i21 %x_l_I_V_105, i21 2097151"   --->   Operation 154 'add' 'x_l_I_V_26' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_106)   --->   "%x_l_I_V_27 = select i1 %icmp_ln318_5, i21 %x_l_I_V_26, i21 %x_l_I_V_105" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 155 'select' 'x_l_I_V_27' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.90ns) (out node of the LUT)   --->   "%x_l_I_V_106 = sub i21 %x_l_I_V_27, i21 %zext_ln1494_2"   --->   Operation 156 'sub' 'x_l_I_V_106' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.92ns)   --->   "%x_l_FH_V_38 = sub i23 %x_l_FH_V_37, i23 %mul_FH_V_1"   --->   Operation 157 'sub' 'x_l_FH_V_38' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%p_Result_91 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V_46, i32 20, i1 1"   --->   Operation 158 'bitset' 'p_Result_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (1.06ns)   --->   "%icmp_ln1494_7 = icmp_ult  i21 %zext_ln1494_2, i21 %x_l_I_V_105"   --->   Operation 159 'icmp' 'icmp_ln1494_7' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node and_ln318_3)   --->   "%xor_ln1494_2 = xor i1 %icmp_ln1494_7, i1 1"   --->   Operation 160 'xor' 'xor_ln1494_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln318_3 = and i1 %or_ln318_2, i1 %xor_ln1494_2" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 161 'and' 'and_ln318_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.33ns)   --->   "%res_FH_V_47 = select i1 %and_ln318_3, i23 %res_FH_V_46, i23 %p_Result_91" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 162 'select' 'res_FH_V_47' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.33ns)   --->   "%x_l_FH_V_39 = select i1 %and_ln318_3, i23 %x_l_FH_V_37, i23 %x_l_FH_V_38" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 163 'select' 'x_l_FH_V_39' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.35ns)   --->   "%x_l_I_V_107 = select i1 %and_ln318_3, i21 %x_l_I_V_105, i21 %x_l_I_V_106" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 164 'select' 'x_l_I_V_107' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%p_Result_25 = partselect i4 @_ssdm_op_PartSelect.i4.i23.i32.i32, i23 %res_FH_V_47, i32 19, i32 22"   --->   Operation 165 'partselect' 'p_Result_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%mul_FH_V_2 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i3.i4.i16, i3 %trunc_ln104_2, i4 %p_Result_25, i16 32768"   --->   Operation 166 'bitconcatenate' 'mul_FH_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln1494_3 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i13.i6, i13 0, i6 %tmp_20"   --->   Operation 167 'bitconcatenate' 'trunc_ln1494_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln1494_3 = zext i19 %trunc_ln1494_3"   --->   Operation 168 'zext' 'zext_ln1494_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (1.06ns)   --->   "%icmp_ln318_6 = icmp_ne  i21 %x_l_I_V_107, i21 %zext_ln1494_3" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 169 'icmp' 'icmp_ln318_6' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (1.05ns)   --->   "%icmp_ln318_7 = icmp_ult  i23 %x_l_FH_V_39, i23 %mul_FH_V_2" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 170 'icmp' 'icmp_ln318_7' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node and_ln318_4)   --->   "%or_ln318_3 = or i1 %icmp_ln318_6, i1 %icmp_ln318_7" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 171 'or' 'or_ln318_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.90ns)   --->   "%x_l_I_V_30 = add i21 %x_l_I_V_107, i21 2097151"   --->   Operation 172 'add' 'x_l_I_V_30' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_108)   --->   "%x_l_I_V_31 = select i1 %icmp_ln318_7, i21 %x_l_I_V_30, i21 %x_l_I_V_107" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 173 'select' 'x_l_I_V_31' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.90ns) (out node of the LUT)   --->   "%x_l_I_V_108 = sub i21 %x_l_I_V_31, i21 %zext_ln1494_3"   --->   Operation 174 'sub' 'x_l_I_V_108' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.92ns)   --->   "%x_l_FH_V_40 = sub i23 %x_l_FH_V_39, i23 %mul_FH_V_2"   --->   Operation 175 'sub' 'x_l_FH_V_40' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%p_Result_92 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V_47, i32 19, i1 1"   --->   Operation 176 'bitset' 'p_Result_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (1.06ns)   --->   "%icmp_ln1494_8 = icmp_ult  i21 %zext_ln1494_3, i21 %x_l_I_V_107"   --->   Operation 177 'icmp' 'icmp_ln1494_8' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node and_ln318_4)   --->   "%xor_ln1494_3 = xor i1 %icmp_ln1494_8, i1 1"   --->   Operation 178 'xor' 'xor_ln1494_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln318_4 = and i1 %or_ln318_3, i1 %xor_ln1494_3" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 179 'and' 'and_ln318_4' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (0.33ns)   --->   "%res_FH_V_48 = select i1 %and_ln318_4, i23 %res_FH_V_47, i23 %p_Result_92" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 180 'select' 'res_FH_V_48' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (0.33ns)   --->   "%x_l_FH_V_41 = select i1 %and_ln318_4, i23 %x_l_FH_V_39, i23 %x_l_FH_V_40" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 181 'select' 'x_l_FH_V_41' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (0.35ns)   --->   "%x_l_I_V_109 = select i1 %and_ln318_4, i21 %x_l_I_V_107, i21 %x_l_I_V_108" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 182 'select' 'x_l_I_V_109' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%p_Result_26 = partselect i5 @_ssdm_op_PartSelect.i5.i23.i32.i32, i23 %res_FH_V_48, i32 18, i32 22"   --->   Operation 183 'partselect' 'p_Result_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%mul_FH_V_3 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i4.i5.i14, i4 %trunc_ln104_3, i5 %p_Result_26, i14 8192"   --->   Operation 184 'bitconcatenate' 'mul_FH_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln1494_4 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 0, i5 %tmp_21"   --->   Operation 185 'bitconcatenate' 'trunc_ln1494_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln1494_4 = zext i19 %trunc_ln1494_4"   --->   Operation 186 'zext' 'zext_ln1494_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (1.06ns)   --->   "%icmp_ln318_8 = icmp_ne  i21 %x_l_I_V_109, i21 %zext_ln1494_4" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 187 'icmp' 'icmp_ln318_8' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 188 [1/1] (1.05ns)   --->   "%icmp_ln318_9 = icmp_ult  i23 %x_l_FH_V_41, i23 %mul_FH_V_3" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 188 'icmp' 'icmp_ln318_9' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node and_ln318_5)   --->   "%or_ln318_4 = or i1 %icmp_ln318_8, i1 %icmp_ln318_9" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 189 'or' 'or_ln318_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 190 [1/1] (0.90ns)   --->   "%x_l_I_V_34 = add i21 %x_l_I_V_109, i21 2097151"   --->   Operation 190 'add' 'x_l_I_V_34' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_110)   --->   "%x_l_I_V_35 = select i1 %icmp_ln318_9, i21 %x_l_I_V_34, i21 %x_l_I_V_109" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 191 'select' 'x_l_I_V_35' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 192 [1/1] (0.90ns) (out node of the LUT)   --->   "%x_l_I_V_110 = sub i21 %x_l_I_V_35, i21 %zext_ln1494_4"   --->   Operation 192 'sub' 'x_l_I_V_110' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 193 [1/1] (0.92ns)   --->   "%x_l_FH_V_42 = sub i23 %x_l_FH_V_41, i23 %mul_FH_V_3"   --->   Operation 193 'sub' 'x_l_FH_V_42' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%p_Result_93 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V_48, i32 18, i1 1"   --->   Operation 194 'bitset' 'p_Result_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (1.06ns)   --->   "%icmp_ln1494_9 = icmp_ult  i21 %zext_ln1494_4, i21 %x_l_I_V_109"   --->   Operation 195 'icmp' 'icmp_ln1494_9' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node and_ln318_5)   --->   "%xor_ln1494_4 = xor i1 %icmp_ln1494_9, i1 1"   --->   Operation 196 'xor' 'xor_ln1494_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 197 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln318_5 = and i1 %or_ln318_4, i1 %xor_ln1494_4" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 197 'and' 'and_ln318_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 198 [1/1] (0.33ns)   --->   "%res_FH_V_49 = select i1 %and_ln318_5, i23 %res_FH_V_48, i23 %p_Result_93" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 198 'select' 'res_FH_V_49' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 199 [1/1] (0.33ns)   --->   "%x_l_FH_V_43 = select i1 %and_ln318_5, i23 %x_l_FH_V_41, i23 %x_l_FH_V_42" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 199 'select' 'x_l_FH_V_43' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 200 [1/1] (0.35ns)   --->   "%x_l_I_V_111 = select i1 %and_ln318_5, i21 %x_l_I_V_109, i21 %x_l_I_V_110" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 200 'select' 'x_l_I_V_111' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%p_Result_27 = partselect i6 @_ssdm_op_PartSelect.i6.i23.i32.i32, i23 %res_FH_V_49, i32 17, i32 22"   --->   Operation 201 'partselect' 'p_Result_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%mul_FH_V_4 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i5.i6.i12, i5 %trunc_ln104_4, i6 %p_Result_27, i12 2048"   --->   Operation 202 'bitconcatenate' 'mul_FH_V_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln1494_5 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i15.i4, i15 0, i4 %tmp_22"   --->   Operation 203 'bitconcatenate' 'trunc_ln1494_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln1494_5 = zext i19 %trunc_ln1494_5"   --->   Operation 204 'zext' 'zext_ln1494_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (1.06ns)   --->   "%icmp_ln318_10 = icmp_ne  i21 %x_l_I_V_111, i21 %zext_ln1494_5" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 205 'icmp' 'icmp_ln318_10' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 206 [1/1] (1.05ns)   --->   "%icmp_ln318_22 = icmp_ult  i23 %x_l_FH_V_43, i23 %mul_FH_V_4" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 206 'icmp' 'icmp_ln318_22' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node and_ln318_6)   --->   "%or_ln318_5 = or i1 %icmp_ln318_10, i1 %icmp_ln318_22" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 207 'or' 'or_ln318_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 208 [1/1] (0.90ns)   --->   "%x_l_I_V_38 = add i21 %x_l_I_V_111, i21 2097151"   --->   Operation 208 'add' 'x_l_I_V_38' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_112)   --->   "%x_l_I_V_39 = select i1 %icmp_ln318_22, i21 %x_l_I_V_38, i21 %x_l_I_V_111" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 209 'select' 'x_l_I_V_39' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 210 [1/1] (0.90ns) (out node of the LUT)   --->   "%x_l_I_V_112 = sub i21 %x_l_I_V_39, i21 %zext_ln1494_5"   --->   Operation 210 'sub' 'x_l_I_V_112' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 211 [1/1] (0.92ns)   --->   "%x_l_FH_V_44 = sub i23 %x_l_FH_V_43, i23 %mul_FH_V_4"   --->   Operation 211 'sub' 'x_l_FH_V_44' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 212 [1/1] (1.06ns)   --->   "%icmp_ln1494_10 = icmp_ult  i21 %zext_ln1494_5, i21 %x_l_I_V_111"   --->   Operation 212 'icmp' 'icmp_ln1494_10' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node and_ln318_6)   --->   "%xor_ln1494_5 = xor i1 %icmp_ln1494_10, i1 1"   --->   Operation 213 'xor' 'xor_ln1494_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 214 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln318_6 = and i1 %or_ln318_5, i1 %xor_ln1494_5" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 214 'and' 'and_ln318_6' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 215 [1/1] (0.33ns)   --->   "%x_l_FH_V_45 = select i1 %and_ln318_6, i23 %x_l_FH_V_43, i23 %x_l_FH_V_44" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 215 'select' 'x_l_FH_V_45' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 11.7>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%p_Result_94 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V_49, i32 17, i1 1"   --->   Operation 216 'bitset' 'p_Result_94' <Predicate = (!and_ln318_6)> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (0.33ns)   --->   "%res_FH_V_50 = select i1 %and_ln318_6, i23 %res_FH_V_49, i23 %p_Result_94" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 217 'select' 'res_FH_V_50' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 218 [1/1] (0.35ns)   --->   "%x_l_I_V_113 = select i1 %and_ln318_6, i21 %x_l_I_V_111, i21 %x_l_I_V_112" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 218 'select' 'x_l_I_V_113' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%p_Result_28 = partselect i7 @_ssdm_op_PartSelect.i7.i23.i32.i32, i23 %res_FH_V_50, i32 16, i32 22"   --->   Operation 219 'partselect' 'p_Result_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%mul_FH_V_5 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i6.i7.i10, i6 %trunc_ln104_5, i7 %p_Result_28, i10 512"   --->   Operation 220 'bitconcatenate' 'mul_FH_V_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln1494_6 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 0, i3 %tmp_23"   --->   Operation 221 'bitconcatenate' 'trunc_ln1494_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln1494_6 = zext i19 %trunc_ln1494_6"   --->   Operation 222 'zext' 'zext_ln1494_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 223 [1/1] (1.06ns)   --->   "%icmp_ln318_23 = icmp_ne  i21 %x_l_I_V_113, i21 %zext_ln1494_6" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 223 'icmp' 'icmp_ln318_23' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 224 [1/1] (1.05ns)   --->   "%icmp_ln318_24 = icmp_ult  i23 %x_l_FH_V_45, i23 %mul_FH_V_5" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 224 'icmp' 'icmp_ln318_24' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node and_ln318_7)   --->   "%or_ln318_6 = or i1 %icmp_ln318_23, i1 %icmp_ln318_24" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 225 'or' 'or_ln318_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 226 [1/1] (0.90ns)   --->   "%x_l_I_V_42 = add i21 %x_l_I_V_113, i21 2097151"   --->   Operation 226 'add' 'x_l_I_V_42' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_114)   --->   "%x_l_I_V_43 = select i1 %icmp_ln318_24, i21 %x_l_I_V_42, i21 %x_l_I_V_113" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 227 'select' 'x_l_I_V_43' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 228 [1/1] (0.90ns) (out node of the LUT)   --->   "%x_l_I_V_114 = sub i21 %x_l_I_V_43, i21 %zext_ln1494_6"   --->   Operation 228 'sub' 'x_l_I_V_114' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 229 [1/1] (0.92ns)   --->   "%x_l_FH_V_46 = sub i23 %x_l_FH_V_45, i23 %mul_FH_V_5"   --->   Operation 229 'sub' 'x_l_FH_V_46' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 230 [1/1] (0.00ns)   --->   "%p_Result_95 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V_50, i32 16, i1 1"   --->   Operation 230 'bitset' 'p_Result_95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 231 [1/1] (1.06ns)   --->   "%icmp_ln1494_11 = icmp_ult  i21 %zext_ln1494_6, i21 %x_l_I_V_113"   --->   Operation 231 'icmp' 'icmp_ln1494_11' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node and_ln318_7)   --->   "%xor_ln1494_6 = xor i1 %icmp_ln1494_11, i1 1"   --->   Operation 232 'xor' 'xor_ln1494_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 233 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln318_7 = and i1 %or_ln318_6, i1 %xor_ln1494_6" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 233 'and' 'and_ln318_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 234 [1/1] (0.33ns)   --->   "%res_FH_V_51 = select i1 %and_ln318_7, i23 %res_FH_V_50, i23 %p_Result_95" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 234 'select' 'res_FH_V_51' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 235 [1/1] (0.33ns)   --->   "%x_l_FH_V_47 = select i1 %and_ln318_7, i23 %x_l_FH_V_45, i23 %x_l_FH_V_46" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 235 'select' 'x_l_FH_V_47' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 236 [1/1] (0.35ns)   --->   "%x_l_I_V_115 = select i1 %and_ln318_7, i21 %x_l_I_V_113, i21 %x_l_I_V_114" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 236 'select' 'x_l_I_V_115' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%p_Result_29 = partselect i8 @_ssdm_op_PartSelect.i8.i23.i32.i32, i23 %res_FH_V_51, i32 15, i32 22"   --->   Operation 237 'partselect' 'p_Result_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%mul_FH_V_6 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i7.i8.i8, i7 %trunc_ln104_6, i8 %p_Result_29, i8 128"   --->   Operation 238 'bitconcatenate' 'mul_FH_V_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln1494_7 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 0, i2 %tmp_24"   --->   Operation 239 'bitconcatenate' 'trunc_ln1494_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln1494_7 = zext i19 %trunc_ln1494_7"   --->   Operation 240 'zext' 'zext_ln1494_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (1.06ns)   --->   "%icmp_ln318_25 = icmp_ne  i21 %x_l_I_V_115, i21 %zext_ln1494_7" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 241 'icmp' 'icmp_ln318_25' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 242 [1/1] (1.05ns)   --->   "%icmp_ln318_26 = icmp_ult  i23 %x_l_FH_V_47, i23 %mul_FH_V_6" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 242 'icmp' 'icmp_ln318_26' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node and_ln318_8)   --->   "%or_ln318_7 = or i1 %icmp_ln318_25, i1 %icmp_ln318_26" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 243 'or' 'or_ln318_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 244 [1/1] (0.90ns)   --->   "%x_l_I_V_46 = add i21 %x_l_I_V_115, i21 2097151"   --->   Operation 244 'add' 'x_l_I_V_46' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_116)   --->   "%x_l_I_V_47 = select i1 %icmp_ln318_26, i21 %x_l_I_V_46, i21 %x_l_I_V_115" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 245 'select' 'x_l_I_V_47' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 246 [1/1] (0.90ns) (out node of the LUT)   --->   "%x_l_I_V_116 = sub i21 %x_l_I_V_47, i21 %zext_ln1494_7"   --->   Operation 246 'sub' 'x_l_I_V_116' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 247 [1/1] (0.92ns)   --->   "%x_l_FH_V_48 = sub i23 %x_l_FH_V_47, i23 %mul_FH_V_6"   --->   Operation 247 'sub' 'x_l_FH_V_48' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%p_Result_96 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V_51, i32 15, i1 1"   --->   Operation 248 'bitset' 'p_Result_96' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (1.06ns)   --->   "%icmp_ln1494_12 = icmp_ult  i21 %zext_ln1494_7, i21 %x_l_I_V_115"   --->   Operation 249 'icmp' 'icmp_ln1494_12' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node and_ln318_8)   --->   "%xor_ln1494_7 = xor i1 %icmp_ln1494_12, i1 1"   --->   Operation 250 'xor' 'xor_ln1494_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 251 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln318_8 = and i1 %or_ln318_7, i1 %xor_ln1494_7" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 251 'and' 'and_ln318_8' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 252 [1/1] (0.33ns)   --->   "%res_FH_V = select i1 %and_ln318_8, i23 %res_FH_V_51, i23 %p_Result_96" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 252 'select' 'res_FH_V' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 253 [1/1] (0.33ns)   --->   "%x_l_FH_V_49 = select i1 %and_ln318_8, i23 %x_l_FH_V_47, i23 %x_l_FH_V_48" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 253 'select' 'x_l_FH_V_49' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 254 [1/1] (0.35ns)   --->   "%x_l_I_V_117 = select i1 %and_ln318_8, i21 %x_l_I_V_115, i21 %x_l_I_V_116" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 254 'select' 'x_l_I_V_117' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%p_Result_30 = partselect i9 @_ssdm_op_PartSelect.i9.i23.i32.i32, i23 %res_FH_V, i32 14, i32 22"   --->   Operation 255 'partselect' 'p_Result_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%mul_FH_V_7 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i8.i9.i6, i8 %trunc_ln104_7, i9 %p_Result_30, i6 32"   --->   Operation 256 'bitconcatenate' 'mul_FH_V_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%trunc_ln1494_8 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i18.i1, i18 0, i1 %tmp_55"   --->   Operation 257 'bitconcatenate' 'trunc_ln1494_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln1494_8 = zext i19 %trunc_ln1494_8"   --->   Operation 258 'zext' 'zext_ln1494_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 259 [1/1] (1.06ns)   --->   "%icmp_ln318_27 = icmp_ne  i21 %x_l_I_V_117, i21 %zext_ln1494_8" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 259 'icmp' 'icmp_ln318_27' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 260 [1/1] (1.05ns)   --->   "%icmp_ln318_28 = icmp_ult  i23 %x_l_FH_V_49, i23 %mul_FH_V_7" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 260 'icmp' 'icmp_ln318_28' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node and_ln318_9)   --->   "%or_ln318_8 = or i1 %icmp_ln318_27, i1 %icmp_ln318_28" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 261 'or' 'or_ln318_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 262 [1/1] (0.90ns)   --->   "%x_l_I_V_50 = add i21 %x_l_I_V_117, i21 2097151"   --->   Operation 262 'add' 'x_l_I_V_50' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_118)   --->   "%x_l_I_V_51 = select i1 %icmp_ln318_28, i21 %x_l_I_V_50, i21 %x_l_I_V_117" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 263 'select' 'x_l_I_V_51' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 264 [1/1] (0.90ns) (out node of the LUT)   --->   "%x_l_I_V_118 = sub i21 %x_l_I_V_51, i21 %zext_ln1494_8"   --->   Operation 264 'sub' 'x_l_I_V_118' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 265 [1/1] (0.92ns)   --->   "%x_l_FH_V_50 = sub i23 %x_l_FH_V_49, i23 %mul_FH_V_7"   --->   Operation 265 'sub' 'x_l_FH_V_50' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 266 [1/1] (0.00ns)   --->   "%p_Result_97 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V, i32 14, i1 1"   --->   Operation 266 'bitset' 'p_Result_97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 267 [1/1] (1.06ns)   --->   "%icmp_ln1494_15 = icmp_ult  i21 %zext_ln1494_8, i21 %x_l_I_V_117"   --->   Operation 267 'icmp' 'icmp_ln1494_15' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node and_ln318_9)   --->   "%xor_ln1494_8 = xor i1 %icmp_ln1494_15, i1 1"   --->   Operation 268 'xor' 'xor_ln1494_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 269 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln318_9 = and i1 %or_ln318_8, i1 %xor_ln1494_8" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 269 'and' 'and_ln318_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 270 [1/1] (0.33ns)   --->   "%res_FH_V_52 = select i1 %and_ln318_9, i23 %res_FH_V, i23 %p_Result_97" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 270 'select' 'res_FH_V_52' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 271 [1/1] (0.33ns)   --->   "%x_l_FH_V_51 = select i1 %and_ln318_9, i23 %x_l_FH_V_49, i23 %x_l_FH_V_50" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 271 'select' 'x_l_FH_V_51' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 272 [1/1] (0.35ns)   --->   "%x_l_I_V_119 = select i1 %and_ln318_9, i21 %x_l_I_V_117, i21 %x_l_I_V_118" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 272 'select' 'x_l_I_V_119' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 273 [1/1] (0.00ns)   --->   "%p_Result_31 = partselect i10 @_ssdm_op_PartSelect.i10.i23.i32.i32, i23 %res_FH_V_52, i32 13, i32 22"   --->   Operation 273 'partselect' 'p_Result_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 274 [1/1] (0.00ns)   --->   "%mul_FH_V_8 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i9.i10.i4, i9 %res_I_V_25, i10 %p_Result_31, i4 8"   --->   Operation 274 'bitconcatenate' 'mul_FH_V_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 275 [1/1] (1.06ns)   --->   "%icmp_ln318_29 = icmp_ne  i21 %x_l_I_V_119, i21 0" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 275 'icmp' 'icmp_ln318_29' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 276 [1/1] (1.05ns)   --->   "%icmp_ln318_30 = icmp_ult  i23 %x_l_FH_V_51, i23 %mul_FH_V_8" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 276 'icmp' 'icmp_ln318_30' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node and_ln318_10)   --->   "%or_ln318_9 = or i1 %icmp_ln318_29, i1 %icmp_ln318_30" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 277 'or' 'or_ln318_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 278 [1/1] (0.90ns)   --->   "%x_l_I_V_54 = add i21 %x_l_I_V_119, i21 2097151"   --->   Operation 278 'add' 'x_l_I_V_54' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_121)   --->   "%x_l_I_V_120 = select i1 %icmp_ln318_30, i21 %x_l_I_V_54, i21 %x_l_I_V_119" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 279 'select' 'x_l_I_V_120' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 280 [1/1] (0.92ns)   --->   "%x_l_FH_V_52 = sub i23 %x_l_FH_V_51, i23 %mul_FH_V_8"   --->   Operation 280 'sub' 'x_l_FH_V_52' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 281 [1/1] (0.00ns)   --->   "%p_Result_98 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V_52, i32 13, i1 1"   --->   Operation 281 'bitset' 'p_Result_98' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 282 [1/1] (1.06ns)   --->   "%icmp_ln1494_16 = icmp_eq  i21 %x_l_I_V_119, i21 0"   --->   Operation 282 'icmp' 'icmp_ln1494_16' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 283 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln318_10 = and i1 %or_ln318_9, i1 %icmp_ln1494_16" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 283 'and' 'and_ln318_10' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 284 [1/1] (0.33ns)   --->   "%res_FH_V_53 = select i1 %and_ln318_10, i23 %res_FH_V_52, i23 %p_Result_98" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 284 'select' 'res_FH_V_53' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 285 [1/1] (0.33ns)   --->   "%x_l_FH_V_53 = select i1 %and_ln318_10, i23 %x_l_FH_V_51, i23 %x_l_FH_V_52" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 285 'select' 'x_l_FH_V_53' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 286 [1/1] (0.35ns) (out node of the LUT)   --->   "%x_l_I_V_121 = select i1 %and_ln318_10, i21 %x_l_I_V_119, i21 %x_l_I_V_120" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 286 'select' 'x_l_I_V_121' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 287 [1/1] (0.00ns)   --->   "%p_Result_32 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %res_FH_V_53, i32 12, i32 22"   --->   Operation 287 'partselect' 'p_Result_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 288 [1/1] (0.00ns)   --->   "%mul_FH_V_9 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i1.i9.i11.i2, i1 0, i9 %res_I_V_25, i11 %p_Result_32, i2 2"   --->   Operation 288 'bitconcatenate' 'mul_FH_V_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 289 [1/1] (1.06ns)   --->   "%icmp_ln318_31 = icmp_ne  i21 %x_l_I_V_121, i21 0" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 289 'icmp' 'icmp_ln318_31' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 290 [1/1] (1.05ns)   --->   "%icmp_ln318_32 = icmp_ult  i23 %x_l_FH_V_53, i23 %mul_FH_V_9" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 290 'icmp' 'icmp_ln318_32' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node and_ln318_11)   --->   "%or_ln318_10 = or i1 %icmp_ln318_31, i1 %icmp_ln318_32" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 291 'or' 'or_ln318_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 292 [1/1] (0.90ns)   --->   "%x_l_I_V_57 = add i21 %x_l_I_V_121, i21 2097151"   --->   Operation 292 'add' 'x_l_I_V_57' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_123)   --->   "%x_l_I_V_122 = select i1 %icmp_ln318_32, i21 %x_l_I_V_57, i21 %x_l_I_V_121" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 293 'select' 'x_l_I_V_122' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 294 [1/1] (0.92ns)   --->   "%x_l_FH_V_54 = sub i23 %x_l_FH_V_53, i23 %mul_FH_V_9"   --->   Operation 294 'sub' 'x_l_FH_V_54' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 295 [1/1] (0.00ns)   --->   "%p_Result_99 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V_53, i32 12, i1 1"   --->   Operation 295 'bitset' 'p_Result_99' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 296 [1/1] (1.06ns)   --->   "%icmp_ln1494_17 = icmp_eq  i21 %x_l_I_V_121, i21 0"   --->   Operation 296 'icmp' 'icmp_ln1494_17' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 297 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln318_11 = and i1 %or_ln318_10, i1 %icmp_ln1494_17" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 297 'and' 'and_ln318_11' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 298 [1/1] (0.33ns)   --->   "%res_FH_V_54 = select i1 %and_ln318_11, i23 %res_FH_V_53, i23 %p_Result_99" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 298 'select' 'res_FH_V_54' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 299 [1/1] (0.33ns)   --->   "%x_l_FH_V_55 = select i1 %and_ln318_11, i23 %x_l_FH_V_53, i23 %x_l_FH_V_54" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 299 'select' 'x_l_FH_V_55' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 300 [1/1] (0.35ns) (out node of the LUT)   --->   "%x_l_I_V_123 = select i1 %and_ln318_11, i21 %x_l_I_V_121, i21 %x_l_I_V_122" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 300 'select' 'x_l_I_V_123' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 301 [1/1] (0.00ns)   --->   "%p_Result_33 = partselect i12 @_ssdm_op_PartSelect.i12.i23.i32.i32, i23 %res_FH_V_54, i32 11, i32 22"   --->   Operation 301 'partselect' 'p_Result_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 302 [1/1] (0.00ns)   --->   "%mul_FH_V_10 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i2.i9.i12, i2 0, i9 %res_I_V_25, i12 %p_Result_33"   --->   Operation 302 'bitconcatenate' 'mul_FH_V_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 303 [1/1] (1.06ns)   --->   "%icmp_ln1494_13 = icmp_ne  i21 %x_l_I_V_123, i21 0"   --->   Operation 303 'icmp' 'icmp_ln1494_13' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 304 [1/1] (1.06ns)   --->   "%icmp_ln1498 = icmp_eq  i21 %x_l_I_V_123, i21 0"   --->   Operation 304 'icmp' 'icmp_ln1498' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 305 [1/1] (1.05ns)   --->   "%icmp_ln1494_14 = icmp_ugt  i23 %x_l_FH_V_55, i23 %mul_FH_V_10"   --->   Operation 305 'icmp' 'icmp_ln1494_14' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_22)   --->   "%and_ln318 = and i1 %icmp_ln1498, i1 %icmp_ln1494_14" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 306 'and' 'and_ln318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 307 [1/1] (1.05ns)   --->   "%icmp_ln331 = icmp_ult  i23 %mul_FH_V_10, i23 %x_l_FH_V_55" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 307 'icmp' 'icmp_ln331' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 308 [1/1] (0.90ns)   --->   "%x_l_I_V_60 = add i21 %x_l_I_V_123, i21 2097151"   --->   Operation 308 'add' 'x_l_I_V_60' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node x_l_FH_V_56)   --->   "%xor_ln703 = xor i23 %mul_FH_V_10, i23 8388607"   --->   Operation 309 'xor' 'xor_ln703' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 310 [1/1] (0.92ns) (out node of the LUT)   --->   "%x_l_FH_V_56 = add i23 %x_l_FH_V_55, i23 %xor_ln703"   --->   Operation 310 'add' 'x_l_FH_V_56' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 311 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln318_22 = or i1 %icmp_ln1494_13, i1 %and_ln318" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 311 'or' 'or_ln318_22' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 11.8>
ST_4 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_125)   --->   "%xor_ln331 = xor i1 %icmp_ln331, i1 1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 312 'xor' 'xor_ln331' <Predicate = (or_ln318_22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_125)   --->   "%x_l_I_V_124 = select i1 %xor_ln331, i21 %x_l_I_V_60, i21 %x_l_I_V_123" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 313 'select' 'x_l_I_V_124' <Predicate = (or_ln318_22)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 314 [1/1] (0.00ns)   --->   "%p_Result_100 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V_54, i32 11, i1 1"   --->   Operation 314 'bitset' 'p_Result_100' <Predicate = (or_ln318_22)> <Delay = 0.00>
ST_4 : Operation 315 [1/1] (0.33ns)   --->   "%res_FH_V_55 = select i1 %or_ln318_22, i23 %p_Result_100, i23 %res_FH_V_54" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 315 'select' 'res_FH_V_55' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 316 [1/1] (0.33ns)   --->   "%x_l_FL_V_21 = select i1 %or_ln318_22, i23 4194304, i23 0" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 316 'select' 'x_l_FL_V_21' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 317 [1/1] (0.33ns)   --->   "%x_l_FH_V_57 = select i1 %or_ln318_22, i23 %x_l_FH_V_56, i23 %x_l_FH_V_55" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 317 'select' 'x_l_FH_V_57' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 318 [1/1] (0.35ns) (out node of the LUT)   --->   "%x_l_I_V_125 = select i1 %or_ln318_22, i21 %x_l_I_V_124, i21 %x_l_I_V_123" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 318 'select' 'x_l_I_V_125' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i2 @_ssdm_op_PartSelect.i2.i23.i32.i32, i23 %res_FH_V_55, i32 10, i32 11"   --->   Operation 319 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %res_FH_V_55, i32 12, i32 22"   --->   Operation 320 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 321 [1/1] (0.00ns)   --->   "%mul_FH_V_11 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i3.i9.i11, i3 0, i9 %res_I_V_25, i11 %tmp_25"   --->   Operation 321 'bitconcatenate' 'mul_FH_V_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 322 [1/1] (0.00ns)   --->   "%mul_FL_V = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i2.i21, i2 %tmp_2, i21 1048576"   --->   Operation 322 'bitconcatenate' 'mul_FL_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 323 [1/1] (1.05ns)   --->   "%icmp_ln318_11 = icmp_ne  i23 %x_l_FH_V_57, i23 %mul_FH_V_11" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 323 'icmp' 'icmp_ln318_11' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 324 [1/1] (1.05ns)   --->   "%delta_V = icmp_ult  i23 %x_l_FL_V_21, i23 %mul_FL_V"   --->   Operation 324 'icmp' 'delta_V' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node and_ln318_13)   --->   "%or_ln318_11 = or i1 %icmp_ln318_11, i1 %delta_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 325 'or' 'or_ln318_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 326 [1/1] (0.17ns)   --->   "%p_neg231 = select i1 %delta_V, i23 8388607, i23 0"   --->   Operation 326 'select' 'p_neg231' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_126)   --->   "%xor_ln339 = xor i1 %delta_V, i1 1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 327 'xor' 'xor_ln339' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_126)   --->   "%or_ln339 = or i1 %icmp_ln318_11, i1 %xor_ln339" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 328 'or' 'or_ln339' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 329 [1/1] (0.90ns)   --->   "%x_l_I_V_63 = add i21 %x_l_I_V_125, i21 2097151"   --->   Operation 329 'add' 'x_l_I_V_63' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 330 [1/1] (1.05ns)   --->   "%icmp_ln1495 = icmp_ult  i23 %x_l_FH_V_57, i23 %mul_FH_V_11"   --->   Operation 330 'icmp' 'icmp_ln1495' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_126)   --->   "%xor_ln1495 = xor i1 %icmp_ln1495, i1 1"   --->   Operation 331 'xor' 'xor_ln1495' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_126)   --->   "%and_ln339 = and i1 %xor_ln1495, i1 %or_ln339" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 332 'and' 'and_ln339' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 333 [1/1] (0.35ns) (out node of the LUT)   --->   "%x_l_I_V_126 = select i1 %and_ln339, i21 %x_l_I_V_125, i21 %x_l_I_V_63" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 333 'select' 'x_l_I_V_126' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 334 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln703 = sub i23 %p_neg231, i23 %mul_FH_V_11"   --->   Operation 334 'sub' 'sub_ln703' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 335 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%x_l_FH_V_58 = add i23 %sub_ln703, i23 %x_l_FH_V_57"   --->   Operation 335 'add' 'x_l_FH_V_58' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 336 [1/1] (0.92ns)   --->   "%x_l_FL_V = sub i23 %x_l_FL_V_21, i23 %mul_FL_V"   --->   Operation 336 'sub' 'x_l_FL_V' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 337 [1/1] (0.00ns)   --->   "%p_Result_101 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V_55, i32 10, i1 1"   --->   Operation 337 'bitset' 'p_Result_101' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 338 [1/1] (1.06ns)   --->   "%icmp_ln1498_1 = icmp_eq  i21 %x_l_I_V_125, i21 0"   --->   Operation 338 'icmp' 'icmp_ln1498_1' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 339 [1/1] (1.05ns)   --->   "%icmp_ln1494_18 = icmp_ult  i23 %mul_FH_V_11, i23 %x_l_FH_V_57"   --->   Operation 339 'icmp' 'icmp_ln1494_18' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node and_ln318_13)   --->   "%xor_ln1494_9 = xor i1 %icmp_ln1494_18, i1 1"   --->   Operation 340 'xor' 'xor_ln1494_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node and_ln318_13)   --->   "%and_ln318_12 = and i1 %xor_ln1494_9, i1 %or_ln318_11" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 341 'and' 'and_ln318_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 342 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln318_13 = and i1 %and_ln318_12, i1 %icmp_ln1498_1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 342 'and' 'and_ln318_13' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 343 [1/1] (0.33ns)   --->   "%res_FH_V_56 = select i1 %and_ln318_13, i23 %res_FH_V_55, i23 %p_Result_101" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 343 'select' 'res_FH_V_56' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 344 [1/1] (0.33ns)   --->   "%x_l_FL_V_22 = select i1 %and_ln318_13, i23 %x_l_FL_V_21, i23 %x_l_FL_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 344 'select' 'x_l_FL_V_22' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 345 [1/1] (0.33ns)   --->   "%x_l_FH_V_59 = select i1 %and_ln318_13, i23 %x_l_FH_V_57, i23 %x_l_FH_V_58" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 345 'select' 'x_l_FH_V_59' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 346 [1/1] (0.35ns) (out node of the LUT)   --->   "%x_l_I_V_127 = select i1 %and_ln318_13, i21 %x_l_I_V_125, i21 %x_l_I_V_126" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 346 'select' 'x_l_I_V_127' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i4 @_ssdm_op_PartSelect.i4.i23.i32.i32, i23 %res_FH_V_56, i32 9, i32 12"   --->   Operation 347 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i10 @_ssdm_op_PartSelect.i10.i23.i32.i32, i23 %res_FH_V_56, i32 13, i32 22"   --->   Operation 348 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 349 [1/1] (0.00ns)   --->   "%mul_FH_V_12 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i4.i9.i10, i4 0, i9 %res_I_V_25, i10 %tmp_26"   --->   Operation 349 'bitconcatenate' 'mul_FH_V_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 350 [1/1] (0.00ns)   --->   "%mul_FL_V_1 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i4.i19, i4 %tmp_3, i19 262144"   --->   Operation 350 'bitconcatenate' 'mul_FL_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 351 [1/1] (1.05ns)   --->   "%icmp_ln318_12 = icmp_ne  i23 %x_l_FH_V_59, i23 %mul_FH_V_12" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 351 'icmp' 'icmp_ln318_12' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 352 [1/1] (1.05ns)   --->   "%delta_V_1 = icmp_ult  i23 %x_l_FL_V_22, i23 %mul_FL_V_1"   --->   Operation 352 'icmp' 'delta_V_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node and_ln318_15)   --->   "%or_ln318_12 = or i1 %icmp_ln318_12, i1 %delta_V_1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 353 'or' 'or_ln318_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 354 [1/1] (0.17ns)   --->   "%p_neg232 = select i1 %delta_V_1, i23 8388607, i23 0"   --->   Operation 354 'select' 'p_neg232' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_128)   --->   "%xor_ln339_1 = xor i1 %delta_V_1, i1 1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 355 'xor' 'xor_ln339_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_128)   --->   "%or_ln339_1 = or i1 %icmp_ln318_12, i1 %xor_ln339_1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 356 'or' 'or_ln339_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 357 [1/1] (0.90ns)   --->   "%x_l_I_V_66 = add i21 %x_l_I_V_127, i21 2097151"   --->   Operation 357 'add' 'x_l_I_V_66' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 358 [1/1] (1.05ns)   --->   "%icmp_ln1495_1 = icmp_ult  i23 %x_l_FH_V_59, i23 %mul_FH_V_12"   --->   Operation 358 'icmp' 'icmp_ln1495_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_128)   --->   "%xor_ln1495_1 = xor i1 %icmp_ln1495_1, i1 1"   --->   Operation 359 'xor' 'xor_ln1495_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_128)   --->   "%and_ln339_1 = and i1 %xor_ln1495_1, i1 %or_ln339_1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 360 'and' 'and_ln339_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 361 [1/1] (0.35ns) (out node of the LUT)   --->   "%x_l_I_V_128 = select i1 %and_ln339_1, i21 %x_l_I_V_127, i21 %x_l_I_V_66" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 361 'select' 'x_l_I_V_128' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 362 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln703_3 = sub i23 %p_neg232, i23 %mul_FH_V_12"   --->   Operation 362 'sub' 'sub_ln703_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 363 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%x_l_FH_V_60 = add i23 %sub_ln703_3, i23 %x_l_FH_V_59"   --->   Operation 363 'add' 'x_l_FH_V_60' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 364 [1/1] (0.92ns)   --->   "%x_l_FL_V_3 = sub i23 %x_l_FL_V_22, i23 %mul_FL_V_1"   --->   Operation 364 'sub' 'x_l_FL_V_3' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 365 [1/1] (0.00ns)   --->   "%p_Result_102 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V_56, i32 9, i1 1"   --->   Operation 365 'bitset' 'p_Result_102' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 366 [1/1] (1.06ns)   --->   "%icmp_ln1498_2 = icmp_eq  i21 %x_l_I_V_127, i21 0"   --->   Operation 366 'icmp' 'icmp_ln1498_2' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 367 [1/1] (1.05ns)   --->   "%icmp_ln1494_19 = icmp_ult  i23 %mul_FH_V_12, i23 %x_l_FH_V_59"   --->   Operation 367 'icmp' 'icmp_ln1494_19' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node and_ln318_15)   --->   "%xor_ln1494_10 = xor i1 %icmp_ln1494_19, i1 1"   --->   Operation 368 'xor' 'xor_ln1494_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node and_ln318_15)   --->   "%and_ln318_14 = and i1 %xor_ln1494_10, i1 %or_ln318_12" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 369 'and' 'and_ln318_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 370 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln318_15 = and i1 %and_ln318_14, i1 %icmp_ln1498_2" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 370 'and' 'and_ln318_15' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 371 [1/1] (0.33ns)   --->   "%res_FH_V_57 = select i1 %and_ln318_15, i23 %res_FH_V_56, i23 %p_Result_102" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 371 'select' 'res_FH_V_57' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 372 [1/1] (0.33ns)   --->   "%x_l_FL_V_23 = select i1 %and_ln318_15, i23 %x_l_FL_V_22, i23 %x_l_FL_V_3" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 372 'select' 'x_l_FL_V_23' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 373 [1/1] (0.33ns)   --->   "%x_l_FH_V_61 = select i1 %and_ln318_15, i23 %x_l_FH_V_59, i23 %x_l_FH_V_60" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 373 'select' 'x_l_FH_V_61' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 374 [1/1] (0.35ns) (out node of the LUT)   --->   "%x_l_I_V_129 = select i1 %and_ln318_15, i21 %x_l_I_V_127, i21 %x_l_I_V_128" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 374 'select' 'x_l_I_V_129' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i6 @_ssdm_op_PartSelect.i6.i23.i32.i32, i23 %res_FH_V_57, i32 8, i32 13"   --->   Operation 375 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 376 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i9 @_ssdm_op_PartSelect.i9.i23.i32.i32, i23 %res_FH_V_57, i32 14, i32 22"   --->   Operation 376 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 377 [1/1] (0.00ns)   --->   "%mul_FH_V_13 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i5.i9.i9, i5 0, i9 %res_I_V_25, i9 %tmp_27"   --->   Operation 377 'bitconcatenate' 'mul_FH_V_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 378 [1/1] (0.00ns)   --->   "%mul_FL_V_2 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i6.i17, i6 %tmp_10, i17 65536"   --->   Operation 378 'bitconcatenate' 'mul_FL_V_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 379 [1/1] (1.05ns)   --->   "%icmp_ln318_13 = icmp_ne  i23 %x_l_FH_V_61, i23 %mul_FH_V_13" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 379 'icmp' 'icmp_ln318_13' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 380 [1/1] (1.05ns)   --->   "%delta_V_2 = icmp_ult  i23 %x_l_FL_V_23, i23 %mul_FL_V_2"   --->   Operation 380 'icmp' 'delta_V_2' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node and_ln318_17)   --->   "%or_ln318_13 = or i1 %icmp_ln318_13, i1 %delta_V_2" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 381 'or' 'or_ln318_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 382 [1/1] (0.17ns)   --->   "%p_neg233 = select i1 %delta_V_2, i23 8388607, i23 0"   --->   Operation 382 'select' 'p_neg233' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_130)   --->   "%xor_ln339_2 = xor i1 %delta_V_2, i1 1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 383 'xor' 'xor_ln339_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_130)   --->   "%or_ln339_2 = or i1 %icmp_ln318_13, i1 %xor_ln339_2" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 384 'or' 'or_ln339_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 385 [1/1] (0.90ns)   --->   "%x_l_I_V_69 = add i21 %x_l_I_V_129, i21 2097151"   --->   Operation 385 'add' 'x_l_I_V_69' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 386 [1/1] (1.05ns)   --->   "%icmp_ln1495_2 = icmp_ult  i23 %x_l_FH_V_61, i23 %mul_FH_V_13"   --->   Operation 386 'icmp' 'icmp_ln1495_2' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_130)   --->   "%xor_ln1495_2 = xor i1 %icmp_ln1495_2, i1 1"   --->   Operation 387 'xor' 'xor_ln1495_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_130)   --->   "%and_ln339_2 = and i1 %xor_ln1495_2, i1 %or_ln339_2" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 388 'and' 'and_ln339_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 389 [1/1] (0.35ns) (out node of the LUT)   --->   "%x_l_I_V_130 = select i1 %and_ln339_2, i21 %x_l_I_V_129, i21 %x_l_I_V_69" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 389 'select' 'x_l_I_V_130' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 390 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln703_6 = sub i23 %p_neg233, i23 %mul_FH_V_13"   --->   Operation 390 'sub' 'sub_ln703_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 391 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%x_l_FH_V_62 = add i23 %sub_ln703_6, i23 %x_l_FH_V_61"   --->   Operation 391 'add' 'x_l_FH_V_62' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 392 [1/1] (0.92ns)   --->   "%x_l_FL_V_5 = sub i23 %x_l_FL_V_23, i23 %mul_FL_V_2"   --->   Operation 392 'sub' 'x_l_FL_V_5' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 393 [1/1] (0.00ns)   --->   "%p_Result_103 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V_57, i32 8, i1 1"   --->   Operation 393 'bitset' 'p_Result_103' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 394 [1/1] (1.06ns)   --->   "%icmp_ln1498_3 = icmp_eq  i21 %x_l_I_V_129, i21 0"   --->   Operation 394 'icmp' 'icmp_ln1498_3' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 395 [1/1] (1.05ns)   --->   "%icmp_ln1494_20 = icmp_ult  i23 %mul_FH_V_13, i23 %x_l_FH_V_61"   --->   Operation 395 'icmp' 'icmp_ln1494_20' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node and_ln318_17)   --->   "%xor_ln1494_11 = xor i1 %icmp_ln1494_20, i1 1"   --->   Operation 396 'xor' 'xor_ln1494_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node and_ln318_17)   --->   "%and_ln318_16 = and i1 %xor_ln1494_11, i1 %or_ln318_13" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 397 'and' 'and_ln318_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 398 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln318_17 = and i1 %and_ln318_16, i1 %icmp_ln1498_3" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 398 'and' 'and_ln318_17' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 399 [1/1] (0.33ns)   --->   "%res_FH_V_58 = select i1 %and_ln318_17, i23 %res_FH_V_57, i23 %p_Result_103" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 399 'select' 'res_FH_V_58' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 400 [1/1] (0.33ns)   --->   "%x_l_FL_V_24 = select i1 %and_ln318_17, i23 %x_l_FL_V_23, i23 %x_l_FL_V_5" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 400 'select' 'x_l_FL_V_24' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 401 [1/1] (0.33ns)   --->   "%x_l_FH_V_63 = select i1 %and_ln318_17, i23 %x_l_FH_V_61, i23 %x_l_FH_V_62" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 401 'select' 'x_l_FH_V_63' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 402 [1/1] (0.35ns) (out node of the LUT)   --->   "%x_l_I_V_131 = select i1 %and_ln318_17, i21 %x_l_I_V_129, i21 %x_l_I_V_130" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 402 'select' 'x_l_I_V_131' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i8 @_ssdm_op_PartSelect.i8.i23.i32.i32, i23 %res_FH_V_58, i32 7, i32 14"   --->   Operation 403 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 404 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i8 @_ssdm_op_PartSelect.i8.i23.i32.i32, i23 %res_FH_V_58, i32 15, i32 22"   --->   Operation 404 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 405 [1/1] (0.00ns)   --->   "%mul_FH_V_14 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i6.i9.i8, i6 0, i9 %res_I_V_25, i8 %tmp_28"   --->   Operation 405 'bitconcatenate' 'mul_FH_V_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 406 [1/1] (0.00ns)   --->   "%mul_FL_V_3 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i8.i15, i8 %tmp_11, i15 16384"   --->   Operation 406 'bitconcatenate' 'mul_FL_V_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 407 [1/1] (1.05ns)   --->   "%icmp_ln318_14 = icmp_ne  i23 %x_l_FH_V_63, i23 %mul_FH_V_14" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 407 'icmp' 'icmp_ln318_14' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 408 [1/1] (1.05ns)   --->   "%delta_V_3 = icmp_ult  i23 %x_l_FL_V_24, i23 %mul_FL_V_3"   --->   Operation 408 'icmp' 'delta_V_3' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node and_ln318_19)   --->   "%or_ln318_14 = or i1 %icmp_ln318_14, i1 %delta_V_3" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 409 'or' 'or_ln318_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 410 [1/1] (0.17ns)   --->   "%p_neg234 = select i1 %delta_V_3, i23 8388607, i23 0"   --->   Operation 410 'select' 'p_neg234' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_132)   --->   "%xor_ln339_3 = xor i1 %delta_V_3, i1 1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 411 'xor' 'xor_ln339_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_132)   --->   "%or_ln339_3 = or i1 %icmp_ln318_14, i1 %xor_ln339_3" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 412 'or' 'or_ln339_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 413 [1/1] (0.90ns)   --->   "%x_l_I_V_72 = add i21 %x_l_I_V_131, i21 2097151"   --->   Operation 413 'add' 'x_l_I_V_72' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 414 [1/1] (1.05ns)   --->   "%icmp_ln1495_3 = icmp_ult  i23 %x_l_FH_V_63, i23 %mul_FH_V_14"   --->   Operation 414 'icmp' 'icmp_ln1495_3' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_132)   --->   "%xor_ln1495_3 = xor i1 %icmp_ln1495_3, i1 1"   --->   Operation 415 'xor' 'xor_ln1495_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_132)   --->   "%and_ln339_3 = and i1 %xor_ln1495_3, i1 %or_ln339_3" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 416 'and' 'and_ln339_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 417 [1/1] (0.35ns) (out node of the LUT)   --->   "%x_l_I_V_132 = select i1 %and_ln339_3, i21 %x_l_I_V_131, i21 %x_l_I_V_72" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 417 'select' 'x_l_I_V_132' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 418 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln703_9 = sub i23 %p_neg234, i23 %mul_FH_V_14"   --->   Operation 418 'sub' 'sub_ln703_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 419 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%x_l_FH_V_64 = add i23 %sub_ln703_9, i23 %x_l_FH_V_63"   --->   Operation 419 'add' 'x_l_FH_V_64' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 420 [1/1] (0.92ns)   --->   "%x_l_FL_V_7 = sub i23 %x_l_FL_V_24, i23 %mul_FL_V_3"   --->   Operation 420 'sub' 'x_l_FL_V_7' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 421 [1/1] (0.00ns)   --->   "%p_Result_104 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V_58, i32 7, i1 1"   --->   Operation 421 'bitset' 'p_Result_104' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 422 [1/1] (1.06ns)   --->   "%icmp_ln1498_4 = icmp_eq  i21 %x_l_I_V_131, i21 0"   --->   Operation 422 'icmp' 'icmp_ln1498_4' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 423 [1/1] (1.05ns)   --->   "%icmp_ln1494_21 = icmp_ult  i23 %mul_FH_V_14, i23 %x_l_FH_V_63"   --->   Operation 423 'icmp' 'icmp_ln1494_21' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node and_ln318_19)   --->   "%xor_ln1494_12 = xor i1 %icmp_ln1494_21, i1 1"   --->   Operation 424 'xor' 'xor_ln1494_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node and_ln318_19)   --->   "%and_ln318_18 = and i1 %xor_ln1494_12, i1 %or_ln318_14" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 425 'and' 'and_ln318_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 426 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln318_19 = and i1 %and_ln318_18, i1 %icmp_ln1498_4" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 426 'and' 'and_ln318_19' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 427 [1/1] (0.33ns)   --->   "%res_FH_V_59 = select i1 %and_ln318_19, i23 %res_FH_V_58, i23 %p_Result_104" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 427 'select' 'res_FH_V_59' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 428 [1/1] (0.33ns)   --->   "%x_l_FL_V_25 = select i1 %and_ln318_19, i23 %x_l_FL_V_24, i23 %x_l_FL_V_7" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 428 'select' 'x_l_FL_V_25' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 429 [1/1] (0.33ns)   --->   "%x_l_FH_V_65 = select i1 %and_ln318_19, i23 %x_l_FH_V_63, i23 %x_l_FH_V_64" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 429 'select' 'x_l_FH_V_65' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 430 [1/1] (0.35ns) (out node of the LUT)   --->   "%x_l_I_V_133 = select i1 %and_ln318_19, i21 %x_l_I_V_131, i21 %x_l_I_V_132" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 430 'select' 'x_l_I_V_133' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 431 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i10 @_ssdm_op_PartSelect.i10.i23.i32.i32, i23 %res_FH_V_59, i32 6, i32 15"   --->   Operation 431 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 432 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i7 @_ssdm_op_PartSelect.i7.i23.i32.i32, i23 %res_FH_V_59, i32 16, i32 22"   --->   Operation 432 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 433 [1/1] (0.00ns)   --->   "%mul_FH_V_15 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i7.i9.i7, i7 0, i9 %res_I_V_25, i7 %tmp_29"   --->   Operation 433 'bitconcatenate' 'mul_FH_V_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 434 [1/1] (0.00ns)   --->   "%mul_FL_V_4 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i10.i13, i10 %tmp_12, i13 4096"   --->   Operation 434 'bitconcatenate' 'mul_FL_V_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 435 [1/1] (1.05ns)   --->   "%icmp_ln318_15 = icmp_ne  i23 %x_l_FH_V_65, i23 %mul_FH_V_15" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 435 'icmp' 'icmp_ln318_15' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 436 [1/1] (1.05ns)   --->   "%delta_V_4 = icmp_ult  i23 %x_l_FL_V_25, i23 %mul_FL_V_4"   --->   Operation 436 'icmp' 'delta_V_4' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node and_ln318_21)   --->   "%or_ln318_15 = or i1 %icmp_ln318_15, i1 %delta_V_4" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 437 'or' 'or_ln318_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 438 [1/1] (0.17ns)   --->   "%p_neg235 = select i1 %delta_V_4, i23 8388607, i23 0"   --->   Operation 438 'select' 'p_neg235' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_134)   --->   "%xor_ln339_4 = xor i1 %delta_V_4, i1 1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 439 'xor' 'xor_ln339_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_134)   --->   "%or_ln339_4 = or i1 %icmp_ln318_15, i1 %xor_ln339_4" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 440 'or' 'or_ln339_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 441 [1/1] (0.90ns)   --->   "%x_l_I_V_75 = add i21 %x_l_I_V_133, i21 2097151"   --->   Operation 441 'add' 'x_l_I_V_75' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 442 [1/1] (1.05ns)   --->   "%icmp_ln1495_4 = icmp_ult  i23 %x_l_FH_V_65, i23 %mul_FH_V_15"   --->   Operation 442 'icmp' 'icmp_ln1495_4' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_134)   --->   "%xor_ln1495_4 = xor i1 %icmp_ln1495_4, i1 1"   --->   Operation 443 'xor' 'xor_ln1495_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_134)   --->   "%and_ln339_4 = and i1 %xor_ln1495_4, i1 %or_ln339_4" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 444 'and' 'and_ln339_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 445 [1/1] (0.35ns) (out node of the LUT)   --->   "%x_l_I_V_134 = select i1 %and_ln339_4, i21 %x_l_I_V_133, i21 %x_l_I_V_75" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 445 'select' 'x_l_I_V_134' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 446 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln703_12 = sub i23 %p_neg235, i23 %mul_FH_V_15"   --->   Operation 446 'sub' 'sub_ln703_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 447 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%x_l_FH_V_66 = add i23 %sub_ln703_12, i23 %x_l_FH_V_65"   --->   Operation 447 'add' 'x_l_FH_V_66' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 448 [1/1] (0.92ns)   --->   "%x_l_FL_V_9 = sub i23 %x_l_FL_V_25, i23 %mul_FL_V_4"   --->   Operation 448 'sub' 'x_l_FL_V_9' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 449 [1/1] (0.00ns)   --->   "%p_Result_105 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V_59, i32 6, i1 1"   --->   Operation 449 'bitset' 'p_Result_105' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 450 [1/1] (1.06ns)   --->   "%icmp_ln1498_5 = icmp_eq  i21 %x_l_I_V_133, i21 0"   --->   Operation 450 'icmp' 'icmp_ln1498_5' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 451 [1/1] (1.05ns)   --->   "%icmp_ln1494_22 = icmp_ult  i23 %mul_FH_V_15, i23 %x_l_FH_V_65"   --->   Operation 451 'icmp' 'icmp_ln1494_22' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node and_ln318_21)   --->   "%xor_ln1494_13 = xor i1 %icmp_ln1494_22, i1 1"   --->   Operation 452 'xor' 'xor_ln1494_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node and_ln318_21)   --->   "%and_ln318_20 = and i1 %xor_ln1494_13, i1 %or_ln318_15" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 453 'and' 'and_ln318_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 454 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln318_21 = and i1 %and_ln318_20, i1 %icmp_ln1498_5" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 454 'and' 'and_ln318_21' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 455 [1/1] (0.33ns)   --->   "%res_FH_V_60 = select i1 %and_ln318_21, i23 %res_FH_V_59, i23 %p_Result_105" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 455 'select' 'res_FH_V_60' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 456 [1/1] (0.33ns)   --->   "%x_l_FL_V_26 = select i1 %and_ln318_21, i23 %x_l_FL_V_25, i23 %x_l_FL_V_9" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 456 'select' 'x_l_FL_V_26' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 457 [1/1] (0.33ns)   --->   "%x_l_FH_V_67 = select i1 %and_ln318_21, i23 %x_l_FH_V_65, i23 %x_l_FH_V_66" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 457 'select' 'x_l_FH_V_67' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 458 [1/1] (0.35ns) (out node of the LUT)   --->   "%x_l_I_V_135 = select i1 %and_ln318_21, i21 %x_l_I_V_133, i21 %x_l_I_V_134" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 458 'select' 'x_l_I_V_135' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 459 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i12 @_ssdm_op_PartSelect.i12.i23.i32.i32, i23 %res_FH_V_60, i32 5, i32 16"   --->   Operation 459 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 460 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i6 @_ssdm_op_PartSelect.i6.i23.i32.i32, i23 %res_FH_V_60, i32 17, i32 22"   --->   Operation 460 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 461 [1/1] (0.00ns)   --->   "%mul_FH_V_16 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i8.i9.i6, i8 0, i9 %res_I_V_25, i6 %tmp_30"   --->   Operation 461 'bitconcatenate' 'mul_FH_V_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 462 [1/1] (0.00ns)   --->   "%mul_FL_V_5 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i12.i11, i12 %tmp_13, i11 1024"   --->   Operation 462 'bitconcatenate' 'mul_FL_V_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 463 [1/1] (1.05ns)   --->   "%icmp_ln318_16 = icmp_ne  i23 %x_l_FH_V_67, i23 %mul_FH_V_16" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 463 'icmp' 'icmp_ln318_16' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 464 [1/1] (1.05ns)   --->   "%delta_V_5 = icmp_ult  i23 %x_l_FL_V_26, i23 %mul_FL_V_5"   --->   Operation 464 'icmp' 'delta_V_5' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node and_ln318_23)   --->   "%or_ln318_16 = or i1 %icmp_ln318_16, i1 %delta_V_5" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 465 'or' 'or_ln318_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_136)   --->   "%xor_ln339_5 = xor i1 %delta_V_5, i1 1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 466 'xor' 'xor_ln339_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_136)   --->   "%or_ln339_5 = or i1 %icmp_ln318_16, i1 %xor_ln339_5" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 467 'or' 'or_ln339_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 468 [1/1] (0.90ns)   --->   "%x_l_I_V_78 = add i21 %x_l_I_V_135, i21 2097151"   --->   Operation 468 'add' 'x_l_I_V_78' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 469 [1/1] (1.05ns)   --->   "%icmp_ln1495_5 = icmp_ult  i23 %x_l_FH_V_67, i23 %mul_FH_V_16"   --->   Operation 469 'icmp' 'icmp_ln1495_5' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_136)   --->   "%xor_ln1495_5 = xor i1 %icmp_ln1495_5, i1 1"   --->   Operation 470 'xor' 'xor_ln1495_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_136)   --->   "%and_ln339_5 = and i1 %xor_ln1495_5, i1 %or_ln339_5" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 471 'and' 'and_ln339_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 472 [1/1] (0.35ns) (out node of the LUT)   --->   "%x_l_I_V_136 = select i1 %and_ln339_5, i21 %x_l_I_V_135, i21 %x_l_I_V_78" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 472 'select' 'x_l_I_V_136' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 473 [1/1] (0.92ns)   --->   "%x_l_FL_V_11 = sub i23 %x_l_FL_V_26, i23 %mul_FL_V_5"   --->   Operation 473 'sub' 'x_l_FL_V_11' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 474 [1/1] (1.06ns)   --->   "%icmp_ln1498_6 = icmp_eq  i21 %x_l_I_V_135, i21 0"   --->   Operation 474 'icmp' 'icmp_ln1498_6' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 475 [1/1] (1.05ns)   --->   "%icmp_ln1494_23 = icmp_ult  i23 %mul_FH_V_16, i23 %x_l_FH_V_67"   --->   Operation 475 'icmp' 'icmp_ln1494_23' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node and_ln318_23)   --->   "%xor_ln1494_14 = xor i1 %icmp_ln1494_23, i1 1"   --->   Operation 476 'xor' 'xor_ln1494_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node and_ln318_23)   --->   "%and_ln318_22 = and i1 %xor_ln1494_14, i1 %or_ln318_16" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 477 'and' 'and_ln318_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 478 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln318_23 = and i1 %and_ln318_22, i1 %icmp_ln1498_6" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 478 'and' 'and_ln318_23' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 11.8>
ST_5 : Operation 479 [1/1] (0.00ns)   --->   "%specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:42]   --->   Operation 479 'specpipeline' 'specpipeline_ln42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node select_ln99)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %x_read, i32 39"   --->   Operation 480 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 481 [1/1] (0.17ns)   --->   "%p_neg236 = select i1 %delta_V_5, i23 8388607, i23 0"   --->   Operation 481 'select' 'p_neg236' <Predicate = (!and_ln318_23)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 482 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln703_15 = sub i23 %p_neg236, i23 %mul_FH_V_16"   --->   Operation 482 'sub' 'sub_ln703_15' <Predicate = (!and_ln318_23)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 483 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%x_l_FH_V_68 = add i23 %sub_ln703_15, i23 %x_l_FH_V_67"   --->   Operation 483 'add' 'x_l_FH_V_68' <Predicate = (!and_ln318_23)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 484 [1/1] (0.00ns)   --->   "%p_Result_106 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V_60, i32 5, i1 1"   --->   Operation 484 'bitset' 'p_Result_106' <Predicate = (!and_ln318_23)> <Delay = 0.00>
ST_5 : Operation 485 [1/1] (0.33ns)   --->   "%res_FH_V_61 = select i1 %and_ln318_23, i23 %res_FH_V_60, i23 %p_Result_106" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 485 'select' 'res_FH_V_61' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 486 [1/1] (0.33ns)   --->   "%x_l_FL_V_27 = select i1 %and_ln318_23, i23 %x_l_FL_V_26, i23 %x_l_FL_V_11" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 486 'select' 'x_l_FL_V_27' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 487 [1/1] (0.33ns)   --->   "%x_l_FH_V_69 = select i1 %and_ln318_23, i23 %x_l_FH_V_67, i23 %x_l_FH_V_68" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 487 'select' 'x_l_FH_V_69' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 488 [1/1] (0.35ns) (out node of the LUT)   --->   "%x_l_I_V_137 = select i1 %and_ln318_23, i21 %x_l_I_V_135, i21 %x_l_I_V_136" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 488 'select' 'x_l_I_V_137' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 489 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i14 @_ssdm_op_PartSelect.i14.i23.i32.i32, i23 %res_FH_V_61, i32 4, i32 17"   --->   Operation 489 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 490 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i5 @_ssdm_op_PartSelect.i5.i23.i32.i32, i23 %res_FH_V_61, i32 18, i32 22"   --->   Operation 490 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 491 [1/1] (0.00ns)   --->   "%mul_FH_V_17 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i9.i9.i5, i9 0, i9 %res_I_V_25, i5 %tmp_31"   --->   Operation 491 'bitconcatenate' 'mul_FH_V_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 492 [1/1] (0.00ns)   --->   "%mul_FL_V_6 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i14.i9, i14 %tmp_14, i9 256"   --->   Operation 492 'bitconcatenate' 'mul_FL_V_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 493 [1/1] (1.05ns)   --->   "%icmp_ln318_17 = icmp_ne  i23 %x_l_FH_V_69, i23 %mul_FH_V_17" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 493 'icmp' 'icmp_ln318_17' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 494 [1/1] (1.05ns)   --->   "%delta_V_6 = icmp_ult  i23 %x_l_FL_V_27, i23 %mul_FL_V_6"   --->   Operation 494 'icmp' 'delta_V_6' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node and_ln318_25)   --->   "%or_ln318_17 = or i1 %icmp_ln318_17, i1 %delta_V_6" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 495 'or' 'or_ln318_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 496 [1/1] (0.17ns)   --->   "%p_neg237 = select i1 %delta_V_6, i23 8388607, i23 0"   --->   Operation 496 'select' 'p_neg237' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_138)   --->   "%xor_ln339_6 = xor i1 %delta_V_6, i1 1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 497 'xor' 'xor_ln339_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_138)   --->   "%or_ln339_6 = or i1 %icmp_ln318_17, i1 %xor_ln339_6" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 498 'or' 'or_ln339_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 499 [1/1] (0.90ns)   --->   "%x_l_I_V_81 = add i21 %x_l_I_V_137, i21 2097151"   --->   Operation 499 'add' 'x_l_I_V_81' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 500 [1/1] (1.05ns)   --->   "%icmp_ln1495_6 = icmp_ult  i23 %x_l_FH_V_69, i23 %mul_FH_V_17"   --->   Operation 500 'icmp' 'icmp_ln1495_6' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_138)   --->   "%xor_ln1495_6 = xor i1 %icmp_ln1495_6, i1 1"   --->   Operation 501 'xor' 'xor_ln1495_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_138)   --->   "%and_ln339_6 = and i1 %xor_ln1495_6, i1 %or_ln339_6" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 502 'and' 'and_ln339_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 503 [1/1] (0.35ns) (out node of the LUT)   --->   "%x_l_I_V_138 = select i1 %and_ln339_6, i21 %x_l_I_V_137, i21 %x_l_I_V_81" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 503 'select' 'x_l_I_V_138' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 504 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln703_18 = sub i23 %p_neg237, i23 %mul_FH_V_17"   --->   Operation 504 'sub' 'sub_ln703_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 505 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%x_l_FH_V_70 = add i23 %sub_ln703_18, i23 %x_l_FH_V_69"   --->   Operation 505 'add' 'x_l_FH_V_70' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 506 [1/1] (0.92ns)   --->   "%x_l_FL_V_13 = sub i23 %x_l_FL_V_27, i23 %mul_FL_V_6"   --->   Operation 506 'sub' 'x_l_FL_V_13' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 507 [1/1] (0.00ns)   --->   "%p_Result_107 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V_61, i32 4, i1 1"   --->   Operation 507 'bitset' 'p_Result_107' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 508 [1/1] (1.06ns)   --->   "%icmp_ln1498_7 = icmp_eq  i21 %x_l_I_V_137, i21 0"   --->   Operation 508 'icmp' 'icmp_ln1498_7' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 509 [1/1] (1.05ns)   --->   "%icmp_ln1494_24 = icmp_ult  i23 %mul_FH_V_17, i23 %x_l_FH_V_69"   --->   Operation 509 'icmp' 'icmp_ln1494_24' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node and_ln318_25)   --->   "%xor_ln1494_15 = xor i1 %icmp_ln1494_24, i1 1"   --->   Operation 510 'xor' 'xor_ln1494_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node and_ln318_25)   --->   "%and_ln318_24 = and i1 %xor_ln1494_15, i1 %or_ln318_17" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 511 'and' 'and_ln318_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 512 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln318_25 = and i1 %and_ln318_24, i1 %icmp_ln1498_7" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 512 'and' 'and_ln318_25' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 513 [1/1] (0.33ns)   --->   "%res_FH_V_62 = select i1 %and_ln318_25, i23 %res_FH_V_61, i23 %p_Result_107" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 513 'select' 'res_FH_V_62' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 514 [1/1] (0.33ns)   --->   "%x_l_FL_V_28 = select i1 %and_ln318_25, i23 %x_l_FL_V_27, i23 %x_l_FL_V_13" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 514 'select' 'x_l_FL_V_28' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 515 [1/1] (0.33ns)   --->   "%x_l_FH_V_71 = select i1 %and_ln318_25, i23 %x_l_FH_V_69, i23 %x_l_FH_V_70" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 515 'select' 'x_l_FH_V_71' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 516 [1/1] (0.35ns) (out node of the LUT)   --->   "%x_l_I_V_139 = select i1 %and_ln318_25, i21 %x_l_I_V_137, i21 %x_l_I_V_138" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 516 'select' 'x_l_I_V_139' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 517 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %res_FH_V_62, i32 3, i32 18"   --->   Operation 517 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 518 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i4 @_ssdm_op_PartSelect.i4.i23.i32.i32, i23 %res_FH_V_62, i32 19, i32 22"   --->   Operation 518 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 519 [1/1] (0.00ns)   --->   "%mul_FH_V_18 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i10.i9.i4, i10 0, i9 %res_I_V_25, i4 %tmp_32"   --->   Operation 519 'bitconcatenate' 'mul_FH_V_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 520 [1/1] (0.00ns)   --->   "%mul_FL_V_7 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %tmp_15, i7 64"   --->   Operation 520 'bitconcatenate' 'mul_FL_V_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 521 [1/1] (1.05ns)   --->   "%icmp_ln318_18 = icmp_ne  i23 %x_l_FH_V_71, i23 %mul_FH_V_18" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 521 'icmp' 'icmp_ln318_18' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 522 [1/1] (1.05ns)   --->   "%delta_V_7 = icmp_ult  i23 %x_l_FL_V_28, i23 %mul_FL_V_7"   --->   Operation 522 'icmp' 'delta_V_7' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node and_ln318_27)   --->   "%or_ln318_18 = or i1 %icmp_ln318_18, i1 %delta_V_7" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 523 'or' 'or_ln318_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 524 [1/1] (0.17ns)   --->   "%p_neg238 = select i1 %delta_V_7, i23 8388607, i23 0"   --->   Operation 524 'select' 'p_neg238' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_140)   --->   "%xor_ln339_7 = xor i1 %delta_V_7, i1 1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 525 'xor' 'xor_ln339_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_140)   --->   "%or_ln339_7 = or i1 %icmp_ln318_18, i1 %xor_ln339_7" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 526 'or' 'or_ln339_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 527 [1/1] (0.90ns)   --->   "%x_l_I_V_84 = add i21 %x_l_I_V_139, i21 2097151"   --->   Operation 527 'add' 'x_l_I_V_84' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 528 [1/1] (1.05ns)   --->   "%icmp_ln1495_7 = icmp_ult  i23 %x_l_FH_V_71, i23 %mul_FH_V_18"   --->   Operation 528 'icmp' 'icmp_ln1495_7' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_140)   --->   "%xor_ln1495_7 = xor i1 %icmp_ln1495_7, i1 1"   --->   Operation 529 'xor' 'xor_ln1495_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_140)   --->   "%and_ln339_7 = and i1 %xor_ln1495_7, i1 %or_ln339_7" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 530 'and' 'and_ln339_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 531 [1/1] (0.35ns) (out node of the LUT)   --->   "%x_l_I_V_140 = select i1 %and_ln339_7, i21 %x_l_I_V_139, i21 %x_l_I_V_84" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 531 'select' 'x_l_I_V_140' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 532 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln703_21 = sub i23 %p_neg238, i23 %mul_FH_V_18"   --->   Operation 532 'sub' 'sub_ln703_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 533 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%x_l_FH_V_72 = add i23 %sub_ln703_21, i23 %x_l_FH_V_71"   --->   Operation 533 'add' 'x_l_FH_V_72' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 534 [1/1] (0.92ns)   --->   "%x_l_FL_V_15 = sub i23 %x_l_FL_V_28, i23 %mul_FL_V_7"   --->   Operation 534 'sub' 'x_l_FL_V_15' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 535 [1/1] (0.00ns)   --->   "%p_Result_108 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V_62, i32 3, i1 1"   --->   Operation 535 'bitset' 'p_Result_108' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 536 [1/1] (1.06ns)   --->   "%icmp_ln1498_8 = icmp_eq  i21 %x_l_I_V_139, i21 0"   --->   Operation 536 'icmp' 'icmp_ln1498_8' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 537 [1/1] (1.05ns)   --->   "%icmp_ln1494_25 = icmp_ult  i23 %mul_FH_V_18, i23 %x_l_FH_V_71"   --->   Operation 537 'icmp' 'icmp_ln1494_25' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node and_ln318_27)   --->   "%xor_ln1494_16 = xor i1 %icmp_ln1494_25, i1 1"   --->   Operation 538 'xor' 'xor_ln1494_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node and_ln318_27)   --->   "%and_ln318_26 = and i1 %xor_ln1494_16, i1 %or_ln318_18" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 539 'and' 'and_ln318_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 540 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln318_27 = and i1 %and_ln318_26, i1 %icmp_ln1498_8" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 540 'and' 'and_ln318_27' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 541 [1/1] (0.33ns)   --->   "%res_FH_V_63 = select i1 %and_ln318_27, i23 %res_FH_V_62, i23 %p_Result_108" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 541 'select' 'res_FH_V_63' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 542 [1/1] (0.33ns)   --->   "%x_l_FL_V_29 = select i1 %and_ln318_27, i23 %x_l_FL_V_28, i23 %x_l_FL_V_15" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 542 'select' 'x_l_FL_V_29' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 543 [1/1] (0.33ns)   --->   "%x_l_FH_V_73 = select i1 %and_ln318_27, i23 %x_l_FH_V_71, i23 %x_l_FH_V_72" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 543 'select' 'x_l_FH_V_73' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 544 [1/1] (0.35ns) (out node of the LUT)   --->   "%x_l_I_V_141 = select i1 %and_ln318_27, i21 %x_l_I_V_139, i21 %x_l_I_V_140" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 544 'select' 'x_l_I_V_141' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 545 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i18 @_ssdm_op_PartSelect.i18.i23.i32.i32, i23 %res_FH_V_63, i32 2, i32 19"   --->   Operation 545 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 546 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i3 @_ssdm_op_PartSelect.i3.i23.i32.i32, i23 %res_FH_V_63, i32 20, i32 22"   --->   Operation 546 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 547 [1/1] (0.00ns)   --->   "%mul_FH_V_19 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i11.i9.i3, i11 0, i9 %res_I_V_25, i3 %tmp_33"   --->   Operation 547 'bitconcatenate' 'mul_FH_V_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 548 [1/1] (0.00ns)   --->   "%mul_FL_V_8 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i18.i5, i18 %tmp_16, i5 16"   --->   Operation 548 'bitconcatenate' 'mul_FL_V_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 549 [1/1] (1.05ns)   --->   "%icmp_ln318_19 = icmp_ne  i23 %x_l_FH_V_73, i23 %mul_FH_V_19" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 549 'icmp' 'icmp_ln318_19' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 550 [1/1] (1.05ns)   --->   "%delta_V_8 = icmp_ult  i23 %x_l_FL_V_29, i23 %mul_FL_V_8"   --->   Operation 550 'icmp' 'delta_V_8' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node and_ln318_29)   --->   "%or_ln318_19 = or i1 %icmp_ln318_19, i1 %delta_V_8" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 551 'or' 'or_ln318_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 552 [1/1] (0.17ns)   --->   "%p_neg239 = select i1 %delta_V_8, i23 8388607, i23 0"   --->   Operation 552 'select' 'p_neg239' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_142)   --->   "%xor_ln339_8 = xor i1 %delta_V_8, i1 1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 553 'xor' 'xor_ln339_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_142)   --->   "%or_ln339_8 = or i1 %icmp_ln318_19, i1 %xor_ln339_8" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 554 'or' 'or_ln339_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 555 [1/1] (0.90ns)   --->   "%x_l_I_V_87 = add i21 %x_l_I_V_141, i21 2097151"   --->   Operation 555 'add' 'x_l_I_V_87' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 556 [1/1] (1.05ns)   --->   "%icmp_ln1495_8 = icmp_ult  i23 %x_l_FH_V_73, i23 %mul_FH_V_19"   --->   Operation 556 'icmp' 'icmp_ln1495_8' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_142)   --->   "%xor_ln1495_8 = xor i1 %icmp_ln1495_8, i1 1"   --->   Operation 557 'xor' 'xor_ln1495_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_142)   --->   "%and_ln339_8 = and i1 %xor_ln1495_8, i1 %or_ln339_8" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 558 'and' 'and_ln339_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 559 [1/1] (0.35ns) (out node of the LUT)   --->   "%x_l_I_V_142 = select i1 %and_ln339_8, i21 %x_l_I_V_141, i21 %x_l_I_V_87" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 559 'select' 'x_l_I_V_142' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 560 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln703_24 = sub i23 %p_neg239, i23 %mul_FH_V_19"   --->   Operation 560 'sub' 'sub_ln703_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 561 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%x_l_FH_V_74 = add i23 %sub_ln703_24, i23 %x_l_FH_V_73"   --->   Operation 561 'add' 'x_l_FH_V_74' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 562 [1/1] (0.92ns)   --->   "%x_l_FL_V_17 = sub i23 %x_l_FL_V_29, i23 %mul_FL_V_8"   --->   Operation 562 'sub' 'x_l_FL_V_17' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 563 [1/1] (0.00ns)   --->   "%p_Result_109 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V_63, i32 2, i1 1"   --->   Operation 563 'bitset' 'p_Result_109' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 564 [1/1] (1.06ns)   --->   "%icmp_ln1498_9 = icmp_eq  i21 %x_l_I_V_141, i21 0"   --->   Operation 564 'icmp' 'icmp_ln1498_9' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 565 [1/1] (1.05ns)   --->   "%icmp_ln1494_26 = icmp_ult  i23 %mul_FH_V_19, i23 %x_l_FH_V_73"   --->   Operation 565 'icmp' 'icmp_ln1494_26' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node and_ln318_29)   --->   "%xor_ln1494_17 = xor i1 %icmp_ln1494_26, i1 1"   --->   Operation 566 'xor' 'xor_ln1494_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node and_ln318_29)   --->   "%and_ln318_28 = and i1 %xor_ln1494_17, i1 %or_ln318_19" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 567 'and' 'and_ln318_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 568 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln318_29 = and i1 %and_ln318_28, i1 %icmp_ln1498_9" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 568 'and' 'and_ln318_29' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 569 [1/1] (0.33ns)   --->   "%res_FH_V_64 = select i1 %and_ln318_29, i23 %res_FH_V_63, i23 %p_Result_109" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 569 'select' 'res_FH_V_64' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 570 [1/1] (0.33ns)   --->   "%x_l_FL_V_30 = select i1 %and_ln318_29, i23 %x_l_FL_V_29, i23 %x_l_FL_V_17" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 570 'select' 'x_l_FL_V_30' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 571 [1/1] (0.33ns)   --->   "%x_l_FH_V_75 = select i1 %and_ln318_29, i23 %x_l_FH_V_73, i23 %x_l_FH_V_74" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 571 'select' 'x_l_FH_V_75' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 572 [1/1] (0.35ns) (out node of the LUT)   --->   "%x_l_I_V_143 = select i1 %and_ln318_29, i21 %x_l_I_V_141, i21 %x_l_I_V_142" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 572 'select' 'x_l_I_V_143' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 573 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i20 @_ssdm_op_PartSelect.i20.i23.i32.i32, i23 %res_FH_V_64, i32 1, i32 20"   --->   Operation 573 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 574 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i2 @_ssdm_op_PartSelect.i2.i23.i32.i32, i23 %res_FH_V_64, i32 21, i32 22"   --->   Operation 574 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 575 [1/1] (0.00ns)   --->   "%mul_FH_V_20 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i12.i9.i2, i12 0, i9 %res_I_V_25, i2 %tmp_34"   --->   Operation 575 'bitconcatenate' 'mul_FH_V_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 576 [1/1] (0.00ns)   --->   "%mul_FL_V_9 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i20.i3, i20 %tmp_17, i3 4"   --->   Operation 576 'bitconcatenate' 'mul_FL_V_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 577 [1/1] (1.05ns)   --->   "%icmp_ln318_20 = icmp_ne  i23 %x_l_FH_V_75, i23 %mul_FH_V_20" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 577 'icmp' 'icmp_ln318_20' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 578 [1/1] (1.05ns)   --->   "%delta_V_9 = icmp_ult  i23 %x_l_FL_V_30, i23 %mul_FL_V_9"   --->   Operation 578 'icmp' 'delta_V_9' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 579 [1/1] (0.00ns) (grouped into LUT with out node and_ln318_31)   --->   "%or_ln318_20 = or i1 %icmp_ln318_20, i1 %delta_V_9" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 579 'or' 'or_ln318_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 580 [1/1] (0.17ns)   --->   "%p_neg240 = select i1 %delta_V_9, i23 8388607, i23 0"   --->   Operation 580 'select' 'p_neg240' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_144)   --->   "%xor_ln339_9 = xor i1 %delta_V_9, i1 1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 581 'xor' 'xor_ln339_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_144)   --->   "%or_ln339_9 = or i1 %icmp_ln318_20, i1 %xor_ln339_9" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 582 'or' 'or_ln339_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 583 [1/1] (0.90ns)   --->   "%x_l_I_V_90 = add i21 %x_l_I_V_143, i21 2097151"   --->   Operation 583 'add' 'x_l_I_V_90' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 584 [1/1] (1.05ns)   --->   "%icmp_ln1495_9 = icmp_ult  i23 %x_l_FH_V_75, i23 %mul_FH_V_20"   --->   Operation 584 'icmp' 'icmp_ln1495_9' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_144)   --->   "%xor_ln1495_9 = xor i1 %icmp_ln1495_9, i1 1"   --->   Operation 585 'xor' 'xor_ln1495_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node x_l_I_V_144)   --->   "%and_ln339_9 = and i1 %xor_ln1495_9, i1 %or_ln339_9" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 586 'and' 'and_ln339_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 587 [1/1] (0.35ns) (out node of the LUT)   --->   "%x_l_I_V_144 = select i1 %and_ln339_9, i21 %x_l_I_V_143, i21 %x_l_I_V_90" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 587 'select' 'x_l_I_V_144' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 588 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln703_27 = sub i23 %p_neg240, i23 %mul_FH_V_20"   --->   Operation 588 'sub' 'sub_ln703_27' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 589 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%x_l_FH_V_76 = add i23 %sub_ln703_27, i23 %x_l_FH_V_75"   --->   Operation 589 'add' 'x_l_FH_V_76' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 590 [1/1] (0.92ns)   --->   "%x_l_FL_V_19 = sub i23 %x_l_FL_V_30, i23 %mul_FL_V_9"   --->   Operation 590 'sub' 'x_l_FL_V_19' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 591 [1/1] (0.00ns)   --->   "%p_Result_110 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V_64, i32 1, i1 1"   --->   Operation 591 'bitset' 'p_Result_110' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 592 [1/1] (1.06ns)   --->   "%icmp_ln1498_10 = icmp_eq  i21 %x_l_I_V_143, i21 0"   --->   Operation 592 'icmp' 'icmp_ln1498_10' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 593 [1/1] (1.05ns)   --->   "%icmp_ln1494_27 = icmp_ult  i23 %mul_FH_V_20, i23 %x_l_FH_V_75"   --->   Operation 593 'icmp' 'icmp_ln1494_27' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node and_ln318_31)   --->   "%xor_ln1494_18 = xor i1 %icmp_ln1494_27, i1 1"   --->   Operation 594 'xor' 'xor_ln1494_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node and_ln318_31)   --->   "%and_ln318_30 = and i1 %xor_ln1494_18, i1 %or_ln318_20" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 595 'and' 'and_ln318_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 596 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln318_31 = and i1 %and_ln318_30, i1 %icmp_ln1498_10" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 596 'and' 'and_ln318_31' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 597 [1/1] (0.33ns)   --->   "%res_FH_V_65 = select i1 %and_ln318_31, i23 %res_FH_V_64, i23 %p_Result_110" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 597 'select' 'res_FH_V_65' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1496)   --->   "%x_l_FL_V_20 = select i1 %and_ln318_31, i23 %x_l_FL_V_30, i23 %x_l_FL_V_19" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 598 'select' 'x_l_FL_V_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 599 [1/1] (0.33ns)   --->   "%x_l_FH_V_77 = select i1 %and_ln318_31, i23 %x_l_FH_V_75, i23 %x_l_FH_V_76" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 599 'select' 'x_l_FH_V_77' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1498_11)   --->   "%x_l_I_V_145 = select i1 %and_ln318_31, i21 %x_l_I_V_143, i21 %x_l_I_V_144" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 600 'select' 'x_l_I_V_145' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1496)   --->   "%trunc_ln104_8 = trunc i23 %res_FH_V_65"   --->   Operation 601 'trunc' 'trunc_ln104_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1496)   --->   "%mul_FL_V_10 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i22.i1, i22 %trunc_ln104_8, i1 1"   --->   Operation 602 'bitconcatenate' 'mul_FL_V_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 603 [1/1] (0.00ns)   --->   "%tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %res_FH_V_65, i32 22"   --->   Operation 603 'bitselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 604 [1/1] (0.00ns)   --->   "%mul_FH_V_21 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i13.i9.i1, i13 0, i9 %res_I_V_25, i1 %tmp_71"   --->   Operation 604 'bitconcatenate' 'mul_FH_V_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 605 [1/1] (1.05ns)   --->   "%icmp_ln318_21 = icmp_ne  i23 %x_l_FH_V_77, i23 %mul_FH_V_21" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 605 'icmp' 'icmp_ln318_21' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 606 [1/1] (1.05ns) (out node of the LUT)   --->   "%icmp_ln1496 = icmp_ult  i23 %x_l_FL_V_20, i23 %mul_FL_V_10"   --->   Operation 606 'icmp' 'icmp_ln1496' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node res_FH_V_43)   --->   "%or_ln318_21 = or i1 %icmp_ln318_21, i1 %icmp_ln1496" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 607 'or' 'or_ln318_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node res_FH_V_43)   --->   "%p_Result_111 = bitset i23 @_ssdm_op_BitSet.i23.i23.i32.i1, i23 %res_FH_V_65, i32 0, i1 1"   --->   Operation 608 'bitset' 'p_Result_111' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 609 [1/1] (1.06ns) (out node of the LUT)   --->   "%icmp_ln1498_11 = icmp_eq  i21 %x_l_I_V_145, i21 0"   --->   Operation 609 'icmp' 'icmp_ln1498_11' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 610 [1/1] (1.05ns)   --->   "%icmp_ln1494_28 = icmp_ult  i23 %mul_FH_V_21, i23 %x_l_FH_V_77"   --->   Operation 610 'icmp' 'icmp_ln1494_28' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node res_FH_V_43)   --->   "%xor_ln1494_19 = xor i1 %icmp_ln1494_28, i1 1"   --->   Operation 611 'xor' 'xor_ln1494_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node res_FH_V_43)   --->   "%and_ln318_32 = and i1 %xor_ln1494_19, i1 %or_ln318_21" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 612 'and' 'and_ln318_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node res_FH_V_43)   --->   "%and_ln318_33 = and i1 %and_ln318_32, i1 %icmp_ln1498_11" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 613 'and' 'and_ln318_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 614 [1/1] (0.33ns) (out node of the LUT)   --->   "%res_FH_V_43 = select i1 %and_ln318_33, i23 %res_FH_V_65, i23 %p_Result_111" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 614 'select' 'res_FH_V_43' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 615 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i23 %res_FH_V_43"   --->   Operation 615 'zext' 'zext_ln703' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 616 [1/1] (0.92ns)   --->   "%res_FH_l_V = add i24 %zext_ln703, i24 1"   --->   Operation 616 'add' 'res_FH_l_V' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 617 [1/1] (0.92ns)   --->   "%res_FH_V_66 = add i23 %res_FH_V_43, i23 1"   --->   Operation 617 'add' 'res_FH_V_66' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node select_ln99)   --->   "%p_Result_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %res_FH_l_V, i32 23"   --->   Operation 618 'bitselect' 'p_Result_70' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 619 [1/1] (0.77ns)   --->   "%res_I_V_16 = add i9 %res_I_V_25, i9 1"   --->   Operation 619 'add' 'res_I_V_16' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node select_ln99)   --->   "%res_I_V_26 = select i1 %p_Result_70, i9 %res_I_V_16, i9 %res_I_V_25" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:363]   --->   Operation 620 'select' 'res_I_V_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node select_ln99)   --->   "%tmp_35 = partselect i22 @_ssdm_op_PartSelect.i22.i23.i32.i32, i23 %res_FH_V_66, i32 1, i32 22" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:371]   --->   Operation 621 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node select_ln99)   --->   "%trunc_ln6 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i9.i22, i9 %res_I_V_26, i22 %tmp_35" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:371]   --->   Operation 622 'bitconcatenate' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 623 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln99 = select i1 %p_Result_s, i31 0, i31 %trunc_ln6"   --->   Operation 623 'select' 'select_ln99' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 624 [1/1] (0.00ns)   --->   "%ret_ln372 = ret i31 %select_ln99" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:372]   --->   Operation 624 'ret' 'ret_ln372' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 16.3ns, clock uncertainty: 4.4ns.

 <State 1>: 11.8ns
The critical path consists of the following:
	wire read on port 'x' [3]  (0 ns)
	'add' operation ('add_ln248') [12]  (0.548 ns)
	'select' operation ('x_l_I.V') [14]  (0.352 ns)
	'sub' operation ('sub_ln248') [21]  (0.797 ns)
	'select' operation ('x_l_I.V') [24]  (0.352 ns)
	'icmp' operation ('icmp_ln489_2') [30]  (0.753 ns)
	'select' operation ('res_I.V') [35]  (0.398 ns)
	'icmp' operation ('icmp_ln489_3') [40]  (0.785 ns)
	'select' operation ('res_I.V') [45]  (0.398 ns)
	'icmp' operation ('icmp_ln489_4') [50]  (0.817 ns)
	'select' operation ('res_I.V') [55]  (0.398 ns)
	'icmp' operation ('icmp_ln489_5') [60]  (0.849 ns)
	'select' operation ('res_I.V') [65]  (0.398 ns)
	'icmp' operation ('icmp_ln489_6') [70]  (0.881 ns)
	'select' operation ('res_I.V') [75]  (0.398 ns)
	'icmp' operation ('icmp_ln489_7') [80]  (0.912 ns)
	'select' operation ('res_I.V') [85]  (0.398 ns)
	'icmp' operation ('icmp_ln489_8') [89]  (0.944 ns)
	'select' operation ('res_I.V') [94]  (0.398 ns)
	'icmp' operation ('icmp_ln318', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [97]  (1.07 ns)

 <State 2>: 11.9ns
The critical path consists of the following:
	'add' operation ('x_l_FH.V') [104]  (0.924 ns)
	'select' operation ('__Val2__', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [109]  (0.332 ns)
	'icmp' operation ('icmp_ln318_3', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [118]  (1.05 ns)
	'select' operation ('x_l_I.V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:339) [121]  (0 ns)
	'sub' operation ('x_l_I.V') [122]  (0.904 ns)
	'select' operation ('x_l_I.V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [130]  (0.352 ns)
	'add' operation ('x_l_I.V') [140]  (0.904 ns)
	'select' operation ('x_l_I.V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:339) [141]  (0 ns)
	'sub' operation ('x_l_I.V') [142]  (0.904 ns)
	'select' operation ('x_l_I.V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [150]  (0.352 ns)
	'add' operation ('x_l_I.V') [160]  (0.904 ns)
	'select' operation ('x_l_I.V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:339) [161]  (0 ns)
	'sub' operation ('x_l_I.V') [162]  (0.904 ns)
	'select' operation ('x_l_I.V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [170]  (0.352 ns)
	'add' operation ('x_l_I.V') [180]  (0.904 ns)
	'select' operation ('x_l_I.V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:339) [181]  (0 ns)
	'sub' operation ('x_l_I.V') [182]  (0.904 ns)
	'select' operation ('x_l_I.V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [190]  (0.352 ns)
	'add' operation ('x_l_I.V') [200]  (0.904 ns)
	'select' operation ('x_l_I.V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:339) [201]  (0 ns)
	'sub' operation ('x_l_I.V') [202]  (0.904 ns)

 <State 3>: 11.7ns
The critical path consists of the following:
	'select' operation ('res_FH.V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [208]  (0.332 ns)
	'icmp' operation ('icmp_ln318_24', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [218]  (1.05 ns)
	'select' operation ('x_l_I.V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:339) [221]  (0 ns)
	'sub' operation ('x_l_I.V') [222]  (0.904 ns)
	'select' operation ('x_l_I.V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [230]  (0.352 ns)
	'add' operation ('x_l_I.V') [240]  (0.904 ns)
	'select' operation ('x_l_I.V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:339) [241]  (0 ns)
	'sub' operation ('x_l_I.V') [242]  (0.904 ns)
	'select' operation ('x_l_I.V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [250]  (0.352 ns)
	'add' operation ('x_l_I.V') [260]  (0.904 ns)
	'select' operation ('x_l_I.V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:339) [261]  (0 ns)
	'sub' operation ('x_l_I.V') [262]  (0.904 ns)
	'select' operation ('x_l_I.V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [270]  (0.352 ns)
	'icmp' operation ('icmp_ln318_29', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [273]  (1.07 ns)
	'or' operation ('or_ln318_9', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [275]  (0 ns)
	'and' operation ('and_ln318_10', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [281]  (0.287 ns)
	'select' operation ('x_l_I.V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [284]  (0.352 ns)
	'icmp' operation ('icmp_ln318_31', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [287]  (1.07 ns)
	'or' operation ('or_ln318_10', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [289]  (0 ns)
	'and' operation ('and_ln318_11', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [295]  (0.287 ns)
	'select' operation ('x_l_I.V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [298]  (0.352 ns)
	'icmp' operation ('icmp_ln1494_13') [301]  (1.07 ns)
	'or' operation ('or_ln318_22', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [312]  (0.287 ns)

 <State 4>: 11.9ns
The critical path consists of the following:
	'select' operation ('res_FH.V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [313]  (0.332 ns)
	'icmp' operation ('delta.V') [322]  (1.05 ns)
	'select' operation ('p_neg231') [324]  (0.179 ns)
	'sub' operation ('sub_ln703') [332]  (0 ns)
	'add' operation ('x_l_FH.V') [333]  (0.706 ns)
	'select' operation ('x_l_FH.V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [343]  (0.332 ns)
	'icmp' operation ('icmp_ln318_12', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [349]  (1.05 ns)
	'or' operation ('or_ln318_12', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [351]  (0 ns)
	'and' operation ('and_ln318_14', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [367]  (0 ns)
	'and' operation ('and_ln318_15', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [368]  (0.287 ns)
	'select' operation ('x_l_FL.V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [370]  (0.332 ns)
	'icmp' operation ('delta.V') [378]  (1.05 ns)
	'select' operation ('p_neg233') [380]  (0.179 ns)
	'sub' operation ('sub_ln703_6') [388]  (0 ns)
	'add' operation ('x_l_FH.V') [389]  (0.706 ns)
	'select' operation ('x_l_FH.V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [399]  (0.332 ns)
	'icmp' operation ('icmp_ln1494_21') [421]  (1.05 ns)
	'xor' operation ('xor_ln1494_12') [422]  (0 ns)
	'and' operation ('and_ln318_18', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [423]  (0 ns)
	'and' operation ('and_ln318_19', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [424]  (0.287 ns)
	'select' operation ('x_l_FL.V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [426]  (0.332 ns)
	'icmp' operation ('delta.V') [434]  (1.05 ns)
	'select' operation ('p_neg235') [436]  (0.179 ns)
	'sub' operation ('sub_ln703_12') [444]  (0 ns)
	'add' operation ('x_l_FH.V') [445]  (0.706 ns)
	'select' operation ('x_l_FH.V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [455]  (0.332 ns)
	'icmp' operation ('icmp_ln318_16', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [461]  (1.05 ns)
	'or' operation ('or_ln339_5', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:339) [466]  (0 ns)
	'and' operation ('and_ln339_5', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:339) [470]  (0 ns)
	'select' operation ('x_l_I.V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:339) [471]  (0.352 ns)

 <State 5>: 11.8ns
The critical path consists of the following:
	'select' operation ('p_neg236') [464]  (0.179 ns)
	'sub' operation ('sub_ln703_15') [472]  (0 ns)
	'add' operation ('x_l_FH.V') [473]  (0.706 ns)
	'select' operation ('x_l_FH.V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [483]  (0.332 ns)
	'icmp' operation ('icmp_ln318_17', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [489]  (1.05 ns)
	'or' operation ('or_ln318_17', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [491]  (0 ns)
	'and' operation ('and_ln318_24', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [507]  (0 ns)
	'and' operation ('and_ln318_25', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [508]  (0.287 ns)
	'select' operation ('x_l_FL.V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [510]  (0.332 ns)
	'icmp' operation ('delta.V') [518]  (1.05 ns)
	'select' operation ('p_neg238') [520]  (0.179 ns)
	'sub' operation ('sub_ln703_21') [528]  (0 ns)
	'add' operation ('x_l_FH.V') [529]  (0.706 ns)
	'select' operation ('x_l_FH.V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [539]  (0.332 ns)
	'icmp' operation ('icmp_ln1494_26') [561]  (1.05 ns)
	'xor' operation ('xor_ln1494_17') [562]  (0 ns)
	'and' operation ('and_ln318_28', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [563]  (0 ns)
	'and' operation ('and_ln318_29', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [564]  (0.287 ns)
	'select' operation ('x_l_FL.V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [566]  (0.332 ns)
	'icmp' operation ('delta.V') [574]  (1.05 ns)
	'select' operation ('p_neg240') [576]  (0.179 ns)
	'sub' operation ('sub_ln703_27') [584]  (0 ns)
	'add' operation ('x_l_FH.V') [585]  (0.706 ns)
	'select' operation ('x_l_FH.V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [595]  (0.332 ns)
	'icmp' operation ('icmp_ln318_21', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [601]  (1.05 ns)
	'or' operation ('or_ln318_21', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [603]  (0 ns)
	'and' operation ('and_ln318_32', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [608]  (0 ns)
	'and' operation ('and_ln318_33', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [609]  (0 ns)
	'select' operation ('res_FH.V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:318) [610]  (0.332 ns)
	'add' operation ('res_FH_l.V') [612]  (0.924 ns)
	'select' operation ('res_I.V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_sqrt_apfixed.h:363) [616]  (0 ns)
	'select' operation ('this.V') [619]  (0.418 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
