/*
 * c610mem.c - CBM-II memory handling.
 *
 * Written by
 *  André Fachat (fachat@physik.tu-chemnitz.de)
 *
 * This file is part of VICE, the Versatile Commodore Emulator.
 * See README for copyright notice.
 *
 *  This program is free software; you can redistribute it and/or modify
 *  it under the terms of the GNU General Public License as published by
 *  the Free Software Foundation; either version 2 of the License, or
 *  (at your option) any later version.
 *
 *  This program is distributed in the hope that it will be useful,
 *  but WITHOUT ANY WARRANTY; without even the implied warranty of
 *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 *  GNU General Public License for more details.
 *
 *  You should have received a copy of the GNU General Public License
 *  along with this program; if not, write to the Free Software
 *  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA
 *  02111-1307  USA.
 *
 */

#ifndef C610
#define C610                     /* for mkdep */
#endif

#include "vice.h"

#include <stdio.h>

#include "autostart.h"
#include "c610acia.h"
#include "c610cia.h"
#include "c610mem.h"
#include "c610tpi.h"
#include "cmdline.h"
#include "crtc.h"
#include "emuid.h"
#include "interrupt.h"
#include "kbd.h"
#include "kbdbuf.h"
#include "log.h"
#include "maincpu.h"
#include "resources.h"
#include "sid.h"
#include "snapshot.h"
#include "sysfile.h"
#include "tape.h"
#include "types.h"
#include "utils.h"
#include "vsync.h"

/* ------------------------------------------------------------------------- */

/* The CBM-II memory. */

BYTE ram[C610_RAM_SIZE];  		/* 256k, banks 0-3 */
BYTE rom[C610_ROM_SIZE];		/* complete bank 15 */
BYTE chargen_rom[C610_CHARGEN_ROM_SIZE];

BYTE *page_zero;
BYTE *page_one;

int ram_size = C610_RAM_SIZE;		/* FIXME: referenced in mon.c */

/* selected banks for normal access and indirect accesses */
static int bank_exec = -1;
static int bank_ind = -1;

/* ROM load functions */
static int mem_load_chargen(void);
static int mem_load_kernal(void);
static int mem_load_basic(void);
static int mem_load_cart_1(void);
static int mem_load_cart_2(void);
static int mem_load_cart_4(void);
static int mem_load_cart_6(void);

/* Memory read and write tables - banked. */
static read_func_ptr_t _mem_read_tab[16][0x101];
static store_func_ptr_t _mem_write_tab[16][0x101];
static BYTE *_mem_read_base_tab[16][0x101];
static int mem_read_limit_tab[2][0x101];

/* watch tables are fixed */
read_func_ptr_t _mem_read_tab_watch[0x101];
read_func_ptr_t _mem_read_ind_tab_watch[0x101];
store_func_ptr_t _mem_write_tab_watch[0x101];
store_func_ptr_t _mem_write_ind_tab_watch[0x101];

read_func_ptr_t *_mem_read_tab_ptr;
read_func_ptr_t *_mem_read_ind_tab_ptr;
store_func_ptr_t *_mem_write_tab_ptr;
store_func_ptr_t *_mem_write_ind_tab_ptr;
BYTE **_mem_read_base_tab_ptr;
BYTE **_mem_read_ind_base_tab_ptr;
int *mem_read_limit_tab_ptr;

/* Adjust this pointer when the MMU changes banks.  */
static BYTE **bank_base;
static int *bank_limit = NULL;
unsigned int old_reg_pc;

int cbm2_init_ok = 0;

/* Flag: nonzero if the ROM has been loaded. */
static int rom_loaded = 0;

#define IS_NULL(s)  (s == NULL || *s == '\0')

static log_t c610_mem_log = LOG_ERR;

/* prototype */
void set_screen(void);

#ifdef __riscos
#define CBM2_CHARGEN600 "chargen/600"
#define CBM2_CHARGEN700 "chargen/700"
#define CBM2_BASIC128   "basic/128"
#define CBM2_BASIC256   "basic/256"
#else
#define CBM2_CHARGEN600 "chargen.600"
#define CBM2_CHARGEN700 "chargen.700"
#define CBM2_BASIC128   "basic.128"
#define CBM2_BASIC256   "basic.256"
#endif

/* ------------------------------------------------------------------------- */

const char *mem_romset_resources_list[] = {
    "KernalName", "ChargenName", "BasicName", 
    "Cart1Name", "Cart2Name", "Cart4Name", "Cart6Name",
    "DosName2031", "DosName1001", 
    "DosName1541", "DosName1571", "DosName1581", "DosName1541ii",
    NULL
};

/* ------------------------------------------------------------------------- */

static int ramsize;

static int set_ramsize(resource_value_t v)
{
    int rs = (int) v;
    if(rs==128 || rs==256 || rs==512 || rs==1024) {
	ramsize = rs;
	suspend_speed_eval();
	initialize_memory();
	mem_powerup();
	maincpu_trigger_reset();
        return 0;
    }
    return -1;
}

/* ------------------------------------------------------------------------- */

/* Flag: Do we enable the Emulator ID?  */
static int emu_id_enabled;

static int set_emu_id_enabled(resource_value_t v)
{
    emu_id_enabled = (int)v;
    return 0;
}

/* Enable/disable the Emulator ID.  */
void mem_toggle_emu_id(int flag)
{
    emu_id_enabled = flag;
}

/* ------------------------------------------------------------------------- */

/* ROM names */
static char *kernal_rom_name = NULL;
static char *chargen_name = NULL;
static char *basic_rom_name = NULL;
static char *cart_1_name = NULL;
static char *cart_2_name = NULL;
static char *cart_4_name = NULL;
static char *cart_6_name = NULL;
static int cart08_ram = 0;
static int cart1_ram = 0;
static int cart2_ram = 0;
static int cart4_ram = 0;
static int cart6_ram = 0;
static int cartC_ram = 0;

static int cbm2_model_line = 0;

static BYTE model_port_mask[] = { 0xc0, 0x40, 0x00 };

static int set_cbm2_model_line(resource_value_t v)
{
    int tmp = (int) v;

    if (tmp>=0 && tmp<3) {
        cbm2_model_line = (int) v;
    }

    set_cbm2_model_port_mask(model_port_mask[cbm2_model_line]);

    crtc_set_screen_options(80, 25 * (cbm2_model_line ? 10 : 14));

    return 0;
}

static int set_chargen_rom_name(resource_value_t v)
{
    const char *name = (const char *) v;

    if (chargen_name != NULL && name != NULL
        && strcmp(name, chargen_name) == 0)
        return 0;

    string_set(&chargen_name, name);

    return mem_load_chargen();	/* only does something after mem_load() */
}

static int set_kernal_rom_name(resource_value_t v)
{
    const char *name = (const char *) v;

    if (kernal_rom_name != NULL && name != NULL
        && strcmp(name, kernal_rom_name) == 0)
        return 0;

    string_set(&kernal_rom_name, name);

    return mem_load_kernal();	/* only does something after mem_load() */
}

static int set_basic_rom_name(resource_value_t v)
{
    const char *name = (const char *) v;

    if (basic_rom_name != NULL
        && name != NULL
        && strcmp(name, basic_rom_name) == 0)
        return 0;

    string_set(&basic_rom_name, name);

    return mem_load_basic();	/* only does something after mem_load() */
}

static int set_cart1_rom_name(resource_value_t v)
{
    const char *name = (const char *) v;

    if (cart_1_name != NULL
        && name != NULL
        && strcmp(name, cart_1_name) == 0)
        return 0;

    string_set(&cart_1_name, name);

    return mem_load_cart_1();	/* only does something after mem_load() */
}

static int set_cart2_rom_name(resource_value_t v)
{
    const char *name = (const char *) v;

    if (cart_2_name != NULL
        && name != NULL
        && strcmp(name, cart_2_name) == 0)
        return 0;

    string_set(&cart_2_name, name);

    return mem_load_cart_2();	/* only does something after mem_load() */
}

static int set_cart4_rom_name(resource_value_t v)
{
    const char *name = (const char *) v;

    if (cart_4_name != NULL
        && name != NULL
        && strcmp(name, cart_4_name) == 0)
        return 0;

    string_set(&cart_4_name, name);

    return mem_load_cart_4();	/* only does something after mem_load() */
}

static int set_cart6_rom_name(resource_value_t v)
{
    const char *name = (const char *) v;

    if (cart_6_name != NULL
        && name != NULL
        && strcmp(name, cart_6_name) == 0)
        return 0;

    string_set(&cart_6_name, name);

    return mem_load_cart_6();	/* only does something after mem_load() */
}

static int set_cart08_ram(resource_value_t v)
{
    cart08_ram = (int) v;
    initialize_memory();
    return 0;
}

static int set_cart1_ram(resource_value_t v)
{
    cart1_ram = (int) v;
    initialize_memory();
    return 0;
}

static int set_cart2_ram(resource_value_t v)
{
    cart2_ram = (int) v;
    initialize_memory();
    return 0;
}

static int set_cart4_ram(resource_value_t v)
{
    cart4_ram = (int) v;
    initialize_memory();
    return 0;
}

static int set_cart6_ram(resource_value_t v)
{
    cart6_ram = (int) v;
    initialize_memory();
    return 0;
}

static int set_cartC_ram(resource_value_t v)
{
    cartC_ram = (int) v;
    initialize_memory();
    return 0;
}

/* ------------------------------------------------------------------------- */

static resource_t resources[] = {
    {"RamSize", RES_INTEGER, (resource_value_t) 128,
     (resource_value_t *) & ramsize, set_ramsize},
    { "ChargenName", RES_STRING, (resource_value_t) CBM2_CHARGEN600,
     (resource_value_t *) &chargen_name, set_chargen_rom_name },
    { "KernalName", RES_STRING, (resource_value_t) "kernal",
     (resource_value_t *) &kernal_rom_name, set_kernal_rom_name },
    { "BasicName", RES_STRING, (resource_value_t) CBM2_BASIC128,
     (resource_value_t *) &basic_rom_name, set_basic_rom_name },
    { "Cart1Name", RES_STRING, (resource_value_t) NULL,
     (resource_value_t *) &cart_1_name, set_cart1_rom_name },
    { "Cart2Name", RES_STRING, (resource_value_t) NULL,
     (resource_value_t *) &cart_2_name, set_cart2_rom_name },
    { "Cart4Name", RES_STRING, (resource_value_t) NULL,
     (resource_value_t *) &cart_4_name, set_cart4_rom_name },
    { "Cart6Name", RES_STRING, (resource_value_t) NULL,
     (resource_value_t *) &cart_6_name, set_cart6_rom_name },

    { "Ram08", RES_INTEGER, (resource_value_t) 0,
      (resource_value_t *) &cart08_ram, set_cart08_ram },
    { "Ram1", RES_INTEGER, (resource_value_t) 0,
      (resource_value_t *) &cart1_ram, set_cart1_ram },
    { "Ram2", RES_INTEGER, (resource_value_t) 0,
      (resource_value_t *) &cart2_ram, set_cart2_ram },
    { "Ram4", RES_INTEGER, (resource_value_t) 0,
      (resource_value_t *) &cart4_ram, set_cart4_ram },
    { "Ram6", RES_INTEGER, (resource_value_t) 0,
      (resource_value_t *) &cart6_ram, set_cart6_ram },
    { "RamC", RES_INTEGER, (resource_value_t) 0,
      (resource_value_t *) &cartC_ram, set_cartC_ram },

    { "ModelLine", RES_INTEGER, (resource_value_t) 2,
      (resource_value_t *) &cbm2_model_line, set_cbm2_model_line },

    { "EmuID", RES_INTEGER, (resource_value_t) 0,
      (resource_value_t *) &emu_id_enabled, set_emu_id_enabled },
    { NULL }
};

int c610_mem_init_resources(void)
{
    return resources_register(resources);
}

static cmdline_option_t cmdline_options[] = {
    { "-model", CALL_FUNCTION, 1, cbm2_set_model, NULL, NULL, NULL,
     "<modelnumber>", "Specify CBM-II model to emulate" },
    { "-modelline", SET_RESOURCE, 1, NULL, NULL, "ModelLine", NULL,
     "<linenumber>", "Specify CBM-II model hardware (0=6x0, 1=7x0)" },
    { "-ramsize", SET_RESOURCE, 1, NULL, NULL, "RamSize", NULL,
     "<ramsize>", "Specify size of RAM (128/256/512/1024 kByte)" },

    { "-kernal", SET_RESOURCE, 1, NULL, NULL, "KernalName", NULL,
      "<name>", "Specify name of Kernal ROM image" },
    { "-basic", SET_RESOURCE, 1, NULL, NULL, "BasicName", NULL,
      "<name>", "Specify name of BASIC ROM image" },
    { "-chargen", SET_RESOURCE, 1, NULL, NULL, "ChargenName", NULL,
      "<name>", "Specify name of character generator ROM image" },

    { "-cart1", SET_RESOURCE, 1, NULL, NULL, "Cart1Name", NULL,
      "<name>", "Specify name of cartridge ROM image for $1000" },
    { "-cart2", SET_RESOURCE, 1, NULL, NULL, "Cart2Name", NULL,
      "<name>", "Specify name of cartridge ROM image for $2000-$3fff" },
    { "-cart4", SET_RESOURCE, 1, NULL, NULL, "Cart4Name", NULL,
      "<name>", "Specify name of cartridge ROM image for $4000-$5fff" },
    { "-cart6", SET_RESOURCE, 1, NULL, NULL, "Cart6Name", NULL,
      "<name>", "Specify name of cartridge ROM image for $6000-$7fff" },

    { "-ram08", SET_RESOURCE, 0, NULL, NULL, "Ram08", (resource_value_t) 1,
      NULL, "Enable RAM mapping in $0800-$0FFF" },
    { "+ram08", SET_RESOURCE, 0, NULL, NULL, "Ram08", (resource_value_t) 0,
      NULL, "Disable RAM mapping in $0800-$0FFF" },
    { "-ram1", SET_RESOURCE, 0, NULL, NULL, "Ram1", (resource_value_t) 1,
      NULL, "Enable RAM mapping in $1000-$1FFF" },
    { "+ram1", SET_RESOURCE, 0, NULL, NULL, "Ram1", (resource_value_t) 0,
      NULL, "Disable RAM mapping in $1000-$1FFF" },
    { "-ram2", SET_RESOURCE, 0, NULL, NULL, "Ram2", (resource_value_t) 1,
      NULL, "Enable RAM mapping in $2000-$3FFF" },
    { "+ram2", SET_RESOURCE, 0, NULL, NULL, "Ram2", (resource_value_t) 0,
      NULL, "Disable RAM mapping in $2000-$3FFF" },
    { "-ram4", SET_RESOURCE, 0, NULL, NULL, "Ram4", (resource_value_t) 1,
      NULL, "Enable RAM mapping in $4000-$5FFF" },
    { "+ram4", SET_RESOURCE, 0, NULL, NULL, "Ram4", (resource_value_t) 0,
      NULL, "Disable RAM mapping in $4000-$5FFF" },
    { "-ram6", SET_RESOURCE, 0, NULL, NULL, "Ram6", (resource_value_t) 1,
      NULL, "Enable RAM mapping in $6000-$7FFF" },
    { "+ram6", SET_RESOURCE, 0, NULL, NULL, "Ram6", (resource_value_t) 0,
      NULL, "Disable RAM mapping in $6000-$7FFF" },
    { "-ramC", SET_RESOURCE, 0, NULL, NULL, "RamC", (resource_value_t) 1,
      NULL, "Enable RAM mapping in $C000-$CFFF" },
    { "+ramC", SET_RESOURCE, 0, NULL, NULL, "RamC", (resource_value_t) 0,
      NULL, "Disable RAM mapping in $C000-$CFFF" },

    { "-emuid", SET_RESOURCE, 0, NULL, NULL, "EmuID", (resource_value_t) 1,
      NULL, "Enable emulator identification" },
    { "+emuid", SET_RESOURCE, 0, NULL, NULL, "EmuID", (resource_value_t) 0,
      NULL, "Disable emulator identification" },
    { NULL }
};

int c610_mem_init_cmdline_options(void)
{
    return cmdline_register_options(cmdline_options);
}

/* ------------------------------------------------------------------------- */

static struct {
	const char *model;
	int ramsize;
	const char *basic;
	const char *charrom;
	int line;	/* 0=7x0 (50 Hz), 1=6x0 60Hz, 2=6x0 50Hz */
    } modtab[] = {
    { "610",  128,  CBM2_BASIC128, CBM2_CHARGEN600, 2  },
    { "620",  256,  CBM2_BASIC256, CBM2_CHARGEN600, 2  },
    { "620+", 1024, CBM2_BASIC256, CBM2_CHARGEN600, 2  },
    { "710",  128,  CBM2_BASIC128, CBM2_CHARGEN700, 0  },
    { "720",  256,  CBM2_BASIC256, CBM2_CHARGEN700, 0  },
    { "720+", 1024, CBM2_BASIC256, CBM2_CHARGEN700, 0  },
    { NULL }
};

int cbm2_set_model(const char *model, void *extra)
{
    int i;
    for(i=0; modtab[i].model; i++) {
	if(!strcmp(modtab[i].model, model)) {
            suspend_speed_eval();
	    set_ramsize((resource_value_t)modtab[i].ramsize);
	    set_basic_rom_name((resource_value_t)modtab[i].basic);
	    set_chargen_rom_name((resource_value_t)modtab[i].charrom);
	    set_cbm2_model_line((resource_value_t)modtab[i].line);

	    /* we have to wait until we did enough initialization */
	    if(cbm2_init_ok) {
                mem_powerup();
	        mem_load();
                maincpu_trigger_reset();
	    }
	    return 0;
	}
    }
    return -1;
}

/* ------------------------------------------------------------------------- */

void set_bank_exec(int val) {
    int i;

    val &= 0x0f;
    if(val != bank_exec) {

    	bank_exec = val;

    	_mem_read_tab_ptr      = _mem_read_tab[bank_exec];
    	_mem_write_tab_ptr     = _mem_write_tab[bank_exec];
    	_mem_read_base_tab_ptr = _mem_read_base_tab[bank_exec];
    	mem_read_limit_tab_ptr = mem_read_limit_tab[(bank_exec < 15) ? 0 : 1];

        if (bank_limit != NULL) {
            *bank_base = _mem_read_base_tab_ptr[old_reg_pc >> 8];
            if (*bank_base != 0)
                *bank_base = _mem_read_base_tab_ptr[old_reg_pc >> 8]
                         - (old_reg_pc & 0xff00);
            *bank_limit = mem_read_limit_tab_ptr[old_reg_pc >> 8];
        }

    	/* set all register mirror locations */
	for(i=0;i<16;i++) {
	    ram[i<<16] = val;
	}

    	page_zero = _mem_read_base_tab_ptr[0];
    	page_one = _mem_read_base_tab_ptr[1];

	/* This sets the pointers to otherwise non-mapped memory, to
	   avoid that the CPU code uses illegal memory and segfaults. */
	if(!page_zero) page_zero = ram + 0xf0000;
	if(!page_one) page_one = ram + 0xf0100;
    }
}

void set_bank_ind(int val)
{
    int i;
    val &= 0x0f;

    if (val != bank_ind) {
    	bank_ind = val;
    	_mem_read_ind_tab_ptr      = _mem_read_tab[bank_ind];
    	_mem_write_ind_tab_ptr     = _mem_write_tab[bank_ind];
    	_mem_read_ind_base_tab_ptr = _mem_read_base_tab[bank_ind];
    	/* set all register mirror locations */
	for(i=0;i<16;i++) {
	    ram[(i<<16) + 1] = val;
	}
    }
}

/* ------------------------------------------------------------------------- */

void REGPARM2 store_zero(ADDRESS addr, BYTE value)
{
    if(addr==0) set_bank_exec(value); else
    if(addr==1) set_bank_ind(value);

    _mem_write_tab_ptr[0](addr&0xff,value);
}

#define	STORE_ZERO(bank) 						\
    void REGPARM2 store_zero_##bank(ADDRESS addr, BYTE value)		\
    {									\
        addr &= 0xff;							\
									\
        if(addr==0) set_bank_exec(value); else				\
        if(addr==1) set_bank_ind(value);				\
									\
        ram[(0x##bank << 16) | addr] = value;				\
    }


#define	READ_ZERO(bank)							\
    BYTE REGPARM1 read_zero_##bank(ADDRESS addr)			\
    {									\
        return ram[(0x##bank << 16) | (addr & 0xff)];			\
    }

#define	READ_RAM(bank)							\
    BYTE REGPARM1 read_ram_##bank(ADDRESS addr)				\
    {									\
        return ram[(0x##bank << 16) | addr];				\
    }

#define	STORE_RAM(bank)							\
    void REGPARM2 store_ram_##bank(ADDRESS addr, BYTE byte)		\
    {									\
        ram[(0x##bank << 16) | addr] = byte;				\
    }

STORE_ZERO(0)
STORE_ZERO(1)
STORE_ZERO(2)
STORE_ZERO(3)
STORE_ZERO(4)
STORE_ZERO(5)
STORE_ZERO(6)
STORE_ZERO(7)
STORE_ZERO(8)
STORE_ZERO(9)
STORE_ZERO(A)
STORE_ZERO(B)
STORE_ZERO(C)
STORE_ZERO(D)
STORE_ZERO(E)
STORE_ZERO(F)

READ_ZERO(0)
READ_ZERO(1)
READ_ZERO(2)
READ_ZERO(3)
READ_ZERO(4)
READ_ZERO(5)
READ_ZERO(6)
READ_ZERO(7)
READ_ZERO(8)
READ_ZERO(9)
READ_ZERO(A)
READ_ZERO(B)
READ_ZERO(C)
READ_ZERO(D)
READ_ZERO(E)
READ_ZERO(F)

STORE_RAM(0)
STORE_RAM(1)
STORE_RAM(2)
STORE_RAM(3)
STORE_RAM(4)
STORE_RAM(5)
STORE_RAM(6)
STORE_RAM(7)
STORE_RAM(8)
STORE_RAM(9)
STORE_RAM(A)
STORE_RAM(B)
STORE_RAM(C)
STORE_RAM(D)
STORE_RAM(E)
STORE_RAM(F)

READ_RAM(0)
READ_RAM(1)
READ_RAM(2)
READ_RAM(3)
READ_RAM(4)
READ_RAM(5)
READ_RAM(6)
READ_RAM(7)
READ_RAM(8)
READ_RAM(9)
READ_RAM(A)
READ_RAM(B)
READ_RAM(C)
READ_RAM(D)
READ_RAM(E)
READ_RAM(F)

static void (*store_zero_tab[16])(ADDRESS addr, BYTE value) = {
	store_zero_0, store_zero_1, store_zero_2, store_zero_3,
	store_zero_4, store_zero_5, store_zero_6, store_zero_7,
	store_zero_8, store_zero_9, store_zero_A, store_zero_B,
	store_zero_C, store_zero_D, store_zero_E, store_zero_F
};

static void (*store_ram_tab[16])(ADDRESS addr, BYTE value) = {
	store_ram_0, store_ram_1, store_ram_2, store_ram_3,
	store_ram_4, store_ram_5, store_ram_6, store_ram_7,
	store_ram_8, store_ram_9, store_ram_A, store_ram_B,
	store_ram_C, store_ram_D, store_ram_E, store_ram_F
};

static BYTE (*read_ram_tab[16])(ADDRESS addr) = {
	read_ram_0, read_ram_1, read_ram_2, read_ram_3,
	read_ram_4, read_ram_5, read_ram_6, read_ram_7,
	read_ram_8, read_ram_9, read_ram_A, read_ram_B,
	read_ram_C, read_ram_D, read_ram_E, read_ram_F
};

static BYTE (*read_zero_tab[16])(ADDRESS addr) = {
	read_zero_0, read_zero_1, read_zero_2, read_zero_3,
	read_zero_4, read_zero_5, read_zero_6, read_zero_7,
	read_zero_8, read_zero_9, read_zero_A, read_zero_B,
	read_zero_C, read_zero_D, read_zero_E, read_zero_F
};


void REGPARM2 store_zeroX(ADDRESS addr, BYTE value)
{
    if(addr==0) set_bank_exec(value); else
    if(addr==1) set_bank_ind(value);
}

BYTE REGPARM1 read_rom(ADDRESS addr)
{
    return rom[addr];
}

void REGPARM2 store_rom(ADDRESS addr, BYTE value)
{
    rom[addr] = value;
}

static BYTE REGPARM1 read_unused(ADDRESS addr)
{
    return 0xff; /* (addr >> 8) & 0xff; */
}

static void REGPARM2 store_dummy(ADDRESS addr, BYTE value)
{
    return;
}

/* ------------------------------------------------------------------------- */

/* Functions for watchpoint memory access.  */

BYTE REGPARM1 read_watch(ADDRESS addr)
{
    mon_watch_push_load_addr(addr, e_comp_space);
    return _mem_read_tab[bank_exec][addr >> 8](addr);
}

void REGPARM2 store_watch(ADDRESS addr, BYTE value)
{
    mon_watch_push_store_addr(addr, e_comp_space);
    _mem_write_tab[bank_exec][addr >> 8](addr, value);
}

BYTE REGPARM1 read_ind_watch(ADDRESS addr)
{
    mon_watch_push_load_addr(addr, e_comp_space);
    return _mem_read_tab[bank_ind][addr >> 8](addr);
}

void REGPARM2 store_ind_watch(ADDRESS addr, BYTE value)
{
    mon_watch_push_store_addr(addr, e_comp_space);
    _mem_write_tab[bank_ind][addr >> 8](addr, value);
}

/* ------------------------------------------------------------------------- */

/* Generic memory access.  */

void REGPARM2 mem_store(ADDRESS addr, BYTE value)
{
    _mem_write_tab_ptr[addr >> 8](addr, value);
}

BYTE REGPARM1 mem_read(ADDRESS addr)
{
    return _mem_read_tab_ptr[addr >> 8](addr);
}

/* ------------------------------------------------------------------------- */

void REGPARM2 store_io(ADDRESS addr, BYTE value)
{
    switch(addr & 0xf800) {
    case 0xd000:
	store_rom(addr, value);		/* video RAM mapped here... */
	return;
    case 0xd800:
 	switch(addr & 0xff00) {
	case 0xd800:
            store_crtc(addr, value);
	    return;
	case 0xd900:
	    return;			/* disk units */
	case 0xda00:
	    store_sid(addr & 0xff, value);
	    return;
	case 0xdb00:
	    return; 			/* coprocessor */
	case 0xdc00:
	    store_cia1(addr & 0x0f, value);
	    return;
	case 0xdd00:
	    store_acia1(addr & 0x03, value);
	    return;
	case 0xde00:
	    store_tpi1(addr & 0x07, value);
	    return;
	case 0xdf00:
	    store_tpi2(addr & 0x07, value);
	    return;
	}
    }
}


BYTE REGPARM1 read_io(ADDRESS addr)
{
/*
    if (emu_id_enabled && addr >= 0xE8A0) {
        addr &= 0xff;
        if (addr == 0xff)
            emulator_id[addr - 0xa0] ^= 0xff;
        return emulator_id[addr - 0xa0];
    }
*/

    switch (addr & 0xf800) {
    case 0xd000:
	return read_rom(addr);
    case 0xd800:
	switch (addr & 0xff00) {
	case 0xd800:
            return read_crtc(addr);
	case 0xd900:
	    return read_unused(addr);
	case 0xda00:
	    return read_sid(addr);
	case 0xdb00:
	    return read_unused(addr);
	case 0xdc00:
	    return read_cia1(addr);
	case 0xdd00:
	    return read_acia1(addr);
	case 0xde00:
	    return read_tpi1(addr & 0x07);
	case 0xdf00:
	    return read_tpi2(addr & 0x07);
	}
    }
    return read_unused(addr);
}


/* FIXME: TODO! */
void mem_toggle_watchpoints(int flag)
{
    if (flag) {
        _mem_read_tab_ptr = _mem_read_tab_watch;
        _mem_read_ind_tab_ptr = _mem_read_ind_tab_watch;
        _mem_write_tab_ptr = _mem_write_tab_watch;
        _mem_write_ind_tab_ptr = _mem_write_ind_tab_watch;
    } else {
	set_bank_exec(bank_exec);
	set_bank_ind(bank_ind);
    }
}

/* ------------------------------------------------------------------------- */

void initialize_memory(void)
{
    int i, j;

    /* first the tables that hold the predefined bank mappings */

    for (i=0;i<16;i++) {		/* 16 banks possible */
	switch (i) {
	case 1:
	case 2:
	    for (j=255;j>=0;j--) {
		_mem_read_tab[i][j] = read_ram_tab[i];
		_mem_write_tab[i][j] = store_ram_tab[i];
		_mem_read_base_tab[i][j] = ram + (i << 16) + (j << 8);
	    }
	    _mem_write_tab[i][0] = store_zero_tab[i];
	    _mem_read_tab[i][0] = read_zero_tab[i];
	    break;
	case 3:
	case 4:
	    if(ramsize >= 256) {
	        for (j=255;j>=0;j--) {
	    	    _mem_read_tab[i][j] = read_ram_tab[i];
		    _mem_write_tab[i][j] = store_ram_tab[i];
		    _mem_read_base_tab[i][j] = ram + (i << 16) + (j << 8);
	        }
	        _mem_write_tab[i][0] = store_zero_tab[i];
	        _mem_read_tab[i][0] = read_zero_tab[i];
	        break;
	    }
	case 0:
	case 5:
	case 6:
	case 7:
	    if(ramsize >= 512) {
	        for (j=255;j>=0;j--) {
	    	    _mem_read_tab[i][j] = read_ram_tab[i];
		    _mem_write_tab[i][j] = store_ram_tab[i];
		    _mem_read_base_tab[i][j] = ram + (i << 16) + (j << 8);
	        }
	        _mem_write_tab[i][0] = store_zero_tab[i];
	        _mem_read_tab[i][0] = read_zero_tab[i];
	        break;
	    }
	case 8:
	case 9:
	case 10:
	case 11:
	case 12:
	case 13:
	case 14:
	    if(ramsize >= 1024) {
	        for (j=255;j>=0;j--) {
	    	    _mem_read_tab[i][j] = read_ram_tab[i];
		    _mem_write_tab[i][j] = store_ram_tab[i];
		    _mem_read_base_tab[i][j] = ram + (i << 16) + (j << 8);
	        }
	        _mem_write_tab[i][0] = store_zero_tab[i];
	        _mem_read_tab[i][0] = read_zero_tab[i];
	        break;
	    }
	    /* fallback for ramsize < some_value */
	    for (j=255;j>=0;j--) {
		_mem_read_tab[i][j] = read_unused;
		_mem_write_tab[i][j] = store_dummy;
		_mem_read_base_tab[i][j] = NULL;
	    }
	    _mem_write_tab[i][0] = store_zeroX;
	    break;
	case 15:
	    for (j=0;j<0x08;j++) {
		_mem_read_tab[i][j] = read_ram_F;
		_mem_write_tab[i][j] = store_ram_F;
		_mem_read_base_tab[i][j] = ram + (i << 16) + (j << 8);
	    }
	    for (;j<0xc0;j++) {
		_mem_read_tab[i][j] = read_rom;
		_mem_write_tab[i][j] = store_dummy;
		_mem_read_base_tab[i][j] = rom + (j << 8);
	    }
	    for (;j<0xd0;j++) {
		_mem_read_tab[i][j] = read_unused;
		_mem_write_tab[i][j] = store_dummy;
		_mem_read_base_tab[i][j] = NULL;
	    }
	    for (;j<0xe0;j++) {
		_mem_read_tab[i][j] = read_io;
		_mem_write_tab[i][j] = store_io;
		_mem_read_base_tab[i][j] = NULL;
	    }
	    for (;j<0x100;j++) {
		_mem_read_tab[i][j] = read_rom;
		_mem_write_tab[i][j] = store_dummy;
		_mem_read_base_tab[i][j] = rom + (j << 8);
	    }

	    if(cart08_ram) {
	        for (j=0x08;j<0x10;j++) {
		    _mem_read_tab[i][j] = read_ram_F;
		    _mem_write_tab[i][j] = store_ram_F;
		    _mem_read_base_tab[i][j] = ram + (i << 16) + (j << 8);
	        }
	    }
	    if(cart1_ram) {
	        for (j=0x10;j<0x20;j++) {
		    _mem_read_tab[i][j] = read_ram_F;
		    _mem_write_tab[i][j] = store_ram_F;
		    _mem_read_base_tab[i][j] = ram + (i << 16) + (j << 8);
	        }
	    }
	    if(cart2_ram) {
	        for (j=0x20;j<0x40;j++) {
		    _mem_read_tab[i][j] = read_ram_F;
		    _mem_write_tab[i][j] = store_ram_F;
		    _mem_read_base_tab[i][j] = ram + (i << 16) + (j << 8);
	        }
	    }
	    if(cart4_ram) {
	        for (j=0x40;j<0x60;j++) {
		    _mem_read_tab[i][j] = read_ram_F;
		    _mem_write_tab[i][j] = store_ram_F;
		    _mem_read_base_tab[i][j] = ram + (i << 16) + (j << 8);
	        }
	    }
	    if(cart6_ram) {
	        for (j=0x60;j<0x80;j++) {
		    _mem_read_tab[i][j] = read_ram_F;
		    _mem_write_tab[i][j] = store_ram_F;
		    _mem_read_base_tab[i][j] = ram + (i << 16) + (j << 8);
	        }
	    }
	    if(cartC_ram) {
	        for (j=0xc0;j<0xd0;j++) {
		    _mem_read_tab[i][j] = read_ram_F;
		    _mem_write_tab[i][j] = store_ram_F;
		    _mem_read_base_tab[i][j] = ram + (i << 16) + (j << 8);
	        }
	    }

	    _mem_write_tab[i][0] = store_zero_F;
	    _mem_read_tab[i][0] = read_zero_F;
	    _mem_read_base_tab[i][0] = ram + 0xf0000;
	    break;
	}
	_mem_read_tab[i][0x100] = _mem_read_tab[i][0];
	_mem_write_tab[i][0x100] = _mem_write_tab[i][0];
	_mem_read_base_tab[i][0x100] = _mem_read_base_tab[i][0];
    }

    /* set bank limit tables */
    for (i=256;i>=0;i--) {
	mem_read_limit_tab[0][i] = 0xfffd;	/* all RAM banks go here */

	if (!_mem_read_base_tab[15][i]) {
	    mem_read_limit_tab[1][i] = -1;
	} else
	if(i<0x08) {
	    mem_read_limit_tab[1][i] = 0x07fd;
	} else 
	if(i<0x10) {
	    mem_read_limit_tab[1][i] = 0x0ffd;	
	} else 
	if(i<0x20) {
	    mem_read_limit_tab[1][i] = 0x1ffd;	
	} else 
	if(i<0x20) {
	    mem_read_limit_tab[1][i] = 0x1ffd;	
	} else 
	if(i<0x40) {
	    mem_read_limit_tab[1][i] = 0x3ffd;	
	} else 
	if(i<0x60) {
	    mem_read_limit_tab[1][i] = 0x5ffd;	
	} else 
	if(i<0x80) {
	    mem_read_limit_tab[1][i] = 0x7ffd;	
	} else 
	if(i<0xc0) {
	    mem_read_limit_tab[1][i] = 0xbffd;	
	} else 
	if(i<0xd0) {
	    mem_read_limit_tab[1][i] = 0xcffd;	
	} else 
	if(i<0xe0) {
	    mem_read_limit_tab[1][i] = 0xdffd;	
	} else {
	    mem_read_limit_tab[1][i] = 0xfffd;	
	}
     }

    /* set watchpoint tables */
    for (i=256;i>=0;i--) {
	_mem_read_tab_watch[i] = read_watch;
	_mem_read_ind_tab_watch[i] = read_ind_watch;
	_mem_write_tab_watch[i] = store_watch;
	_mem_write_ind_tab_watch[i] = store_ind_watch;
    }
}


void mem_powerup(void)
{
    int i;

    for (i = 0; i < C610_RAM_SIZE; i += 0x80) {
        memset(ram + i, 0, 0x40);
        memset(ram + i + 0x40, 0xff, 0x40);
    }
    for (i = 0; i < 0x800; i += 0x80) {
        memset(rom + i, 0, 0x40);
        memset(rom + i + 0x40, 0xff, 0x40);
        memset(rom + 0x800 + i, 0, 0x40);
        memset(rom + 0x800 + i + 0x40, 0xff, 0x40);
        memset(rom + 0xd000 + i, 0, 0x40);
        memset(rom + 0xd000 + i + 0x40, 0xff, 0x40);
    }

    bank_exec = 0;
    bank_ind = 0;
    set_bank_exec(15);
    set_bank_ind(15);
}

/*************************************************************************
 * Load all the ROMs.
 * Called from mem_load() and from setting the resources.
 */

static int mem_load_chargen(void) 
{
    int i;

    if(!rom_loaded) return 0;  /* init not far enough */

    /* Load chargen ROM
     * we load 4k of 16-byte-per-char Charrom.
     * Then we generate the inverted chars */

    if(!IS_NULL(chargen_name)) {
        memset(chargen_rom, 0, C610_CHARGEN_ROM_SIZE);

        if (sysfile_load(chargen_name, chargen_rom, 4096, 4096) < 0) {
            log_error(c610_mem_log, "Couldn't load character ROM '%s'.",
                  chargen_name);
            return -1;
        }

        memmove(chargen_rom+2048, chargen_rom+4096, 2048);

        /* Inverted chargen into second half. This is a hardware feature.  */
        for (i = 0; i < 2048; i++) {
            chargen_rom[i + 2048] = chargen_rom[i] ^ 0xff;
            chargen_rom[i + 6144] = chargen_rom[i + 4096] ^ 0xff;
        }
    }

    crtc_set_chargen_addr(chargen_rom, C610_CHARGEN_ROM_SIZE >> 4);

    return 0;
}

static int mem_checksum(void)
{
    int i;
    WORD sum;

    /* Checksum over top 8 kByte kernal.  */
    for (i = 0xe000, sum = 0; i < 0x10000; i++)
        sum += rom[i];

    log_message(c610_mem_log, "Kernal checksum is %d ($%04X).",
                sum, sum);
    return 0;
}

static int mem_load_kernal(void) 
{
    if(!rom_loaded) return 0;  /* init not far enough */

    /* De-initialize kbd-buf, autostart and tape stuff here before
       reloading the ROM the traps are installed in.  */
    kbd_buf_init(0, 0, 0, 0);
    autostart_init(0, 0, 0, 0, 0, 0);
    tape_init(0, 0, 0, 0, 0, 0, 0, 0, 0, NULL);
 
    /* Load Kernal ROM.  */
    if (!IS_NULL(kernal_rom_name)) {
        if (sysfile_load(kernal_rom_name, rom + 0xe000, 0x2000, 0x2000) < 0) {
            log_error(c610_mem_log, "Couldn't load ROM `%s'.", kernal_rom_name);
            return -1;
	}
    }

    return mem_checksum();
}


static int mem_load_basic(void) 
{
    if(!rom_loaded) return 0;  /* init not far enough */

    /* Load BASIC ROM.  */
    if (!IS_NULL(basic_rom_name)) {
        if ((sysfile_load(basic_rom_name, rom + 0x8000, 0x4000, 0x4000) < 0)) {
            log_error(c610_mem_log, "Couldn't load BASIC ROM `%s'.",
                  basic_rom_name);
            return -1;
	}
    } else {
	log_warning(c610_mem_log, "Disabling BASIC by unloading ROM!");
	memset(rom + 0x8000, 0xff, 0x4000);
    }
    return 0;
}

static int mem_load_cart_1(void) 
{
    if(!rom_loaded) return 0;  /* init not far enough */

    if (!IS_NULL(cart_1_name)) {
        if ((sysfile_load(cart_1_name, rom + 0x1000, 0x1000, 0x1000) < 0)) {
            log_error(c610_mem_log, "Couldn't load ROM `%s'.",
                  cart_1_name);
	}
    } else {
	memset(rom + 0x1000, 0xff, 0x1000);
    }
    return 0;
}

static int mem_load_cart_2(void) 
{
    if(!rom_loaded) return 0;  /* init not far enough */

    if (!IS_NULL(cart_2_name)) {
        if ((sysfile_load(cart_2_name, rom + 0x2000, 0x2000, 0x2000) < 0)) {
            log_error(c610_mem_log, "Couldn't load ROM `%s'.",
                      cart_2_name);
	}
    } else {
	memset(rom + 0x2000, 0xff, 0x2000);
    }
    return 0;
}

static int mem_load_cart_4(void) 
{
    if(!rom_loaded) return 0;  /* init not far enough */

    if (!IS_NULL(cart_4_name)) {
        if ((sysfile_load(cart_4_name, rom + 0x4000, 0x2000, 0x2000) < 0)) {
            log_error(c610_mem_log, "Couldn't load ROM `%s'.",
                      cart_4_name);
	}
    } else {
	memset(rom + 0x4000, 0xff, 0x2000);
    }
    return 0;
}

static int mem_load_cart_6(void) 
{
    if(!rom_loaded) return 0;  /* init not far enough */

    if (!IS_NULL(cart_6_name)) {
        if ((sysfile_load(cart_6_name, rom + 0x6000, 0x2000, 0x2000) < 0)) {
            log_error(c610_mem_log, "Couldn't load ROM `%s'.", cart_6_name);
	}
    } else {
	memset(rom + 0x6000, 0xff, 0x2000);
    }
    return 0;
}
 
/* Load memory image files. */
int mem_load(void)
{
    int i;

    if (c610_mem_log == LOG_ERR)
        c610_mem_log = log_open("CBM2MEM");

    rom_loaded = 1;

    if( mem_load_chargen() < 0)
	return -1;

    /* Init Disk/Cartridge ROM with 'unused address' values.  */
    for (i = 0x800; i < 0x8000; i++) {
        rom[i] = 0xff;
    }

    if( mem_load_kernal() < 0)
	return -1;

    if( mem_load_basic() < 0)
	return -1;

    /* Load extension ROMs.  */

    if( mem_load_cart_1() < 0)
	return -1;

    if( mem_load_cart_2() < 0)
	return -1;

    if( mem_load_cart_4() < 0)
	return -1;

    if( mem_load_cart_6() < 0)
	return -1;
/*
    crtc_set_screen_mode(rom + 0xd000, 0x7ff, 80, 1);
*/
    /* FIXME: 6x0 have 25*8, 7x0 have 25*14 */
    crtc_set_screen_addr(rom + 0xd000);
/*
    crtc_set_screen_options(80, 25 * 10);
    crtc_set_hw_options( 1, 0x7ff, 0x800, 512, 0x1000);
*/
    return 0;
}

void mem_set_bank_pointer(BYTE **base, int *limit)
{
    bank_base = base;
    bank_limit = limit;
}

/* ------------------------------------------------------------------------- */

/* FIXME: To do!  */

void mem_get_basic_text(ADDRESS *start, ADDRESS *end)
{
}

void mem_set_basic_text(ADDRESS start, ADDRESS end)
{
}

/* ------------------------------------------------------------------------- */

int mem_rom_trap_allowed(ADDRESS addr)
{
    return 1; 	/* (addr >= 0xf000) && !(map_reg & 0x80); */
}

void mem_set_tape_sense(int value)
{
}

/* ------------------------------------------------------------------------- */

/* Banked memory access functions for the monitor.  */

static BYTE peek_bank_io(ADDRESS addr)
{
    switch (addr & 0xf800) {
    case 0xc000:
    case 0xc800:
        return read_unused(addr);
    case 0xd000:
        return read_rom(addr);
    case 0xd800:
        switch (addr & 0xff00) {
        case 0xd800:
            return read_crtc(addr);
        case 0xd900:
            return read_unused(addr);
        case 0xda00:
            return read_sid(addr);
        case 0xdb00:
            return read_unused(addr);
        case 0xdc00:
            return peek_cia1(addr);
        case 0xdd00:
            return peek_acia1(addr);
        case 0xde00:
            return peek_tpi1(addr & 0x07);
        case 0xdf00:
            return peek_tpi2(addr & 0x07);
        }
    }
    return read_unused(addr);
}

/* Exported banked memory access functions for the monitor.  */

static const char *banknames[] = {
    "default", "cpu", "ram0", "ram1", "ram2", "ram3",
	"ram4", "ram5", "ram6", "ram7", "ram8", "ram9",
	"ramA", "ramB", "ramC", "ramD", "ramE", "ramF",
	"romio", NULL
};

static int banknums[] = {
    17, 17, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16
};

const char **mem_bank_list(void)
{
    return banknames;
}

int mem_bank_from_name(const char *name)
{
    int i = 0;

    while (banknames[i]) {
        if (!strcmp(name, banknames[i])) {
            return banknums[i];
        }
        i++;
    }
    return -1;
}

BYTE mem_bank_read(int bank, ADDRESS addr)
{
    switch (bank) {
      case 17:                  /* current */
	  return mem_read(addr);
      case 16:                   /* romio */
	  if(addr>=0xd000 && addr <0xe000) return read_io(addr);
	  return _mem_read_tab[15][addr >> 8](addr);
      default:
	  if(bank >=0 && bank <15) {
	      return read_ram_tab[bank](addr);
	  }
    }
    return read_unused(addr);
}

BYTE mem_bank_peek(int bank, ADDRESS addr)
{
    if(bank==16) {
        if (addr >= 0xC000 && addr < 0xE000) {
            return peek_bank_io(addr);
        }
    }
    return mem_bank_read(bank, addr);
}

void mem_bank_write(int bank, ADDRESS addr, BYTE byte)
{
    switch (bank) {
      case 17:                   /* current */
        mem_store(addr, byte);
        return;
      case 16:
	if(addr >= 0xd000 && addr <=0xdfff) {
	    store_io(addr, byte);
	    return;
	}
	_mem_write_tab[15][addr >> 8](addr, byte);
	return;
      default:
	if(bank >=0 && bank < 16) {
	    if (addr & 0xff00) {
	        store_ram_tab[bank](addr, byte);
	    } else {
	        store_zero_tab[bank](addr, byte);
	    }
	    return;
	}
    }
    store_dummy(addr, byte);
}

/*-----------------------------------------------------------------------*/

/*
 * CBM2 memory dump should be 128, 256, 512 or 1024k, depending on the
 * config, as RAM.
 */
#define CBM2MEM_DUMP_VER_MAJOR   1
#define CBM2MEM_DUMP_VER_MINOR   0

/*
 * UBYTE        MEMSIZE         size in 128k (1=128, 2=256, 4=512, 8=1024)
 * UBYTE	CONFIG		Bit 0: cart08_ram
 *                                  1: cart1_ram
 *				    2: cart2_ram
 *				    3: cart4_ram
 *				    4: cart6_ram
 *				    5: cartC_ram
 *
 * UBYTE        HCONFIG         Bit 0-1: ModelLine
 *
 * UBYTE	EXECBANK	CPU exec bank register
 * UBYTE	INDBANK		CPU indirect bank register
 * ARRAY	SYSRAM		2k system RAM, Bank15 $0000-$07ff
 * ARRAY	VIDEO		2k video RAM, Bank15 $d000-$d7ff
 * ARRAY	RAM		size according to MEMSIZE
 * ARRAY	RAM08		(only if memsize < 1M) 2k for cart08_ram
 * ARRAY	RAM1		(only if memsize < 1M) 4k for cart1_ram
 * ARRAY	RAM2		(only if memsize < 1M) 8k for cart2_ram
 * ARRAY	RAM4		(only if memsize < 1M) 8k for cart4_ram
 * ARRAY	RAM6		(only if memsize < 1M) 8k for cart6_ram
 * ARRAY	RAMC		(only if memsize < 1M) 4k for cartC_ram
 *
 */

static const char module_name[] = "CBM2MEM";

static int mem_write_ram_snapshot_module(snapshot_t *p)
{
    snapshot_module_t *m;
    BYTE config, memsize;

    m = snapshot_module_create(p, module_name,
                               CBM2MEM_DUMP_VER_MAJOR, CBM2MEM_DUMP_VER_MINOR);
    if (m == NULL)
        return -1;

    memsize = ramsize >> 7;	/* rescale from 1k to 128k */

    config = (cart08_ram ? 1 : 0)
		| (cart1_ram ? 2 : 0)
		| (cart2_ram ? 4 : 0)
		| (cart4_ram ? 8 : 0)
		| (cart6_ram ? 16 : 0)
		| (cartC_ram ? 32 : 0) ;

    snapshot_module_write_byte(m, memsize);
    snapshot_module_write_byte(m, config);
    snapshot_module_write_byte(m, cbm2_model_line & 3);

    snapshot_module_write_byte(m, bank_exec);
    snapshot_module_write_byte(m, bank_ind);

    snapshot_module_write_byte_array(m, ram + 0xf0000, 0x0800);
    snapshot_module_write_byte_array(m, rom + 0xd000, 0x0800);

    if(memsize < 4) {
        snapshot_module_write_byte_array(m, ram + 0x10000, ((int)memsize) << 17);
    } else {
        snapshot_module_write_byte_array(m, ram, memsize << 17);
    }

    if(memsize < 4) {	/* if 1M memory, bank 15 is included */
	if(config & 1) {
    	    snapshot_module_write_byte_array(m, ram + 0xf0800, 0x0800);
	}
	if(config & 2) {
    	    snapshot_module_write_byte_array(m, ram + 0xf1000, 0x1000);
	}
	if(config & 4) {
    	    snapshot_module_write_byte_array(m, ram + 0xf2000, 0x2000);
	}
	if(config & 8) {
    	    snapshot_module_write_byte_array(m, ram + 0xf4000, 0x2000);
	}
	if(config & 16) {
    	    snapshot_module_write_byte_array(m, ram + 0xf6000, 0x2000);
	}
	if(config & 32) {
    	    snapshot_module_write_byte_array(m, ram + 0xfc000, 0x1000);
	}
    }

    snapshot_module_close(m);

    return 0;
}

static int mem_read_ram_snapshot_module(snapshot_t *p)
{
    BYTE byte, vmajor, vminor;
    snapshot_module_t *m;
    BYTE config, hwconfig;
    int memsize;

    m = snapshot_module_open(p, module_name, &vmajor, &vminor);
    if (m == NULL)
        return -1;

    if (vmajor != CBM2MEM_DUMP_VER_MAJOR) {
        snapshot_module_close(m);
        return -1;
    }

    snapshot_module_read_byte(m, &byte);
    memsize = ((int)byte) & 0xff;

    snapshot_module_read_byte(m, &config);

    snapshot_module_read_byte(m, &hwconfig);
    resources_set_value("ModelLine", (resource_value_t) (int)(hwconfig & 3));

    snapshot_module_read_byte(m, &byte);
    set_bank_exec(byte);
    snapshot_module_read_byte(m, &byte);
    set_bank_ind(byte);

    snapshot_module_read_byte_array(m, ram + 0xf0000, 0x0800);
    snapshot_module_read_byte_array(m, rom + 0xd000, 0x0800);

    ramsize = memsize << 7;

    cart08_ram = config & 1;
    cart1_ram = config & 2;
    cart2_ram = config & 4;
    cart4_ram = config & 8;
    cart6_ram = config & 16;
    cartC_ram = config & 32;

    if(memsize < 4) {
        snapshot_module_read_byte_array(m, ram + 0x10000, memsize << 17);
    } else {
        snapshot_module_read_byte_array(m, ram, memsize << 17);
    }

    if(memsize < 4) {	/* if 1M memory, bank 15 is included */
	if(config & 1) {
    	    snapshot_module_read_byte_array(m, ram + 0xf0800, 0x0800);
	}
	if(config & 2) {
    	    snapshot_module_read_byte_array(m, ram + 0xf1000, 0x1000);
	}
	if(config & 4) {
    	    snapshot_module_read_byte_array(m, ram + 0xf2000, 0x2000);
	}
	if(config & 8) {
    	    snapshot_module_read_byte_array(m, ram + 0xf4000, 0x2000);
	}
	if(config & 16) {
    	    snapshot_module_read_byte_array(m, ram + 0xf6000, 0x2000);
	}
	if(config & 32) {
    	    snapshot_module_read_byte_array(m, ram + 0xfc000, 0x1000);
	}
    }

    initialize_memory();

    snapshot_module_close(m);

    return 0;
}

/*********************************************************************/

/*
 * UBYTE	CONFIG		Bit 1: cart1 ROM included
 *				    2: cart2 ROM included
 *				    3: cart4 ROM included
 *				    4: cart6 ROM included
 *
 * ARRAY        KERNAL		8k Kernal ROM ($e000-$ffff)
 * ARRAY        BASIC		16k Basic ROM ($8000-$bfff)
 * ARRAY	CHARGEN		4k chargen ROM image ($c*** for VIC-II)
 * ARRAY	ROM1		4k for cart1 (if config & 2)
 * ARRAY	ROM2		8k for cart2 (if config & 4)
 * ARRAY	ROM4		8k for cart4 (if config & 8)
 * ARRAY	ROM6		8k for cart6 (if config & 16)
 */

static const char module_rom_name[] = "CBM2ROM";
#define CBM2ROM_DUMP_VER_MAJOR   1
#define CBM2ROM_DUMP_VER_MINOR   0

static int mem_write_rom_snapshot_module(snapshot_t *p, int save_roms)
{
    snapshot_module_t *m;
    BYTE config;
    int trapfl;

    if (!save_roms) return 0;

    m = snapshot_module_create(p, module_rom_name,
                               CBM2ROM_DUMP_VER_MAJOR, CBM2ROM_DUMP_VER_MINOR);
    if (m == NULL)
        return -1;

    /* disable traps before saving the ROM */
    resources_get_value("NoTraps", (resource_value_t*) &trapfl);
    resources_set_value("NoTraps", (resource_value_t) 1);

    config = (  (cart_1_name ? 2 : 0)
		| (cart_2_name ? 4 : 0)
		| (cart_4_name ? 8 : 0)
		| (cart_6_name ? 16 : 0) );


    /* snapshot_module_write_byte(m, save_roms & 3 ); */
    snapshot_module_write_byte(m, config);

    {	
	/* kernal */
        snapshot_module_write_byte_array(m, rom + 0xe000, 0x2000);
	/* basic */
        snapshot_module_write_byte_array(m, rom + 0x8000, 0x4000);
	/* chargen FIXME: $c*** for C500 */
        snapshot_module_write_byte_array(m, chargen_rom, 0x0800);
        snapshot_module_write_byte_array(m, chargen_rom + 0x1000, 0x0800);

	if(config & 2) {
    	    snapshot_module_write_byte_array(m, rom + 0x1000, 0x1000);
	}
	if(config & 4) {
    	    snapshot_module_write_byte_array(m, rom + 0x2000, 0x2000);
	}
	if(config & 8) {
    	    snapshot_module_write_byte_array(m, rom + 0x4000, 0x2000);
	}
	if(config & 16) {
    	    snapshot_module_write_byte_array(m, rom + 0x6000, 0x2000);
	}
    }

    /* enable traps again when necessary */
    resources_set_value("NoTraps", (resource_value_t) trapfl);

    snapshot_module_close(m);

    return 0;
}

static int mem_read_rom_snapshot_module(snapshot_t *p)
{
    BYTE vmajor, vminor;
    snapshot_module_t *m;
    BYTE config;
    int i, trapfl;

    m = snapshot_module_open(p, module_rom_name, &vmajor, &vminor);
    if (m == NULL)
        return 0;	/* optional */

    if (vmajor != CBM2ROM_DUMP_VER_MAJOR) {
        snapshot_module_close(m);
        return -1;
    }

    /* disable traps before loading the ROM */
    resources_get_value("NoTraps", (resource_value_t*) &trapfl);
    resources_set_value("NoTraps", (resource_value_t) 1);

    snapshot_module_read_byte(m, &config);

    /* kernal */
    snapshot_module_read_byte_array(m, rom + 0xe000, 0x2000);
    /* basic */
    snapshot_module_read_byte_array(m, rom + 0x8000, 0x4000);

    /* chargen FIXME: $c*** for C500 */
    snapshot_module_read_byte_array(m, chargen_rom, 0x0800);
    snapshot_module_read_byte_array(m, chargen_rom + 0x1000, 0x0800);
    /* Inverted chargen into second half. This is a hardware feature.  */
    for (i = 0; i < 2048; i++) {
        chargen_rom[i + 2048] = chargen_rom[i] ^ 0xff;
        chargen_rom[i + 6144] = chargen_rom[i + 4096] ^ 0xff;
    }

    if(config & 2) {
        snapshot_module_read_byte_array(m, rom + 0x1000, 0x1000);
    }
    if(config & 4) {
        snapshot_module_read_byte_array(m, rom + 0x2000, 0x2000);
    }
    if(config & 8) {
        snapshot_module_read_byte_array(m, rom + 0x4000, 0x2000);
    }
    if(config & 16) {
        snapshot_module_read_byte_array(m, rom + 0x6000, 0x2000);
    }

    log_warning(c610_mem_log,"Dumped Romset files and saved settings will "
                "represent\nthe state before loading the snapshot!");

    mem_checksum();

    /* enable traps again when necessary */
    resources_set_value("NoTraps", (resource_value_t) trapfl);

    snapshot_module_close(m);

    return 0;
}

/*********************************************************************/

int mem_write_snapshot_module(snapshot_t *p, int save_roms)
{
    if (mem_write_ram_snapshot_module(p) < 0
	|| mem_write_rom_snapshot_module(p, save_roms) < 0
	) {
	return -1;
    }
    return 0;
}

int mem_read_snapshot_module(snapshot_t *p)
{
    if (mem_read_ram_snapshot_module(p) < 0
	|| mem_read_rom_snapshot_module(p) < 0 )
	return -1;

    return 0;
}
