{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620990694060 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620990694061 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 14 13:11:33 2021 " "Processing started: Fri May 14 13:11:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620990694061 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620990694061 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BKM-68X-SIMPLE -c BKM-68X-SIMPLE " "Command: quartus_map --read_settings_files=on --write_settings_files=off BKM-68X-SIMPLE -c BKM-68X-SIMPLE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620990694061 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620990694232 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620990694232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/clkdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file hdl/clkdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_divider " "Found entity 1: Clock_divider" {  } { { "hdl/clkdiv.v" "" { Text "/home/martin/BKM-68X/10M08SCE/hdl/clkdiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620990704871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620990704871 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "monitor_interface2.v(269) " "Verilog HDL information at monitor_interface2.v(269): always construct contains both blocking and non-blocking assignments" {  } { { "hdl/monitor_interface2.v" "" { Text "/home/martin/BKM-68X/10M08SCE/hdl/monitor_interface2.v" 269 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1620990704873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/monitor_interface2.v 1 1 " "Found 1 design units, including 1 entities, in source file hdl/monitor_interface2.v" { { "Info" "ISGN_ENTITY_NAME" "1 monitor_interface " "Found entity 1: monitor_interface" {  } { { "hdl/monitor_interface2.v" "" { Text "/home/martin/BKM-68X/10M08SCE/hdl/monitor_interface2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620990704873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620990704873 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "video_format_detector.v(13) " "Verilog HDL Module Instantiation warning at video_format_detector.v(13): ignored dangling comma in List of Port Connections" {  } { { "hdl/video_format_detector.v" "" { Text "/home/martin/BKM-68X/10M08SCE/hdl/video_format_detector.v" 13 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1620990704873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/video_format_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file hdl/video_format_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_format_detector " "Found entity 1: video_format_detector" {  } { { "hdl/video_format_detector.v" "" { Text "/home/martin/BKM-68X/10M08SCE/hdl/video_format_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620990704874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620990704874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/simplefilter.v 1 1 " "Found 1 design units, including 1 entities, in source file hdl/simplefilter.v" { { "Info" "ISGN_ENTITY_NAME" "1 simplefilter " "Found entity 1: simplefilter" {  } { { "hdl/simplefilter.v" "" { Text "/home/martin/BKM-68X/10M08SCE/hdl/simplefilter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620990704874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620990704874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/heartbeat.v 1 1 " "Found 1 design units, including 1 entities, in source file hdl/heartbeat.v" { { "Info" "ISGN_ENTITY_NAME" "1 heartbeat " "Found entity 1: heartbeat" {  } { { "hdl/heartbeat.v" "" { Text "/home/martin/BKM-68X/10M08SCE/hdl/heartbeat.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620990704874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620990704874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/top.v 1 1 " "Found 1 design units, including 1 entities, in source file hdl/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "hdl/top.v" "" { Text "/home/martin/BKM-68X/10M08SCE/hdl/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620990704875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620990704875 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hsync_pll_out top.v(47) " "Verilog HDL Implicit Net warning at top.v(47): created implicit net for \"hsync_pll_out\"" {  } { { "hdl/top.v" "" { Text "/home/martin/BKM-68X/10M08SCE/hdl/top.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620990704875 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620990704938 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led3 top.v(20) " "Output port \"led3\" at top.v(20) has no driver" {  } { { "hdl/top.v" "" { Text "/home/martin/BKM-68X/10M08SCE/hdl/top.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620990704939 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led4 top.v(21) " "Output port \"led4\" at top.v(21) has no driver" {  } { { "hdl/top.v" "" { Text "/home/martin/BKM-68X/10M08SCE/hdl/top.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620990704939 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led5 top.v(22) " "Output port \"led5\" at top.v(22) has no driver" {  } { { "hdl/top.v" "" { Text "/home/martin/BKM-68X/10M08SCE/hdl/top.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620990704939 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "heartbeat heartbeat:hb " "Elaborating entity \"heartbeat\" for hierarchy \"heartbeat:hb\"" {  } { { "hdl/top.v" "hb" { Text "/home/martin/BKM-68X/10M08SCE/hdl/top.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620990704945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_format_detector video_format_detector:vf_det " "Elaborating entity \"video_format_detector\" for hierarchy \"video_format_detector:vf_det\"" {  } { { "hdl/top.v" "vf_det" { Text "/home/martin/BKM-68X/10M08SCE/hdl/top.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620990704946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider video_format_detector:vf_det\|Clock_divider:clk25mhz " "Elaborating entity \"Clock_divider\" for hierarchy \"video_format_detector:vf_det\|Clock_divider:clk25mhz\"" {  } { { "hdl/video_format_detector.v" "clk25mhz" { Text "/home/martin/BKM-68X/10M08SCE/hdl/video_format_detector.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620990704948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simplefilter video_format_detector:vf_det\|simplefilter:vs_filter " "Elaborating entity \"simplefilter\" for hierarchy \"video_format_detector:vf_det\|simplefilter:vs_filter\"" {  } { { "hdl/video_format_detector.v" "vs_filter" { Text "/home/martin/BKM-68X/10M08SCE/hdl/video_format_detector.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620990704948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monitor_interface monitor_interface:bkm68x_if " "Elaborating entity \"monitor_interface\" for hierarchy \"monitor_interface:bkm68x_if\"" {  } { { "hdl/top.v" "bkm68x_if" { Text "/home/martin/BKM-68X/10M08SCE/hdl/top.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620990704950 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clear_irq monitor_interface2.v(209) " "Verilog HDL or VHDL warning at monitor_interface2.v(209): object \"clear_irq\" assigned a value but never read" {  } { { "hdl/monitor_interface2.v" "" { Text "/home/martin/BKM-68X/10M08SCE/hdl/monitor_interface2.v" 209 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620990704953 "|top|monitor_interface:bkm68x_if"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "monitor_interface2.v(230) " "Verilog HDL Case Statement information at monitor_interface2.v(230): all case item expressions in this case statement are onehot" {  } { { "hdl/monitor_interface2.v" "" { Text "/home/martin/BKM-68X/10M08SCE/hdl/monitor_interface2.v" 230 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1620990704953 "|top|monitor_interface:bkm68x_if"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1620990705979 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "hdl/monitor_interface2.v" "" { Text "/home/martin/BKM-68X/10M08SCE/hdl/monitor_interface2.v" 25 -1 0 } } { "hdl/video_format_detector.v" "" { Text "/home/martin/BKM-68X/10M08SCE/hdl/video_format_detector.v" 82 -1 0 } } { "hdl/video_format_detector.v" "" { Text "/home/martin/BKM-68X/10M08SCE/hdl/video_format_detector.v" 149 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1620990705991 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1620990705991 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led3 GND " "Pin \"led3\" is stuck at GND" {  } { { "hdl/top.v" "" { Text "/home/martin/BKM-68X/10M08SCE/hdl/top.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620990706315 "|top|led3"} { "Warning" "WMLS_MLS_STUCK_PIN" "led4 GND " "Pin \"led4\" is stuck at GND" {  } { { "hdl/top.v" "" { Text "/home/martin/BKM-68X/10M08SCE/hdl/top.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620990706315 "|top|led4"} { "Warning" "WMLS_MLS_STUCK_PIN" "led5 GND " "Pin \"led5\" is stuck at GND" {  } { { "hdl/top.v" "" { Text "/home/martin/BKM-68X/10M08SCE/hdl/top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620990706315 "|top|led5"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1620990706315 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1620990706396 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "47 " "47 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620990707283 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1620990707412 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620990707412 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "back_button1 " "No output dependent on input pin \"back_button1\"" {  } { { "hdl/top.v" "" { Text "/home/martin/BKM-68X/10M08SCE/hdl/top.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620990707490 "|top|back_button1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "back_button2 " "No output dependent on input pin \"back_button2\"" {  } { { "hdl/top.v" "" { Text "/home/martin/BKM-68X/10M08SCE/hdl/top.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620990707490 "|top|back_button2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip1 " "No output dependent on input pin \"dip1\"" {  } { { "hdl/top.v" "" { Text "/home/martin/BKM-68X/10M08SCE/hdl/top.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620990707490 "|top|dip1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip2 " "No output dependent on input pin \"dip2\"" {  } { { "hdl/top.v" "" { Text "/home/martin/BKM-68X/10M08SCE/hdl/top.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620990707490 "|top|dip2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1620990707490 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "862 " "Implemented 862 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1620990707490 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1620990707490 ""} { "Info" "ICUT_CUT_TM_LCELLS" "820 " "Implemented 820 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1620990707490 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1620990707490 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/martin/BKM-68X/10M08SCE/output_files/BKM-68X-SIMPLE.map.smsg " "Generated suppressed messages file /home/martin/BKM-68X/10M08SCE/output_files/BKM-68X-SIMPLE.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620990707494 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "931 " "Peak virtual memory: 931 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620990707499 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 14 13:11:47 2021 " "Processing ended: Fri May 14 13:11:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620990707499 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620990707499 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620990707499 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620990707499 ""}
