#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Apr  6 18:07:13 2018
# Process ID: 23615
# Current directory: /home/madanie1/Documents/2017.4/8v3/repo/network_packet_fifo_tx
# Command line: vivado
# Log file: /home/madanie1/Documents/2017.4/8v3/repo/network_packet_fifo_tx/vivado.log
# Journal file: /home/madanie1/Documents/2017.4/8v3/repo/network_packet_fifo_tx/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/madanie1/Documents/2017.4/8v3/repo/network_packet_fifo_tx/network_packet_fifo_tx.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/madanie1/Documents/2017.4/8v3/repo/network_packet_fifo_tx'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/madanie1/Documents/2017.4/8v3/repo/network_packet_fifo_tx/network_packet_fifo_tx.srcs/sources_1/imports/rtl/tx_interface.v] -no_script -reset -force -quiet
remove_files  /home/madanie1/Documents/2017.4/8v3/repo/network_packet_fifo_tx/network_packet_fifo_tx.srcs/sources_1/imports/rtl/tx_interface.v
file delete -force /home/madanie1/Documents/2017.4/8v3/repo/network_packet_fifo_tx/network_packet_fifo_tx.srcs/sources_1/imports/rtl/tx_interface.v
update_compile_order -fileset sources_1
add_files -norecurse /home/madanie1/Documents/2017.4/8v3/repo/network_packet_fifo_tx/network_packet_fifo_tx.srcs/sources_1/imports/tx_interface.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/madanie1/Documents/2017.4/8v3/repo/network_packet_fifo_tx/network_packet_fifo_tx.srcs/sources_1/ip/axis_sync_fifo/axis_sync_fifo.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/madanie1/Documents/2017.4/8v3/repo/network_packet_fifo_tx/network_packet_fifo_tx.srcs/sources_1/ip/cmd_fifo_xgemac_txif/cmd_fifo_xgemac_txif.xci] -no_script -reset -force -quiet
remove_files  {/home/madanie1/Documents/2017.4/8v3/repo/network_packet_fifo_tx/network_packet_fifo_tx.srcs/sources_1/ip/axis_sync_fifo/axis_sync_fifo.xci /home/madanie1/Documents/2017.4/8v3/repo/network_packet_fifo_tx/network_packet_fifo_tx.srcs/sources_1/ip/cmd_fifo_xgemac_txif/cmd_fifo_xgemac_txif.xci}
file delete -force /home/madanie1/Documents/2017.4/8v3/repo/network_packet_fifo_tx/network_packet_fifo_tx.srcs/sources_1/ip/axis_sync_fifo /home/madanie1/Documents/2017.4/8v3/repo/network_packet_fifo_tx/network_packet_fifo_tx.srcs/sources_1/ip/cmd_fifo_xgemac_txif
create_ip -name fifo_generator -vendor xilinx.com -library ip -module_name cmd_fifo_xgemac_txif
/home/madanie1/Documents/2017.4/8v3/repo/network_packet_fifo_tx/network_packet_fifo_tx.srcs/sources_1/ip/cmd_fifo_xgemac_txif/cmd_fifo_xgemac_txif.xci
set_property -dict [list CONFIG.Input_Data_Width {1} CONFIG.Output_Data_Width {1} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {1}] [get_ips cmd_fifo_xgemac_txif]
0
update_compile_order -fileset sources_1
create_ip -name fifo_generator -vendor xilinx.com -library ip -module_name axis_sync_fifo
/home/madanie1/Documents/2017.4/8v3/repo/network_packet_fifo_tx/network_packet_fifo_tx.srcs/sources_1/ip/axis_sync_fifo/axis_sync_fifo.xci
set_property -dict [list CONFIG.INTERFACE_TYPE {AXI_STREAM} CONFIG.TDATA_NUM_BYTES {8} CONFIG.TUSER_WIDTH {0} CONFIG.Enable_TLAST {true} CONFIG.HAS_TKEEP {true} CONFIG.Enable_Data_Counts_axis {true} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {1} CONFIG.TSTRB_WIDTH {8} CONFIG.TKEEP_WIDTH {8} CONFIG.FIFO_Implementation_wach {Common_Clock_Distributed_RAM} CONFIG.Full_Threshold_Assert_Value_wach {15} CONFIG.Empty_Threshold_Assert_Value_wach {14} CONFIG.FIFO_Implementation_wrch {Common_Clock_Distributed_RAM} CONFIG.Full_Threshold_Assert_Value_wrch {15} CONFIG.Empty_Threshold_Assert_Value_wrch {14} CONFIG.FIFO_Implementation_rach {Common_Clock_Distributed_RAM} CONFIG.Full_Threshold_Assert_Value_rach {15} CONFIG.Empty_Threshold_Assert_Value_rach {14}] [get_ips axis_sync_fifo]
0
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  {/home/madanie1/Documents/2017.4/8v3/repo/network_packet_fifo_tx/network_packet_fifo_tx.srcs/sources_1/ip/axis_sync_fifo/axis_sync_fifo.xci /home/madanie1/Documents/2017.4/8v3/repo/network_packet_fifo_tx/network_packet_fifo_tx.srcs/sources_1/ip/cmd_fifo_xgemac_txif/cmd_fifo_xgemac_txif.xci}]
generate_target all [get_files  {/home/madanie1/Documents/2017.4/8v3/repo/network_packet_fifo_tx/network_packet_fifo_tx.srcs/sources_1/ip/axis_sync_fifo/axis_sync_fifo.xci /home/madanie1/Documents/2017.4/8v3/repo/network_packet_fifo_tx/network_packet_fifo_tx.srcs/sources_1/ip/cmd_fifo_xgemac_txif/cmd_fifo_xgemac_txif.xci}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axis_sync_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axis_sync_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axis_sync_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axis_sync_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cmd_fifo_xgemac_txif'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cmd_fifo_xgemac_txif'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cmd_fifo_xgemac_txif'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cmd_fifo_xgemac_txif'...
export_ip_user_files -of_objects [get_files /home/madanie1/Documents/2017.4/8v3/repo/network_packet_fifo_tx/network_packet_fifo_tx.srcs/sources_1/ip/axis_sync_fifo/axis_sync_fifo.xci] -no_script -sync -force -quiet
export_ip_user_files -of_objects [get_files /home/madanie1/Documents/2017.4/8v3/repo/network_packet_fifo_tx/network_packet_fifo_tx.srcs/sources_1/ip/cmd_fifo_xgemac_txif/cmd_fifo_xgemac_txif.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/madanie1/Documents/2017.4/8v3/repo/network_packet_fifo_tx/network_packet_fifo_tx.srcs/sources_1/ip/axis_sync_fifo/axis_sync_fifo.xci] -directory /home/madanie1/Documents/2017.4/8v3/repo/network_packet_fifo_tx/network_packet_fifo_tx.ip_user_files/sim_scripts -ip_user_files_dir /home/madanie1/Documents/2017.4/8v3/repo/network_packet_fifo_tx/network_packet_fifo_tx.ip_user_files -ipstatic_source_dir /home/madanie1/Documents/2017.4/8v3/repo/network_packet_fifo_tx/network_packet_fifo_tx.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/madanie1/Documents/2017.4/8v3/repo/network_packet_fifo_tx/network_packet_fifo_tx.cache/compile_simlib/modelsim} {questa=/home/madanie1/Documents/2017.4/8v3/repo/network_packet_fifo_tx/network_packet_fifo_tx.cache/compile_simlib/questa} {ies=/home/madanie1/Documents/2017.4/8v3/repo/network_packet_fifo_tx/network_packet_fifo_tx.cache/compile_simlib/ies} {vcs=/home/madanie1/Documents/2017.4/8v3/repo/network_packet_fifo_tx/network_packet_fifo_tx.cache/compile_simlib/vcs} {riviera=/home/madanie1/Documents/2017.4/8v3/repo/network_packet_fifo_tx/network_packet_fifo_tx.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
export_simulation -of_objects [get_files /home/madanie1/Documents/2017.4/8v3/repo/network_packet_fifo_tx/network_packet_fifo_tx.srcs/sources_1/ip/cmd_fifo_xgemac_txif/cmd_fifo_xgemac_txif.xci] -directory /home/madanie1/Documents/2017.4/8v3/repo/network_packet_fifo_tx/network_packet_fifo_tx.ip_user_files/sim_scripts -ip_user_files_dir /home/madanie1/Documents/2017.4/8v3/repo/network_packet_fifo_tx/network_packet_fifo_tx.ip_user_files -ipstatic_source_dir /home/madanie1/Documents/2017.4/8v3/repo/network_packet_fifo_tx/network_packet_fifo_tx.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/madanie1/Documents/2017.4/8v3/repo/network_packet_fifo_tx/network_packet_fifo_tx.cache/compile_simlib/modelsim} {questa=/home/madanie1/Documents/2017.4/8v3/repo/network_packet_fifo_tx/network_packet_fifo_tx.cache/compile_simlib/questa} {ies=/home/madanie1/Documents/2017.4/8v3/repo/network_packet_fifo_tx/network_packet_fifo_tx.cache/compile_simlib/ies} {vcs=/home/madanie1/Documents/2017.4/8v3/repo/network_packet_fifo_tx/network_packet_fifo_tx.cache/compile_simlib/vcs} {riviera=/home/madanie1/Documents/2017.4/8v3/repo/network_packet_fifo_tx/network_packet_fifo_tx.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 8
[Fri Apr  6 18:12:16 2018] Launched synth_1...
Run output will be captured here: /home/madanie1/Documents/2017.4/8v3/repo/network_packet_fifo_tx/network_packet_fifo_tx.runs/synth_1/runme.log
ipx::open_ipxact_file /home/madanie1/Documents/2017.4/8v3/repo/network_packet_fifo_tx/component.xml
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
WARNING: [IP_Flow 19-4308] Project file 'network_packet_fifo_tx.srcs/sources_1/ip/cmd_fifo_xgemac_txif/cmd_fifo_xgemac_txif.xci' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'network_packet_fifo_tx.srcs/sources_1/ip/axis_sync_fifo/axis_sync_fifo.xci' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'network_packet_fifo_tx.srcs/sources_1/imports/tx_interface.sv' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'network_packet_fifo_tx.srcs/sources_1/imports/rtl/tx_interface.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'network_packet_fifo_tx.srcs/sources_1/ip/cmd_fifo_xgemac_txif/cmd_fifo_xgemac_txif.xci' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'network_packet_fifo_tx.srcs/sources_1/ip/axis_sync_fifo/axis_sync_fifo.xci' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'network_packet_fifo_tx.srcs/sources_1/imports/tx_interface.sv' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'network_packet_fifo_tx.srcs/sources_1/imports/rtl/tx_interface.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
ipx::unload_core /home/madanie1/Documents/2017.4/8v3/repo/network_packet_fifo_tx/component.xml
export_ip_user_files -of_objects  [get_files /home/madanie1/Documents/2017.4/8v3/repo/network_packet_fifo_tx/component.xml] -no_script -reset -force -quiet
remove_files  /home/madanie1/Documents/2017.4/8v3/repo/network_packet_fifo_tx/component.xml
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
ipx::package_project -root_dir /home/madanie1/Documents/2017.4/8v3/repo/network_packet_fifo_tx -vendor user.org -library user -taxonomy /UserIP -generated_files -force
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'aresetn' as interface 'aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'aclk' as interface 'aclk'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis:s_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
set_property vendor dlyma.org [ipx::current_core]
set_property library dlyma [ipx::current_core]
set_property name network_packet_fifo_tx [ipx::current_core]
set_property version 1.1 [ipx::current_core]
set_property display_name {Network Packe} [ipx::current_core]
set_property display_name {Network Packet TX FIFO for TCP/IP} [ipx::current_core]
set_property description {Network Packet TX FIFO for TCP/IP} [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::update_checksums: Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 6483.410 ; gain = 0.000 ; free physical = 1208 ; free virtual = 51541
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /home/madanie1/Documents/2017.4/8v3/repo/network_packet_fifo_tx
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/madanie1/Documents/2017.4/8v3/repo/network_packet_fifo_tx'
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr  7 14:55:28 2018...
