# ECE 363 - Design of Digital Systems

This repository contains materials related to the ECE 363 - Design of Digital Systems course.  These materials are provided for educational purposes only.

## Description

This repository houses various resources related to the ECE 363 course, including (but not limited to):

    * Verilog code examples
    * Lab assignments
    * Design project files
    * Simulation scripts
    * Useful scripts or tools

**Important:** These materials are intended to supplement coursework and aid in understanding the concepts of digital systems design. They should not be used for plagiarism or academic dishonesty.  Using these resources to complete assignments or projects that are not your own is a violation of academic integrity.

## Usage

These materials are provided for personal educational use.  You are welcome to:

* Study the code and examples to learn Verilog and digital design principles.
* Adapt the code for your own learning and experimentation.
* Use the materials as a reference for understanding concepts.

You are **not** allowed to:

* Submit code or designs from this repository as your own work for assignments or projects.
* Distribute these materials without attribution.
* Use these materials for any purpose other than personal education.

## Disclaimer

The materials in this repository are provided "as is" without any warranty, express or implied.  The author(s) are not responsible for any errors or omissions in the content.  Use these materials at your own risk.

## Contact

Shane Duffy
shaneduffy716@gmail.com
