INFO: [VRFC 10-2263] Analyzing Verilog file "E:/acs_cn2/lab1/reg_mult/reg_mult.srcs/sources_1/new/reg_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/acs_cn2/lab1/reg_mult/reg_mult.srcs/sim_1/new/reg_mult_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mult_sim
