Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Apr  9 09:43:58 2025
| Host         : W1125 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description            Violations  
---------  --------  ---------------------  ----------  
TIMING-16  Warning   Large setup violation  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -74.143   -68178.062                   8825                16254        0.033        0.000                      0                16254        3.750        0.000                       0                  6155  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -74.143   -68178.062                   8825                16137        0.033        0.000                      0                16137        3.750        0.000                       0                  6155  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               3.983        0.000                      0                  117        1.139        0.000                      0                  117  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         8825  Failing Endpoints,  Worst Slack      -74.143ns,  Total Violation   -68178.066ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -74.143ns  (required time - arrival time)
  Source:                 design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s_bin_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        83.975ns  (logic 50.335ns (59.940%)  route 33.641ns (40.060%))
  Logic Levels:           238  (CARRY4=205 LUT2=17 LUT3=9 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 12.825 - 10.000 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        1.631     2.925    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/s00_axis_aclk
    SLICE_X45Y75         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y75         FDCE (Prop_fdce_C_Q)         0.456     3.381 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[8]/Q
                         net (fo=171, routed)         0.975     4.356    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Q[4]
    SLICE_X46Y75         LUT5 (Prop_lut5_I0_O)        0.124     4.480 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/abs_Gx[5]_i_2/O
                         net (fo=33, routed)          0.742     5.222    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/abs_Gx[5]_i_2_n_0
    SLICE_X47Y74         LUT4 (Prop_lut4_I3_O)        0.124     5.346 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Calculo_bin.ratio[30]_i_13/O
                         net (fo=1, routed)           0.000     5.346    design_1_i/HOGv22_0/U0_n_56
    SLICE_X47Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.896 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.009     5.905    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_0[0]
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.062 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_i_2/CO[1]
                         net (fo=28, routed)          0.777     6.838    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/CO[0]
    SLICE_X45Y74         LUT2 (Prop_lut2_I1_O)        0.329     7.167 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[29]_i_15/O
                         net (fo=1, routed)           0.000     7.167    design_1_i/HOGv22_0/U0_n_678
    SLICE_X45Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.717 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.009     7.726    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_7_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.840 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.840    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_3_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.954 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_2/CO[3]
                         net (fo=30, routed)          1.120     9.074    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[29]
    SLICE_X44Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.654 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_9/CO[3]
                         net (fo=1, routed)           0.009     9.663    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_9_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.777 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.777    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_4_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.891 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.891    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_3_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.162 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_2/CO[0]
                         net (fo=32, routed)          0.864    11.026    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[27]
    SLICE_X43Y73         LUT2 (Prop_lut2_I1_O)        0.373    11.399 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[27]_i_18/O
                         net (fo=1, routed)           0.000    11.399    design_1_i/HOGv22_0/U0_n_686
    SLICE_X43Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.949 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.949    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_10_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.063 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.009    12.072    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_5_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.186 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.186    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_3_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.343 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_2/CO[1]
                         net (fo=34, routed)          0.836    13.179    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[26]
    SLICE_X42Y72         LUT2 (Prop_lut2_I1_O)        0.329    13.508 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[26]_i_19/O
                         net (fo=1, routed)           0.000    13.508    design_1_i/HOGv22_0/U0_n_690
    SLICE_X42Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.041 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.041    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_11_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.158 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.158    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_6_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.275 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.009    14.284    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_3_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.513 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_2/CO[2]
                         net (fo=36, routed)          0.718    15.231    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[25]
    SLICE_X38Y73         LUT2 (Prop_lut2_I1_O)        0.310    15.541 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[25]_i_20/O
                         net (fo=1, routed)           0.000    15.541    design_1_i/HOGv22_0/U0_n_694
    SLICE_X38Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.074 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.074    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_12_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.191 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.009    16.200    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_7_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.317 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.317    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_3_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.434 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_2/CO[3]
                         net (fo=38, routed)          1.161    17.595    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[24]
    SLICE_X40Y74         LUT2 (Prop_lut2_I1_O)        0.124    17.719 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[24]_i_22/O
                         net (fo=1, routed)           0.000    17.719    design_1_i/HOGv22_0/U0_n_698
    SLICE_X40Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.269 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_14/CO[3]
                         net (fo=1, routed)           0.009    18.278    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_14_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.392 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.392    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_9_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.506 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.506    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_4_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.620 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.620    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_3_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.891 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_2/CO[0]
                         net (fo=40, routed)          0.833    19.723    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[23]
    SLICE_X39Y76         LUT2 (Prop_lut2_I1_O)        0.373    20.096 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[23]_i_23/O
                         net (fo=1, routed)           0.000    20.096    design_1_i/HOGv22_0/U0_n_702
    SLICE_X39Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.646 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.646    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_15_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.760 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.760    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_10_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.874 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.874    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_5_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.988 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.988    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_3_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.145 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_2/CO[1]
                         net (fo=42, routed)          0.870    22.016    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[22]
    SLICE_X41Y76         LUT2 (Prop_lut2_I1_O)        0.329    22.345 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[22]_i_24/O
                         net (fo=1, routed)           0.000    22.345    design_1_i/HOGv22_0/U0_n_706
    SLICE_X41Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.895 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.895    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_16_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.009 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.009    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_11_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.123 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.123    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_6_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.237 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.237    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_3_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.465 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_2/CO[2]
                         net (fo=44, routed)          0.673    24.137    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[21]
    SLICE_X42Y77         LUT2 (Prop_lut2_I1_O)        0.313    24.450 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[21]_i_25/O
                         net (fo=1, routed)           0.000    24.450    design_1_i/HOGv22_0/U0_n_710
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.983 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.983    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_17_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.100 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    25.100    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_12_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.217 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_7/CO[3]
                         net (fo=1, routed)           0.000    25.217    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_7_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.334 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.334    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_3_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.451 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_2/CO[3]
                         net (fo=46, routed)          1.016    26.467    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[20]
    SLICE_X43Y79         LUT2 (Prop_lut2_I1_O)        0.124    26.591 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[20]_i_27/O
                         net (fo=1, routed)           0.000    26.591    design_1_i/HOGv22_0/U0_n_714
    SLICE_X43Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.141 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    27.141    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_19_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.255 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.255    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_14_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.369 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.369    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_9_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.483 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.483    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_4_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.597 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.597    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_3_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.868 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_2/CO[0]
                         net (fo=48, routed)          0.845    28.713    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[19]
    SLICE_X40Y81         LUT2 (Prop_lut2_I1_O)        0.373    29.086 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[19]_i_28/O
                         net (fo=1, routed)           0.000    29.086    design_1_i/HOGv22_0/U0_n_718
    SLICE_X40Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.636 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.636    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_20_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.750 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.750    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_15_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.864 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.864    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_10_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.978 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.978    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_5_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.092 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.092    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_3_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.249 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_2/CO[1]
                         net (fo=49, routed)          0.782    31.031    design_1_i/HOGv22_0/U0/uut/U_sobel/A3/ratio10_in[3]
    SLICE_X41Y82         LUT6 (Prop_lut6_I4_O)        0.329    31.360 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A3/Calculo_bin.ratio[18]_i_28/O
                         net (fo=1, routed)           0.000    31.360    design_1_i/HOGv22_0/U0_n_193
    SLICE_X41Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.910 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    31.910    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_21_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.024 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.024    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_16_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.138 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.138    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_11_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.252 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.252    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_6_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.366 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.366    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_3_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.594 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_2/CO[2]
                         net (fo=51, routed)          0.721    33.315    design_1_i/HOGv22_0/U0/uut/U_sobel/A3/ratio10_in[2]
    SLICE_X42Y83         LUT6 (Prop_lut6_I4_O)        0.313    33.628 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A3/Calculo_bin.ratio[17]_i_29/O
                         net (fo=1, routed)           0.000    33.628    design_1_i/HOGv22_0/U0_n_190
    SLICE_X42Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.161 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.161    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_22_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.278 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.278    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_17_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.395 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.395    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_12_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.512 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    34.512    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_7_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.629 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.629    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_3_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.746 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_2/CO[3]
                         net (fo=53, routed)          1.256    36.002    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[17]
    SLICE_X39Y83         LUT3 (Prop_lut3_I0_O)        0.124    36.126 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[16]_i_27/O
                         net (fo=1, routed)           0.000    36.126    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[16]_i_27_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.676 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.676    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_19_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.790 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.790    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_14_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.904 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    36.904    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_9_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.018 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.018    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_4_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.132 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.132    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_3_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.403 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_2/CO[0]
                         net (fo=55, routed)          0.988    38.390    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[16]
    SLICE_X37Y85         LUT3 (Prop_lut3_I0_O)        0.373    38.763 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[15]_i_28/O
                         net (fo=1, routed)           0.000    38.763    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[15]_i_28_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.313 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.313    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_20_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.427 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.427    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_15_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.541 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.541    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_10_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.655 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.655    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_5_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.769 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    39.769    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_3_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.926 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_2/CO[1]
                         net (fo=57, routed)          0.717    40.643    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[14]
    SLICE_X38Y88         LUT3 (Prop_lut3_I0_O)        0.329    40.972 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[14]_i_33/O
                         net (fo=1, routed)           0.000    40.972    design_1_i/HOGv22_0/U0_n_721
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.505 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_26/CO[3]
                         net (fo=1, routed)           0.000    41.505    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_26_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.622 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    41.622    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_21_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.739 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    41.739    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_16_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.856 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.856    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_11_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.973 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    41.973    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_6_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.090 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.090    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_3_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    42.319 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_2/CO[2]
                         net (fo=59, routed)          0.708    43.027    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[13]
    SLICE_X40Y91         LUT3 (Prop_lut3_I0_O)        0.310    43.337 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[13]_i_34/O
                         net (fo=1, routed)           0.000    43.337    design_1_i/HOGv22_0/U0_n_724
    SLICE_X40Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.887 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    43.887    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_27_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.001 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    44.001    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_22_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.115 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.115    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_17_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.229 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.229    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_12_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.343 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.343    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_7_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.457 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    44.457    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_3_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.571 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_2/CO[3]
                         net (fo=62, routed)          1.300    45.871    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[13]
    SLICE_X41Y92         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    46.451 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.451    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_29_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.565 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.565    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_24_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.679 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.679    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_19_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.793 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.793    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_14_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.907 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    46.907    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_9_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.021 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.021    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_4_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.135 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    47.135    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_3_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.406 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_2/CO[0]
                         net (fo=62, routed)          1.121    48.527    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[12]
    SLICE_X39Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    49.356 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.356    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_30_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.470 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.470    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_25_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.584 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.584    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_20_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.698 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.698    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_15_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.812 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.812    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_10_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.926 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.001    49.926    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_5_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.040 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    50.040    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_3_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.197 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_2/CO[1]
                         net (fo=67, routed)          0.873    51.070    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[10]
    SLICE_X44Y97         LUT3 (Prop_lut3_I0_O)        0.329    51.399 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[10]_i_38/O
                         net (fo=1, routed)           0.000    51.399    design_1_i/HOGv22_0/U0_n_733
    SLICE_X44Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.949 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.949    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_31_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.063 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    52.063    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_26_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.177 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.001    52.178    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_21_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.292 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.292    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_16_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.406 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    52.406    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_11_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.520 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    52.520    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_6_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.634 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    52.634    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_3_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    52.862 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_2/CO[2]
                         net (fo=67, routed)          0.875    53.737    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[9]
    SLICE_X45Y100        LUT2 (Prop_lut2_I1_O)        0.313    54.050 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[9]_i_40/O
                         net (fo=1, routed)           0.000    54.050    design_1_i/HOGv22_0/U0_n_737
    SLICE_X45Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.600 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    54.600    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_32_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.714 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    54.714    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_27_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.828 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000    54.828    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_22_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.942 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    54.942    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_17_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.056 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.056    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_12_n_0
    SLICE_X45Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.170 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    55.170    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_7_n_0
    SLICE_X45Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.284 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    55.284    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_3_n_0
    SLICE_X45Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.398 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_2/CO[3]
                         net (fo=73, routed)          1.401    56.798    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[9]
    SLICE_X40Y103        LUT3 (Prop_lut3_I0_O)        0.124    56.922 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[8]_i_38/O
                         net (fo=1, routed)           0.000    56.922    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[8]_i_38_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    57.454 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    57.454    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_29_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.568 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.568    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_24_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.682 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    57.682    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_19_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.796 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    57.796    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_14_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.910 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    57.910    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_9_n_0
    SLICE_X40Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.024 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    58.024    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_4_n_0
    SLICE_X40Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.138 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    58.138    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_3_n_0
    SLICE_X40Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.409 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_2/CO[0]
                         net (fo=72, routed)          0.959    59.368    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[7]
    SLICE_X41Y104        LUT2 (Prop_lut2_I1_O)        0.373    59.741 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[7]_i_43/O
                         net (fo=1, routed)           0.000    59.741    design_1_i/HOGv22_0/U0_n_745
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.291 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.291    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_35_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.405 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.405    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_30_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.519 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.519    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_25_n_0
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.633 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.633    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_20_n_0
    SLICE_X41Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.747 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.747    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_15_n_0
    SLICE_X41Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.861 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.861    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_10_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.975 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.975    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_5_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.089 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    61.089    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_3_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.360 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_2/CO[0]
                         net (fo=75, routed)          0.880    62.241    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[6]
    SLICE_X42Y106        LUT2 (Prop_lut2_I1_O)        0.373    62.614 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[6]_i_43/O
                         net (fo=1, routed)           0.000    62.614    design_1_i/HOGv22_0/U0_n_749
    SLICE_X42Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.147 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    63.147    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_35_n_0
    SLICE_X42Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.264 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    63.264    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_30_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.381 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.381    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_25_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.498 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    63.498    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_20_n_0
    SLICE_X42Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.615 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.615    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_15_n_0
    SLICE_X42Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.732 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.732    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_10_n_0
    SLICE_X42Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.849 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.849    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_5_n_0
    SLICE_X42Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.966 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    63.966    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_3_n_0
    SLICE_X42Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    64.220 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_2/CO[0]
                         net (fo=72, routed)          0.911    65.130    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[5]
    SLICE_X44Y109        LUT2 (Prop_lut2_I1_O)        0.367    65.497 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[5]_i_43/O
                         net (fo=1, routed)           0.000    65.497    design_1_i/HOGv22_0/U0_n_753
    SLICE_X44Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.047 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.047    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_35_n_0
    SLICE_X44Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.161 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.161    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_30_n_0
    SLICE_X44Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.275 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.275    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_25_n_0
    SLICE_X44Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.389 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.389    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_20_n_0
    SLICE_X44Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.503 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.503    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_15_n_0
    SLICE_X44Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.617 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    66.617    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_10_n_0
    SLICE_X44Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.731 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    66.731    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_5_n_0
    SLICE_X44Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.845 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    66.845    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_3_n_0
    SLICE_X44Y117        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    67.116 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_2/CO[0]
                         net (fo=72, routed)          1.064    68.181    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[5]
    SLICE_X43Y113        LUT3 (Prop_lut3_I0_O)        0.373    68.554 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[4]_i_38/O
                         net (fo=1, routed)           0.000    68.554    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[4]_i_38_n_0
    SLICE_X43Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.104 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.104    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_30_n_0
    SLICE_X43Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.218 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.218    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_25_n_0
    SLICE_X43Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.332 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.332    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_20_n_0
    SLICE_X43Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.446 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.446    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_15_n_0
    SLICE_X43Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.560 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    69.560    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_10_n_0
    SLICE_X43Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.674 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.674    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_5_n_0
    SLICE_X43Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.788 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    69.788    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_3_n_0
    SLICE_X43Y120        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    70.059 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_2/CO[0]
                         net (fo=71, routed)          1.011    71.070    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[3]
    SLICE_X42Y115        LUT2 (Prop_lut2_I1_O)        0.373    71.443 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[3]_i_43/O
                         net (fo=1, routed)           0.000    71.443    design_1_i/HOGv22_0/U0_n_761
    SLICE_X42Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.976 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.976    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_35_n_0
    SLICE_X42Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.093 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    72.093    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_30_n_0
    SLICE_X42Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.210 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    72.210    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_25_n_0
    SLICE_X42Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.327 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.327    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_20_n_0
    SLICE_X42Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.444 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    72.444    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_15_n_0
    SLICE_X42Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.561 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    72.561    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_10_n_0
    SLICE_X42Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.678 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    72.678    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_5_n_0
    SLICE_X42Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.795 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    72.795    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_3_n_0
    SLICE_X42Y123        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    73.049 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_2/CO[0]
                         net (fo=74, routed)          1.083    74.132    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[2]
    SLICE_X41Y118        LUT2 (Prop_lut2_I1_O)        0.367    74.499 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[2]_i_43/O
                         net (fo=1, routed)           0.000    74.499    design_1_i/HOGv22_0/U0_n_765
    SLICE_X41Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.049 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.049    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_35_n_0
    SLICE_X41Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.163 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.163    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_30_n_0
    SLICE_X41Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.277 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.277    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_25_n_0
    SLICE_X41Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.391 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.391    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_20_n_0
    SLICE_X41Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.505 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.505    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_15_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.619 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.619    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_10_n_0
    SLICE_X41Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.733 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.009    75.742    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_5_n_0
    SLICE_X41Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.856 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    75.856    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_3_n_0
    SLICE_X41Y126        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    76.127 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_2/CO[0]
                         net (fo=72, routed)          1.133    77.260    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[1]
    SLICE_X40Y120        LUT5 (Prop_lut5_I0_O)        0.373    77.633 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[1]_i_42/O
                         net (fo=1, routed)           0.000    77.633    design_1_i/HOGv22_0/U0_n_768
    SLICE_X40Y120        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    78.031 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.031    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_35_n_0
    SLICE_X40Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.145 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.145    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_30_n_0
    SLICE_X40Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.259 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.259    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_25_n_0
    SLICE_X40Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.373 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.373    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_20_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.487 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.009    78.496    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_15_n_0
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.610 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.610    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_10_n_0
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.724 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    78.724    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_5_n_0
    SLICE_X40Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.838 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    78.838    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_3_n_0
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    79.109 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_2/CO[0]
                         net (fo=74, routed)          0.974    80.083    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[0]
    SLICE_X44Y122        LUT2 (Prop_lut2_I1_O)        0.373    80.456 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[0]_i_42/O
                         net (fo=1, routed)           0.000    80.456    design_1_i/HOGv22_0/U0_n_773
    SLICE_X44Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    80.988 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    80.988    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_33_n_0
    SLICE_X44Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.102 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.102    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_28_n_0
    SLICE_X44Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.216 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.009    81.225    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_23_n_0
    SLICE_X44Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.339 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    81.339    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_18_n_0
    SLICE_X44Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.453 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.453    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_13_n_0
    SLICE_X44Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.567 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    81.567    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_8_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.681 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    81.681    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_0[0]
    SLICE_X44Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.795 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_2/CO[3]
                         net (fo=14, routed)          0.840    82.636    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[0]_i_7_0[0]
    SLICE_X40Y130        LUT3 (Prop_lut3_I2_O)        0.124    82.760 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[1]_i_100/O
                         net (fo=1, routed)           0.324    83.084    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[1]_i_100_n_0
    SLICE_X42Y131        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    83.679 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000    83.679    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_57_n_0
    SLICE_X42Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.796 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.796    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_17_n_0
    SLICE_X42Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.913 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    83.913    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_8_n_0
    SLICE_X42Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    84.142 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_5/CO[2]
                         net (fo=5, routed)           0.624    84.766    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/bin215_in
    SLICE_X41Y134        LUT3 (Prop_lut3_I0_O)        0.310    85.076 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[3]_i_6/O
                         net (fo=1, routed)           0.804    85.880    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[3]_i_6_n_0
    SLICE_X45Y134        LUT6 (Prop_lut6_I0_O)        0.124    86.004 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[3]_i_3/O
                         net (fo=1, routed)           0.449    86.454    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Calculo_bin.bin_reg[3]_0
    SLICE_X43Y133        LUT5 (Prop_lut5_I2_O)        0.124    86.578 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Calculo_bin.bin[3]_i_1/O
                         net (fo=2, routed)           0.323    86.900    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[3]_1[1]
    SLICE_X41Y133        FDRE                                         r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s_bin_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        1.646    12.825    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aclk
    SLICE_X41Y133        FDRE                                         r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s_bin_reg[3]/C
                         clock pessimism              0.129    12.954    
                         clock uncertainty           -0.154    12.800    
    SLICE_X41Y133        FDRE (Setup_fdre_C_D)       -0.043    12.757    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         12.757    
                         arrival time                         -86.900    
  -------------------------------------------------------------------
                         slack                                -74.143    

Slack (VIOLATED) :        -73.776ns  (required time - arrival time)
  Source:                 design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        83.592ns  (logic 49.965ns (59.773%)  route 33.627ns (40.227%))
  Logic Levels:           238  (CARRY4=205 LUT2=18 LUT3=8 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 12.827 - 10.000 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        1.631     2.925    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/s00_axis_aclk
    SLICE_X45Y75         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y75         FDCE (Prop_fdce_C_Q)         0.456     3.381 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[8]/Q
                         net (fo=171, routed)         0.975     4.356    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Q[4]
    SLICE_X46Y75         LUT5 (Prop_lut5_I0_O)        0.124     4.480 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/abs_Gx[5]_i_2/O
                         net (fo=33, routed)          0.742     5.222    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/abs_Gx[5]_i_2_n_0
    SLICE_X47Y74         LUT4 (Prop_lut4_I3_O)        0.124     5.346 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Calculo_bin.ratio[30]_i_13/O
                         net (fo=1, routed)           0.000     5.346    design_1_i/HOGv22_0/U0_n_56
    SLICE_X47Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.896 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.009     5.905    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_0[0]
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.062 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_i_2/CO[1]
                         net (fo=28, routed)          0.777     6.838    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/CO[0]
    SLICE_X45Y74         LUT2 (Prop_lut2_I1_O)        0.329     7.167 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[29]_i_15/O
                         net (fo=1, routed)           0.000     7.167    design_1_i/HOGv22_0/U0_n_678
    SLICE_X45Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.717 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.009     7.726    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_7_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.840 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.840    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_3_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.954 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_2/CO[3]
                         net (fo=30, routed)          1.120     9.074    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[29]
    SLICE_X44Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.654 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_9/CO[3]
                         net (fo=1, routed)           0.009     9.663    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_9_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.777 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.777    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_4_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.891 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.891    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_3_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.162 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_2/CO[0]
                         net (fo=32, routed)          0.864    11.026    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[27]
    SLICE_X43Y73         LUT2 (Prop_lut2_I1_O)        0.373    11.399 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[27]_i_18/O
                         net (fo=1, routed)           0.000    11.399    design_1_i/HOGv22_0/U0_n_686
    SLICE_X43Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.949 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.949    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_10_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.063 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.009    12.072    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_5_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.186 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.186    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_3_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.343 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_2/CO[1]
                         net (fo=34, routed)          0.836    13.179    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[26]
    SLICE_X42Y72         LUT2 (Prop_lut2_I1_O)        0.329    13.508 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[26]_i_19/O
                         net (fo=1, routed)           0.000    13.508    design_1_i/HOGv22_0/U0_n_690
    SLICE_X42Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.041 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.041    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_11_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.158 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.158    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_6_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.275 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.009    14.284    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_3_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.513 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_2/CO[2]
                         net (fo=36, routed)          0.718    15.231    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[25]
    SLICE_X38Y73         LUT2 (Prop_lut2_I1_O)        0.310    15.541 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[25]_i_20/O
                         net (fo=1, routed)           0.000    15.541    design_1_i/HOGv22_0/U0_n_694
    SLICE_X38Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.074 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.074    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_12_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.191 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.009    16.200    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_7_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.317 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.317    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_3_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.434 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_2/CO[3]
                         net (fo=38, routed)          1.161    17.595    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[24]
    SLICE_X40Y74         LUT2 (Prop_lut2_I1_O)        0.124    17.719 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[24]_i_22/O
                         net (fo=1, routed)           0.000    17.719    design_1_i/HOGv22_0/U0_n_698
    SLICE_X40Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.269 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_14/CO[3]
                         net (fo=1, routed)           0.009    18.278    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_14_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.392 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.392    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_9_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.506 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.506    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_4_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.620 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.620    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_3_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.891 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_2/CO[0]
                         net (fo=40, routed)          0.833    19.723    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[23]
    SLICE_X39Y76         LUT2 (Prop_lut2_I1_O)        0.373    20.096 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[23]_i_23/O
                         net (fo=1, routed)           0.000    20.096    design_1_i/HOGv22_0/U0_n_702
    SLICE_X39Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.646 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.646    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_15_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.760 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.760    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_10_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.874 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.874    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_5_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.988 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.988    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_3_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.145 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_2/CO[1]
                         net (fo=42, routed)          0.870    22.016    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[22]
    SLICE_X41Y76         LUT2 (Prop_lut2_I1_O)        0.329    22.345 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[22]_i_24/O
                         net (fo=1, routed)           0.000    22.345    design_1_i/HOGv22_0/U0_n_706
    SLICE_X41Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.895 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.895    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_16_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.009 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.009    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_11_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.123 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.123    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_6_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.237 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.237    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_3_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.465 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_2/CO[2]
                         net (fo=44, routed)          0.673    24.137    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[21]
    SLICE_X42Y77         LUT2 (Prop_lut2_I1_O)        0.313    24.450 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[21]_i_25/O
                         net (fo=1, routed)           0.000    24.450    design_1_i/HOGv22_0/U0_n_710
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.983 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.983    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_17_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.100 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    25.100    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_12_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.217 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_7/CO[3]
                         net (fo=1, routed)           0.000    25.217    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_7_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.334 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.334    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_3_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.451 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_2/CO[3]
                         net (fo=46, routed)          1.016    26.467    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[20]
    SLICE_X43Y79         LUT2 (Prop_lut2_I1_O)        0.124    26.591 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[20]_i_27/O
                         net (fo=1, routed)           0.000    26.591    design_1_i/HOGv22_0/U0_n_714
    SLICE_X43Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.141 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    27.141    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_19_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.255 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.255    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_14_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.369 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.369    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_9_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.483 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.483    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_4_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.597 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.597    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_3_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.868 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_2/CO[0]
                         net (fo=48, routed)          0.845    28.713    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[19]
    SLICE_X40Y81         LUT2 (Prop_lut2_I1_O)        0.373    29.086 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[19]_i_28/O
                         net (fo=1, routed)           0.000    29.086    design_1_i/HOGv22_0/U0_n_718
    SLICE_X40Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.636 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.636    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_20_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.750 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.750    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_15_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.864 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.864    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_10_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.978 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.978    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_5_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.092 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.092    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_3_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.249 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_2/CO[1]
                         net (fo=49, routed)          0.782    31.031    design_1_i/HOGv22_0/U0/uut/U_sobel/A3/ratio10_in[3]
    SLICE_X41Y82         LUT6 (Prop_lut6_I4_O)        0.329    31.360 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A3/Calculo_bin.ratio[18]_i_28/O
                         net (fo=1, routed)           0.000    31.360    design_1_i/HOGv22_0/U0_n_193
    SLICE_X41Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.910 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    31.910    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_21_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.024 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.024    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_16_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.138 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.138    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_11_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.252 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.252    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_6_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.366 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.366    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_3_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.594 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_2/CO[2]
                         net (fo=51, routed)          0.721    33.315    design_1_i/HOGv22_0/U0/uut/U_sobel/A3/ratio10_in[2]
    SLICE_X42Y83         LUT6 (Prop_lut6_I4_O)        0.313    33.628 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A3/Calculo_bin.ratio[17]_i_29/O
                         net (fo=1, routed)           0.000    33.628    design_1_i/HOGv22_0/U0_n_190
    SLICE_X42Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.161 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.161    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_22_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.278 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.278    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_17_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.395 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.395    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_12_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.512 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    34.512    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_7_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.629 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.629    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_3_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.746 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_2/CO[3]
                         net (fo=53, routed)          1.256    36.002    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[17]
    SLICE_X39Y83         LUT3 (Prop_lut3_I0_O)        0.124    36.126 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[16]_i_27/O
                         net (fo=1, routed)           0.000    36.126    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[16]_i_27_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.676 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.676    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_19_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.790 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.790    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_14_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.904 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    36.904    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_9_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.018 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.018    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_4_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.132 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.132    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_3_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.403 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_2/CO[0]
                         net (fo=55, routed)          0.988    38.390    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[16]
    SLICE_X37Y85         LUT3 (Prop_lut3_I0_O)        0.373    38.763 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[15]_i_28/O
                         net (fo=1, routed)           0.000    38.763    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[15]_i_28_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.313 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.313    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_20_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.427 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.427    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_15_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.541 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.541    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_10_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.655 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.655    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_5_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.769 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    39.769    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_3_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.926 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_2/CO[1]
                         net (fo=57, routed)          0.717    40.643    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[14]
    SLICE_X38Y88         LUT3 (Prop_lut3_I0_O)        0.329    40.972 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[14]_i_33/O
                         net (fo=1, routed)           0.000    40.972    design_1_i/HOGv22_0/U0_n_721
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.505 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_26/CO[3]
                         net (fo=1, routed)           0.000    41.505    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_26_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.622 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    41.622    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_21_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.739 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    41.739    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_16_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.856 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.856    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_11_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.973 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    41.973    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_6_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.090 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.090    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_3_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    42.319 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_2/CO[2]
                         net (fo=59, routed)          0.708    43.027    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[13]
    SLICE_X40Y91         LUT3 (Prop_lut3_I0_O)        0.310    43.337 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[13]_i_34/O
                         net (fo=1, routed)           0.000    43.337    design_1_i/HOGv22_0/U0_n_724
    SLICE_X40Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.887 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    43.887    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_27_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.001 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    44.001    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_22_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.115 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.115    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_17_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.229 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.229    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_12_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.343 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.343    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_7_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.457 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    44.457    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_3_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.571 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_2/CO[3]
                         net (fo=62, routed)          1.300    45.871    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[13]
    SLICE_X41Y92         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    46.451 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.451    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_29_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.565 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.565    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_24_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.679 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.679    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_19_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.793 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.793    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_14_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.907 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    46.907    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_9_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.021 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.021    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_4_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.135 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    47.135    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_3_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.406 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_2/CO[0]
                         net (fo=62, routed)          1.121    48.527    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[12]
    SLICE_X39Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    49.356 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.356    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_30_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.470 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.470    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_25_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.584 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.584    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_20_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.698 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.698    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_15_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.812 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.812    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_10_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.926 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.001    49.926    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_5_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.040 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    50.040    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_3_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.197 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_2/CO[1]
                         net (fo=67, routed)          0.873    51.070    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[10]
    SLICE_X44Y97         LUT3 (Prop_lut3_I0_O)        0.329    51.399 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[10]_i_38/O
                         net (fo=1, routed)           0.000    51.399    design_1_i/HOGv22_0/U0_n_733
    SLICE_X44Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.949 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.949    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_31_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.063 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    52.063    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_26_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.177 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.001    52.178    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_21_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.292 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.292    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_16_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.406 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    52.406    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_11_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.520 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    52.520    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_6_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.634 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    52.634    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_3_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    52.862 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_2/CO[2]
                         net (fo=67, routed)          0.875    53.737    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[9]
    SLICE_X45Y100        LUT2 (Prop_lut2_I1_O)        0.313    54.050 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[9]_i_40/O
                         net (fo=1, routed)           0.000    54.050    design_1_i/HOGv22_0/U0_n_737
    SLICE_X45Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.600 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    54.600    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_32_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.714 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    54.714    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_27_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.828 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000    54.828    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_22_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.942 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    54.942    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_17_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.056 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.056    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_12_n_0
    SLICE_X45Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.170 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    55.170    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_7_n_0
    SLICE_X45Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.284 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    55.284    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_3_n_0
    SLICE_X45Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.398 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_2/CO[3]
                         net (fo=73, routed)          1.401    56.798    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[9]
    SLICE_X40Y103        LUT3 (Prop_lut3_I0_O)        0.124    56.922 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[8]_i_38/O
                         net (fo=1, routed)           0.000    56.922    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[8]_i_38_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    57.454 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    57.454    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_29_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.568 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.568    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_24_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.682 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    57.682    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_19_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.796 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    57.796    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_14_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.910 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    57.910    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_9_n_0
    SLICE_X40Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.024 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    58.024    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_4_n_0
    SLICE_X40Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.138 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    58.138    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_3_n_0
    SLICE_X40Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.409 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_2/CO[0]
                         net (fo=72, routed)          0.959    59.368    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[7]
    SLICE_X41Y104        LUT2 (Prop_lut2_I1_O)        0.373    59.741 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[7]_i_43/O
                         net (fo=1, routed)           0.000    59.741    design_1_i/HOGv22_0/U0_n_745
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.291 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.291    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_35_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.405 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.405    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_30_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.519 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.519    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_25_n_0
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.633 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.633    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_20_n_0
    SLICE_X41Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.747 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.747    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_15_n_0
    SLICE_X41Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.861 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.861    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_10_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.975 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.975    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_5_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.089 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    61.089    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_3_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.360 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_2/CO[0]
                         net (fo=75, routed)          0.880    62.241    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[6]
    SLICE_X42Y106        LUT2 (Prop_lut2_I1_O)        0.373    62.614 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[6]_i_43/O
                         net (fo=1, routed)           0.000    62.614    design_1_i/HOGv22_0/U0_n_749
    SLICE_X42Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.147 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    63.147    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_35_n_0
    SLICE_X42Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.264 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    63.264    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_30_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.381 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.381    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_25_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.498 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    63.498    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_20_n_0
    SLICE_X42Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.615 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.615    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_15_n_0
    SLICE_X42Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.732 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.732    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_10_n_0
    SLICE_X42Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.849 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.849    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_5_n_0
    SLICE_X42Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.966 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    63.966    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_3_n_0
    SLICE_X42Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    64.220 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_2/CO[0]
                         net (fo=72, routed)          0.911    65.130    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[5]
    SLICE_X44Y109        LUT2 (Prop_lut2_I1_O)        0.367    65.497 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[5]_i_43/O
                         net (fo=1, routed)           0.000    65.497    design_1_i/HOGv22_0/U0_n_753
    SLICE_X44Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.047 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.047    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_35_n_0
    SLICE_X44Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.161 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.161    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_30_n_0
    SLICE_X44Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.275 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.275    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_25_n_0
    SLICE_X44Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.389 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.389    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_20_n_0
    SLICE_X44Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.503 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.503    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_15_n_0
    SLICE_X44Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.617 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    66.617    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_10_n_0
    SLICE_X44Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.731 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    66.731    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_5_n_0
    SLICE_X44Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.845 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    66.845    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_3_n_0
    SLICE_X44Y117        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    67.116 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_2/CO[0]
                         net (fo=72, routed)          1.064    68.181    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[5]
    SLICE_X43Y113        LUT3 (Prop_lut3_I0_O)        0.373    68.554 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[4]_i_38/O
                         net (fo=1, routed)           0.000    68.554    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[4]_i_38_n_0
    SLICE_X43Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.104 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.104    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_30_n_0
    SLICE_X43Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.218 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.218    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_25_n_0
    SLICE_X43Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.332 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.332    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_20_n_0
    SLICE_X43Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.446 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.446    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_15_n_0
    SLICE_X43Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.560 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    69.560    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_10_n_0
    SLICE_X43Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.674 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.674    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_5_n_0
    SLICE_X43Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.788 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    69.788    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_3_n_0
    SLICE_X43Y120        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    70.059 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_2/CO[0]
                         net (fo=71, routed)          1.011    71.070    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[3]
    SLICE_X42Y115        LUT2 (Prop_lut2_I1_O)        0.373    71.443 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[3]_i_43/O
                         net (fo=1, routed)           0.000    71.443    design_1_i/HOGv22_0/U0_n_761
    SLICE_X42Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.976 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.976    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_35_n_0
    SLICE_X42Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.093 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    72.093    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_30_n_0
    SLICE_X42Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.210 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    72.210    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_25_n_0
    SLICE_X42Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.327 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.327    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_20_n_0
    SLICE_X42Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.444 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    72.444    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_15_n_0
    SLICE_X42Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.561 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    72.561    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_10_n_0
    SLICE_X42Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.678 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    72.678    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_5_n_0
    SLICE_X42Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.795 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    72.795    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_3_n_0
    SLICE_X42Y123        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    73.049 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_2/CO[0]
                         net (fo=74, routed)          1.083    74.132    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[2]
    SLICE_X41Y118        LUT2 (Prop_lut2_I1_O)        0.367    74.499 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[2]_i_43/O
                         net (fo=1, routed)           0.000    74.499    design_1_i/HOGv22_0/U0_n_765
    SLICE_X41Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.049 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.049    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_35_n_0
    SLICE_X41Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.163 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.163    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_30_n_0
    SLICE_X41Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.277 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.277    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_25_n_0
    SLICE_X41Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.391 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.391    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_20_n_0
    SLICE_X41Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.505 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.505    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_15_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.619 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.619    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_10_n_0
    SLICE_X41Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.733 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.009    75.742    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_5_n_0
    SLICE_X41Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.856 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    75.856    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_3_n_0
    SLICE_X41Y126        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    76.127 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_2/CO[0]
                         net (fo=72, routed)          1.133    77.260    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[1]
    SLICE_X40Y120        LUT5 (Prop_lut5_I0_O)        0.373    77.633 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[1]_i_42/O
                         net (fo=1, routed)           0.000    77.633    design_1_i/HOGv22_0/U0_n_768
    SLICE_X40Y120        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    78.031 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.031    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_35_n_0
    SLICE_X40Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.145 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.145    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_30_n_0
    SLICE_X40Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.259 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.259    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_25_n_0
    SLICE_X40Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.373 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.373    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_20_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.487 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.009    78.496    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_15_n_0
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.610 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.610    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_10_n_0
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.724 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    78.724    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_5_n_0
    SLICE_X40Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.838 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    78.838    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_3_n_0
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    79.109 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_2/CO[0]
                         net (fo=74, routed)          0.974    80.083    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[0]
    SLICE_X44Y122        LUT2 (Prop_lut2_I1_O)        0.373    80.456 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[0]_i_42/O
                         net (fo=1, routed)           0.000    80.456    design_1_i/HOGv22_0/U0_n_773
    SLICE_X44Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    80.988 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    80.988    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_33_n_0
    SLICE_X44Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.102 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.102    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_28_n_0
    SLICE_X44Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.216 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.009    81.225    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_23_n_0
    SLICE_X44Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.339 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    81.339    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_18_n_0
    SLICE_X44Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.453 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.453    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_13_n_0
    SLICE_X44Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.567 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    81.567    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_8_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.681 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    81.681    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_0[0]
    SLICE_X44Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.795 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_2/CO[3]
                         net (fo=14, routed)          1.090    82.885    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[0]_i_7_0[0]
    SLICE_X40Y131        LUT3 (Prop_lut3_I1_O)        0.124    83.009 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[1]_i_179/O
                         net (fo=1, routed)           0.000    83.009    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[1]_i_179_n_0
    SLICE_X40Y131        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    83.541 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_134/CO[3]
                         net (fo=1, routed)           0.000    83.541    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_134_n_0
    SLICE_X40Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.655 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_86/CO[3]
                         net (fo=1, routed)           0.000    83.655    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_86_n_0
    SLICE_X40Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.769 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_43/CO[3]
                         net (fo=1, routed)           0.000    83.769    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_43_n_0
    SLICE_X40Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.883 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_15/CO[3]
                         net (fo=5, routed)           1.002    84.885    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/bin2
    SLICE_X41Y134        LUT2 (Prop_lut2_I0_O)        0.124    85.009 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[3]_i_7/O
                         net (fo=2, routed)           0.775    85.784    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[3]_i_7_n_0
    SLICE_X41Y135        LUT6 (Prop_lut6_I3_O)        0.124    85.908 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[2]_i_2/O
                         net (fo=1, routed)           0.294    86.203    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Calculo_bin.bin_reg[2]
    SLICE_X42Y135        LUT4 (Prop_lut4_I3_O)        0.124    86.327 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Calculo_bin.bin[2]_i_1/O
                         net (fo=2, routed)           0.190    86.516    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[3]_1[0]
    SLICE_X43Y135        FDRE                                         r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        1.648    12.827    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aclk
    SLICE_X43Y135        FDRE                                         r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[2]/C
                         clock pessimism              0.129    12.956    
                         clock uncertainty           -0.154    12.802    
    SLICE_X43Y135        FDRE (Setup_fdre_C_D)       -0.061    12.741    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[2]
  -------------------------------------------------------------------
                         required time                         12.741    
                         arrival time                         -86.517    
  -------------------------------------------------------------------
                         slack                                -73.776    

Slack (VIOLATED) :        -73.747ns  (required time - arrival time)
  Source:                 design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        83.653ns  (logic 50.335ns (60.171%)  route 33.318ns (39.829%))
  Logic Levels:           238  (CARRY4=205 LUT2=17 LUT3=9 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 12.825 - 10.000 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        1.631     2.925    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/s00_axis_aclk
    SLICE_X45Y75         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y75         FDCE (Prop_fdce_C_Q)         0.456     3.381 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[8]/Q
                         net (fo=171, routed)         0.975     4.356    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Q[4]
    SLICE_X46Y75         LUT5 (Prop_lut5_I0_O)        0.124     4.480 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/abs_Gx[5]_i_2/O
                         net (fo=33, routed)          0.742     5.222    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/abs_Gx[5]_i_2_n_0
    SLICE_X47Y74         LUT4 (Prop_lut4_I3_O)        0.124     5.346 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Calculo_bin.ratio[30]_i_13/O
                         net (fo=1, routed)           0.000     5.346    design_1_i/HOGv22_0/U0_n_56
    SLICE_X47Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.896 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.009     5.905    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_0[0]
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.062 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_i_2/CO[1]
                         net (fo=28, routed)          0.777     6.838    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/CO[0]
    SLICE_X45Y74         LUT2 (Prop_lut2_I1_O)        0.329     7.167 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[29]_i_15/O
                         net (fo=1, routed)           0.000     7.167    design_1_i/HOGv22_0/U0_n_678
    SLICE_X45Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.717 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.009     7.726    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_7_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.840 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.840    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_3_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.954 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_2/CO[3]
                         net (fo=30, routed)          1.120     9.074    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[29]
    SLICE_X44Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.654 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_9/CO[3]
                         net (fo=1, routed)           0.009     9.663    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_9_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.777 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.777    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_4_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.891 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.891    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_3_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.162 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_2/CO[0]
                         net (fo=32, routed)          0.864    11.026    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[27]
    SLICE_X43Y73         LUT2 (Prop_lut2_I1_O)        0.373    11.399 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[27]_i_18/O
                         net (fo=1, routed)           0.000    11.399    design_1_i/HOGv22_0/U0_n_686
    SLICE_X43Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.949 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.949    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_10_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.063 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.009    12.072    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_5_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.186 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.186    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_3_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.343 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_2/CO[1]
                         net (fo=34, routed)          0.836    13.179    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[26]
    SLICE_X42Y72         LUT2 (Prop_lut2_I1_O)        0.329    13.508 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[26]_i_19/O
                         net (fo=1, routed)           0.000    13.508    design_1_i/HOGv22_0/U0_n_690
    SLICE_X42Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.041 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.041    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_11_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.158 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.158    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_6_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.275 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.009    14.284    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_3_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.513 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_2/CO[2]
                         net (fo=36, routed)          0.718    15.231    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[25]
    SLICE_X38Y73         LUT2 (Prop_lut2_I1_O)        0.310    15.541 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[25]_i_20/O
                         net (fo=1, routed)           0.000    15.541    design_1_i/HOGv22_0/U0_n_694
    SLICE_X38Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.074 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.074    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_12_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.191 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.009    16.200    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_7_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.317 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.317    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_3_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.434 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_2/CO[3]
                         net (fo=38, routed)          1.161    17.595    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[24]
    SLICE_X40Y74         LUT2 (Prop_lut2_I1_O)        0.124    17.719 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[24]_i_22/O
                         net (fo=1, routed)           0.000    17.719    design_1_i/HOGv22_0/U0_n_698
    SLICE_X40Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.269 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_14/CO[3]
                         net (fo=1, routed)           0.009    18.278    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_14_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.392 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.392    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_9_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.506 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.506    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_4_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.620 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.620    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_3_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.891 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_2/CO[0]
                         net (fo=40, routed)          0.833    19.723    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[23]
    SLICE_X39Y76         LUT2 (Prop_lut2_I1_O)        0.373    20.096 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[23]_i_23/O
                         net (fo=1, routed)           0.000    20.096    design_1_i/HOGv22_0/U0_n_702
    SLICE_X39Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.646 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.646    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_15_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.760 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.760    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_10_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.874 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.874    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_5_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.988 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.988    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_3_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.145 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_2/CO[1]
                         net (fo=42, routed)          0.870    22.016    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[22]
    SLICE_X41Y76         LUT2 (Prop_lut2_I1_O)        0.329    22.345 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[22]_i_24/O
                         net (fo=1, routed)           0.000    22.345    design_1_i/HOGv22_0/U0_n_706
    SLICE_X41Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.895 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.895    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_16_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.009 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.009    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_11_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.123 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.123    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_6_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.237 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.237    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_3_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.465 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_2/CO[2]
                         net (fo=44, routed)          0.673    24.137    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[21]
    SLICE_X42Y77         LUT2 (Prop_lut2_I1_O)        0.313    24.450 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[21]_i_25/O
                         net (fo=1, routed)           0.000    24.450    design_1_i/HOGv22_0/U0_n_710
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.983 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.983    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_17_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.100 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    25.100    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_12_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.217 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_7/CO[3]
                         net (fo=1, routed)           0.000    25.217    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_7_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.334 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.334    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_3_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.451 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_2/CO[3]
                         net (fo=46, routed)          1.016    26.467    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[20]
    SLICE_X43Y79         LUT2 (Prop_lut2_I1_O)        0.124    26.591 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[20]_i_27/O
                         net (fo=1, routed)           0.000    26.591    design_1_i/HOGv22_0/U0_n_714
    SLICE_X43Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.141 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    27.141    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_19_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.255 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.255    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_14_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.369 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.369    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_9_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.483 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.483    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_4_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.597 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.597    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_3_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.868 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_2/CO[0]
                         net (fo=48, routed)          0.845    28.713    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[19]
    SLICE_X40Y81         LUT2 (Prop_lut2_I1_O)        0.373    29.086 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[19]_i_28/O
                         net (fo=1, routed)           0.000    29.086    design_1_i/HOGv22_0/U0_n_718
    SLICE_X40Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.636 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.636    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_20_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.750 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.750    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_15_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.864 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.864    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_10_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.978 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.978    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_5_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.092 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.092    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_3_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.249 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_2/CO[1]
                         net (fo=49, routed)          0.782    31.031    design_1_i/HOGv22_0/U0/uut/U_sobel/A3/ratio10_in[3]
    SLICE_X41Y82         LUT6 (Prop_lut6_I4_O)        0.329    31.360 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A3/Calculo_bin.ratio[18]_i_28/O
                         net (fo=1, routed)           0.000    31.360    design_1_i/HOGv22_0/U0_n_193
    SLICE_X41Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.910 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    31.910    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_21_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.024 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.024    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_16_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.138 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.138    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_11_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.252 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.252    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_6_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.366 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.366    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_3_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.594 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_2/CO[2]
                         net (fo=51, routed)          0.721    33.315    design_1_i/HOGv22_0/U0/uut/U_sobel/A3/ratio10_in[2]
    SLICE_X42Y83         LUT6 (Prop_lut6_I4_O)        0.313    33.628 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A3/Calculo_bin.ratio[17]_i_29/O
                         net (fo=1, routed)           0.000    33.628    design_1_i/HOGv22_0/U0_n_190
    SLICE_X42Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.161 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.161    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_22_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.278 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.278    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_17_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.395 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.395    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_12_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.512 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    34.512    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_7_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.629 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.629    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_3_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.746 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_2/CO[3]
                         net (fo=53, routed)          1.256    36.002    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[17]
    SLICE_X39Y83         LUT3 (Prop_lut3_I0_O)        0.124    36.126 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[16]_i_27/O
                         net (fo=1, routed)           0.000    36.126    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[16]_i_27_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.676 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.676    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_19_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.790 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.790    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_14_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.904 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    36.904    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_9_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.018 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.018    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_4_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.132 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.132    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_3_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.403 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_2/CO[0]
                         net (fo=55, routed)          0.988    38.390    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[16]
    SLICE_X37Y85         LUT3 (Prop_lut3_I0_O)        0.373    38.763 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[15]_i_28/O
                         net (fo=1, routed)           0.000    38.763    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[15]_i_28_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.313 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.313    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_20_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.427 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.427    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_15_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.541 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.541    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_10_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.655 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.655    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_5_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.769 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    39.769    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_3_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.926 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_2/CO[1]
                         net (fo=57, routed)          0.717    40.643    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[14]
    SLICE_X38Y88         LUT3 (Prop_lut3_I0_O)        0.329    40.972 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[14]_i_33/O
                         net (fo=1, routed)           0.000    40.972    design_1_i/HOGv22_0/U0_n_721
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.505 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_26/CO[3]
                         net (fo=1, routed)           0.000    41.505    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_26_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.622 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    41.622    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_21_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.739 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    41.739    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_16_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.856 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.856    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_11_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.973 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    41.973    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_6_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.090 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.090    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_3_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    42.319 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_2/CO[2]
                         net (fo=59, routed)          0.708    43.027    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[13]
    SLICE_X40Y91         LUT3 (Prop_lut3_I0_O)        0.310    43.337 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[13]_i_34/O
                         net (fo=1, routed)           0.000    43.337    design_1_i/HOGv22_0/U0_n_724
    SLICE_X40Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.887 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    43.887    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_27_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.001 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    44.001    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_22_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.115 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.115    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_17_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.229 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.229    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_12_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.343 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.343    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_7_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.457 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    44.457    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_3_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.571 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_2/CO[3]
                         net (fo=62, routed)          1.300    45.871    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[13]
    SLICE_X41Y92         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    46.451 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.451    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_29_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.565 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.565    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_24_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.679 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.679    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_19_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.793 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.793    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_14_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.907 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    46.907    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_9_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.021 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.021    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_4_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.135 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    47.135    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_3_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.406 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_2/CO[0]
                         net (fo=62, routed)          1.121    48.527    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[12]
    SLICE_X39Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    49.356 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.356    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_30_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.470 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.470    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_25_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.584 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.584    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_20_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.698 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.698    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_15_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.812 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.812    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_10_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.926 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.001    49.926    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_5_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.040 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    50.040    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_3_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.197 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_2/CO[1]
                         net (fo=67, routed)          0.873    51.070    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[10]
    SLICE_X44Y97         LUT3 (Prop_lut3_I0_O)        0.329    51.399 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[10]_i_38/O
                         net (fo=1, routed)           0.000    51.399    design_1_i/HOGv22_0/U0_n_733
    SLICE_X44Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.949 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.949    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_31_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.063 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    52.063    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_26_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.177 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.001    52.178    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_21_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.292 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.292    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_16_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.406 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    52.406    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_11_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.520 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    52.520    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_6_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.634 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    52.634    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_3_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    52.862 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_2/CO[2]
                         net (fo=67, routed)          0.875    53.737    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[9]
    SLICE_X45Y100        LUT2 (Prop_lut2_I1_O)        0.313    54.050 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[9]_i_40/O
                         net (fo=1, routed)           0.000    54.050    design_1_i/HOGv22_0/U0_n_737
    SLICE_X45Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.600 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    54.600    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_32_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.714 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    54.714    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_27_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.828 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000    54.828    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_22_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.942 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    54.942    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_17_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.056 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.056    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_12_n_0
    SLICE_X45Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.170 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    55.170    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_7_n_0
    SLICE_X45Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.284 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    55.284    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_3_n_0
    SLICE_X45Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.398 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_2/CO[3]
                         net (fo=73, routed)          1.401    56.798    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[9]
    SLICE_X40Y103        LUT3 (Prop_lut3_I0_O)        0.124    56.922 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[8]_i_38/O
                         net (fo=1, routed)           0.000    56.922    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[8]_i_38_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    57.454 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    57.454    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_29_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.568 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.568    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_24_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.682 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    57.682    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_19_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.796 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    57.796    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_14_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.910 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    57.910    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_9_n_0
    SLICE_X40Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.024 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    58.024    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_4_n_0
    SLICE_X40Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.138 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    58.138    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_3_n_0
    SLICE_X40Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.409 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_2/CO[0]
                         net (fo=72, routed)          0.959    59.368    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[7]
    SLICE_X41Y104        LUT2 (Prop_lut2_I1_O)        0.373    59.741 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[7]_i_43/O
                         net (fo=1, routed)           0.000    59.741    design_1_i/HOGv22_0/U0_n_745
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.291 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.291    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_35_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.405 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.405    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_30_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.519 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.519    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_25_n_0
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.633 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.633    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_20_n_0
    SLICE_X41Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.747 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.747    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_15_n_0
    SLICE_X41Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.861 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.861    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_10_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.975 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.975    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_5_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.089 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    61.089    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_3_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.360 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_2/CO[0]
                         net (fo=75, routed)          0.880    62.241    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[6]
    SLICE_X42Y106        LUT2 (Prop_lut2_I1_O)        0.373    62.614 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[6]_i_43/O
                         net (fo=1, routed)           0.000    62.614    design_1_i/HOGv22_0/U0_n_749
    SLICE_X42Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.147 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    63.147    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_35_n_0
    SLICE_X42Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.264 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    63.264    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_30_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.381 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.381    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_25_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.498 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    63.498    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_20_n_0
    SLICE_X42Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.615 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.615    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_15_n_0
    SLICE_X42Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.732 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.732    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_10_n_0
    SLICE_X42Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.849 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.849    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_5_n_0
    SLICE_X42Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.966 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    63.966    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_3_n_0
    SLICE_X42Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    64.220 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_2/CO[0]
                         net (fo=72, routed)          0.911    65.130    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[5]
    SLICE_X44Y109        LUT2 (Prop_lut2_I1_O)        0.367    65.497 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[5]_i_43/O
                         net (fo=1, routed)           0.000    65.497    design_1_i/HOGv22_0/U0_n_753
    SLICE_X44Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.047 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.047    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_35_n_0
    SLICE_X44Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.161 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.161    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_30_n_0
    SLICE_X44Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.275 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.275    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_25_n_0
    SLICE_X44Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.389 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.389    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_20_n_0
    SLICE_X44Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.503 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.503    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_15_n_0
    SLICE_X44Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.617 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    66.617    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_10_n_0
    SLICE_X44Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.731 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    66.731    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_5_n_0
    SLICE_X44Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.845 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    66.845    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_3_n_0
    SLICE_X44Y117        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    67.116 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_2/CO[0]
                         net (fo=72, routed)          1.064    68.181    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[5]
    SLICE_X43Y113        LUT3 (Prop_lut3_I0_O)        0.373    68.554 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[4]_i_38/O
                         net (fo=1, routed)           0.000    68.554    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[4]_i_38_n_0
    SLICE_X43Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.104 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.104    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_30_n_0
    SLICE_X43Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.218 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.218    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_25_n_0
    SLICE_X43Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.332 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.332    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_20_n_0
    SLICE_X43Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.446 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.446    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_15_n_0
    SLICE_X43Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.560 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    69.560    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_10_n_0
    SLICE_X43Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.674 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.674    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_5_n_0
    SLICE_X43Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.788 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    69.788    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_3_n_0
    SLICE_X43Y120        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    70.059 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_2/CO[0]
                         net (fo=71, routed)          1.011    71.070    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[3]
    SLICE_X42Y115        LUT2 (Prop_lut2_I1_O)        0.373    71.443 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[3]_i_43/O
                         net (fo=1, routed)           0.000    71.443    design_1_i/HOGv22_0/U0_n_761
    SLICE_X42Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.976 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.976    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_35_n_0
    SLICE_X42Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.093 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    72.093    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_30_n_0
    SLICE_X42Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.210 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    72.210    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_25_n_0
    SLICE_X42Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.327 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.327    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_20_n_0
    SLICE_X42Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.444 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    72.444    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_15_n_0
    SLICE_X42Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.561 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    72.561    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_10_n_0
    SLICE_X42Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.678 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    72.678    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_5_n_0
    SLICE_X42Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.795 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    72.795    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_3_n_0
    SLICE_X42Y123        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    73.049 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_2/CO[0]
                         net (fo=74, routed)          1.083    74.132    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[2]
    SLICE_X41Y118        LUT2 (Prop_lut2_I1_O)        0.367    74.499 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[2]_i_43/O
                         net (fo=1, routed)           0.000    74.499    design_1_i/HOGv22_0/U0_n_765
    SLICE_X41Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.049 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.049    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_35_n_0
    SLICE_X41Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.163 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.163    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_30_n_0
    SLICE_X41Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.277 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.277    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_25_n_0
    SLICE_X41Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.391 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.391    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_20_n_0
    SLICE_X41Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.505 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.505    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_15_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.619 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.619    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_10_n_0
    SLICE_X41Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.733 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.009    75.742    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_5_n_0
    SLICE_X41Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.856 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    75.856    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_3_n_0
    SLICE_X41Y126        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    76.127 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_2/CO[0]
                         net (fo=72, routed)          1.133    77.260    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[1]
    SLICE_X40Y120        LUT5 (Prop_lut5_I0_O)        0.373    77.633 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[1]_i_42/O
                         net (fo=1, routed)           0.000    77.633    design_1_i/HOGv22_0/U0_n_768
    SLICE_X40Y120        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    78.031 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.031    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_35_n_0
    SLICE_X40Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.145 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.145    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_30_n_0
    SLICE_X40Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.259 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.259    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_25_n_0
    SLICE_X40Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.373 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.373    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_20_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.487 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.009    78.496    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_15_n_0
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.610 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.610    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_10_n_0
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.724 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    78.724    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_5_n_0
    SLICE_X40Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.838 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    78.838    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_3_n_0
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    79.109 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_2/CO[0]
                         net (fo=74, routed)          0.974    80.083    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[0]
    SLICE_X44Y122        LUT2 (Prop_lut2_I1_O)        0.373    80.456 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[0]_i_42/O
                         net (fo=1, routed)           0.000    80.456    design_1_i/HOGv22_0/U0_n_773
    SLICE_X44Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    80.988 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    80.988    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_33_n_0
    SLICE_X44Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.102 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.102    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_28_n_0
    SLICE_X44Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.216 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.009    81.225    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_23_n_0
    SLICE_X44Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.339 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    81.339    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_18_n_0
    SLICE_X44Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.453 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.453    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_13_n_0
    SLICE_X44Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.567 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    81.567    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_8_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.681 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    81.681    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_0[0]
    SLICE_X44Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.795 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_2/CO[3]
                         net (fo=14, routed)          0.840    82.636    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[0]_i_7_0[0]
    SLICE_X40Y130        LUT3 (Prop_lut3_I2_O)        0.124    82.760 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[1]_i_100/O
                         net (fo=1, routed)           0.324    83.084    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[1]_i_100_n_0
    SLICE_X42Y131        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    83.679 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000    83.679    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_57_n_0
    SLICE_X42Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.796 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.796    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_17_n_0
    SLICE_X42Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.913 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    83.913    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_8_n_0
    SLICE_X42Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    84.142 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_5/CO[2]
                         net (fo=5, routed)           0.624    84.766    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/bin215_in
    SLICE_X41Y134        LUT3 (Prop_lut3_I0_O)        0.310    85.076 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[3]_i_6/O
                         net (fo=1, routed)           0.804    85.880    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[3]_i_6_n_0
    SLICE_X45Y134        LUT6 (Prop_lut6_I0_O)        0.124    86.004 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[3]_i_3/O
                         net (fo=1, routed)           0.449    86.454    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Calculo_bin.bin_reg[3]_0
    SLICE_X43Y133        LUT5 (Prop_lut5_I2_O)        0.124    86.578 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Calculo_bin.bin[3]_i_1/O
                         net (fo=2, routed)           0.000    86.578    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[3]_1[1]
    SLICE_X43Y133        FDRE                                         r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        1.646    12.825    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aclk
    SLICE_X43Y133        FDRE                                         r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[3]/C
                         clock pessimism              0.129    12.954    
                         clock uncertainty           -0.154    12.800    
    SLICE_X43Y133        FDRE (Setup_fdre_C_D)        0.031    12.831    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[3]
  -------------------------------------------------------------------
                         required time                         12.831    
                         arrival time                         -86.578    
  -------------------------------------------------------------------
                         slack                                -73.747    

Slack (VIOLATED) :        -73.446ns  (required time - arrival time)
  Source:                 design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s_bin_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        83.402ns  (logic 49.965ns (59.909%)  route 33.437ns (40.091%))
  Logic Levels:           238  (CARRY4=205 LUT2=18 LUT3=8 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 12.827 - 10.000 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        1.631     2.925    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/s00_axis_aclk
    SLICE_X45Y75         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y75         FDCE (Prop_fdce_C_Q)         0.456     3.381 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[8]/Q
                         net (fo=171, routed)         0.975     4.356    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Q[4]
    SLICE_X46Y75         LUT5 (Prop_lut5_I0_O)        0.124     4.480 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/abs_Gx[5]_i_2/O
                         net (fo=33, routed)          0.742     5.222    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/abs_Gx[5]_i_2_n_0
    SLICE_X47Y74         LUT4 (Prop_lut4_I3_O)        0.124     5.346 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Calculo_bin.ratio[30]_i_13/O
                         net (fo=1, routed)           0.000     5.346    design_1_i/HOGv22_0/U0_n_56
    SLICE_X47Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.896 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.009     5.905    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_0[0]
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.062 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_i_2/CO[1]
                         net (fo=28, routed)          0.777     6.838    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/CO[0]
    SLICE_X45Y74         LUT2 (Prop_lut2_I1_O)        0.329     7.167 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[29]_i_15/O
                         net (fo=1, routed)           0.000     7.167    design_1_i/HOGv22_0/U0_n_678
    SLICE_X45Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.717 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.009     7.726    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_7_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.840 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.840    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_3_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.954 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_2/CO[3]
                         net (fo=30, routed)          1.120     9.074    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[29]
    SLICE_X44Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.654 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_9/CO[3]
                         net (fo=1, routed)           0.009     9.663    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_9_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.777 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.777    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_4_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.891 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.891    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_3_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.162 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_2/CO[0]
                         net (fo=32, routed)          0.864    11.026    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[27]
    SLICE_X43Y73         LUT2 (Prop_lut2_I1_O)        0.373    11.399 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[27]_i_18/O
                         net (fo=1, routed)           0.000    11.399    design_1_i/HOGv22_0/U0_n_686
    SLICE_X43Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.949 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.949    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_10_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.063 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.009    12.072    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_5_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.186 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.186    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_3_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.343 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_2/CO[1]
                         net (fo=34, routed)          0.836    13.179    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[26]
    SLICE_X42Y72         LUT2 (Prop_lut2_I1_O)        0.329    13.508 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[26]_i_19/O
                         net (fo=1, routed)           0.000    13.508    design_1_i/HOGv22_0/U0_n_690
    SLICE_X42Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.041 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.041    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_11_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.158 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.158    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_6_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.275 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.009    14.284    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_3_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.513 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_2/CO[2]
                         net (fo=36, routed)          0.718    15.231    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[25]
    SLICE_X38Y73         LUT2 (Prop_lut2_I1_O)        0.310    15.541 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[25]_i_20/O
                         net (fo=1, routed)           0.000    15.541    design_1_i/HOGv22_0/U0_n_694
    SLICE_X38Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.074 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.074    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_12_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.191 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.009    16.200    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_7_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.317 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.317    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_3_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.434 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_2/CO[3]
                         net (fo=38, routed)          1.161    17.595    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[24]
    SLICE_X40Y74         LUT2 (Prop_lut2_I1_O)        0.124    17.719 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[24]_i_22/O
                         net (fo=1, routed)           0.000    17.719    design_1_i/HOGv22_0/U0_n_698
    SLICE_X40Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.269 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_14/CO[3]
                         net (fo=1, routed)           0.009    18.278    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_14_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.392 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.392    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_9_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.506 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.506    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_4_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.620 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.620    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_3_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.891 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_2/CO[0]
                         net (fo=40, routed)          0.833    19.723    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[23]
    SLICE_X39Y76         LUT2 (Prop_lut2_I1_O)        0.373    20.096 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[23]_i_23/O
                         net (fo=1, routed)           0.000    20.096    design_1_i/HOGv22_0/U0_n_702
    SLICE_X39Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.646 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.646    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_15_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.760 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.760    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_10_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.874 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.874    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_5_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.988 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.988    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_3_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.145 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_2/CO[1]
                         net (fo=42, routed)          0.870    22.016    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[22]
    SLICE_X41Y76         LUT2 (Prop_lut2_I1_O)        0.329    22.345 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[22]_i_24/O
                         net (fo=1, routed)           0.000    22.345    design_1_i/HOGv22_0/U0_n_706
    SLICE_X41Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.895 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.895    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_16_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.009 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.009    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_11_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.123 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.123    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_6_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.237 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.237    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_3_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.465 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_2/CO[2]
                         net (fo=44, routed)          0.673    24.137    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[21]
    SLICE_X42Y77         LUT2 (Prop_lut2_I1_O)        0.313    24.450 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[21]_i_25/O
                         net (fo=1, routed)           0.000    24.450    design_1_i/HOGv22_0/U0_n_710
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.983 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.983    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_17_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.100 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    25.100    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_12_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.217 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_7/CO[3]
                         net (fo=1, routed)           0.000    25.217    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_7_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.334 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.334    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_3_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.451 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_2/CO[3]
                         net (fo=46, routed)          1.016    26.467    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[20]
    SLICE_X43Y79         LUT2 (Prop_lut2_I1_O)        0.124    26.591 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[20]_i_27/O
                         net (fo=1, routed)           0.000    26.591    design_1_i/HOGv22_0/U0_n_714
    SLICE_X43Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.141 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    27.141    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_19_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.255 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.255    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_14_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.369 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.369    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_9_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.483 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.483    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_4_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.597 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.597    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_3_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.868 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_2/CO[0]
                         net (fo=48, routed)          0.845    28.713    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[19]
    SLICE_X40Y81         LUT2 (Prop_lut2_I1_O)        0.373    29.086 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[19]_i_28/O
                         net (fo=1, routed)           0.000    29.086    design_1_i/HOGv22_0/U0_n_718
    SLICE_X40Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.636 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.636    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_20_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.750 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.750    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_15_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.864 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.864    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_10_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.978 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.978    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_5_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.092 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.092    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_3_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.249 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_2/CO[1]
                         net (fo=49, routed)          0.782    31.031    design_1_i/HOGv22_0/U0/uut/U_sobel/A3/ratio10_in[3]
    SLICE_X41Y82         LUT6 (Prop_lut6_I4_O)        0.329    31.360 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A3/Calculo_bin.ratio[18]_i_28/O
                         net (fo=1, routed)           0.000    31.360    design_1_i/HOGv22_0/U0_n_193
    SLICE_X41Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.910 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    31.910    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_21_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.024 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.024    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_16_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.138 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.138    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_11_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.252 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.252    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_6_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.366 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.366    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_3_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.594 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_2/CO[2]
                         net (fo=51, routed)          0.721    33.315    design_1_i/HOGv22_0/U0/uut/U_sobel/A3/ratio10_in[2]
    SLICE_X42Y83         LUT6 (Prop_lut6_I4_O)        0.313    33.628 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A3/Calculo_bin.ratio[17]_i_29/O
                         net (fo=1, routed)           0.000    33.628    design_1_i/HOGv22_0/U0_n_190
    SLICE_X42Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.161 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.161    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_22_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.278 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.278    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_17_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.395 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.395    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_12_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.512 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    34.512    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_7_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.629 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.629    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_3_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.746 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_2/CO[3]
                         net (fo=53, routed)          1.256    36.002    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[17]
    SLICE_X39Y83         LUT3 (Prop_lut3_I0_O)        0.124    36.126 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[16]_i_27/O
                         net (fo=1, routed)           0.000    36.126    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[16]_i_27_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.676 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.676    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_19_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.790 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.790    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_14_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.904 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    36.904    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_9_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.018 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.018    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_4_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.132 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.132    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_3_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.403 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_2/CO[0]
                         net (fo=55, routed)          0.988    38.390    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[16]
    SLICE_X37Y85         LUT3 (Prop_lut3_I0_O)        0.373    38.763 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[15]_i_28/O
                         net (fo=1, routed)           0.000    38.763    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[15]_i_28_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.313 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.313    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_20_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.427 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.427    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_15_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.541 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.541    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_10_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.655 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.655    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_5_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.769 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    39.769    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_3_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.926 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_2/CO[1]
                         net (fo=57, routed)          0.717    40.643    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[14]
    SLICE_X38Y88         LUT3 (Prop_lut3_I0_O)        0.329    40.972 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[14]_i_33/O
                         net (fo=1, routed)           0.000    40.972    design_1_i/HOGv22_0/U0_n_721
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.505 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_26/CO[3]
                         net (fo=1, routed)           0.000    41.505    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_26_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.622 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    41.622    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_21_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.739 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    41.739    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_16_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.856 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.856    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_11_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.973 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    41.973    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_6_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.090 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.090    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_3_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    42.319 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_2/CO[2]
                         net (fo=59, routed)          0.708    43.027    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[13]
    SLICE_X40Y91         LUT3 (Prop_lut3_I0_O)        0.310    43.337 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[13]_i_34/O
                         net (fo=1, routed)           0.000    43.337    design_1_i/HOGv22_0/U0_n_724
    SLICE_X40Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.887 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    43.887    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_27_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.001 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    44.001    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_22_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.115 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.115    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_17_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.229 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.229    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_12_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.343 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.343    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_7_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.457 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    44.457    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_3_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.571 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_2/CO[3]
                         net (fo=62, routed)          1.300    45.871    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[13]
    SLICE_X41Y92         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    46.451 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.451    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_29_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.565 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.565    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_24_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.679 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.679    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_19_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.793 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.793    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_14_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.907 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    46.907    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_9_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.021 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.021    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_4_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.135 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    47.135    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_3_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.406 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_2/CO[0]
                         net (fo=62, routed)          1.121    48.527    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[12]
    SLICE_X39Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    49.356 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.356    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_30_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.470 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.470    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_25_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.584 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.584    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_20_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.698 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.698    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_15_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.812 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.812    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_10_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.926 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.001    49.926    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_5_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.040 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    50.040    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_3_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.197 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_2/CO[1]
                         net (fo=67, routed)          0.873    51.070    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[10]
    SLICE_X44Y97         LUT3 (Prop_lut3_I0_O)        0.329    51.399 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[10]_i_38/O
                         net (fo=1, routed)           0.000    51.399    design_1_i/HOGv22_0/U0_n_733
    SLICE_X44Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.949 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.949    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_31_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.063 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    52.063    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_26_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.177 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.001    52.178    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_21_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.292 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.292    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_16_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.406 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    52.406    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_11_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.520 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    52.520    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_6_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.634 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    52.634    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_3_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    52.862 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_2/CO[2]
                         net (fo=67, routed)          0.875    53.737    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[9]
    SLICE_X45Y100        LUT2 (Prop_lut2_I1_O)        0.313    54.050 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[9]_i_40/O
                         net (fo=1, routed)           0.000    54.050    design_1_i/HOGv22_0/U0_n_737
    SLICE_X45Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.600 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    54.600    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_32_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.714 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    54.714    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_27_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.828 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000    54.828    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_22_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.942 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    54.942    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_17_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.056 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.056    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_12_n_0
    SLICE_X45Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.170 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    55.170    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_7_n_0
    SLICE_X45Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.284 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    55.284    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_3_n_0
    SLICE_X45Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.398 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_2/CO[3]
                         net (fo=73, routed)          1.401    56.798    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[9]
    SLICE_X40Y103        LUT3 (Prop_lut3_I0_O)        0.124    56.922 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[8]_i_38/O
                         net (fo=1, routed)           0.000    56.922    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[8]_i_38_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    57.454 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    57.454    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_29_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.568 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.568    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_24_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.682 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    57.682    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_19_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.796 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    57.796    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_14_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.910 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    57.910    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_9_n_0
    SLICE_X40Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.024 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    58.024    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_4_n_0
    SLICE_X40Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.138 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    58.138    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_3_n_0
    SLICE_X40Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.409 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_2/CO[0]
                         net (fo=72, routed)          0.959    59.368    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[7]
    SLICE_X41Y104        LUT2 (Prop_lut2_I1_O)        0.373    59.741 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[7]_i_43/O
                         net (fo=1, routed)           0.000    59.741    design_1_i/HOGv22_0/U0_n_745
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.291 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.291    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_35_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.405 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.405    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_30_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.519 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.519    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_25_n_0
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.633 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.633    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_20_n_0
    SLICE_X41Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.747 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.747    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_15_n_0
    SLICE_X41Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.861 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.861    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_10_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.975 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.975    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_5_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.089 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    61.089    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_3_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.360 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_2/CO[0]
                         net (fo=75, routed)          0.880    62.241    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[6]
    SLICE_X42Y106        LUT2 (Prop_lut2_I1_O)        0.373    62.614 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[6]_i_43/O
                         net (fo=1, routed)           0.000    62.614    design_1_i/HOGv22_0/U0_n_749
    SLICE_X42Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.147 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    63.147    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_35_n_0
    SLICE_X42Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.264 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    63.264    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_30_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.381 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.381    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_25_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.498 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    63.498    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_20_n_0
    SLICE_X42Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.615 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.615    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_15_n_0
    SLICE_X42Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.732 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.732    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_10_n_0
    SLICE_X42Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.849 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.849    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_5_n_0
    SLICE_X42Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.966 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    63.966    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_3_n_0
    SLICE_X42Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    64.220 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_2/CO[0]
                         net (fo=72, routed)          0.911    65.130    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[5]
    SLICE_X44Y109        LUT2 (Prop_lut2_I1_O)        0.367    65.497 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[5]_i_43/O
                         net (fo=1, routed)           0.000    65.497    design_1_i/HOGv22_0/U0_n_753
    SLICE_X44Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.047 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.047    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_35_n_0
    SLICE_X44Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.161 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.161    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_30_n_0
    SLICE_X44Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.275 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.275    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_25_n_0
    SLICE_X44Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.389 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.389    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_20_n_0
    SLICE_X44Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.503 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.503    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_15_n_0
    SLICE_X44Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.617 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    66.617    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_10_n_0
    SLICE_X44Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.731 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    66.731    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_5_n_0
    SLICE_X44Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.845 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    66.845    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_3_n_0
    SLICE_X44Y117        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    67.116 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_2/CO[0]
                         net (fo=72, routed)          1.064    68.181    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[5]
    SLICE_X43Y113        LUT3 (Prop_lut3_I0_O)        0.373    68.554 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[4]_i_38/O
                         net (fo=1, routed)           0.000    68.554    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[4]_i_38_n_0
    SLICE_X43Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.104 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.104    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_30_n_0
    SLICE_X43Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.218 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.218    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_25_n_0
    SLICE_X43Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.332 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.332    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_20_n_0
    SLICE_X43Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.446 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.446    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_15_n_0
    SLICE_X43Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.560 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    69.560    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_10_n_0
    SLICE_X43Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.674 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.674    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_5_n_0
    SLICE_X43Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.788 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    69.788    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_3_n_0
    SLICE_X43Y120        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    70.059 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_2/CO[0]
                         net (fo=71, routed)          1.011    71.070    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[3]
    SLICE_X42Y115        LUT2 (Prop_lut2_I1_O)        0.373    71.443 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[3]_i_43/O
                         net (fo=1, routed)           0.000    71.443    design_1_i/HOGv22_0/U0_n_761
    SLICE_X42Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.976 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.976    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_35_n_0
    SLICE_X42Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.093 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    72.093    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_30_n_0
    SLICE_X42Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.210 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    72.210    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_25_n_0
    SLICE_X42Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.327 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.327    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_20_n_0
    SLICE_X42Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.444 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    72.444    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_15_n_0
    SLICE_X42Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.561 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    72.561    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_10_n_0
    SLICE_X42Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.678 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    72.678    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_5_n_0
    SLICE_X42Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.795 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    72.795    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_3_n_0
    SLICE_X42Y123        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    73.049 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_2/CO[0]
                         net (fo=74, routed)          1.083    74.132    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[2]
    SLICE_X41Y118        LUT2 (Prop_lut2_I1_O)        0.367    74.499 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[2]_i_43/O
                         net (fo=1, routed)           0.000    74.499    design_1_i/HOGv22_0/U0_n_765
    SLICE_X41Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.049 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.049    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_35_n_0
    SLICE_X41Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.163 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.163    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_30_n_0
    SLICE_X41Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.277 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.277    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_25_n_0
    SLICE_X41Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.391 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.391    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_20_n_0
    SLICE_X41Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.505 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.505    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_15_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.619 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.619    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_10_n_0
    SLICE_X41Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.733 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.009    75.742    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_5_n_0
    SLICE_X41Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.856 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    75.856    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_3_n_0
    SLICE_X41Y126        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    76.127 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_2/CO[0]
                         net (fo=72, routed)          1.133    77.260    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[1]
    SLICE_X40Y120        LUT5 (Prop_lut5_I0_O)        0.373    77.633 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[1]_i_42/O
                         net (fo=1, routed)           0.000    77.633    design_1_i/HOGv22_0/U0_n_768
    SLICE_X40Y120        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    78.031 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.031    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_35_n_0
    SLICE_X40Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.145 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.145    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_30_n_0
    SLICE_X40Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.259 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.259    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_25_n_0
    SLICE_X40Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.373 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.373    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_20_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.487 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.009    78.496    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_15_n_0
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.610 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.610    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_10_n_0
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.724 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    78.724    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_5_n_0
    SLICE_X40Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.838 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    78.838    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_3_n_0
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    79.109 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_2/CO[0]
                         net (fo=74, routed)          0.974    80.083    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[0]
    SLICE_X44Y122        LUT2 (Prop_lut2_I1_O)        0.373    80.456 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[0]_i_42/O
                         net (fo=1, routed)           0.000    80.456    design_1_i/HOGv22_0/U0_n_773
    SLICE_X44Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    80.988 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    80.988    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_33_n_0
    SLICE_X44Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.102 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.102    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_28_n_0
    SLICE_X44Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.216 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.009    81.225    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_23_n_0
    SLICE_X44Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.339 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    81.339    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_18_n_0
    SLICE_X44Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.453 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.453    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_13_n_0
    SLICE_X44Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.567 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    81.567    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_8_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.681 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    81.681    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_0[0]
    SLICE_X44Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.795 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_2/CO[3]
                         net (fo=14, routed)          1.090    82.885    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[0]_i_7_0[0]
    SLICE_X40Y131        LUT3 (Prop_lut3_I1_O)        0.124    83.009 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[1]_i_179/O
                         net (fo=1, routed)           0.000    83.009    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[1]_i_179_n_0
    SLICE_X40Y131        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    83.541 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_134/CO[3]
                         net (fo=1, routed)           0.000    83.541    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_134_n_0
    SLICE_X40Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.655 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_86/CO[3]
                         net (fo=1, routed)           0.000    83.655    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_86_n_0
    SLICE_X40Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.769 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_43/CO[3]
                         net (fo=1, routed)           0.000    83.769    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_43_n_0
    SLICE_X40Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.883 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_15/CO[3]
                         net (fo=5, routed)           1.002    84.885    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/bin2
    SLICE_X41Y134        LUT2 (Prop_lut2_I0_O)        0.124    85.009 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[3]_i_7/O
                         net (fo=2, routed)           0.775    85.784    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[3]_i_7_n_0
    SLICE_X41Y135        LUT6 (Prop_lut6_I3_O)        0.124    85.908 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[2]_i_2/O
                         net (fo=1, routed)           0.294    86.203    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Calculo_bin.bin_reg[2]
    SLICE_X42Y135        LUT4 (Prop_lut4_I3_O)        0.124    86.327 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Calculo_bin.bin[2]_i_1/O
                         net (fo=2, routed)           0.000    86.327    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[3]_1[0]
    SLICE_X42Y135        FDRE                                         r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s_bin_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        1.648    12.827    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aclk
    SLICE_X42Y135        FDRE                                         r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s_bin_reg[2]/C
                         clock pessimism              0.129    12.956    
                         clock uncertainty           -0.154    12.802    
    SLICE_X42Y135        FDRE (Setup_fdre_C_D)        0.079    12.881    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         12.881    
                         arrival time                         -86.327    
  -------------------------------------------------------------------
                         slack                                -73.446    

Slack (VIOLATED) :        -73.418ns  (required time - arrival time)
  Source:                 design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s_bin_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        83.200ns  (logic 49.841ns (59.905%)  route 33.359ns (40.095%))
  Logic Levels:           237  (CARRY4=205 LUT2=17 LUT3=8 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 12.825 - 10.000 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        1.631     2.925    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/s00_axis_aclk
    SLICE_X45Y75         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y75         FDCE (Prop_fdce_C_Q)         0.456     3.381 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[8]/Q
                         net (fo=171, routed)         0.975     4.356    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Q[4]
    SLICE_X46Y75         LUT5 (Prop_lut5_I0_O)        0.124     4.480 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/abs_Gx[5]_i_2/O
                         net (fo=33, routed)          0.742     5.222    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/abs_Gx[5]_i_2_n_0
    SLICE_X47Y74         LUT4 (Prop_lut4_I3_O)        0.124     5.346 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Calculo_bin.ratio[30]_i_13/O
                         net (fo=1, routed)           0.000     5.346    design_1_i/HOGv22_0/U0_n_56
    SLICE_X47Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.896 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.009     5.905    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_0[0]
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.062 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_i_2/CO[1]
                         net (fo=28, routed)          0.777     6.838    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/CO[0]
    SLICE_X45Y74         LUT2 (Prop_lut2_I1_O)        0.329     7.167 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[29]_i_15/O
                         net (fo=1, routed)           0.000     7.167    design_1_i/HOGv22_0/U0_n_678
    SLICE_X45Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.717 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.009     7.726    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_7_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.840 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.840    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_3_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.954 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_2/CO[3]
                         net (fo=30, routed)          1.120     9.074    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[29]
    SLICE_X44Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.654 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_9/CO[3]
                         net (fo=1, routed)           0.009     9.663    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_9_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.777 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.777    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_4_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.891 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.891    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_3_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.162 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_2/CO[0]
                         net (fo=32, routed)          0.864    11.026    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[27]
    SLICE_X43Y73         LUT2 (Prop_lut2_I1_O)        0.373    11.399 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[27]_i_18/O
                         net (fo=1, routed)           0.000    11.399    design_1_i/HOGv22_0/U0_n_686
    SLICE_X43Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.949 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.949    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_10_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.063 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.009    12.072    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_5_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.186 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.186    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_3_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.343 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_2/CO[1]
                         net (fo=34, routed)          0.836    13.179    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[26]
    SLICE_X42Y72         LUT2 (Prop_lut2_I1_O)        0.329    13.508 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[26]_i_19/O
                         net (fo=1, routed)           0.000    13.508    design_1_i/HOGv22_0/U0_n_690
    SLICE_X42Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.041 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.041    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_11_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.158 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.158    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_6_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.275 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.009    14.284    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_3_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.513 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_2/CO[2]
                         net (fo=36, routed)          0.718    15.231    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[25]
    SLICE_X38Y73         LUT2 (Prop_lut2_I1_O)        0.310    15.541 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[25]_i_20/O
                         net (fo=1, routed)           0.000    15.541    design_1_i/HOGv22_0/U0_n_694
    SLICE_X38Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.074 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.074    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_12_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.191 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.009    16.200    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_7_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.317 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.317    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_3_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.434 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_2/CO[3]
                         net (fo=38, routed)          1.161    17.595    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[24]
    SLICE_X40Y74         LUT2 (Prop_lut2_I1_O)        0.124    17.719 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[24]_i_22/O
                         net (fo=1, routed)           0.000    17.719    design_1_i/HOGv22_0/U0_n_698
    SLICE_X40Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.269 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_14/CO[3]
                         net (fo=1, routed)           0.009    18.278    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_14_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.392 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.392    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_9_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.506 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.506    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_4_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.620 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.620    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_3_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.891 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_2/CO[0]
                         net (fo=40, routed)          0.833    19.723    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[23]
    SLICE_X39Y76         LUT2 (Prop_lut2_I1_O)        0.373    20.096 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[23]_i_23/O
                         net (fo=1, routed)           0.000    20.096    design_1_i/HOGv22_0/U0_n_702
    SLICE_X39Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.646 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.646    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_15_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.760 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.760    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_10_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.874 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.874    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_5_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.988 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.988    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_3_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.145 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_2/CO[1]
                         net (fo=42, routed)          0.870    22.016    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[22]
    SLICE_X41Y76         LUT2 (Prop_lut2_I1_O)        0.329    22.345 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[22]_i_24/O
                         net (fo=1, routed)           0.000    22.345    design_1_i/HOGv22_0/U0_n_706
    SLICE_X41Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.895 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.895    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_16_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.009 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.009    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_11_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.123 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.123    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_6_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.237 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.237    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_3_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.465 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_2/CO[2]
                         net (fo=44, routed)          0.673    24.137    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[21]
    SLICE_X42Y77         LUT2 (Prop_lut2_I1_O)        0.313    24.450 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[21]_i_25/O
                         net (fo=1, routed)           0.000    24.450    design_1_i/HOGv22_0/U0_n_710
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.983 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.983    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_17_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.100 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    25.100    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_12_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.217 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_7/CO[3]
                         net (fo=1, routed)           0.000    25.217    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_7_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.334 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.334    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_3_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.451 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_2/CO[3]
                         net (fo=46, routed)          1.016    26.467    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[20]
    SLICE_X43Y79         LUT2 (Prop_lut2_I1_O)        0.124    26.591 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[20]_i_27/O
                         net (fo=1, routed)           0.000    26.591    design_1_i/HOGv22_0/U0_n_714
    SLICE_X43Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.141 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    27.141    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_19_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.255 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.255    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_14_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.369 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.369    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_9_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.483 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.483    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_4_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.597 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.597    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_3_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.868 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_2/CO[0]
                         net (fo=48, routed)          0.845    28.713    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[19]
    SLICE_X40Y81         LUT2 (Prop_lut2_I1_O)        0.373    29.086 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[19]_i_28/O
                         net (fo=1, routed)           0.000    29.086    design_1_i/HOGv22_0/U0_n_718
    SLICE_X40Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.636 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.636    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_20_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.750 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.750    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_15_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.864 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.864    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_10_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.978 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.978    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_5_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.092 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.092    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_3_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.249 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_2/CO[1]
                         net (fo=49, routed)          0.782    31.031    design_1_i/HOGv22_0/U0/uut/U_sobel/A3/ratio10_in[3]
    SLICE_X41Y82         LUT6 (Prop_lut6_I4_O)        0.329    31.360 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A3/Calculo_bin.ratio[18]_i_28/O
                         net (fo=1, routed)           0.000    31.360    design_1_i/HOGv22_0/U0_n_193
    SLICE_X41Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.910 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    31.910    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_21_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.024 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.024    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_16_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.138 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.138    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_11_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.252 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.252    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_6_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.366 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.366    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_3_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.594 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_2/CO[2]
                         net (fo=51, routed)          0.721    33.315    design_1_i/HOGv22_0/U0/uut/U_sobel/A3/ratio10_in[2]
    SLICE_X42Y83         LUT6 (Prop_lut6_I4_O)        0.313    33.628 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A3/Calculo_bin.ratio[17]_i_29/O
                         net (fo=1, routed)           0.000    33.628    design_1_i/HOGv22_0/U0_n_190
    SLICE_X42Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.161 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.161    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_22_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.278 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.278    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_17_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.395 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.395    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_12_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.512 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    34.512    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_7_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.629 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.629    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_3_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.746 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_2/CO[3]
                         net (fo=53, routed)          1.256    36.002    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[17]
    SLICE_X39Y83         LUT3 (Prop_lut3_I0_O)        0.124    36.126 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[16]_i_27/O
                         net (fo=1, routed)           0.000    36.126    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[16]_i_27_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.676 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.676    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_19_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.790 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.790    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_14_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.904 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    36.904    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_9_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.018 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.018    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_4_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.132 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.132    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_3_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.403 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_2/CO[0]
                         net (fo=55, routed)          0.988    38.390    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[16]
    SLICE_X37Y85         LUT3 (Prop_lut3_I0_O)        0.373    38.763 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[15]_i_28/O
                         net (fo=1, routed)           0.000    38.763    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[15]_i_28_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.313 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.313    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_20_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.427 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.427    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_15_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.541 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.541    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_10_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.655 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.655    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_5_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.769 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    39.769    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_3_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.926 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_2/CO[1]
                         net (fo=57, routed)          0.717    40.643    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[14]
    SLICE_X38Y88         LUT3 (Prop_lut3_I0_O)        0.329    40.972 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[14]_i_33/O
                         net (fo=1, routed)           0.000    40.972    design_1_i/HOGv22_0/U0_n_721
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.505 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_26/CO[3]
                         net (fo=1, routed)           0.000    41.505    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_26_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.622 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    41.622    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_21_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.739 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    41.739    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_16_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.856 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.856    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_11_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.973 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    41.973    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_6_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.090 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.090    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_3_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    42.319 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_2/CO[2]
                         net (fo=59, routed)          0.708    43.027    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[13]
    SLICE_X40Y91         LUT3 (Prop_lut3_I0_O)        0.310    43.337 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[13]_i_34/O
                         net (fo=1, routed)           0.000    43.337    design_1_i/HOGv22_0/U0_n_724
    SLICE_X40Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.887 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    43.887    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_27_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.001 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    44.001    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_22_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.115 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.115    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_17_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.229 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.229    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_12_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.343 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.343    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_7_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.457 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    44.457    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_3_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.571 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_2/CO[3]
                         net (fo=62, routed)          1.300    45.871    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[13]
    SLICE_X41Y92         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    46.451 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.451    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_29_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.565 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.565    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_24_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.679 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.679    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_19_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.793 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.793    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_14_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.907 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    46.907    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_9_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.021 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.021    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_4_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.135 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    47.135    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_3_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.406 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_2/CO[0]
                         net (fo=62, routed)          1.121    48.527    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[12]
    SLICE_X39Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    49.356 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.356    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_30_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.470 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.470    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_25_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.584 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.584    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_20_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.698 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.698    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_15_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.812 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.812    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_10_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.926 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.001    49.926    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_5_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.040 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    50.040    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_3_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.197 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_2/CO[1]
                         net (fo=67, routed)          0.873    51.070    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[10]
    SLICE_X44Y97         LUT3 (Prop_lut3_I0_O)        0.329    51.399 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[10]_i_38/O
                         net (fo=1, routed)           0.000    51.399    design_1_i/HOGv22_0/U0_n_733
    SLICE_X44Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.949 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.949    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_31_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.063 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    52.063    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_26_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.177 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.001    52.178    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_21_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.292 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.292    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_16_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.406 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    52.406    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_11_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.520 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    52.520    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_6_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.634 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    52.634    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_3_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    52.862 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_2/CO[2]
                         net (fo=67, routed)          0.875    53.737    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[9]
    SLICE_X45Y100        LUT2 (Prop_lut2_I1_O)        0.313    54.050 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[9]_i_40/O
                         net (fo=1, routed)           0.000    54.050    design_1_i/HOGv22_0/U0_n_737
    SLICE_X45Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.600 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    54.600    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_32_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.714 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    54.714    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_27_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.828 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000    54.828    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_22_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.942 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    54.942    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_17_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.056 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.056    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_12_n_0
    SLICE_X45Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.170 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    55.170    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_7_n_0
    SLICE_X45Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.284 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    55.284    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_3_n_0
    SLICE_X45Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.398 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_2/CO[3]
                         net (fo=73, routed)          1.401    56.798    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[9]
    SLICE_X40Y103        LUT3 (Prop_lut3_I0_O)        0.124    56.922 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[8]_i_38/O
                         net (fo=1, routed)           0.000    56.922    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[8]_i_38_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    57.454 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    57.454    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_29_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.568 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.568    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_24_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.682 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    57.682    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_19_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.796 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    57.796    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_14_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.910 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    57.910    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_9_n_0
    SLICE_X40Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.024 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    58.024    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_4_n_0
    SLICE_X40Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.138 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    58.138    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_3_n_0
    SLICE_X40Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.409 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_2/CO[0]
                         net (fo=72, routed)          0.959    59.368    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[7]
    SLICE_X41Y104        LUT2 (Prop_lut2_I1_O)        0.373    59.741 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[7]_i_43/O
                         net (fo=1, routed)           0.000    59.741    design_1_i/HOGv22_0/U0_n_745
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.291 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.291    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_35_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.405 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.405    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_30_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.519 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.519    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_25_n_0
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.633 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.633    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_20_n_0
    SLICE_X41Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.747 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.747    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_15_n_0
    SLICE_X41Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.861 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.861    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_10_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.975 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.975    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_5_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.089 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    61.089    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_3_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.360 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_2/CO[0]
                         net (fo=75, routed)          0.880    62.241    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[6]
    SLICE_X42Y106        LUT2 (Prop_lut2_I1_O)        0.373    62.614 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[6]_i_43/O
                         net (fo=1, routed)           0.000    62.614    design_1_i/HOGv22_0/U0_n_749
    SLICE_X42Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.147 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    63.147    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_35_n_0
    SLICE_X42Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.264 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    63.264    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_30_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.381 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.381    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_25_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.498 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    63.498    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_20_n_0
    SLICE_X42Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.615 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.615    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_15_n_0
    SLICE_X42Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.732 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.732    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_10_n_0
    SLICE_X42Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.849 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.849    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_5_n_0
    SLICE_X42Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.966 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    63.966    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_3_n_0
    SLICE_X42Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    64.220 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_2/CO[0]
                         net (fo=72, routed)          0.911    65.130    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[5]
    SLICE_X44Y109        LUT2 (Prop_lut2_I1_O)        0.367    65.497 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[5]_i_43/O
                         net (fo=1, routed)           0.000    65.497    design_1_i/HOGv22_0/U0_n_753
    SLICE_X44Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.047 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.047    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_35_n_0
    SLICE_X44Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.161 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.161    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_30_n_0
    SLICE_X44Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.275 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.275    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_25_n_0
    SLICE_X44Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.389 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.389    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_20_n_0
    SLICE_X44Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.503 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.503    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_15_n_0
    SLICE_X44Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.617 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    66.617    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_10_n_0
    SLICE_X44Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.731 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    66.731    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_5_n_0
    SLICE_X44Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.845 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    66.845    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_3_n_0
    SLICE_X44Y117        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    67.116 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_2/CO[0]
                         net (fo=72, routed)          1.064    68.181    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[5]
    SLICE_X43Y113        LUT3 (Prop_lut3_I0_O)        0.373    68.554 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[4]_i_38/O
                         net (fo=1, routed)           0.000    68.554    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[4]_i_38_n_0
    SLICE_X43Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.104 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.104    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_30_n_0
    SLICE_X43Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.218 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.218    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_25_n_0
    SLICE_X43Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.332 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.332    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_20_n_0
    SLICE_X43Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.446 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.446    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_15_n_0
    SLICE_X43Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.560 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    69.560    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_10_n_0
    SLICE_X43Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.674 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.674    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_5_n_0
    SLICE_X43Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.788 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    69.788    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_3_n_0
    SLICE_X43Y120        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    70.059 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_2/CO[0]
                         net (fo=71, routed)          1.011    71.070    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[3]
    SLICE_X42Y115        LUT2 (Prop_lut2_I1_O)        0.373    71.443 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[3]_i_43/O
                         net (fo=1, routed)           0.000    71.443    design_1_i/HOGv22_0/U0_n_761
    SLICE_X42Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.976 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.976    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_35_n_0
    SLICE_X42Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.093 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    72.093    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_30_n_0
    SLICE_X42Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.210 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    72.210    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_25_n_0
    SLICE_X42Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.327 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.327    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_20_n_0
    SLICE_X42Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.444 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    72.444    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_15_n_0
    SLICE_X42Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.561 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    72.561    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_10_n_0
    SLICE_X42Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.678 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    72.678    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_5_n_0
    SLICE_X42Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.795 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    72.795    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_3_n_0
    SLICE_X42Y123        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    73.049 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_2/CO[0]
                         net (fo=74, routed)          1.083    74.132    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[2]
    SLICE_X41Y118        LUT2 (Prop_lut2_I1_O)        0.367    74.499 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[2]_i_43/O
                         net (fo=1, routed)           0.000    74.499    design_1_i/HOGv22_0/U0_n_765
    SLICE_X41Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.049 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.049    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_35_n_0
    SLICE_X41Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.163 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.163    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_30_n_0
    SLICE_X41Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.277 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.277    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_25_n_0
    SLICE_X41Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.391 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.391    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_20_n_0
    SLICE_X41Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.505 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.505    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_15_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.619 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.619    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_10_n_0
    SLICE_X41Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.733 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.009    75.742    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_5_n_0
    SLICE_X41Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.856 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    75.856    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_3_n_0
    SLICE_X41Y126        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    76.127 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_2/CO[0]
                         net (fo=72, routed)          1.133    77.260    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[1]
    SLICE_X40Y120        LUT5 (Prop_lut5_I0_O)        0.373    77.633 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[1]_i_42/O
                         net (fo=1, routed)           0.000    77.633    design_1_i/HOGv22_0/U0_n_768
    SLICE_X40Y120        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    78.031 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.031    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_35_n_0
    SLICE_X40Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.145 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.145    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_30_n_0
    SLICE_X40Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.259 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.259    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_25_n_0
    SLICE_X40Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.373 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.373    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_20_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.487 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.009    78.496    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_15_n_0
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.610 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.610    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_10_n_0
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.724 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    78.724    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_5_n_0
    SLICE_X40Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.838 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    78.838    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_3_n_0
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    79.109 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_2/CO[0]
                         net (fo=74, routed)          0.974    80.083    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[0]
    SLICE_X44Y122        LUT2 (Prop_lut2_I1_O)        0.373    80.456 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[0]_i_42/O
                         net (fo=1, routed)           0.000    80.456    design_1_i/HOGv22_0/U0_n_773
    SLICE_X44Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    80.988 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    80.988    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_33_n_0
    SLICE_X44Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.102 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.102    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_28_n_0
    SLICE_X44Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.216 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.009    81.225    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_23_n_0
    SLICE_X44Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.339 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    81.339    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_18_n_0
    SLICE_X44Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.453 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.453    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_13_n_0
    SLICE_X44Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.567 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    81.567    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_8_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.681 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    81.681    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_0[0]
    SLICE_X44Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.795 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_2/CO[3]
                         net (fo=14, routed)          1.084    82.880    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[0]_i_7_0[0]
    SLICE_X39Y131        LUT3 (Prop_lut3_I1_O)        0.124    83.004 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[1]_i_186/O
                         net (fo=1, routed)           0.000    83.004    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[1]_i_186_n_0
    SLICE_X39Y131        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    83.536 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    83.536    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_142_n_0
    SLICE_X39Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.650 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_91/CO[3]
                         net (fo=1, routed)           0.000    83.650    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_91_n_0
    SLICE_X39Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.764 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_48/CO[3]
                         net (fo=1, routed)           0.000    83.764    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_48_n_0
    SLICE_X39Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.878 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_16/CO[3]
                         net (fo=3, routed)           1.052    84.929    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/bin26_in
    SLICE_X43Y133        LUT4 (Prop_lut4_I1_O)        0.124    85.053 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[0]_i_4/O
                         net (fo=1, routed)           0.665    85.718    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[0]_i_4_n_0
    SLICE_X43Y133        LUT6 (Prop_lut6_I4_O)        0.124    85.842 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[0]_i_1/O
                         net (fo=2, routed)           0.282    86.125    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[0]_i_1_n_0
    SLICE_X41Y133        FDRE                                         r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s_bin_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        1.646    12.825    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aclk
    SLICE_X41Y133        FDRE                                         r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s_bin_reg[0]/C
                         clock pessimism              0.129    12.954    
                         clock uncertainty           -0.154    12.800    
    SLICE_X41Y133        FDRE (Setup_fdre_C_D)       -0.093    12.707    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                         -86.125    
  -------------------------------------------------------------------
                         slack                                -73.418    

Slack (VIOLATED) :        -73.150ns  (required time - arrival time)
  Source:                 design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s_bin_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        82.986ns  (logic 50.211ns (60.505%)  route 32.775ns (39.495%))
  Logic Levels:           237  (CARRY4=205 LUT2=17 LUT3=8 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 12.826 - 10.000 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        1.631     2.925    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/s00_axis_aclk
    SLICE_X45Y75         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y75         FDCE (Prop_fdce_C_Q)         0.456     3.381 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[8]/Q
                         net (fo=171, routed)         0.975     4.356    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Q[4]
    SLICE_X46Y75         LUT5 (Prop_lut5_I0_O)        0.124     4.480 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/abs_Gx[5]_i_2/O
                         net (fo=33, routed)          0.742     5.222    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/abs_Gx[5]_i_2_n_0
    SLICE_X47Y74         LUT4 (Prop_lut4_I3_O)        0.124     5.346 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Calculo_bin.ratio[30]_i_13/O
                         net (fo=1, routed)           0.000     5.346    design_1_i/HOGv22_0/U0_n_56
    SLICE_X47Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.896 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.009     5.905    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_0[0]
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.062 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_i_2/CO[1]
                         net (fo=28, routed)          0.777     6.838    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/CO[0]
    SLICE_X45Y74         LUT2 (Prop_lut2_I1_O)        0.329     7.167 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[29]_i_15/O
                         net (fo=1, routed)           0.000     7.167    design_1_i/HOGv22_0/U0_n_678
    SLICE_X45Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.717 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.009     7.726    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_7_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.840 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.840    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_3_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.954 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_2/CO[3]
                         net (fo=30, routed)          1.120     9.074    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[29]
    SLICE_X44Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.654 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_9/CO[3]
                         net (fo=1, routed)           0.009     9.663    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_9_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.777 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.777    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_4_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.891 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.891    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_3_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.162 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_2/CO[0]
                         net (fo=32, routed)          0.864    11.026    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[27]
    SLICE_X43Y73         LUT2 (Prop_lut2_I1_O)        0.373    11.399 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[27]_i_18/O
                         net (fo=1, routed)           0.000    11.399    design_1_i/HOGv22_0/U0_n_686
    SLICE_X43Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.949 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.949    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_10_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.063 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.009    12.072    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_5_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.186 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.186    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_3_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.343 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_2/CO[1]
                         net (fo=34, routed)          0.836    13.179    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[26]
    SLICE_X42Y72         LUT2 (Prop_lut2_I1_O)        0.329    13.508 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[26]_i_19/O
                         net (fo=1, routed)           0.000    13.508    design_1_i/HOGv22_0/U0_n_690
    SLICE_X42Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.041 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.041    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_11_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.158 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.158    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_6_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.275 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.009    14.284    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_3_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.513 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_2/CO[2]
                         net (fo=36, routed)          0.718    15.231    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[25]
    SLICE_X38Y73         LUT2 (Prop_lut2_I1_O)        0.310    15.541 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[25]_i_20/O
                         net (fo=1, routed)           0.000    15.541    design_1_i/HOGv22_0/U0_n_694
    SLICE_X38Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.074 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.074    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_12_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.191 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.009    16.200    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_7_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.317 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.317    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_3_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.434 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_2/CO[3]
                         net (fo=38, routed)          1.161    17.595    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[24]
    SLICE_X40Y74         LUT2 (Prop_lut2_I1_O)        0.124    17.719 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[24]_i_22/O
                         net (fo=1, routed)           0.000    17.719    design_1_i/HOGv22_0/U0_n_698
    SLICE_X40Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.269 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_14/CO[3]
                         net (fo=1, routed)           0.009    18.278    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_14_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.392 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.392    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_9_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.506 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.506    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_4_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.620 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.620    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_3_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.891 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_2/CO[0]
                         net (fo=40, routed)          0.833    19.723    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[23]
    SLICE_X39Y76         LUT2 (Prop_lut2_I1_O)        0.373    20.096 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[23]_i_23/O
                         net (fo=1, routed)           0.000    20.096    design_1_i/HOGv22_0/U0_n_702
    SLICE_X39Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.646 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.646    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_15_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.760 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.760    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_10_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.874 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.874    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_5_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.988 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.988    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_3_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.145 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_2/CO[1]
                         net (fo=42, routed)          0.870    22.016    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[22]
    SLICE_X41Y76         LUT2 (Prop_lut2_I1_O)        0.329    22.345 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[22]_i_24/O
                         net (fo=1, routed)           0.000    22.345    design_1_i/HOGv22_0/U0_n_706
    SLICE_X41Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.895 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.895    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_16_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.009 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.009    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_11_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.123 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.123    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_6_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.237 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.237    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_3_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.465 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_2/CO[2]
                         net (fo=44, routed)          0.673    24.137    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[21]
    SLICE_X42Y77         LUT2 (Prop_lut2_I1_O)        0.313    24.450 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[21]_i_25/O
                         net (fo=1, routed)           0.000    24.450    design_1_i/HOGv22_0/U0_n_710
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.983 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.983    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_17_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.100 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    25.100    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_12_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.217 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_7/CO[3]
                         net (fo=1, routed)           0.000    25.217    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_7_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.334 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.334    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_3_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.451 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_2/CO[3]
                         net (fo=46, routed)          1.016    26.467    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[20]
    SLICE_X43Y79         LUT2 (Prop_lut2_I1_O)        0.124    26.591 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[20]_i_27/O
                         net (fo=1, routed)           0.000    26.591    design_1_i/HOGv22_0/U0_n_714
    SLICE_X43Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.141 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    27.141    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_19_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.255 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.255    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_14_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.369 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.369    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_9_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.483 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.483    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_4_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.597 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.597    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_3_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.868 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_2/CO[0]
                         net (fo=48, routed)          0.845    28.713    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[19]
    SLICE_X40Y81         LUT2 (Prop_lut2_I1_O)        0.373    29.086 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[19]_i_28/O
                         net (fo=1, routed)           0.000    29.086    design_1_i/HOGv22_0/U0_n_718
    SLICE_X40Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.636 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.636    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_20_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.750 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.750    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_15_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.864 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.864    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_10_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.978 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.978    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_5_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.092 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.092    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_3_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.249 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_2/CO[1]
                         net (fo=49, routed)          0.782    31.031    design_1_i/HOGv22_0/U0/uut/U_sobel/A3/ratio10_in[3]
    SLICE_X41Y82         LUT6 (Prop_lut6_I4_O)        0.329    31.360 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A3/Calculo_bin.ratio[18]_i_28/O
                         net (fo=1, routed)           0.000    31.360    design_1_i/HOGv22_0/U0_n_193
    SLICE_X41Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.910 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    31.910    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_21_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.024 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.024    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_16_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.138 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.138    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_11_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.252 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.252    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_6_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.366 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.366    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_3_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.594 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_2/CO[2]
                         net (fo=51, routed)          0.721    33.315    design_1_i/HOGv22_0/U0/uut/U_sobel/A3/ratio10_in[2]
    SLICE_X42Y83         LUT6 (Prop_lut6_I4_O)        0.313    33.628 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A3/Calculo_bin.ratio[17]_i_29/O
                         net (fo=1, routed)           0.000    33.628    design_1_i/HOGv22_0/U0_n_190
    SLICE_X42Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.161 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.161    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_22_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.278 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.278    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_17_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.395 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.395    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_12_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.512 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    34.512    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_7_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.629 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.629    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_3_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.746 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_2/CO[3]
                         net (fo=53, routed)          1.256    36.002    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[17]
    SLICE_X39Y83         LUT3 (Prop_lut3_I0_O)        0.124    36.126 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[16]_i_27/O
                         net (fo=1, routed)           0.000    36.126    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[16]_i_27_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.676 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.676    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_19_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.790 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.790    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_14_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.904 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    36.904    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_9_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.018 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.018    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_4_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.132 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.132    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_3_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.403 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_2/CO[0]
                         net (fo=55, routed)          0.988    38.390    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[16]
    SLICE_X37Y85         LUT3 (Prop_lut3_I0_O)        0.373    38.763 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[15]_i_28/O
                         net (fo=1, routed)           0.000    38.763    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[15]_i_28_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.313 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.313    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_20_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.427 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.427    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_15_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.541 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.541    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_10_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.655 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.655    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_5_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.769 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    39.769    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_3_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.926 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_2/CO[1]
                         net (fo=57, routed)          0.717    40.643    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[14]
    SLICE_X38Y88         LUT3 (Prop_lut3_I0_O)        0.329    40.972 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[14]_i_33/O
                         net (fo=1, routed)           0.000    40.972    design_1_i/HOGv22_0/U0_n_721
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.505 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_26/CO[3]
                         net (fo=1, routed)           0.000    41.505    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_26_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.622 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    41.622    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_21_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.739 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    41.739    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_16_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.856 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.856    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_11_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.973 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    41.973    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_6_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.090 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.090    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_3_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    42.319 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_2/CO[2]
                         net (fo=59, routed)          0.708    43.027    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[13]
    SLICE_X40Y91         LUT3 (Prop_lut3_I0_O)        0.310    43.337 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[13]_i_34/O
                         net (fo=1, routed)           0.000    43.337    design_1_i/HOGv22_0/U0_n_724
    SLICE_X40Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.887 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    43.887    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_27_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.001 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    44.001    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_22_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.115 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.115    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_17_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.229 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.229    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_12_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.343 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.343    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_7_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.457 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    44.457    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_3_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.571 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_2/CO[3]
                         net (fo=62, routed)          1.300    45.871    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[13]
    SLICE_X41Y92         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    46.451 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.451    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_29_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.565 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.565    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_24_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.679 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.679    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_19_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.793 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.793    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_14_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.907 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    46.907    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_9_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.021 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.021    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_4_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.135 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    47.135    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_3_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.406 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_2/CO[0]
                         net (fo=62, routed)          1.121    48.527    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[12]
    SLICE_X39Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    49.356 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.356    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_30_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.470 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.470    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_25_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.584 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.584    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_20_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.698 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.698    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_15_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.812 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.812    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_10_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.926 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.001    49.926    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_5_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.040 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    50.040    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_3_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.197 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_2/CO[1]
                         net (fo=67, routed)          0.873    51.070    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[10]
    SLICE_X44Y97         LUT3 (Prop_lut3_I0_O)        0.329    51.399 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[10]_i_38/O
                         net (fo=1, routed)           0.000    51.399    design_1_i/HOGv22_0/U0_n_733
    SLICE_X44Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.949 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.949    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_31_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.063 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    52.063    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_26_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.177 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.001    52.178    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_21_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.292 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.292    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_16_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.406 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    52.406    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_11_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.520 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    52.520    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_6_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.634 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    52.634    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_3_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    52.862 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_2/CO[2]
                         net (fo=67, routed)          0.875    53.737    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[9]
    SLICE_X45Y100        LUT2 (Prop_lut2_I1_O)        0.313    54.050 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[9]_i_40/O
                         net (fo=1, routed)           0.000    54.050    design_1_i/HOGv22_0/U0_n_737
    SLICE_X45Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.600 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    54.600    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_32_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.714 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    54.714    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_27_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.828 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000    54.828    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_22_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.942 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    54.942    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_17_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.056 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.056    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_12_n_0
    SLICE_X45Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.170 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    55.170    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_7_n_0
    SLICE_X45Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.284 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    55.284    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_3_n_0
    SLICE_X45Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.398 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_2/CO[3]
                         net (fo=73, routed)          1.401    56.798    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[9]
    SLICE_X40Y103        LUT3 (Prop_lut3_I0_O)        0.124    56.922 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[8]_i_38/O
                         net (fo=1, routed)           0.000    56.922    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[8]_i_38_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    57.454 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    57.454    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_29_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.568 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.568    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_24_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.682 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    57.682    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_19_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.796 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    57.796    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_14_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.910 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    57.910    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_9_n_0
    SLICE_X40Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.024 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    58.024    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_4_n_0
    SLICE_X40Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.138 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    58.138    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_3_n_0
    SLICE_X40Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.409 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_2/CO[0]
                         net (fo=72, routed)          0.959    59.368    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[7]
    SLICE_X41Y104        LUT2 (Prop_lut2_I1_O)        0.373    59.741 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[7]_i_43/O
                         net (fo=1, routed)           0.000    59.741    design_1_i/HOGv22_0/U0_n_745
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.291 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.291    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_35_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.405 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.405    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_30_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.519 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.519    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_25_n_0
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.633 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.633    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_20_n_0
    SLICE_X41Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.747 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.747    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_15_n_0
    SLICE_X41Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.861 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.861    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_10_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.975 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.975    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_5_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.089 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    61.089    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_3_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.360 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_2/CO[0]
                         net (fo=75, routed)          0.880    62.241    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[6]
    SLICE_X42Y106        LUT2 (Prop_lut2_I1_O)        0.373    62.614 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[6]_i_43/O
                         net (fo=1, routed)           0.000    62.614    design_1_i/HOGv22_0/U0_n_749
    SLICE_X42Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.147 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    63.147    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_35_n_0
    SLICE_X42Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.264 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    63.264    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_30_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.381 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.381    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_25_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.498 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    63.498    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_20_n_0
    SLICE_X42Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.615 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.615    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_15_n_0
    SLICE_X42Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.732 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.732    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_10_n_0
    SLICE_X42Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.849 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.849    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_5_n_0
    SLICE_X42Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.966 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    63.966    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_3_n_0
    SLICE_X42Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    64.220 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_2/CO[0]
                         net (fo=72, routed)          0.911    65.130    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[5]
    SLICE_X44Y109        LUT2 (Prop_lut2_I1_O)        0.367    65.497 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[5]_i_43/O
                         net (fo=1, routed)           0.000    65.497    design_1_i/HOGv22_0/U0_n_753
    SLICE_X44Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.047 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.047    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_35_n_0
    SLICE_X44Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.161 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.161    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_30_n_0
    SLICE_X44Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.275 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.275    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_25_n_0
    SLICE_X44Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.389 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.389    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_20_n_0
    SLICE_X44Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.503 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.503    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_15_n_0
    SLICE_X44Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.617 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    66.617    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_10_n_0
    SLICE_X44Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.731 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    66.731    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_5_n_0
    SLICE_X44Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.845 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    66.845    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_3_n_0
    SLICE_X44Y117        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    67.116 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_2/CO[0]
                         net (fo=72, routed)          1.064    68.181    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[5]
    SLICE_X43Y113        LUT3 (Prop_lut3_I0_O)        0.373    68.554 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[4]_i_38/O
                         net (fo=1, routed)           0.000    68.554    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[4]_i_38_n_0
    SLICE_X43Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.104 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.104    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_30_n_0
    SLICE_X43Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.218 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.218    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_25_n_0
    SLICE_X43Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.332 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.332    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_20_n_0
    SLICE_X43Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.446 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.446    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_15_n_0
    SLICE_X43Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.560 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    69.560    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_10_n_0
    SLICE_X43Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.674 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.674    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_5_n_0
    SLICE_X43Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.788 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    69.788    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_3_n_0
    SLICE_X43Y120        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    70.059 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_2/CO[0]
                         net (fo=71, routed)          1.011    71.070    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[3]
    SLICE_X42Y115        LUT2 (Prop_lut2_I1_O)        0.373    71.443 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[3]_i_43/O
                         net (fo=1, routed)           0.000    71.443    design_1_i/HOGv22_0/U0_n_761
    SLICE_X42Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.976 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.976    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_35_n_0
    SLICE_X42Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.093 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    72.093    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_30_n_0
    SLICE_X42Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.210 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    72.210    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_25_n_0
    SLICE_X42Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.327 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.327    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_20_n_0
    SLICE_X42Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.444 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    72.444    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_15_n_0
    SLICE_X42Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.561 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    72.561    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_10_n_0
    SLICE_X42Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.678 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    72.678    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_5_n_0
    SLICE_X42Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.795 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    72.795    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_3_n_0
    SLICE_X42Y123        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    73.049 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_2/CO[0]
                         net (fo=74, routed)          1.083    74.132    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[2]
    SLICE_X41Y118        LUT2 (Prop_lut2_I1_O)        0.367    74.499 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[2]_i_43/O
                         net (fo=1, routed)           0.000    74.499    design_1_i/HOGv22_0/U0_n_765
    SLICE_X41Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.049 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.049    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_35_n_0
    SLICE_X41Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.163 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.163    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_30_n_0
    SLICE_X41Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.277 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.277    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_25_n_0
    SLICE_X41Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.391 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.391    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_20_n_0
    SLICE_X41Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.505 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.505    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_15_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.619 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.619    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_10_n_0
    SLICE_X41Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.733 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.009    75.742    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_5_n_0
    SLICE_X41Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.856 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    75.856    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_3_n_0
    SLICE_X41Y126        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    76.127 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_2/CO[0]
                         net (fo=72, routed)          1.133    77.260    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[1]
    SLICE_X40Y120        LUT5 (Prop_lut5_I0_O)        0.373    77.633 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[1]_i_42/O
                         net (fo=1, routed)           0.000    77.633    design_1_i/HOGv22_0/U0_n_768
    SLICE_X40Y120        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    78.031 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.031    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_35_n_0
    SLICE_X40Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.145 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.145    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_30_n_0
    SLICE_X40Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.259 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.259    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_25_n_0
    SLICE_X40Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.373 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.373    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_20_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.487 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.009    78.496    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_15_n_0
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.610 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.610    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_10_n_0
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.724 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    78.724    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_5_n_0
    SLICE_X40Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.838 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    78.838    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_3_n_0
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    79.109 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_2/CO[0]
                         net (fo=74, routed)          0.974    80.083    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[0]
    SLICE_X44Y122        LUT2 (Prop_lut2_I1_O)        0.373    80.456 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[0]_i_42/O
                         net (fo=1, routed)           0.000    80.456    design_1_i/HOGv22_0/U0_n_773
    SLICE_X44Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    80.988 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    80.988    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_33_n_0
    SLICE_X44Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.102 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.102    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_28_n_0
    SLICE_X44Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.216 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.009    81.225    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_23_n_0
    SLICE_X44Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.339 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    81.339    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_18_n_0
    SLICE_X44Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.453 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.453    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_13_n_0
    SLICE_X44Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.567 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    81.567    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_8_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.681 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    81.681    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_0[0]
    SLICE_X44Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.795 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_2/CO[3]
                         net (fo=14, routed)          0.695    82.490    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[0]
    SLICE_X42Y129        LUT3 (Prop_lut3_I1_O)        0.124    82.614 r  design_1_i/HOGv22_0/Calculo_bin.bin[1]_i_151/O
                         net (fo=1, routed)           0.523    83.137    design_1_i/HOGv22_0/Calculo_bin.bin[1]_i_151_n_0
    SLICE_X38Y132        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    83.732 r  design_1_i/HOGv22_0/Calculo_bin.bin_reg[1]_i_109/CO[3]
                         net (fo=1, routed)           0.000    83.732    design_1_i/HOGv22_0/Calculo_bin.bin_reg[1]_i_109_n_0
    SLICE_X38Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.849 r  design_1_i/HOGv22_0/Calculo_bin.bin_reg[1]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.849    design_1_i/HOGv22_0/Calculo_bin.bin_reg[1]_i_62_n_0
    SLICE_X38Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.966 r  design_1_i/HOGv22_0/Calculo_bin.bin_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    83.966    design_1_i/HOGv22_0/Calculo_bin.bin_reg[1]_i_22_n_0
    SLICE_X38Y135        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    84.195 r  design_1_i/HOGv22_0/Calculo_bin.bin_reg[1]_i_12/CO[2]
                         net (fo=4, routed)           0.526    84.721    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s_bin_reg[1]_1[0]
    SLICE_X39Y135        LUT4 (Prop_lut4_I0_O)        0.310    85.031 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[1]_i_6/O
                         net (fo=1, routed)           0.422    85.454    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[1]_i_6_n_0
    SLICE_X41Y134        LUT6 (Prop_lut6_I4_O)        0.124    85.578 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[1]_i_1/O
                         net (fo=2, routed)           0.333    85.911    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[1]_i_1_n_0
    SLICE_X43Y134        FDRE                                         r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s_bin_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        1.647    12.826    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aclk
    SLICE_X43Y134        FDRE                                         r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s_bin_reg[1]/C
                         clock pessimism              0.129    12.955    
                         clock uncertainty           -0.154    12.801    
    SLICE_X43Y134        FDRE (Setup_fdre_C_D)       -0.040    12.761    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         12.761    
                         arrival time                         -85.911    
  -------------------------------------------------------------------
                         slack                                -73.150    

Slack (VIOLATED) :        -73.013ns  (required time - arrival time)
  Source:                 design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        82.917ns  (logic 49.841ns (60.109%)  route 33.076ns (39.891%))
  Logic Levels:           237  (CARRY4=205 LUT2=17 LUT3=8 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 12.825 - 10.000 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        1.631     2.925    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/s00_axis_aclk
    SLICE_X45Y75         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y75         FDCE (Prop_fdce_C_Q)         0.456     3.381 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[8]/Q
                         net (fo=171, routed)         0.975     4.356    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Q[4]
    SLICE_X46Y75         LUT5 (Prop_lut5_I0_O)        0.124     4.480 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/abs_Gx[5]_i_2/O
                         net (fo=33, routed)          0.742     5.222    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/abs_Gx[5]_i_2_n_0
    SLICE_X47Y74         LUT4 (Prop_lut4_I3_O)        0.124     5.346 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Calculo_bin.ratio[30]_i_13/O
                         net (fo=1, routed)           0.000     5.346    design_1_i/HOGv22_0/U0_n_56
    SLICE_X47Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.896 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.009     5.905    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_0[0]
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.062 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_i_2/CO[1]
                         net (fo=28, routed)          0.777     6.838    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/CO[0]
    SLICE_X45Y74         LUT2 (Prop_lut2_I1_O)        0.329     7.167 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[29]_i_15/O
                         net (fo=1, routed)           0.000     7.167    design_1_i/HOGv22_0/U0_n_678
    SLICE_X45Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.717 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.009     7.726    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_7_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.840 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.840    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_3_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.954 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_2/CO[3]
                         net (fo=30, routed)          1.120     9.074    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[29]
    SLICE_X44Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.654 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_9/CO[3]
                         net (fo=1, routed)           0.009     9.663    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_9_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.777 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.777    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_4_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.891 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.891    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_3_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.162 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_2/CO[0]
                         net (fo=32, routed)          0.864    11.026    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[27]
    SLICE_X43Y73         LUT2 (Prop_lut2_I1_O)        0.373    11.399 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[27]_i_18/O
                         net (fo=1, routed)           0.000    11.399    design_1_i/HOGv22_0/U0_n_686
    SLICE_X43Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.949 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.949    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_10_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.063 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.009    12.072    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_5_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.186 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.186    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_3_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.343 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_2/CO[1]
                         net (fo=34, routed)          0.836    13.179    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[26]
    SLICE_X42Y72         LUT2 (Prop_lut2_I1_O)        0.329    13.508 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[26]_i_19/O
                         net (fo=1, routed)           0.000    13.508    design_1_i/HOGv22_0/U0_n_690
    SLICE_X42Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.041 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.041    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_11_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.158 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.158    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_6_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.275 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.009    14.284    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_3_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.513 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_2/CO[2]
                         net (fo=36, routed)          0.718    15.231    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[25]
    SLICE_X38Y73         LUT2 (Prop_lut2_I1_O)        0.310    15.541 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[25]_i_20/O
                         net (fo=1, routed)           0.000    15.541    design_1_i/HOGv22_0/U0_n_694
    SLICE_X38Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.074 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.074    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_12_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.191 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.009    16.200    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_7_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.317 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.317    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_3_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.434 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_2/CO[3]
                         net (fo=38, routed)          1.161    17.595    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[24]
    SLICE_X40Y74         LUT2 (Prop_lut2_I1_O)        0.124    17.719 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[24]_i_22/O
                         net (fo=1, routed)           0.000    17.719    design_1_i/HOGv22_0/U0_n_698
    SLICE_X40Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.269 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_14/CO[3]
                         net (fo=1, routed)           0.009    18.278    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_14_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.392 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.392    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_9_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.506 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.506    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_4_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.620 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.620    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_3_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.891 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_2/CO[0]
                         net (fo=40, routed)          0.833    19.723    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[23]
    SLICE_X39Y76         LUT2 (Prop_lut2_I1_O)        0.373    20.096 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[23]_i_23/O
                         net (fo=1, routed)           0.000    20.096    design_1_i/HOGv22_0/U0_n_702
    SLICE_X39Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.646 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.646    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_15_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.760 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.760    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_10_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.874 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.874    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_5_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.988 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.988    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_3_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.145 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_2/CO[1]
                         net (fo=42, routed)          0.870    22.016    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[22]
    SLICE_X41Y76         LUT2 (Prop_lut2_I1_O)        0.329    22.345 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[22]_i_24/O
                         net (fo=1, routed)           0.000    22.345    design_1_i/HOGv22_0/U0_n_706
    SLICE_X41Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.895 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.895    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_16_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.009 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.009    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_11_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.123 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.123    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_6_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.237 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.237    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_3_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.465 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_2/CO[2]
                         net (fo=44, routed)          0.673    24.137    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[21]
    SLICE_X42Y77         LUT2 (Prop_lut2_I1_O)        0.313    24.450 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[21]_i_25/O
                         net (fo=1, routed)           0.000    24.450    design_1_i/HOGv22_0/U0_n_710
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.983 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.983    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_17_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.100 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    25.100    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_12_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.217 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_7/CO[3]
                         net (fo=1, routed)           0.000    25.217    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_7_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.334 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.334    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_3_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.451 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_2/CO[3]
                         net (fo=46, routed)          1.016    26.467    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[20]
    SLICE_X43Y79         LUT2 (Prop_lut2_I1_O)        0.124    26.591 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[20]_i_27/O
                         net (fo=1, routed)           0.000    26.591    design_1_i/HOGv22_0/U0_n_714
    SLICE_X43Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.141 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    27.141    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_19_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.255 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.255    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_14_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.369 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.369    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_9_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.483 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.483    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_4_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.597 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.597    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_3_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.868 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_2/CO[0]
                         net (fo=48, routed)          0.845    28.713    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[19]
    SLICE_X40Y81         LUT2 (Prop_lut2_I1_O)        0.373    29.086 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[19]_i_28/O
                         net (fo=1, routed)           0.000    29.086    design_1_i/HOGv22_0/U0_n_718
    SLICE_X40Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.636 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.636    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_20_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.750 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.750    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_15_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.864 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.864    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_10_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.978 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.978    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_5_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.092 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.092    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_3_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.249 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_2/CO[1]
                         net (fo=49, routed)          0.782    31.031    design_1_i/HOGv22_0/U0/uut/U_sobel/A3/ratio10_in[3]
    SLICE_X41Y82         LUT6 (Prop_lut6_I4_O)        0.329    31.360 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A3/Calculo_bin.ratio[18]_i_28/O
                         net (fo=1, routed)           0.000    31.360    design_1_i/HOGv22_0/U0_n_193
    SLICE_X41Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.910 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    31.910    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_21_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.024 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.024    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_16_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.138 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.138    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_11_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.252 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.252    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_6_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.366 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.366    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_3_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.594 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_2/CO[2]
                         net (fo=51, routed)          0.721    33.315    design_1_i/HOGv22_0/U0/uut/U_sobel/A3/ratio10_in[2]
    SLICE_X42Y83         LUT6 (Prop_lut6_I4_O)        0.313    33.628 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A3/Calculo_bin.ratio[17]_i_29/O
                         net (fo=1, routed)           0.000    33.628    design_1_i/HOGv22_0/U0_n_190
    SLICE_X42Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.161 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.161    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_22_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.278 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.278    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_17_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.395 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.395    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_12_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.512 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    34.512    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_7_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.629 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.629    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_3_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.746 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_2/CO[3]
                         net (fo=53, routed)          1.256    36.002    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[17]
    SLICE_X39Y83         LUT3 (Prop_lut3_I0_O)        0.124    36.126 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[16]_i_27/O
                         net (fo=1, routed)           0.000    36.126    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[16]_i_27_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.676 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.676    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_19_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.790 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.790    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_14_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.904 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    36.904    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_9_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.018 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.018    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_4_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.132 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.132    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_3_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.403 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_2/CO[0]
                         net (fo=55, routed)          0.988    38.390    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[16]
    SLICE_X37Y85         LUT3 (Prop_lut3_I0_O)        0.373    38.763 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[15]_i_28/O
                         net (fo=1, routed)           0.000    38.763    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[15]_i_28_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.313 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.313    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_20_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.427 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.427    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_15_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.541 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.541    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_10_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.655 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.655    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_5_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.769 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    39.769    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_3_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.926 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_2/CO[1]
                         net (fo=57, routed)          0.717    40.643    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[14]
    SLICE_X38Y88         LUT3 (Prop_lut3_I0_O)        0.329    40.972 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[14]_i_33/O
                         net (fo=1, routed)           0.000    40.972    design_1_i/HOGv22_0/U0_n_721
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.505 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_26/CO[3]
                         net (fo=1, routed)           0.000    41.505    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_26_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.622 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    41.622    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_21_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.739 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    41.739    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_16_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.856 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.856    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_11_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.973 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    41.973    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_6_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.090 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.090    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_3_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    42.319 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_2/CO[2]
                         net (fo=59, routed)          0.708    43.027    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[13]
    SLICE_X40Y91         LUT3 (Prop_lut3_I0_O)        0.310    43.337 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[13]_i_34/O
                         net (fo=1, routed)           0.000    43.337    design_1_i/HOGv22_0/U0_n_724
    SLICE_X40Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.887 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    43.887    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_27_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.001 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    44.001    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_22_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.115 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.115    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_17_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.229 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.229    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_12_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.343 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.343    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_7_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.457 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    44.457    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_3_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.571 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_2/CO[3]
                         net (fo=62, routed)          1.300    45.871    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[13]
    SLICE_X41Y92         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    46.451 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.451    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_29_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.565 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.565    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_24_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.679 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.679    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_19_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.793 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.793    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_14_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.907 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    46.907    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_9_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.021 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.021    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_4_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.135 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    47.135    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_3_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.406 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_2/CO[0]
                         net (fo=62, routed)          1.121    48.527    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[12]
    SLICE_X39Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    49.356 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.356    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_30_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.470 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.470    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_25_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.584 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.584    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_20_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.698 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.698    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_15_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.812 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.812    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_10_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.926 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.001    49.926    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_5_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.040 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    50.040    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_3_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.197 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_2/CO[1]
                         net (fo=67, routed)          0.873    51.070    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[10]
    SLICE_X44Y97         LUT3 (Prop_lut3_I0_O)        0.329    51.399 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[10]_i_38/O
                         net (fo=1, routed)           0.000    51.399    design_1_i/HOGv22_0/U0_n_733
    SLICE_X44Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.949 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.949    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_31_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.063 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    52.063    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_26_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.177 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.001    52.178    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_21_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.292 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.292    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_16_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.406 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    52.406    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_11_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.520 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    52.520    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_6_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.634 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    52.634    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_3_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    52.862 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_2/CO[2]
                         net (fo=67, routed)          0.875    53.737    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[9]
    SLICE_X45Y100        LUT2 (Prop_lut2_I1_O)        0.313    54.050 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[9]_i_40/O
                         net (fo=1, routed)           0.000    54.050    design_1_i/HOGv22_0/U0_n_737
    SLICE_X45Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.600 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    54.600    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_32_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.714 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    54.714    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_27_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.828 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000    54.828    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_22_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.942 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    54.942    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_17_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.056 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.056    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_12_n_0
    SLICE_X45Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.170 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    55.170    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_7_n_0
    SLICE_X45Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.284 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    55.284    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_3_n_0
    SLICE_X45Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.398 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_2/CO[3]
                         net (fo=73, routed)          1.401    56.798    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[9]
    SLICE_X40Y103        LUT3 (Prop_lut3_I0_O)        0.124    56.922 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[8]_i_38/O
                         net (fo=1, routed)           0.000    56.922    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[8]_i_38_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    57.454 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    57.454    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_29_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.568 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.568    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_24_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.682 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    57.682    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_19_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.796 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    57.796    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_14_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.910 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    57.910    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_9_n_0
    SLICE_X40Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.024 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    58.024    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_4_n_0
    SLICE_X40Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.138 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    58.138    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_3_n_0
    SLICE_X40Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.409 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_2/CO[0]
                         net (fo=72, routed)          0.959    59.368    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[7]
    SLICE_X41Y104        LUT2 (Prop_lut2_I1_O)        0.373    59.741 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[7]_i_43/O
                         net (fo=1, routed)           0.000    59.741    design_1_i/HOGv22_0/U0_n_745
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.291 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.291    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_35_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.405 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.405    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_30_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.519 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.519    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_25_n_0
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.633 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.633    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_20_n_0
    SLICE_X41Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.747 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.747    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_15_n_0
    SLICE_X41Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.861 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.861    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_10_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.975 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.975    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_5_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.089 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    61.089    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_3_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.360 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_2/CO[0]
                         net (fo=75, routed)          0.880    62.241    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[6]
    SLICE_X42Y106        LUT2 (Prop_lut2_I1_O)        0.373    62.614 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[6]_i_43/O
                         net (fo=1, routed)           0.000    62.614    design_1_i/HOGv22_0/U0_n_749
    SLICE_X42Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.147 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    63.147    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_35_n_0
    SLICE_X42Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.264 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    63.264    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_30_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.381 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.381    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_25_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.498 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    63.498    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_20_n_0
    SLICE_X42Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.615 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.615    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_15_n_0
    SLICE_X42Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.732 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.732    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_10_n_0
    SLICE_X42Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.849 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.849    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_5_n_0
    SLICE_X42Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.966 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    63.966    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_3_n_0
    SLICE_X42Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    64.220 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_2/CO[0]
                         net (fo=72, routed)          0.911    65.130    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[5]
    SLICE_X44Y109        LUT2 (Prop_lut2_I1_O)        0.367    65.497 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[5]_i_43/O
                         net (fo=1, routed)           0.000    65.497    design_1_i/HOGv22_0/U0_n_753
    SLICE_X44Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.047 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.047    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_35_n_0
    SLICE_X44Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.161 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.161    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_30_n_0
    SLICE_X44Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.275 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.275    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_25_n_0
    SLICE_X44Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.389 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.389    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_20_n_0
    SLICE_X44Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.503 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.503    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_15_n_0
    SLICE_X44Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.617 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    66.617    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_10_n_0
    SLICE_X44Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.731 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    66.731    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_5_n_0
    SLICE_X44Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.845 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    66.845    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_3_n_0
    SLICE_X44Y117        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    67.116 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_2/CO[0]
                         net (fo=72, routed)          1.064    68.181    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[5]
    SLICE_X43Y113        LUT3 (Prop_lut3_I0_O)        0.373    68.554 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[4]_i_38/O
                         net (fo=1, routed)           0.000    68.554    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[4]_i_38_n_0
    SLICE_X43Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.104 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.104    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_30_n_0
    SLICE_X43Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.218 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.218    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_25_n_0
    SLICE_X43Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.332 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.332    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_20_n_0
    SLICE_X43Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.446 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.446    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_15_n_0
    SLICE_X43Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.560 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    69.560    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_10_n_0
    SLICE_X43Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.674 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.674    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_5_n_0
    SLICE_X43Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.788 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    69.788    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_3_n_0
    SLICE_X43Y120        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    70.059 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_2/CO[0]
                         net (fo=71, routed)          1.011    71.070    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[3]
    SLICE_X42Y115        LUT2 (Prop_lut2_I1_O)        0.373    71.443 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[3]_i_43/O
                         net (fo=1, routed)           0.000    71.443    design_1_i/HOGv22_0/U0_n_761
    SLICE_X42Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.976 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.976    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_35_n_0
    SLICE_X42Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.093 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    72.093    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_30_n_0
    SLICE_X42Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.210 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    72.210    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_25_n_0
    SLICE_X42Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.327 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.327    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_20_n_0
    SLICE_X42Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.444 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    72.444    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_15_n_0
    SLICE_X42Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.561 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    72.561    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_10_n_0
    SLICE_X42Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.678 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    72.678    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_5_n_0
    SLICE_X42Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.795 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    72.795    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_3_n_0
    SLICE_X42Y123        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    73.049 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_2/CO[0]
                         net (fo=74, routed)          1.083    74.132    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[2]
    SLICE_X41Y118        LUT2 (Prop_lut2_I1_O)        0.367    74.499 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[2]_i_43/O
                         net (fo=1, routed)           0.000    74.499    design_1_i/HOGv22_0/U0_n_765
    SLICE_X41Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.049 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.049    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_35_n_0
    SLICE_X41Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.163 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.163    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_30_n_0
    SLICE_X41Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.277 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.277    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_25_n_0
    SLICE_X41Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.391 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.391    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_20_n_0
    SLICE_X41Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.505 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.505    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_15_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.619 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.619    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_10_n_0
    SLICE_X41Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.733 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.009    75.742    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_5_n_0
    SLICE_X41Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.856 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    75.856    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_3_n_0
    SLICE_X41Y126        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    76.127 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_2/CO[0]
                         net (fo=72, routed)          1.133    77.260    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[1]
    SLICE_X40Y120        LUT5 (Prop_lut5_I0_O)        0.373    77.633 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[1]_i_42/O
                         net (fo=1, routed)           0.000    77.633    design_1_i/HOGv22_0/U0_n_768
    SLICE_X40Y120        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    78.031 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.031    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_35_n_0
    SLICE_X40Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.145 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.145    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_30_n_0
    SLICE_X40Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.259 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.259    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_25_n_0
    SLICE_X40Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.373 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.373    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_20_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.487 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.009    78.496    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_15_n_0
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.610 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.610    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_10_n_0
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.724 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    78.724    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_5_n_0
    SLICE_X40Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.838 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    78.838    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_3_n_0
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    79.109 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_2/CO[0]
                         net (fo=74, routed)          0.974    80.083    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[0]
    SLICE_X44Y122        LUT2 (Prop_lut2_I1_O)        0.373    80.456 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[0]_i_42/O
                         net (fo=1, routed)           0.000    80.456    design_1_i/HOGv22_0/U0_n_773
    SLICE_X44Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    80.988 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    80.988    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_33_n_0
    SLICE_X44Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.102 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.102    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_28_n_0
    SLICE_X44Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.216 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.009    81.225    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_23_n_0
    SLICE_X44Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.339 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    81.339    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_18_n_0
    SLICE_X44Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.453 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.453    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_13_n_0
    SLICE_X44Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.567 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    81.567    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_8_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.681 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    81.681    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_0[0]
    SLICE_X44Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.795 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_2/CO[3]
                         net (fo=14, routed)          1.084    82.880    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[0]_i_7_0[0]
    SLICE_X39Y131        LUT3 (Prop_lut3_I1_O)        0.124    83.004 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[1]_i_186/O
                         net (fo=1, routed)           0.000    83.004    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[1]_i_186_n_0
    SLICE_X39Y131        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    83.536 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    83.536    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_142_n_0
    SLICE_X39Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.650 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_91/CO[3]
                         net (fo=1, routed)           0.000    83.650    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_91_n_0
    SLICE_X39Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.764 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_48/CO[3]
                         net (fo=1, routed)           0.000    83.764    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_48_n_0
    SLICE_X39Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.878 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_16/CO[3]
                         net (fo=3, routed)           1.052    84.929    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/bin26_in
    SLICE_X43Y133        LUT4 (Prop_lut4_I1_O)        0.124    85.053 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[0]_i_4/O
                         net (fo=1, routed)           0.665    85.718    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[0]_i_4_n_0
    SLICE_X43Y133        LUT6 (Prop_lut6_I4_O)        0.124    85.842 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[0]_i_1/O
                         net (fo=2, routed)           0.000    85.842    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[0]_i_1_n_0
    SLICE_X43Y133        FDRE                                         r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        1.646    12.825    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aclk
    SLICE_X43Y133        FDRE                                         r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[0]/C
                         clock pessimism              0.129    12.954    
                         clock uncertainty           -0.154    12.800    
    SLICE_X43Y133        FDRE (Setup_fdre_C_D)        0.029    12.829    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[0]
  -------------------------------------------------------------------
                         required time                         12.829    
                         arrival time                         -85.842    
  -------------------------------------------------------------------
                         slack                                -73.013    

Slack (VIOLATED) :        -72.748ns  (required time - arrival time)
  Source:                 design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        82.653ns  (logic 50.211ns (60.749%)  route 32.442ns (39.251%))
  Logic Levels:           237  (CARRY4=205 LUT2=17 LUT3=8 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 12.826 - 10.000 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        1.631     2.925    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/s00_axis_aclk
    SLICE_X45Y75         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y75         FDCE (Prop_fdce_C_Q)         0.456     3.381 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[8]/Q
                         net (fo=171, routed)         0.975     4.356    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Q[4]
    SLICE_X46Y75         LUT5 (Prop_lut5_I0_O)        0.124     4.480 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/abs_Gx[5]_i_2/O
                         net (fo=33, routed)          0.742     5.222    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/abs_Gx[5]_i_2_n_0
    SLICE_X47Y74         LUT4 (Prop_lut4_I3_O)        0.124     5.346 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Calculo_bin.ratio[30]_i_13/O
                         net (fo=1, routed)           0.000     5.346    design_1_i/HOGv22_0/U0_n_56
    SLICE_X47Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.896 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.009     5.905    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_0[0]
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.062 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_i_2/CO[1]
                         net (fo=28, routed)          0.777     6.838    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/CO[0]
    SLICE_X45Y74         LUT2 (Prop_lut2_I1_O)        0.329     7.167 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[29]_i_15/O
                         net (fo=1, routed)           0.000     7.167    design_1_i/HOGv22_0/U0_n_678
    SLICE_X45Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.717 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.009     7.726    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_7_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.840 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.840    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_3_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.954 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_2/CO[3]
                         net (fo=30, routed)          1.120     9.074    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[29]
    SLICE_X44Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.654 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_9/CO[3]
                         net (fo=1, routed)           0.009     9.663    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_9_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.777 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.777    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_4_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.891 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.891    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_3_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.162 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_2/CO[0]
                         net (fo=32, routed)          0.864    11.026    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[27]
    SLICE_X43Y73         LUT2 (Prop_lut2_I1_O)        0.373    11.399 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[27]_i_18/O
                         net (fo=1, routed)           0.000    11.399    design_1_i/HOGv22_0/U0_n_686
    SLICE_X43Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.949 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.949    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_10_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.063 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.009    12.072    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_5_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.186 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.186    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_3_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.343 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_2/CO[1]
                         net (fo=34, routed)          0.836    13.179    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[26]
    SLICE_X42Y72         LUT2 (Prop_lut2_I1_O)        0.329    13.508 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[26]_i_19/O
                         net (fo=1, routed)           0.000    13.508    design_1_i/HOGv22_0/U0_n_690
    SLICE_X42Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.041 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.041    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_11_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.158 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.158    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_6_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.275 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.009    14.284    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_3_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.513 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_2/CO[2]
                         net (fo=36, routed)          0.718    15.231    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[25]
    SLICE_X38Y73         LUT2 (Prop_lut2_I1_O)        0.310    15.541 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[25]_i_20/O
                         net (fo=1, routed)           0.000    15.541    design_1_i/HOGv22_0/U0_n_694
    SLICE_X38Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.074 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.074    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_12_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.191 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.009    16.200    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_7_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.317 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.317    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_3_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.434 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_2/CO[3]
                         net (fo=38, routed)          1.161    17.595    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[24]
    SLICE_X40Y74         LUT2 (Prop_lut2_I1_O)        0.124    17.719 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[24]_i_22/O
                         net (fo=1, routed)           0.000    17.719    design_1_i/HOGv22_0/U0_n_698
    SLICE_X40Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.269 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_14/CO[3]
                         net (fo=1, routed)           0.009    18.278    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_14_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.392 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.392    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_9_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.506 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.506    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_4_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.620 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.620    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_3_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.891 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_2/CO[0]
                         net (fo=40, routed)          0.833    19.723    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[23]
    SLICE_X39Y76         LUT2 (Prop_lut2_I1_O)        0.373    20.096 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[23]_i_23/O
                         net (fo=1, routed)           0.000    20.096    design_1_i/HOGv22_0/U0_n_702
    SLICE_X39Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.646 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.646    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_15_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.760 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.760    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_10_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.874 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.874    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_5_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.988 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.988    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_3_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.145 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_2/CO[1]
                         net (fo=42, routed)          0.870    22.016    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[22]
    SLICE_X41Y76         LUT2 (Prop_lut2_I1_O)        0.329    22.345 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[22]_i_24/O
                         net (fo=1, routed)           0.000    22.345    design_1_i/HOGv22_0/U0_n_706
    SLICE_X41Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.895 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.895    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_16_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.009 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.009    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_11_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.123 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.123    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_6_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.237 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.237    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_3_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.465 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_2/CO[2]
                         net (fo=44, routed)          0.673    24.137    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[21]
    SLICE_X42Y77         LUT2 (Prop_lut2_I1_O)        0.313    24.450 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[21]_i_25/O
                         net (fo=1, routed)           0.000    24.450    design_1_i/HOGv22_0/U0_n_710
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.983 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.983    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_17_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.100 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    25.100    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_12_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.217 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_7/CO[3]
                         net (fo=1, routed)           0.000    25.217    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_7_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.334 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.334    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_3_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.451 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_2/CO[3]
                         net (fo=46, routed)          1.016    26.467    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[20]
    SLICE_X43Y79         LUT2 (Prop_lut2_I1_O)        0.124    26.591 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[20]_i_27/O
                         net (fo=1, routed)           0.000    26.591    design_1_i/HOGv22_0/U0_n_714
    SLICE_X43Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.141 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    27.141    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_19_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.255 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.255    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_14_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.369 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.369    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_9_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.483 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.483    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_4_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.597 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.597    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_3_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.868 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_2/CO[0]
                         net (fo=48, routed)          0.845    28.713    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[19]
    SLICE_X40Y81         LUT2 (Prop_lut2_I1_O)        0.373    29.086 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[19]_i_28/O
                         net (fo=1, routed)           0.000    29.086    design_1_i/HOGv22_0/U0_n_718
    SLICE_X40Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.636 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.636    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_20_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.750 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.750    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_15_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.864 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.864    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_10_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.978 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.978    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_5_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.092 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.092    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_3_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.249 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_2/CO[1]
                         net (fo=49, routed)          0.782    31.031    design_1_i/HOGv22_0/U0/uut/U_sobel/A3/ratio10_in[3]
    SLICE_X41Y82         LUT6 (Prop_lut6_I4_O)        0.329    31.360 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A3/Calculo_bin.ratio[18]_i_28/O
                         net (fo=1, routed)           0.000    31.360    design_1_i/HOGv22_0/U0_n_193
    SLICE_X41Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.910 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    31.910    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_21_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.024 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.024    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_16_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.138 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.138    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_11_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.252 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.252    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_6_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.366 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.366    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_3_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.594 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_2/CO[2]
                         net (fo=51, routed)          0.721    33.315    design_1_i/HOGv22_0/U0/uut/U_sobel/A3/ratio10_in[2]
    SLICE_X42Y83         LUT6 (Prop_lut6_I4_O)        0.313    33.628 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A3/Calculo_bin.ratio[17]_i_29/O
                         net (fo=1, routed)           0.000    33.628    design_1_i/HOGv22_0/U0_n_190
    SLICE_X42Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.161 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.161    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_22_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.278 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.278    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_17_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.395 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.395    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_12_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.512 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    34.512    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_7_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.629 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.629    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_3_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.746 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_2/CO[3]
                         net (fo=53, routed)          1.256    36.002    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[17]
    SLICE_X39Y83         LUT3 (Prop_lut3_I0_O)        0.124    36.126 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[16]_i_27/O
                         net (fo=1, routed)           0.000    36.126    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[16]_i_27_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.676 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.676    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_19_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.790 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.790    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_14_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.904 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    36.904    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_9_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.018 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.018    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_4_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.132 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.132    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_3_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.403 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_2/CO[0]
                         net (fo=55, routed)          0.988    38.390    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[16]
    SLICE_X37Y85         LUT3 (Prop_lut3_I0_O)        0.373    38.763 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[15]_i_28/O
                         net (fo=1, routed)           0.000    38.763    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[15]_i_28_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.313 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.313    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_20_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.427 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.427    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_15_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.541 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.541    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_10_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.655 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.655    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_5_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.769 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    39.769    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_3_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.926 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_2/CO[1]
                         net (fo=57, routed)          0.717    40.643    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[14]
    SLICE_X38Y88         LUT3 (Prop_lut3_I0_O)        0.329    40.972 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[14]_i_33/O
                         net (fo=1, routed)           0.000    40.972    design_1_i/HOGv22_0/U0_n_721
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.505 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_26/CO[3]
                         net (fo=1, routed)           0.000    41.505    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_26_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.622 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    41.622    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_21_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.739 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    41.739    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_16_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.856 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.856    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_11_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.973 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    41.973    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_6_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.090 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.090    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_3_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    42.319 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_2/CO[2]
                         net (fo=59, routed)          0.708    43.027    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[13]
    SLICE_X40Y91         LUT3 (Prop_lut3_I0_O)        0.310    43.337 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[13]_i_34/O
                         net (fo=1, routed)           0.000    43.337    design_1_i/HOGv22_0/U0_n_724
    SLICE_X40Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.887 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    43.887    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_27_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.001 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    44.001    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_22_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.115 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.115    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_17_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.229 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.229    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_12_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.343 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.343    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_7_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.457 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    44.457    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_3_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.571 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_2/CO[3]
                         net (fo=62, routed)          1.300    45.871    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[13]
    SLICE_X41Y92         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    46.451 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.451    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_29_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.565 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.565    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_24_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.679 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.679    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_19_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.793 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.793    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_14_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.907 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    46.907    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_9_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.021 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.021    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_4_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.135 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    47.135    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_3_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.406 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_2/CO[0]
                         net (fo=62, routed)          1.121    48.527    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[12]
    SLICE_X39Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    49.356 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.356    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_30_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.470 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.470    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_25_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.584 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.584    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_20_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.698 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.698    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_15_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.812 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.812    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_10_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.926 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.001    49.926    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_5_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.040 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    50.040    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_3_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.197 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_2/CO[1]
                         net (fo=67, routed)          0.873    51.070    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[10]
    SLICE_X44Y97         LUT3 (Prop_lut3_I0_O)        0.329    51.399 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[10]_i_38/O
                         net (fo=1, routed)           0.000    51.399    design_1_i/HOGv22_0/U0_n_733
    SLICE_X44Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.949 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.949    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_31_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.063 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    52.063    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_26_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.177 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.001    52.178    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_21_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.292 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.292    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_16_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.406 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    52.406    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_11_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.520 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    52.520    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_6_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.634 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    52.634    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_3_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    52.862 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_2/CO[2]
                         net (fo=67, routed)          0.875    53.737    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[9]
    SLICE_X45Y100        LUT2 (Prop_lut2_I1_O)        0.313    54.050 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[9]_i_40/O
                         net (fo=1, routed)           0.000    54.050    design_1_i/HOGv22_0/U0_n_737
    SLICE_X45Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.600 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    54.600    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_32_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.714 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    54.714    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_27_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.828 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000    54.828    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_22_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.942 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    54.942    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_17_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.056 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.056    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_12_n_0
    SLICE_X45Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.170 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    55.170    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_7_n_0
    SLICE_X45Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.284 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    55.284    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_3_n_0
    SLICE_X45Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.398 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_2/CO[3]
                         net (fo=73, routed)          1.401    56.798    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[9]
    SLICE_X40Y103        LUT3 (Prop_lut3_I0_O)        0.124    56.922 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[8]_i_38/O
                         net (fo=1, routed)           0.000    56.922    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[8]_i_38_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    57.454 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    57.454    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_29_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.568 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.568    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_24_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.682 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    57.682    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_19_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.796 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    57.796    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_14_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.910 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    57.910    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_9_n_0
    SLICE_X40Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.024 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    58.024    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_4_n_0
    SLICE_X40Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.138 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    58.138    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_3_n_0
    SLICE_X40Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.409 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_2/CO[0]
                         net (fo=72, routed)          0.959    59.368    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[7]
    SLICE_X41Y104        LUT2 (Prop_lut2_I1_O)        0.373    59.741 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[7]_i_43/O
                         net (fo=1, routed)           0.000    59.741    design_1_i/HOGv22_0/U0_n_745
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.291 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.291    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_35_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.405 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.405    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_30_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.519 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.519    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_25_n_0
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.633 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.633    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_20_n_0
    SLICE_X41Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.747 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.747    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_15_n_0
    SLICE_X41Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.861 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.861    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_10_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.975 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.975    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_5_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.089 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    61.089    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_3_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.360 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_2/CO[0]
                         net (fo=75, routed)          0.880    62.241    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[6]
    SLICE_X42Y106        LUT2 (Prop_lut2_I1_O)        0.373    62.614 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[6]_i_43/O
                         net (fo=1, routed)           0.000    62.614    design_1_i/HOGv22_0/U0_n_749
    SLICE_X42Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.147 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    63.147    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_35_n_0
    SLICE_X42Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.264 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    63.264    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_30_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.381 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.381    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_25_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.498 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    63.498    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_20_n_0
    SLICE_X42Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.615 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.615    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_15_n_0
    SLICE_X42Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.732 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.732    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_10_n_0
    SLICE_X42Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.849 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.849    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_5_n_0
    SLICE_X42Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.966 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    63.966    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_3_n_0
    SLICE_X42Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    64.220 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_2/CO[0]
                         net (fo=72, routed)          0.911    65.130    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[5]
    SLICE_X44Y109        LUT2 (Prop_lut2_I1_O)        0.367    65.497 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[5]_i_43/O
                         net (fo=1, routed)           0.000    65.497    design_1_i/HOGv22_0/U0_n_753
    SLICE_X44Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.047 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.047    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_35_n_0
    SLICE_X44Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.161 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.161    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_30_n_0
    SLICE_X44Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.275 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.275    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_25_n_0
    SLICE_X44Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.389 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.389    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_20_n_0
    SLICE_X44Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.503 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.503    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_15_n_0
    SLICE_X44Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.617 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    66.617    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_10_n_0
    SLICE_X44Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.731 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    66.731    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_5_n_0
    SLICE_X44Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.845 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    66.845    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_3_n_0
    SLICE_X44Y117        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    67.116 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_2/CO[0]
                         net (fo=72, routed)          1.064    68.181    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[5]
    SLICE_X43Y113        LUT3 (Prop_lut3_I0_O)        0.373    68.554 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[4]_i_38/O
                         net (fo=1, routed)           0.000    68.554    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[4]_i_38_n_0
    SLICE_X43Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.104 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.104    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_30_n_0
    SLICE_X43Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.218 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.218    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_25_n_0
    SLICE_X43Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.332 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.332    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_20_n_0
    SLICE_X43Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.446 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.446    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_15_n_0
    SLICE_X43Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.560 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    69.560    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_10_n_0
    SLICE_X43Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.674 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.674    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_5_n_0
    SLICE_X43Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.788 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    69.788    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_3_n_0
    SLICE_X43Y120        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    70.059 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_2/CO[0]
                         net (fo=71, routed)          1.011    71.070    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[3]
    SLICE_X42Y115        LUT2 (Prop_lut2_I1_O)        0.373    71.443 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[3]_i_43/O
                         net (fo=1, routed)           0.000    71.443    design_1_i/HOGv22_0/U0_n_761
    SLICE_X42Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.976 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.976    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_35_n_0
    SLICE_X42Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.093 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    72.093    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_30_n_0
    SLICE_X42Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.210 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    72.210    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_25_n_0
    SLICE_X42Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.327 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.327    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_20_n_0
    SLICE_X42Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.444 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    72.444    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_15_n_0
    SLICE_X42Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.561 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    72.561    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_10_n_0
    SLICE_X42Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.678 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    72.678    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_5_n_0
    SLICE_X42Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.795 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    72.795    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_3_n_0
    SLICE_X42Y123        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    73.049 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_2/CO[0]
                         net (fo=74, routed)          1.083    74.132    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[2]
    SLICE_X41Y118        LUT2 (Prop_lut2_I1_O)        0.367    74.499 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[2]_i_43/O
                         net (fo=1, routed)           0.000    74.499    design_1_i/HOGv22_0/U0_n_765
    SLICE_X41Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.049 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.049    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_35_n_0
    SLICE_X41Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.163 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.163    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_30_n_0
    SLICE_X41Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.277 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.277    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_25_n_0
    SLICE_X41Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.391 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.391    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_20_n_0
    SLICE_X41Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.505 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.505    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_15_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.619 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.619    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_10_n_0
    SLICE_X41Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.733 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.009    75.742    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_5_n_0
    SLICE_X41Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.856 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    75.856    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_3_n_0
    SLICE_X41Y126        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    76.127 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_2/CO[0]
                         net (fo=72, routed)          1.133    77.260    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[1]
    SLICE_X40Y120        LUT5 (Prop_lut5_I0_O)        0.373    77.633 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[1]_i_42/O
                         net (fo=1, routed)           0.000    77.633    design_1_i/HOGv22_0/U0_n_768
    SLICE_X40Y120        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    78.031 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.031    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_35_n_0
    SLICE_X40Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.145 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.145    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_30_n_0
    SLICE_X40Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.259 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.259    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_25_n_0
    SLICE_X40Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.373 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.373    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_20_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.487 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.009    78.496    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_15_n_0
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.610 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.610    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_10_n_0
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.724 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    78.724    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_5_n_0
    SLICE_X40Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.838 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    78.838    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_3_n_0
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    79.109 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_2/CO[0]
                         net (fo=74, routed)          0.974    80.083    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[0]
    SLICE_X44Y122        LUT2 (Prop_lut2_I1_O)        0.373    80.456 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[0]_i_42/O
                         net (fo=1, routed)           0.000    80.456    design_1_i/HOGv22_0/U0_n_773
    SLICE_X44Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    80.988 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    80.988    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_33_n_0
    SLICE_X44Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.102 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.102    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_28_n_0
    SLICE_X44Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.216 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.009    81.225    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_23_n_0
    SLICE_X44Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.339 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    81.339    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_18_n_0
    SLICE_X44Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.453 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.453    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_13_n_0
    SLICE_X44Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.567 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    81.567    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_8_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.681 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    81.681    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_0[0]
    SLICE_X44Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.795 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_2/CO[3]
                         net (fo=14, routed)          0.695    82.490    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[0]
    SLICE_X42Y129        LUT3 (Prop_lut3_I1_O)        0.124    82.614 r  design_1_i/HOGv22_0/Calculo_bin.bin[1]_i_151/O
                         net (fo=1, routed)           0.523    83.137    design_1_i/HOGv22_0/Calculo_bin.bin[1]_i_151_n_0
    SLICE_X38Y132        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    83.732 r  design_1_i/HOGv22_0/Calculo_bin.bin_reg[1]_i_109/CO[3]
                         net (fo=1, routed)           0.000    83.732    design_1_i/HOGv22_0/Calculo_bin.bin_reg[1]_i_109_n_0
    SLICE_X38Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.849 r  design_1_i/HOGv22_0/Calculo_bin.bin_reg[1]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.849    design_1_i/HOGv22_0/Calculo_bin.bin_reg[1]_i_62_n_0
    SLICE_X38Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.966 r  design_1_i/HOGv22_0/Calculo_bin.bin_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    83.966    design_1_i/HOGv22_0/Calculo_bin.bin_reg[1]_i_22_n_0
    SLICE_X38Y135        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    84.195 r  design_1_i/HOGv22_0/Calculo_bin.bin_reg[1]_i_12/CO[2]
                         net (fo=4, routed)           0.526    84.721    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s_bin_reg[1]_1[0]
    SLICE_X39Y135        LUT4 (Prop_lut4_I0_O)        0.310    85.031 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[1]_i_6/O
                         net (fo=1, routed)           0.422    85.454    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[1]_i_6_n_0
    SLICE_X41Y134        LUT6 (Prop_lut6_I4_O)        0.124    85.578 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[1]_i_1/O
                         net (fo=2, routed)           0.000    85.578    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[1]_i_1_n_0
    SLICE_X41Y134        FDRE                                         r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        1.647    12.826    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aclk
    SLICE_X41Y134        FDRE                                         r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]/C
                         clock pessimism              0.129    12.955    
                         clock uncertainty           -0.154    12.801    
    SLICE_X41Y134        FDRE (Setup_fdre_C_D)        0.029    12.830    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]
  -------------------------------------------------------------------
                         required time                         12.830    
                         arrival time                         -85.578    
  -------------------------------------------------------------------
                         slack                                -72.748    

Slack (VIOLATED) :        -69.752ns  (required time - arrival time)
  Source:                 design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        79.654ns  (logic 48.719ns (61.163%)  route 30.935ns (38.837%))
  Logic Levels:           231  (CARRY4=201 LUT2=17 LUT3=7 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 12.821 - 10.000 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        1.631     2.925    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/s00_axis_aclk
    SLICE_X45Y75         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y75         FDCE (Prop_fdce_C_Q)         0.456     3.381 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[8]/Q
                         net (fo=171, routed)         0.975     4.356    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Q[4]
    SLICE_X46Y75         LUT5 (Prop_lut5_I0_O)        0.124     4.480 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/abs_Gx[5]_i_2/O
                         net (fo=33, routed)          0.742     5.222    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/abs_Gx[5]_i_2_n_0
    SLICE_X47Y74         LUT4 (Prop_lut4_I3_O)        0.124     5.346 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Calculo_bin.ratio[30]_i_13/O
                         net (fo=1, routed)           0.000     5.346    design_1_i/HOGv22_0/U0_n_56
    SLICE_X47Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.896 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.009     5.905    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_0[0]
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.062 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_i_2/CO[1]
                         net (fo=28, routed)          0.777     6.838    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/CO[0]
    SLICE_X45Y74         LUT2 (Prop_lut2_I1_O)        0.329     7.167 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[29]_i_15/O
                         net (fo=1, routed)           0.000     7.167    design_1_i/HOGv22_0/U0_n_678
    SLICE_X45Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.717 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.009     7.726    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_7_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.840 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.840    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_3_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.954 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_2/CO[3]
                         net (fo=30, routed)          1.120     9.074    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[29]
    SLICE_X44Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.654 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_9/CO[3]
                         net (fo=1, routed)           0.009     9.663    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_9_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.777 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.777    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_4_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.891 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.891    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_3_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.162 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_2/CO[0]
                         net (fo=32, routed)          0.864    11.026    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[27]
    SLICE_X43Y73         LUT2 (Prop_lut2_I1_O)        0.373    11.399 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[27]_i_18/O
                         net (fo=1, routed)           0.000    11.399    design_1_i/HOGv22_0/U0_n_686
    SLICE_X43Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.949 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.949    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_10_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.063 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.009    12.072    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_5_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.186 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.186    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_3_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.343 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_2/CO[1]
                         net (fo=34, routed)          0.836    13.179    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[26]
    SLICE_X42Y72         LUT2 (Prop_lut2_I1_O)        0.329    13.508 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[26]_i_19/O
                         net (fo=1, routed)           0.000    13.508    design_1_i/HOGv22_0/U0_n_690
    SLICE_X42Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.041 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.041    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_11_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.158 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.158    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_6_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.275 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.009    14.284    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_3_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.513 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_2/CO[2]
                         net (fo=36, routed)          0.718    15.231    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[25]
    SLICE_X38Y73         LUT2 (Prop_lut2_I1_O)        0.310    15.541 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[25]_i_20/O
                         net (fo=1, routed)           0.000    15.541    design_1_i/HOGv22_0/U0_n_694
    SLICE_X38Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.074 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.074    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_12_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.191 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.009    16.200    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_7_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.317 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.317    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_3_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.434 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_2/CO[3]
                         net (fo=38, routed)          1.161    17.595    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[24]
    SLICE_X40Y74         LUT2 (Prop_lut2_I1_O)        0.124    17.719 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[24]_i_22/O
                         net (fo=1, routed)           0.000    17.719    design_1_i/HOGv22_0/U0_n_698
    SLICE_X40Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.269 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_14/CO[3]
                         net (fo=1, routed)           0.009    18.278    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_14_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.392 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.392    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_9_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.506 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.506    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_4_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.620 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.620    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_3_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.891 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_2/CO[0]
                         net (fo=40, routed)          0.833    19.723    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[23]
    SLICE_X39Y76         LUT2 (Prop_lut2_I1_O)        0.373    20.096 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[23]_i_23/O
                         net (fo=1, routed)           0.000    20.096    design_1_i/HOGv22_0/U0_n_702
    SLICE_X39Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.646 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.646    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_15_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.760 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.760    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_10_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.874 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.874    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_5_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.988 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.988    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_3_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.145 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_2/CO[1]
                         net (fo=42, routed)          0.870    22.016    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[22]
    SLICE_X41Y76         LUT2 (Prop_lut2_I1_O)        0.329    22.345 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[22]_i_24/O
                         net (fo=1, routed)           0.000    22.345    design_1_i/HOGv22_0/U0_n_706
    SLICE_X41Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.895 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.895    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_16_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.009 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.009    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_11_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.123 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.123    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_6_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.237 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.237    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_3_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.465 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_2/CO[2]
                         net (fo=44, routed)          0.673    24.137    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[21]
    SLICE_X42Y77         LUT2 (Prop_lut2_I1_O)        0.313    24.450 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[21]_i_25/O
                         net (fo=1, routed)           0.000    24.450    design_1_i/HOGv22_0/U0_n_710
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.983 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.983    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_17_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.100 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    25.100    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_12_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.217 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_7/CO[3]
                         net (fo=1, routed)           0.000    25.217    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_7_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.334 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.334    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_3_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.451 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_2/CO[3]
                         net (fo=46, routed)          1.016    26.467    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[20]
    SLICE_X43Y79         LUT2 (Prop_lut2_I1_O)        0.124    26.591 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[20]_i_27/O
                         net (fo=1, routed)           0.000    26.591    design_1_i/HOGv22_0/U0_n_714
    SLICE_X43Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.141 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    27.141    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_19_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.255 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.255    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_14_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.369 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.369    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_9_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.483 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.483    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_4_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.597 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.597    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_3_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.868 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_2/CO[0]
                         net (fo=48, routed)          0.845    28.713    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[19]
    SLICE_X40Y81         LUT2 (Prop_lut2_I1_O)        0.373    29.086 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[19]_i_28/O
                         net (fo=1, routed)           0.000    29.086    design_1_i/HOGv22_0/U0_n_718
    SLICE_X40Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.636 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.636    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_20_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.750 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.750    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_15_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.864 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.864    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_10_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.978 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.978    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_5_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.092 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.092    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_3_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.249 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_2/CO[1]
                         net (fo=49, routed)          0.782    31.031    design_1_i/HOGv22_0/U0/uut/U_sobel/A3/ratio10_in[3]
    SLICE_X41Y82         LUT6 (Prop_lut6_I4_O)        0.329    31.360 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A3/Calculo_bin.ratio[18]_i_28/O
                         net (fo=1, routed)           0.000    31.360    design_1_i/HOGv22_0/U0_n_193
    SLICE_X41Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.910 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    31.910    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_21_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.024 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.024    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_16_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.138 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.138    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_11_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.252 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.252    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_6_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.366 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.366    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_3_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.594 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_2/CO[2]
                         net (fo=51, routed)          0.721    33.315    design_1_i/HOGv22_0/U0/uut/U_sobel/A3/ratio10_in[2]
    SLICE_X42Y83         LUT6 (Prop_lut6_I4_O)        0.313    33.628 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A3/Calculo_bin.ratio[17]_i_29/O
                         net (fo=1, routed)           0.000    33.628    design_1_i/HOGv22_0/U0_n_190
    SLICE_X42Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.161 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.161    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_22_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.278 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.278    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_17_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.395 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.395    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_12_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.512 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    34.512    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_7_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.629 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.629    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_3_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.746 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_2/CO[3]
                         net (fo=53, routed)          1.256    36.002    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[17]
    SLICE_X39Y83         LUT3 (Prop_lut3_I0_O)        0.124    36.126 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[16]_i_27/O
                         net (fo=1, routed)           0.000    36.126    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[16]_i_27_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.676 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.676    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_19_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.790 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.790    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_14_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.904 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    36.904    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_9_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.018 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.018    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_4_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.132 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.132    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_3_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.403 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_2/CO[0]
                         net (fo=55, routed)          0.988    38.390    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[16]
    SLICE_X37Y85         LUT3 (Prop_lut3_I0_O)        0.373    38.763 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[15]_i_28/O
                         net (fo=1, routed)           0.000    38.763    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[15]_i_28_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.313 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.313    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_20_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.427 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.427    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_15_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.541 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.541    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_10_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.655 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.655    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_5_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.769 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    39.769    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_3_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.926 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_2/CO[1]
                         net (fo=57, routed)          0.717    40.643    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[14]
    SLICE_X38Y88         LUT3 (Prop_lut3_I0_O)        0.329    40.972 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[14]_i_33/O
                         net (fo=1, routed)           0.000    40.972    design_1_i/HOGv22_0/U0_n_721
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.505 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_26/CO[3]
                         net (fo=1, routed)           0.000    41.505    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_26_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.622 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    41.622    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_21_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.739 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    41.739    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_16_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.856 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.856    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_11_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.973 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    41.973    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_6_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.090 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.090    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_3_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    42.319 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_2/CO[2]
                         net (fo=59, routed)          0.708    43.027    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[13]
    SLICE_X40Y91         LUT3 (Prop_lut3_I0_O)        0.310    43.337 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[13]_i_34/O
                         net (fo=1, routed)           0.000    43.337    design_1_i/HOGv22_0/U0_n_724
    SLICE_X40Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.887 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    43.887    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_27_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.001 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    44.001    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_22_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.115 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.115    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_17_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.229 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.229    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_12_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.343 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.343    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_7_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.457 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    44.457    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_3_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.571 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_2/CO[3]
                         net (fo=62, routed)          1.300    45.871    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[13]
    SLICE_X41Y92         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    46.451 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.451    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_29_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.565 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.565    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_24_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.679 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.679    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_19_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.793 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.793    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_14_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.907 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    46.907    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_9_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.021 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.021    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_4_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.135 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    47.135    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_3_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.406 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_2/CO[0]
                         net (fo=62, routed)          1.121    48.527    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[12]
    SLICE_X39Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    49.356 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.356    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_30_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.470 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.470    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_25_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.584 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.584    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_20_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.698 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.698    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_15_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.812 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.812    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_10_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.926 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.001    49.926    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_5_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.040 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    50.040    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_3_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.197 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_2/CO[1]
                         net (fo=67, routed)          0.873    51.070    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[10]
    SLICE_X44Y97         LUT3 (Prop_lut3_I0_O)        0.329    51.399 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[10]_i_38/O
                         net (fo=1, routed)           0.000    51.399    design_1_i/HOGv22_0/U0_n_733
    SLICE_X44Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.949 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.949    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_31_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.063 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    52.063    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_26_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.177 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.001    52.178    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_21_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.292 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.292    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_16_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.406 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    52.406    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_11_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.520 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    52.520    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_6_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.634 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    52.634    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_3_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    52.862 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_2/CO[2]
                         net (fo=67, routed)          0.875    53.737    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[9]
    SLICE_X45Y100        LUT2 (Prop_lut2_I1_O)        0.313    54.050 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[9]_i_40/O
                         net (fo=1, routed)           0.000    54.050    design_1_i/HOGv22_0/U0_n_737
    SLICE_X45Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.600 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    54.600    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_32_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.714 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    54.714    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_27_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.828 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000    54.828    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_22_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.942 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    54.942    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_17_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.056 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.056    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_12_n_0
    SLICE_X45Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.170 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    55.170    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_7_n_0
    SLICE_X45Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.284 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    55.284    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_3_n_0
    SLICE_X45Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.398 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_2/CO[3]
                         net (fo=73, routed)          1.401    56.798    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[9]
    SLICE_X40Y103        LUT3 (Prop_lut3_I0_O)        0.124    56.922 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[8]_i_38/O
                         net (fo=1, routed)           0.000    56.922    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[8]_i_38_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    57.454 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    57.454    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_29_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.568 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.568    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_24_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.682 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    57.682    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_19_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.796 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    57.796    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_14_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.910 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    57.910    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_9_n_0
    SLICE_X40Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.024 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    58.024    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_4_n_0
    SLICE_X40Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.138 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    58.138    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_3_n_0
    SLICE_X40Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.409 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_2/CO[0]
                         net (fo=72, routed)          0.959    59.368    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[7]
    SLICE_X41Y104        LUT2 (Prop_lut2_I1_O)        0.373    59.741 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[7]_i_43/O
                         net (fo=1, routed)           0.000    59.741    design_1_i/HOGv22_0/U0_n_745
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.291 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.291    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_35_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.405 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.405    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_30_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.519 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.519    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_25_n_0
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.633 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.633    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_20_n_0
    SLICE_X41Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.747 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.747    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_15_n_0
    SLICE_X41Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.861 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.861    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_10_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.975 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.975    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_5_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.089 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    61.089    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_3_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.360 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_2/CO[0]
                         net (fo=75, routed)          0.880    62.241    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[6]
    SLICE_X42Y106        LUT2 (Prop_lut2_I1_O)        0.373    62.614 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[6]_i_43/O
                         net (fo=1, routed)           0.000    62.614    design_1_i/HOGv22_0/U0_n_749
    SLICE_X42Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.147 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    63.147    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_35_n_0
    SLICE_X42Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.264 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    63.264    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_30_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.381 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.381    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_25_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.498 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    63.498    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_20_n_0
    SLICE_X42Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.615 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.615    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_15_n_0
    SLICE_X42Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.732 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.732    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_10_n_0
    SLICE_X42Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.849 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.849    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_5_n_0
    SLICE_X42Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.966 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    63.966    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_3_n_0
    SLICE_X42Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    64.220 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_2/CO[0]
                         net (fo=72, routed)          0.911    65.130    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[5]
    SLICE_X44Y109        LUT2 (Prop_lut2_I1_O)        0.367    65.497 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[5]_i_43/O
                         net (fo=1, routed)           0.000    65.497    design_1_i/HOGv22_0/U0_n_753
    SLICE_X44Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.047 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.047    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_35_n_0
    SLICE_X44Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.161 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.161    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_30_n_0
    SLICE_X44Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.275 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.275    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_25_n_0
    SLICE_X44Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.389 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.389    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_20_n_0
    SLICE_X44Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.503 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.503    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_15_n_0
    SLICE_X44Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.617 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    66.617    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_10_n_0
    SLICE_X44Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.731 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    66.731    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_5_n_0
    SLICE_X44Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.845 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    66.845    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_3_n_0
    SLICE_X44Y117        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    67.116 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_2/CO[0]
                         net (fo=72, routed)          1.064    68.181    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[5]
    SLICE_X43Y113        LUT3 (Prop_lut3_I0_O)        0.373    68.554 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[4]_i_38/O
                         net (fo=1, routed)           0.000    68.554    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[4]_i_38_n_0
    SLICE_X43Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.104 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.104    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_30_n_0
    SLICE_X43Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.218 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.218    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_25_n_0
    SLICE_X43Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.332 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.332    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_20_n_0
    SLICE_X43Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.446 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.446    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_15_n_0
    SLICE_X43Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.560 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    69.560    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_10_n_0
    SLICE_X43Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.674 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.674    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_5_n_0
    SLICE_X43Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.788 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    69.788    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_3_n_0
    SLICE_X43Y120        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    70.059 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_2/CO[0]
                         net (fo=71, routed)          1.011    71.070    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[3]
    SLICE_X42Y115        LUT2 (Prop_lut2_I1_O)        0.373    71.443 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[3]_i_43/O
                         net (fo=1, routed)           0.000    71.443    design_1_i/HOGv22_0/U0_n_761
    SLICE_X42Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.976 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.976    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_35_n_0
    SLICE_X42Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.093 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    72.093    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_30_n_0
    SLICE_X42Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.210 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    72.210    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_25_n_0
    SLICE_X42Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.327 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.327    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_20_n_0
    SLICE_X42Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.444 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    72.444    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_15_n_0
    SLICE_X42Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.561 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    72.561    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_10_n_0
    SLICE_X42Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.678 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    72.678    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_5_n_0
    SLICE_X42Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.795 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    72.795    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_3_n_0
    SLICE_X42Y123        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    73.049 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_2/CO[0]
                         net (fo=74, routed)          1.083    74.132    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[2]
    SLICE_X41Y118        LUT2 (Prop_lut2_I1_O)        0.367    74.499 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[2]_i_43/O
                         net (fo=1, routed)           0.000    74.499    design_1_i/HOGv22_0/U0_n_765
    SLICE_X41Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.049 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.049    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_35_n_0
    SLICE_X41Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.163 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.163    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_30_n_0
    SLICE_X41Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.277 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.277    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_25_n_0
    SLICE_X41Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.391 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.391    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_20_n_0
    SLICE_X41Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.505 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.505    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_15_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.619 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.619    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_10_n_0
    SLICE_X41Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.733 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.009    75.742    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_5_n_0
    SLICE_X41Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.856 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    75.856    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_3_n_0
    SLICE_X41Y126        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    76.127 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_2/CO[0]
                         net (fo=72, routed)          1.133    77.260    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[1]
    SLICE_X40Y120        LUT5 (Prop_lut5_I0_O)        0.373    77.633 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[1]_i_42/O
                         net (fo=1, routed)           0.000    77.633    design_1_i/HOGv22_0/U0_n_768
    SLICE_X40Y120        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    78.031 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.031    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_35_n_0
    SLICE_X40Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.145 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.145    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_30_n_0
    SLICE_X40Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.259 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.259    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_25_n_0
    SLICE_X40Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.373 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.373    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_20_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.487 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.009    78.496    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_15_n_0
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.610 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.610    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_10_n_0
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.724 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    78.724    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_5_n_0
    SLICE_X40Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.838 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    78.838    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_3_n_0
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    79.109 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_2/CO[0]
                         net (fo=74, routed)          0.974    80.083    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[0]
    SLICE_X44Y122        LUT2 (Prop_lut2_I1_O)        0.373    80.456 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[0]_i_42/O
                         net (fo=1, routed)           0.000    80.456    design_1_i/HOGv22_0/U0_n_773
    SLICE_X44Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    80.988 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    80.988    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_33_n_0
    SLICE_X44Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.102 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.102    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_28_n_0
    SLICE_X44Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.216 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.009    81.225    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_23_n_0
    SLICE_X44Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.339 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    81.339    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_18_n_0
    SLICE_X44Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.453 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.453    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_13_n_0
    SLICE_X44Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.567 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    81.567    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_8_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.681 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    81.681    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_0[0]
    SLICE_X44Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.795 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_2/CO[3]
                         net (fo=14, routed)          0.660    82.455    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Calculo_bin.ratio_reg[0][0]
    SLICE_X45Y131        LUT4 (Prop_lut4_I2_O)        0.124    82.579 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Calculo_bin.ratio[0]_i_1/O
                         net (fo=1, routed)           0.000    82.579    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[31]_1[0]
    SLICE_X45Y131        FDRE                                         r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        1.642    12.821    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aclk
    SLICE_X45Y131        FDRE                                         r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]/C
                         clock pessimism              0.129    12.950    
                         clock uncertainty           -0.154    12.796    
    SLICE_X45Y131        FDRE (Setup_fdre_C_D)        0.031    12.827    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]
  -------------------------------------------------------------------
                         required time                         12.827    
                         arrival time                         -82.579    
  -------------------------------------------------------------------
                         slack                                -69.752    

Slack (VIOLATED) :        -67.127ns  (required time - arrival time)
  Source:                 design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        77.027ns  (logic 47.265ns (61.362%)  route 29.762ns (38.638%))
  Logic Levels:           222  (CARRY4=193 LUT2=16 LUT3=7 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns = ( 12.819 - 10.000 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        1.631     2.925    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/s00_axis_aclk
    SLICE_X45Y75         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y75         FDCE (Prop_fdce_C_Q)         0.456     3.381 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[8]/Q
                         net (fo=171, routed)         0.975     4.356    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Q[4]
    SLICE_X46Y75         LUT5 (Prop_lut5_I0_O)        0.124     4.480 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/abs_Gx[5]_i_2/O
                         net (fo=33, routed)          0.742     5.222    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/abs_Gx[5]_i_2_n_0
    SLICE_X47Y74         LUT4 (Prop_lut4_I3_O)        0.124     5.346 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Calculo_bin.ratio[30]_i_13/O
                         net (fo=1, routed)           0.000     5.346    design_1_i/HOGv22_0/U0_n_56
    SLICE_X47Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.896 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.009     5.905    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_0[0]
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.062 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_i_2/CO[1]
                         net (fo=28, routed)          0.777     6.838    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/CO[0]
    SLICE_X45Y74         LUT2 (Prop_lut2_I1_O)        0.329     7.167 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[29]_i_15/O
                         net (fo=1, routed)           0.000     7.167    design_1_i/HOGv22_0/U0_n_678
    SLICE_X45Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.717 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.009     7.726    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_7_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.840 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.840    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_3_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.954 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_2/CO[3]
                         net (fo=30, routed)          1.120     9.074    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[29]
    SLICE_X44Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.654 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_9/CO[3]
                         net (fo=1, routed)           0.009     9.663    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_9_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.777 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.777    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_4_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.891 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.891    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_3_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.162 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_2/CO[0]
                         net (fo=32, routed)          0.864    11.026    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[27]
    SLICE_X43Y73         LUT2 (Prop_lut2_I1_O)        0.373    11.399 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[27]_i_18/O
                         net (fo=1, routed)           0.000    11.399    design_1_i/HOGv22_0/U0_n_686
    SLICE_X43Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.949 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.949    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_10_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.063 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.009    12.072    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_5_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.186 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.186    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_3_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.343 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_2/CO[1]
                         net (fo=34, routed)          0.836    13.179    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[26]
    SLICE_X42Y72         LUT2 (Prop_lut2_I1_O)        0.329    13.508 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[26]_i_19/O
                         net (fo=1, routed)           0.000    13.508    design_1_i/HOGv22_0/U0_n_690
    SLICE_X42Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.041 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.041    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_11_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.158 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.158    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_6_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.275 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.009    14.284    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_3_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.513 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_2/CO[2]
                         net (fo=36, routed)          0.718    15.231    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[25]
    SLICE_X38Y73         LUT2 (Prop_lut2_I1_O)        0.310    15.541 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[25]_i_20/O
                         net (fo=1, routed)           0.000    15.541    design_1_i/HOGv22_0/U0_n_694
    SLICE_X38Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.074 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.074    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_12_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.191 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.009    16.200    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_7_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.317 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.317    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_3_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.434 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_2/CO[3]
                         net (fo=38, routed)          1.161    17.595    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[24]
    SLICE_X40Y74         LUT2 (Prop_lut2_I1_O)        0.124    17.719 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[24]_i_22/O
                         net (fo=1, routed)           0.000    17.719    design_1_i/HOGv22_0/U0_n_698
    SLICE_X40Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.269 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_14/CO[3]
                         net (fo=1, routed)           0.009    18.278    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_14_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.392 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.392    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_9_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.506 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.506    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_4_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.620 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.620    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_3_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.891 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_2/CO[0]
                         net (fo=40, routed)          0.833    19.723    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[23]
    SLICE_X39Y76         LUT2 (Prop_lut2_I1_O)        0.373    20.096 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[23]_i_23/O
                         net (fo=1, routed)           0.000    20.096    design_1_i/HOGv22_0/U0_n_702
    SLICE_X39Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.646 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.646    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_15_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.760 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.760    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_10_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.874 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.874    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_5_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.988 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.988    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_3_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.145 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_2/CO[1]
                         net (fo=42, routed)          0.870    22.016    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[22]
    SLICE_X41Y76         LUT2 (Prop_lut2_I1_O)        0.329    22.345 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[22]_i_24/O
                         net (fo=1, routed)           0.000    22.345    design_1_i/HOGv22_0/U0_n_706
    SLICE_X41Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.895 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.895    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_16_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.009 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.009    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_11_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.123 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.123    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_6_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.237 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.237    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_3_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.465 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_2/CO[2]
                         net (fo=44, routed)          0.673    24.137    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[21]
    SLICE_X42Y77         LUT2 (Prop_lut2_I1_O)        0.313    24.450 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[21]_i_25/O
                         net (fo=1, routed)           0.000    24.450    design_1_i/HOGv22_0/U0_n_710
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.983 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.983    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_17_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.100 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    25.100    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_12_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.217 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_7/CO[3]
                         net (fo=1, routed)           0.000    25.217    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_7_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.334 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.334    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_3_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.451 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_2/CO[3]
                         net (fo=46, routed)          1.016    26.467    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[20]
    SLICE_X43Y79         LUT2 (Prop_lut2_I1_O)        0.124    26.591 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[20]_i_27/O
                         net (fo=1, routed)           0.000    26.591    design_1_i/HOGv22_0/U0_n_714
    SLICE_X43Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.141 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    27.141    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_19_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.255 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.255    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_14_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.369 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.369    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_9_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.483 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.483    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_4_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.597 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.597    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_3_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.868 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_2/CO[0]
                         net (fo=48, routed)          0.845    28.713    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[19]
    SLICE_X40Y81         LUT2 (Prop_lut2_I1_O)        0.373    29.086 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[19]_i_28/O
                         net (fo=1, routed)           0.000    29.086    design_1_i/HOGv22_0/U0_n_718
    SLICE_X40Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.636 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.636    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_20_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.750 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.750    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_15_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.864 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.864    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_10_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.978 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.978    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_5_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.092 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.092    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_3_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.249 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_2/CO[1]
                         net (fo=49, routed)          0.782    31.031    design_1_i/HOGv22_0/U0/uut/U_sobel/A3/ratio10_in[3]
    SLICE_X41Y82         LUT6 (Prop_lut6_I4_O)        0.329    31.360 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A3/Calculo_bin.ratio[18]_i_28/O
                         net (fo=1, routed)           0.000    31.360    design_1_i/HOGv22_0/U0_n_193
    SLICE_X41Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.910 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    31.910    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_21_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.024 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.024    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_16_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.138 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.138    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_11_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.252 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.252    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_6_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.366 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.366    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_3_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.594 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_2/CO[2]
                         net (fo=51, routed)          0.721    33.315    design_1_i/HOGv22_0/U0/uut/U_sobel/A3/ratio10_in[2]
    SLICE_X42Y83         LUT6 (Prop_lut6_I4_O)        0.313    33.628 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A3/Calculo_bin.ratio[17]_i_29/O
                         net (fo=1, routed)           0.000    33.628    design_1_i/HOGv22_0/U0_n_190
    SLICE_X42Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.161 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.161    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_22_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.278 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.278    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_17_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.395 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.395    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_12_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.512 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    34.512    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_7_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.629 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.629    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_3_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.746 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_2/CO[3]
                         net (fo=53, routed)          1.256    36.002    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[17]
    SLICE_X39Y83         LUT3 (Prop_lut3_I0_O)        0.124    36.126 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[16]_i_27/O
                         net (fo=1, routed)           0.000    36.126    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[16]_i_27_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.676 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.676    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_19_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.790 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.790    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_14_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.904 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    36.904    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_9_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.018 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.018    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_4_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.132 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.132    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_3_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.403 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_2/CO[0]
                         net (fo=55, routed)          0.988    38.390    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[16]
    SLICE_X37Y85         LUT3 (Prop_lut3_I0_O)        0.373    38.763 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[15]_i_28/O
                         net (fo=1, routed)           0.000    38.763    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[15]_i_28_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.313 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.313    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_20_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.427 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.427    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_15_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.541 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.541    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_10_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.655 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.655    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_5_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.769 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    39.769    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_3_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.926 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_2/CO[1]
                         net (fo=57, routed)          0.717    40.643    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[14]
    SLICE_X38Y88         LUT3 (Prop_lut3_I0_O)        0.329    40.972 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[14]_i_33/O
                         net (fo=1, routed)           0.000    40.972    design_1_i/HOGv22_0/U0_n_721
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.505 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_26/CO[3]
                         net (fo=1, routed)           0.000    41.505    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_26_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.622 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    41.622    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_21_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.739 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    41.739    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_16_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.856 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.856    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_11_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.973 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    41.973    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_6_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.090 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.090    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_3_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    42.319 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_2/CO[2]
                         net (fo=59, routed)          0.708    43.027    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[13]
    SLICE_X40Y91         LUT3 (Prop_lut3_I0_O)        0.310    43.337 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[13]_i_34/O
                         net (fo=1, routed)           0.000    43.337    design_1_i/HOGv22_0/U0_n_724
    SLICE_X40Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.887 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    43.887    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_27_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.001 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    44.001    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_22_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.115 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.115    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_17_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.229 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.229    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_12_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.343 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.343    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_7_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.457 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    44.457    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_3_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.571 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_2/CO[3]
                         net (fo=62, routed)          1.300    45.871    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[13]
    SLICE_X41Y92         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    46.451 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.451    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_29_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.565 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.565    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_24_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.679 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.679    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_19_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.793 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.793    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_14_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.907 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    46.907    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_9_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.021 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.021    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_4_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.135 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    47.135    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_3_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.406 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_2/CO[0]
                         net (fo=62, routed)          1.121    48.527    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[12]
    SLICE_X39Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    49.356 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.356    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_30_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.470 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.470    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_25_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.584 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.584    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_20_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.698 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.698    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_15_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.812 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.812    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_10_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.926 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.001    49.926    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_5_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.040 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    50.040    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_3_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.197 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_2/CO[1]
                         net (fo=67, routed)          0.873    51.070    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[10]
    SLICE_X44Y97         LUT3 (Prop_lut3_I0_O)        0.329    51.399 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[10]_i_38/O
                         net (fo=1, routed)           0.000    51.399    design_1_i/HOGv22_0/U0_n_733
    SLICE_X44Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.949 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.949    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_31_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.063 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    52.063    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_26_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.177 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.001    52.178    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_21_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.292 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.292    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_16_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.406 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    52.406    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_11_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.520 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    52.520    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_6_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.634 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    52.634    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_3_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    52.862 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_2/CO[2]
                         net (fo=67, routed)          0.875    53.737    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[9]
    SLICE_X45Y100        LUT2 (Prop_lut2_I1_O)        0.313    54.050 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[9]_i_40/O
                         net (fo=1, routed)           0.000    54.050    design_1_i/HOGv22_0/U0_n_737
    SLICE_X45Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.600 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    54.600    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_32_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.714 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    54.714    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_27_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.828 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000    54.828    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_22_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.942 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    54.942    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_17_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.056 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.056    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_12_n_0
    SLICE_X45Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.170 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    55.170    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_7_n_0
    SLICE_X45Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.284 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    55.284    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_3_n_0
    SLICE_X45Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.398 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_2/CO[3]
                         net (fo=73, routed)          1.401    56.798    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[9]
    SLICE_X40Y103        LUT3 (Prop_lut3_I0_O)        0.124    56.922 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[8]_i_38/O
                         net (fo=1, routed)           0.000    56.922    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[8]_i_38_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    57.454 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    57.454    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_29_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.568 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.568    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_24_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.682 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    57.682    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_19_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.796 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    57.796    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_14_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.910 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    57.910    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_9_n_0
    SLICE_X40Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.024 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    58.024    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_4_n_0
    SLICE_X40Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.138 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    58.138    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_3_n_0
    SLICE_X40Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.409 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_2/CO[0]
                         net (fo=72, routed)          0.959    59.368    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[7]
    SLICE_X41Y104        LUT2 (Prop_lut2_I1_O)        0.373    59.741 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[7]_i_43/O
                         net (fo=1, routed)           0.000    59.741    design_1_i/HOGv22_0/U0_n_745
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.291 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.291    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_35_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.405 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.405    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_30_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.519 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.519    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_25_n_0
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.633 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.633    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_20_n_0
    SLICE_X41Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.747 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.747    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_15_n_0
    SLICE_X41Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.861 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.861    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_10_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.975 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.975    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_5_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.089 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    61.089    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_3_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.360 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_2/CO[0]
                         net (fo=75, routed)          0.880    62.241    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[6]
    SLICE_X42Y106        LUT2 (Prop_lut2_I1_O)        0.373    62.614 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[6]_i_43/O
                         net (fo=1, routed)           0.000    62.614    design_1_i/HOGv22_0/U0_n_749
    SLICE_X42Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.147 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    63.147    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_35_n_0
    SLICE_X42Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.264 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    63.264    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_30_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.381 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.381    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_25_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.498 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    63.498    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_20_n_0
    SLICE_X42Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.615 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.615    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_15_n_0
    SLICE_X42Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.732 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.732    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_10_n_0
    SLICE_X42Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.849 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.849    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_5_n_0
    SLICE_X42Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.966 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    63.966    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_3_n_0
    SLICE_X42Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    64.220 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_2/CO[0]
                         net (fo=72, routed)          0.911    65.130    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[5]
    SLICE_X44Y109        LUT2 (Prop_lut2_I1_O)        0.367    65.497 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[5]_i_43/O
                         net (fo=1, routed)           0.000    65.497    design_1_i/HOGv22_0/U0_n_753
    SLICE_X44Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.047 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.047    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_35_n_0
    SLICE_X44Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.161 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.161    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_30_n_0
    SLICE_X44Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.275 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.275    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_25_n_0
    SLICE_X44Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.389 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.389    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_20_n_0
    SLICE_X44Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.503 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.503    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_15_n_0
    SLICE_X44Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.617 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    66.617    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_10_n_0
    SLICE_X44Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.731 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    66.731    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_5_n_0
    SLICE_X44Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.845 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    66.845    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_3_n_0
    SLICE_X44Y117        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    67.116 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_2/CO[0]
                         net (fo=72, routed)          1.064    68.181    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[5]
    SLICE_X43Y113        LUT3 (Prop_lut3_I0_O)        0.373    68.554 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[4]_i_38/O
                         net (fo=1, routed)           0.000    68.554    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[4]_i_38_n_0
    SLICE_X43Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.104 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.104    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_30_n_0
    SLICE_X43Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.218 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.218    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_25_n_0
    SLICE_X43Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.332 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.332    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_20_n_0
    SLICE_X43Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.446 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.446    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_15_n_0
    SLICE_X43Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.560 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    69.560    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_10_n_0
    SLICE_X43Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.674 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.674    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_5_n_0
    SLICE_X43Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.788 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    69.788    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_3_n_0
    SLICE_X43Y120        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    70.059 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_2/CO[0]
                         net (fo=71, routed)          1.011    71.070    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[3]
    SLICE_X42Y115        LUT2 (Prop_lut2_I1_O)        0.373    71.443 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[3]_i_43/O
                         net (fo=1, routed)           0.000    71.443    design_1_i/HOGv22_0/U0_n_761
    SLICE_X42Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.976 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.976    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_35_n_0
    SLICE_X42Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.093 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    72.093    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_30_n_0
    SLICE_X42Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.210 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    72.210    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_25_n_0
    SLICE_X42Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.327 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.327    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_20_n_0
    SLICE_X42Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.444 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    72.444    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_15_n_0
    SLICE_X42Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.561 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    72.561    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_10_n_0
    SLICE_X42Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.678 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    72.678    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_5_n_0
    SLICE_X42Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.795 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    72.795    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_3_n_0
    SLICE_X42Y123        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    73.049 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_2/CO[0]
                         net (fo=74, routed)          1.083    74.132    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[2]
    SLICE_X41Y118        LUT2 (Prop_lut2_I1_O)        0.367    74.499 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[2]_i_43/O
                         net (fo=1, routed)           0.000    74.499    design_1_i/HOGv22_0/U0_n_765
    SLICE_X41Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.049 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.049    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_35_n_0
    SLICE_X41Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.163 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.163    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_30_n_0
    SLICE_X41Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.277 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.277    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_25_n_0
    SLICE_X41Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.391 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.391    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_20_n_0
    SLICE_X41Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.505 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.505    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_15_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.619 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.619    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_10_n_0
    SLICE_X41Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.733 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.009    75.742    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_5_n_0
    SLICE_X41Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.856 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    75.856    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_3_n_0
    SLICE_X41Y126        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    76.127 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_2/CO[0]
                         net (fo=72, routed)          1.133    77.260    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[1]
    SLICE_X40Y120        LUT5 (Prop_lut5_I0_O)        0.373    77.633 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[1]_i_42/O
                         net (fo=1, routed)           0.000    77.633    design_1_i/HOGv22_0/U0_n_768
    SLICE_X40Y120        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    78.031 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.031    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_35_n_0
    SLICE_X40Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.145 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.145    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_30_n_0
    SLICE_X40Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.259 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.259    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_25_n_0
    SLICE_X40Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.373 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.373    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_20_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.487 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.009    78.496    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_15_n_0
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.610 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.610    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_10_n_0
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.724 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    78.724    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_5_n_0
    SLICE_X40Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.838 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    78.838    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_3_n_0
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    79.109 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_2/CO[0]
                         net (fo=74, routed)          0.470    79.578    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/ratio10_in[0]
    SLICE_X45Y128        LUT4 (Prop_lut4_I2_O)        0.373    79.951 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Calculo_bin.ratio[1]_i_1/O
                         net (fo=1, routed)           0.000    79.951    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[31]_1[1]
    SLICE_X45Y128        FDRE                                         r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        1.640    12.819    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aclk
    SLICE_X45Y128        FDRE                                         r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]/C
                         clock pessimism              0.129    12.948    
                         clock uncertainty           -0.154    12.794    
    SLICE_X45Y128        FDRE (Setup_fdre_C_D)        0.031    12.825    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]
  -------------------------------------------------------------------
                         required time                         12.825    
                         arrival time                         -79.952    
  -------------------------------------------------------------------
                         slack                                -67.127    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_dly3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_halt_cmplt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.527%)  route 0.205ns (52.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        0.544     0.880    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/m_axi_s2mm_aclk
    SLICE_X51Y80         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_dly3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_dly3_reg/Q
                         net (fo=5, routed)           0.205     1.226    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_halt_reg_dly3
    SLICE_X48Y82         LUT6 (Prop_lut6_I2_O)        0.045     1.271 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_halt_cmplt_i_1__0/O
                         net (fo=1, routed)           0.000     1.271    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_halt_cmplt_i_1__0_n_0
    SLICE_X48Y82         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_halt_cmplt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        0.816     1.182    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/m_axi_s2mm_aclk
    SLICE_X48Y82         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_halt_cmplt_reg/C
                         clock pessimism             -0.035     1.147    
    SLICE_X48Y82         FDRE (Hold_fdre_C_D)         0.091     1.238    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_halt_cmplt_reg
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.061%)  route 0.313ns (68.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        0.540     0.876    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X52Y76         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDRE (Prop_fdre_C_Q)         0.141     1.017 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg[2]/Q
                         net (fo=3, routed)           0.313     1.330    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/DIB0
    SLICE_X36Y76         RAMD32                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        0.809     1.175    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X36Y76         RAMD32                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.035     1.140    
    SLICE_X36Y76         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.286    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.263%)  route 0.129ns (47.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.129     1.262    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.263%)  route 0.129ns (47.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.129     1.262    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.155%)  route 0.129ns (47.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        0.553     0.889    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X43Y87         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[7]/Q
                         net (fo=2, routed)           0.129     1.159    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[9]
    SLICE_X38Y87         SRL16E                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        0.820     1.186    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X38Y87         SRL16E                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6/CLK
                         clock pessimism             -0.264     0.922    
    SLICE_X38Y87         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.105    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.325%)  route 0.218ns (60.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        0.656     0.992    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X27Y102        FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[20]/Q
                         net (fo=1, routed)           0.218     1.351    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[20]
    SLICE_X30Y98         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y98         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.293    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_strb_reg_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_eop_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.761%)  route 0.239ns (56.239%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        0.542     0.878    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X51Y78         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_strb_reg_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y78         FDRE (Prop_fdre_C_Q)         0.141     1.019 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_strb_reg_out_reg[4]/Q
                         net (fo=1, routed)           0.239     1.258    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/s2mm_strm_eop
    SLICE_X45Y82         LUT4 (Prop_lut4_I2_O)        0.045     1.303 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_eop_reg_i_1/O
                         net (fo=1, routed)           0.000     1.303    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_eop_reg_reg_0
    SLICE_X45Y82         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_eop_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        0.816     1.182    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X45Y82         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_eop_reg_reg/C
                         clock pessimism             -0.035     1.147    
    SLICE_X45Y82         FDRE (Hold_fdre_C_D)         0.091     1.238    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_eop_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.164ns (37.247%)  route 0.276ns (62.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        0.565     0.901    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X58Y73         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[28]/Q
                         net (fo=1, routed)           0.276     1.341    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[28]
    RAMB36_X3Y15         RAMB36E1                                     r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        0.872     1.238    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y15         RAMB36E1                                     r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.264     0.974    
    RAMB36_X3Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[28])
                                                      0.296     1.270    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.306%)  route 0.247ns (63.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        0.577     0.913    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X31Y99         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]/Q
                         net (fo=24, routed)          0.247     1.301    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/E[0]
    SLICE_X31Y102        FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        0.931     1.297    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X31Y102        FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[20]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y102        FDRE (Hold_fdre_C_CE)       -0.039     1.223    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.306%)  route 0.247ns (63.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        0.577     0.913    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X31Y99         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]/Q
                         net (fo=24, routed)          0.247     1.301    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/E[0]
    SLICE_X31Y102        FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        0.931     1.297    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X31Y102        FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[21]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y102        FDRE (Hold_fdre_C_CE)       -0.039     1.223    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y14    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y14    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y15    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y15    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y104   design_1_i/HOGv22_0/U0/uut/blocos.sceldas_X_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y103   design_1_i/HOGv22_0/U0/uut/blocos.sceldas_X_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y101   design_1_i/HOGv22_0/U0/uut/blocos.sceldas_X_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y101   design_1_i/HOGv22_0/U0/uut/blocos.sceldas_X_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y102   design_1_i/HOGv22_0/U0/uut/blocos.sceldas_X_reg[13]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y76    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y76    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y76    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y76    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y76    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y76    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y76    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y76    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y76    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y76    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y76    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y76    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y76    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y76    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y76    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y76    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y76    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y76    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y76    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y76    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.983ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.139ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.983ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_15/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.400ns  (logic 0.718ns (13.296%)  route 4.682ns (86.704%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 12.649 - 10.000 ) 
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        1.642     2.936    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y67         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.419     3.355 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=119, routed)         0.959     4.314    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aresetn
    SLICE_X31Y71         LUT1 (Prop_lut1_I0_O)        0.299     4.613 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ack_out_i_1/O
                         net (fo=3248, routed)        3.723     8.336    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/reset
    SLICE_X45Y67         FDCE                                         f  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_15/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        1.470    12.649    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s00_axis_aclk
    SLICE_X45Y67         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_15/C
                         clock pessimism              0.229    12.878    
                         clock uncertainty           -0.154    12.724    
    SLICE_X45Y67         FDCE (Recov_fdce_C_CLR)     -0.405    12.319    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_15
  -------------------------------------------------------------------
                         required time                         12.319    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                  3.983    

Slack (MET) :             3.983ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_16/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.400ns  (logic 0.718ns (13.296%)  route 4.682ns (86.704%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 12.649 - 10.000 ) 
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        1.642     2.936    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y67         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.419     3.355 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=119, routed)         0.959     4.314    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aresetn
    SLICE_X31Y71         LUT1 (Prop_lut1_I0_O)        0.299     4.613 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ack_out_i_1/O
                         net (fo=3248, routed)        3.723     8.336    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/reset
    SLICE_X45Y67         FDCE                                         f  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_16/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        1.470    12.649    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s00_axis_aclk
    SLICE_X45Y67         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_16/C
                         clock pessimism              0.229    12.878    
                         clock uncertainty           -0.154    12.724    
    SLICE_X45Y67         FDCE (Recov_fdce_C_CLR)     -0.405    12.319    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_16
  -------------------------------------------------------------------
                         required time                         12.319    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                  3.983    

Slack (MET) :             4.007ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_3/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.411ns  (logic 0.718ns (13.270%)  route 4.693ns (86.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        1.642     2.936    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y67         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.419     3.355 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=119, routed)         0.959     4.314    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aresetn
    SLICE_X31Y71         LUT1 (Prop_lut1_I0_O)        0.299     4.613 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ack_out_i_1/O
                         net (fo=3248, routed)        3.734     8.347    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/reset
    SLICE_X43Y66         FDCE                                         f  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        1.472    12.651    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s00_axis_aclk
    SLICE_X43Y66         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_3/C
                         clock pessimism              0.262    12.913    
                         clock uncertainty           -0.154    12.759    
    SLICE_X43Y66         FDCE (Recov_fdce_C_CLR)     -0.405    12.354    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_3
  -------------------------------------------------------------------
                         required time                         12.354    
                         arrival time                          -8.347    
  -------------------------------------------------------------------
                         slack                                  4.007    

Slack (MET) :             4.007ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_4/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.411ns  (logic 0.718ns (13.270%)  route 4.693ns (86.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        1.642     2.936    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y67         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.419     3.355 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=119, routed)         0.959     4.314    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aresetn
    SLICE_X31Y71         LUT1 (Prop_lut1_I0_O)        0.299     4.613 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ack_out_i_1/O
                         net (fo=3248, routed)        3.734     8.347    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/reset
    SLICE_X43Y66         FDCE                                         f  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        1.472    12.651    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s00_axis_aclk
    SLICE_X43Y66         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_4/C
                         clock pessimism              0.262    12.913    
                         clock uncertainty           -0.154    12.759    
    SLICE_X43Y66         FDCE (Recov_fdce_C_CLR)     -0.405    12.354    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_4
  -------------------------------------------------------------------
                         required time                         12.354    
                         arrival time                          -8.347    
  -------------------------------------------------------------------
                         slack                                  4.007    

Slack (MET) :             4.007ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_5/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.411ns  (logic 0.718ns (13.270%)  route 4.693ns (86.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        1.642     2.936    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y67         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.419     3.355 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=119, routed)         0.959     4.314    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aresetn
    SLICE_X31Y71         LUT1 (Prop_lut1_I0_O)        0.299     4.613 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ack_out_i_1/O
                         net (fo=3248, routed)        3.734     8.347    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/reset
    SLICE_X43Y66         FDCE                                         f  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        1.472    12.651    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s00_axis_aclk
    SLICE_X43Y66         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_5/C
                         clock pessimism              0.262    12.913    
                         clock uncertainty           -0.154    12.759    
    SLICE_X43Y66         FDCE (Recov_fdce_C_CLR)     -0.405    12.354    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_5
  -------------------------------------------------------------------
                         required time                         12.354    
                         arrival time                          -8.347    
  -------------------------------------------------------------------
                         slack                                  4.007    

Slack (MET) :             4.007ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_6/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.411ns  (logic 0.718ns (13.270%)  route 4.693ns (86.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        1.642     2.936    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y67         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.419     3.355 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=119, routed)         0.959     4.314    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aresetn
    SLICE_X31Y71         LUT1 (Prop_lut1_I0_O)        0.299     4.613 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ack_out_i_1/O
                         net (fo=3248, routed)        3.734     8.347    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/reset
    SLICE_X43Y66         FDCE                                         f  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        1.472    12.651    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s00_axis_aclk
    SLICE_X43Y66         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_6/C
                         clock pessimism              0.262    12.913    
                         clock uncertainty           -0.154    12.759    
    SLICE_X43Y66         FDCE (Recov_fdce_C_CLR)     -0.405    12.354    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_6
  -------------------------------------------------------------------
                         required time                         12.354    
                         arrival time                          -8.347    
  -------------------------------------------------------------------
                         slack                                  4.007    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.411ns  (logic 0.718ns (13.270%)  route 4.693ns (86.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        1.642     2.936    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y67         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.419     3.355 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=119, routed)         0.959     4.314    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aresetn
    SLICE_X31Y71         LUT1 (Prop_lut1_I0_O)        0.299     4.613 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ack_out_i_1/O
                         net (fo=3248, routed)        3.734     8.347    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/reset
    SLICE_X42Y66         FDCE                                         f  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        1.472    12.651    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s00_axis_aclk
    SLICE_X42Y66         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c/C
                         clock pessimism              0.262    12.913    
                         clock uncertainty           -0.154    12.759    
    SLICE_X42Y66         FDCE (Recov_fdce_C_CLR)     -0.319    12.440    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c
  -------------------------------------------------------------------
                         required time                         12.440    
                         arrival time                          -8.347    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_0/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.411ns  (logic 0.718ns (13.270%)  route 4.693ns (86.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        1.642     2.936    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y67         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.419     3.355 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=119, routed)         0.959     4.314    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aresetn
    SLICE_X31Y71         LUT1 (Prop_lut1_I0_O)        0.299     4.613 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ack_out_i_1/O
                         net (fo=3248, routed)        3.734     8.347    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/reset
    SLICE_X42Y66         FDCE                                         f  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        1.472    12.651    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s00_axis_aclk
    SLICE_X42Y66         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_0/C
                         clock pessimism              0.262    12.913    
                         clock uncertainty           -0.154    12.759    
    SLICE_X42Y66         FDCE (Recov_fdce_C_CLR)     -0.319    12.440    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         12.440    
                         arrival time                          -8.347    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_1/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.411ns  (logic 0.718ns (13.270%)  route 4.693ns (86.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        1.642     2.936    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y67         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.419     3.355 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=119, routed)         0.959     4.314    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aresetn
    SLICE_X31Y71         LUT1 (Prop_lut1_I0_O)        0.299     4.613 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ack_out_i_1/O
                         net (fo=3248, routed)        3.734     8.347    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/reset
    SLICE_X42Y66         FDCE                                         f  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        1.472    12.651    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s00_axis_aclk
    SLICE_X42Y66         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_1/C
                         clock pessimism              0.262    12.913    
                         clock uncertainty           -0.154    12.759    
    SLICE_X42Y66         FDCE (Recov_fdce_C_CLR)     -0.319    12.440    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_1
  -------------------------------------------------------------------
                         required time                         12.440    
                         arrival time                          -8.347    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_2/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.411ns  (logic 0.718ns (13.270%)  route 4.693ns (86.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        1.642     2.936    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y67         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.419     3.355 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=119, routed)         0.959     4.314    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aresetn
    SLICE_X31Y71         LUT1 (Prop_lut1_I0_O)        0.299     4.613 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ack_out_i_1/O
                         net (fo=3248, routed)        3.734     8.347    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/reset
    SLICE_X42Y66         FDCE                                         f  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        1.472    12.651    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s00_axis_aclk
    SLICE_X42Y66         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_2/C
                         clock pessimism              0.262    12.913    
                         clock uncertainty           -0.154    12.759    
    SLICE_X42Y66         FDCE (Recov_fdce_C_CLR)     -0.319    12.440    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         12.440    
                         arrival time                          -8.347    
  -------------------------------------------------------------------
                         slack                                  4.093    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.139ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[560]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.227ns (20.572%)  route 0.876ns (79.428%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        0.550     0.886    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y67         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.128     1.014 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=119, routed)         0.431     1.445    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aresetn
    SLICE_X31Y71         LUT1 (Prop_lut1_I0_O)        0.099     1.544 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ack_out_i_1/O
                         net (fo=3248, routed)        0.445     1.989    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/reset
    SLICE_X36Y68         FDCE                                         f  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[560]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        0.815     1.181    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s00_axis_aclk
    SLICE_X36Y68         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[560]/C
                         clock pessimism             -0.264     0.917    
    SLICE_X36Y68         FDCE (Remov_fdce_C_CLR)     -0.067     0.850    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[560]
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  1.139    

Slack (MET) :             1.139ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[561]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.227ns (20.572%)  route 0.876ns (79.428%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        0.550     0.886    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y67         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.128     1.014 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=119, routed)         0.431     1.445    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aresetn
    SLICE_X31Y71         LUT1 (Prop_lut1_I0_O)        0.099     1.544 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ack_out_i_1/O
                         net (fo=3248, routed)        0.445     1.989    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/reset
    SLICE_X36Y68         FDCE                                         f  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[561]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        0.815     1.181    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s00_axis_aclk
    SLICE_X36Y68         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[561]/C
                         clock pessimism             -0.264     0.917    
    SLICE_X36Y68         FDCE (Remov_fdce_C_CLR)     -0.067     0.850    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[561]
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  1.139    

Slack (MET) :             1.139ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[562]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.227ns (20.572%)  route 0.876ns (79.428%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        0.550     0.886    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y67         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.128     1.014 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=119, routed)         0.431     1.445    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aresetn
    SLICE_X31Y71         LUT1 (Prop_lut1_I0_O)        0.099     1.544 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ack_out_i_1/O
                         net (fo=3248, routed)        0.445     1.989    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/reset
    SLICE_X36Y68         FDCE                                         f  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[562]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        0.815     1.181    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s00_axis_aclk
    SLICE_X36Y68         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[562]/C
                         clock pessimism             -0.264     0.917    
    SLICE_X36Y68         FDCE (Remov_fdce_C_CLR)     -0.067     0.850    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[562]
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  1.139    

Slack (MET) :             1.139ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[563]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.227ns (20.572%)  route 0.876ns (79.428%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        0.550     0.886    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y67         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.128     1.014 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=119, routed)         0.431     1.445    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aresetn
    SLICE_X31Y71         LUT1 (Prop_lut1_I0_O)        0.099     1.544 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ack_out_i_1/O
                         net (fo=3248, routed)        0.445     1.989    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/reset
    SLICE_X36Y68         FDCE                                         f  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[563]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        0.815     1.181    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s00_axis_aclk
    SLICE_X36Y68         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[563]/C
                         clock pessimism             -0.264     0.917    
    SLICE_X36Y68         FDCE (Remov_fdce_C_CLR)     -0.067     0.850    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[563]
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  1.139    

Slack (MET) :             1.164ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[552]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.227ns (20.572%)  route 0.876ns (79.428%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        0.550     0.886    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y67         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.128     1.014 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=119, routed)         0.431     1.445    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aresetn
    SLICE_X31Y71         LUT1 (Prop_lut1_I0_O)        0.099     1.544 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ack_out_i_1/O
                         net (fo=3248, routed)        0.445     1.989    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/reset
    SLICE_X37Y68         FDCE                                         f  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[552]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        0.815     1.181    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s00_axis_aclk
    SLICE_X37Y68         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[552]/C
                         clock pessimism             -0.264     0.917    
    SLICE_X37Y68         FDCE (Remov_fdce_C_CLR)     -0.092     0.825    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[552]
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.164ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[553]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.227ns (20.572%)  route 0.876ns (79.428%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        0.550     0.886    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y67         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.128     1.014 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=119, routed)         0.431     1.445    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aresetn
    SLICE_X31Y71         LUT1 (Prop_lut1_I0_O)        0.099     1.544 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ack_out_i_1/O
                         net (fo=3248, routed)        0.445     1.989    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/reset
    SLICE_X37Y68         FDCE                                         f  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[553]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        0.815     1.181    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s00_axis_aclk
    SLICE_X37Y68         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[553]/C
                         clock pessimism             -0.264     0.917    
    SLICE_X37Y68         FDCE (Remov_fdce_C_CLR)     -0.092     0.825    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[553]
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.164ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[554]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.227ns (20.572%)  route 0.876ns (79.428%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        0.550     0.886    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y67         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.128     1.014 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=119, routed)         0.431     1.445    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aresetn
    SLICE_X31Y71         LUT1 (Prop_lut1_I0_O)        0.099     1.544 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ack_out_i_1/O
                         net (fo=3248, routed)        0.445     1.989    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/reset
    SLICE_X37Y68         FDCE                                         f  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[554]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        0.815     1.181    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s00_axis_aclk
    SLICE_X37Y68         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[554]/C
                         clock pessimism             -0.264     0.917    
    SLICE_X37Y68         FDCE (Remov_fdce_C_CLR)     -0.092     0.825    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[554]
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.164ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[555]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.227ns (20.572%)  route 0.876ns (79.428%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        0.550     0.886    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y67         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.128     1.014 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=119, routed)         0.431     1.445    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aresetn
    SLICE_X31Y71         LUT1 (Prop_lut1_I0_O)        0.099     1.544 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ack_out_i_1/O
                         net (fo=3248, routed)        0.445     1.989    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/reset
    SLICE_X37Y68         FDCE                                         f  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[555]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        0.815     1.181    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s00_axis_aclk
    SLICE_X37Y68         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[555]/C
                         clock pessimism             -0.264     0.917    
    SLICE_X37Y68         FDCE (Remov_fdce_C_CLR)     -0.092     0.825    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[555]
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.264ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_17/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.228ns  (logic 0.227ns (18.484%)  route 1.001ns (81.516%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        0.550     0.886    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y67         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.128     1.014 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=119, routed)         0.431     1.445    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aresetn
    SLICE_X31Y71         LUT1 (Prop_lut1_I0_O)        0.099     1.544 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ack_out_i_1/O
                         net (fo=3248, routed)        0.570     2.114    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/reset
    SLICE_X38Y68         FDCE                                         f  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_17/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        0.815     1.181    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s00_axis_aclk
    SLICE_X38Y68         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_17/C
                         clock pessimism             -0.264     0.917    
    SLICE_X38Y68         FDCE (Remov_fdce_C_CLR)     -0.067     0.850    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_17
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.264ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_18/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.228ns  (logic 0.227ns (18.484%)  route 1.001ns (81.516%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        0.550     0.886    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y67         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.128     1.014 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=119, routed)         0.431     1.445    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aresetn
    SLICE_X31Y71         LUT1 (Prop_lut1_I0_O)        0.099     1.544 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ack_out_i_1/O
                         net (fo=3248, routed)        0.570     2.114    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/reset
    SLICE_X38Y68         FDCE                                         f  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_18/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6155, routed)        0.815     1.181    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s00_axis_aclk
    SLICE_X38Y68         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_18/C
                         clock pessimism             -0.264     0.917    
    SLICE_X38Y68         FDCE (Remov_fdce_C_CLR)     -0.067     0.850    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_18
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  1.264    





