#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Sun Apr 02 08:37:26 2017
# Process ID: 4960
# Current directory: K:/Stud2April/KeyPadNexys4/KeyPadNexys4.runs/synth_2
# Command line: vivado.exe -log B_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source B_wrapper.tcl
# Log file: K:/Stud2April/KeyPadNexys4/KeyPadNexys4.runs/synth_2/B_wrapper.vds
# Journal file: K:/Stud2April/KeyPadNexys4/KeyPadNexys4.runs/synth_2\vivado.jou
#-----------------------------------------------------------
source B_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'k:/Stud2April/NexysRep'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.4/data/ip'.
Command: synth_design -top B_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2436 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 319.848 ; gain = 109.309
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'B_wrapper' [K:/Stud2April/KeyPadNexys4/KeyPadNexys4.srcs/sources_1/bd/B/hdl/B_wrapper.vhd:24]
INFO: [Synth 8-3491] module 'B' declared at 'K:/Stud2April/KeyPadNexys4/KeyPadNexys4.srcs/sources_1/bd/B/hdl/B.vhd:14' bound to instance 'B_i' of component 'B' [K:/Stud2April/KeyPadNexys4/KeyPadNexys4.srcs/sources_1/bd/B/hdl/B_wrapper.vhd:35]
INFO: [Synth 8-638] synthesizing module 'B' [K:/Stud2April/KeyPadNexys4/KeyPadNexys4.srcs/sources_1/bd/B/hdl/B.vhd:28]
INFO: [Synth 8-3491] module 'B_Get2DigitsN_0_0' declared at 'k:/Stud2April/KeyPadNexys4/KeyPadNexys4.srcs/sources_1/bd/B/ip/B_Get2DigitsN_0_0/synth/B_Get2DigitsN_0_0.vhd:59' bound to instance 'Get2DigitsN_0' of component 'B_Get2DigitsN_0_0' [K:/Stud2April/KeyPadNexys4/KeyPadNexys4.srcs/sources_1/bd/B/hdl/B.vhd:49]
INFO: [Synth 8-638] synthesizing module 'B_Get2DigitsN_0_0' [k:/Stud2April/KeyPadNexys4/KeyPadNexys4.srcs/sources_1/bd/B/ip/B_Get2DigitsN_0_0/synth/B_Get2DigitsN_0_0.vhd:69]
INFO: [Synth 8-3491] module 'Get2DigitsN' declared at 'k:/Stud2April/KeyPadNexys4/KeyPadNexys4.srcs/sources_1/bd/B/ipshared/5f60/KeyPad2digitsNexys/KeyPad2digitsNexys.srcs/sources_1/new/MyKeyPad.vhd:6' bound to instance 'U0' of component 'Get2DigitsN' [k:/Stud2April/KeyPadNexys4/KeyPadNexys4.srcs/sources_1/bd/B/ip/B_Get2DigitsN_0_0/synth/B_Get2DigitsN_0_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'Get2DigitsN' [k:/Stud2April/KeyPadNexys4/KeyPadNexys4.srcs/sources_1/bd/B/ipshared/5f60/KeyPad2digitsNexys/KeyPad2digitsNexys.srcs/sources_1/new/MyKeyPad.vhd:14]
INFO: [Synth 8-638] synthesizing module 'Take_Data_from_KP' [k:/Stud2April/KeyPadNexys4/KeyPadNexys4.srcs/sources_1/bd/B/ipshared/5f60/KeyPad2digitsNexys/KeyPad2digitsNexys.srcs/sources_1/new/IntKeyPad.vhd:14]
INFO: [Synth 8-638] synthesizing module 'Decoder' [k:/Stud2April/KeyPadNexys4/KeyPadNexys4.srcs/sources_1/bd/B/ipshared/5f60/KeyPad2digitsNexys/KeyPad2digitsNexys.srcs/sources_1/imports/HammingWeightWithVGAandKypadZedBoard/Keypad_data.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'Decoder' (1#1) [k:/Stud2April/KeyPadNexys4/KeyPadNexys4.srcs/sources_1/bd/B/ipshared/5f60/KeyPad2digitsNexys/KeyPad2digitsNexys.srcs/sources_1/imports/HammingWeightWithVGAandKypadZedBoard/Keypad_data.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'Take_Data_from_KP' (2#1) [k:/Stud2April/KeyPadNexys4/KeyPadNexys4.srcs/sources_1/bd/B/ipshared/5f60/KeyPad2digitsNexys/KeyPad2digitsNexys.srcs/sources_1/new/IntKeyPad.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Get2DigitsN' (3#1) [k:/Stud2April/KeyPadNexys4/KeyPadNexys4.srcs/sources_1/bd/B/ipshared/5f60/KeyPad2digitsNexys/KeyPad2digitsNexys.srcs/sources_1/new/MyKeyPad.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'B_Get2DigitsN_0_0' (4#1) [k:/Stud2April/KeyPadNexys4/KeyPadNexys4.srcs/sources_1/bd/B/ip/B_Get2DigitsN_0_0/synth/B_Get2DigitsN_0_0.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'B' (5#1) [K:/Stud2April/KeyPadNexys4/KeyPadNexys4.srcs/sources_1/bd/B/hdl/B.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'B_wrapper' (6#1) [K:/Stud2April/KeyPadNexys4/KeyPadNexys4.srcs/sources_1/bd/B/hdl/B_wrapper.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 357.211 ; gain = 146.672
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 357.211 ; gain = 146.672
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [K:/Stud2April/KeyPadNexys4/KeyPadNexys4.srcs/constrs_1/imports/Aula1_24Feb2017/Nexys4_Master.xdc]
Finished Parsing XDC File [K:/Stud2April/KeyPadNexys4/KeyPadNexys4.srcs/constrs_1/imports/Aula1_24Feb2017/Nexys4_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [K:/Stud2April/KeyPadNexys4/KeyPadNexys4.srcs/constrs_1/imports/Aula1_24Feb2017/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/B_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/B_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [K:/Stud2April/KeyPadNexys4/KeyPadNexys4.runs/synth_2/dont_touch.xdc]
Finished Parsing XDC File [K:/Stud2April/KeyPadNexys4/KeyPadNexys4.runs/synth_2/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 668.090 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 668.090 ; gain = 457.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 668.090 ; gain = 457.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for B_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for B_i/Get2DigitsN_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 668.090 ; gain = 457.551
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "DecodeOut" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DecodeOut" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DecodeOut" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DecodeOut" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'DigitIn_reg[7:0]' into 'digits_reg[7:0]' [k:/Stud2April/KeyPadNexys4/KeyPadNexys4.srcs/sources_1/bd/B/ipshared/5f60/KeyPad2digitsNexys/KeyPad2digitsNexys.srcs/sources_1/new/IntKeyPad.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 668.090 ; gain = 457.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 16    
	  12 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Decoder 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 16    
	  12 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Take_Data_from_KP 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 668.090 ; gain = 457.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 668.090 ; gain = 457.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 668.090 ; gain = 457.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 668.090 ; gain = 457.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 668.090 ; gain = 457.551
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 668.090 ; gain = 457.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 668.090 ; gain = 457.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 668.090 ; gain = 457.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 668.090 ; gain = 457.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 668.090 ; gain = 457.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |    22|
|4     |LUT2   |     5|
|5     |LUT3   |     6|
|6     |LUT4   |    21|
|7     |LUT5   |    13|
|8     |LUT6   |    25|
|9     |FDRE   |    45|
|10    |IBUF   |     6|
|11    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+------------------+------------------+------+
|      |Instance          |Module            |Cells |
+------+------------------+------------------+------+
|1     |top               |                  |   161|
|2     |  B_i             |B                 |   142|
|3     |    Get2DigitsN_0 |B_Get2DigitsN_0_0 |   142|
|4     |      U0          |Get2DigitsN       |   142|
|5     |        keypad    |Take_Data_from_KP |   142|
|6     |          dec     |Decoder           |   128|
+------+------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 668.090 ; gain = 457.551
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 668.090 ; gain = 112.598
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 668.090 ; gain = 457.551
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 668.090 ; gain = 426.863
INFO: [Common 17-1381] The checkpoint 'K:/Stud2April/KeyPadNexys4/KeyPadNexys4.runs/synth_2/B_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 668.090 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Apr 02 08:37:50 2017...
