

================================================================
== Vivado HLS Report for 'correlateTop'
================================================================
* Date:           Tue Mar 12 15:26:02 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        correlator
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.64|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    3|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     559|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     159|
|Register         |        0|      -|     621|      64|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     621|     782|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_2_4_i_fu_400_p2            |     +    |      0|  0|  16|          16|          16|
    |p_Val2_5_1_i_fu_358_p2            |     +    |      0|  0|  16|          16|          16|
    |tmp10_fu_382_p2                   |     +    |      0|  0|  16|          16|          16|
    |tmp11_fu_388_p2                   |     +    |      0|  0|  23|          16|          16|
    |tmp1_fu_322_p2                    |     +    |      0|  0|  23|          16|          16|
    |tmp2_fu_328_p2                    |     +    |      0|  0|  23|          16|          16|
    |tmp3_fu_352_p2                    |     +    |      0|  0|  16|          16|          16|
    |tmp4_fu_340_p2                    |     +    |      0|  0|  16|          16|          16|
    |tmp5_fu_346_p2                    |     +    |      0|  0|  23|          16|          16|
    |tmp6_fu_376_p2                    |     +    |      0|  0|  16|          16|          16|
    |tmp7_fu_364_p2                    |     +    |      0|  0|  23|          16|          16|
    |tmp8_fu_370_p2                    |     +    |      0|  0|  23|          16|          16|
    |tmp9_fu_394_p2                    |     +    |      0|  0|  16|          16|          16|
    |tmp_2_fu_447_p2                   |     +    |      0|  0|  39|           1|          32|
    |tmp_fu_334_p2                     |     +    |      0|  0|  16|          16|          16|
    |p_Val2_8_i_fu_418_p2              |     -    |      0|  0|  23|          16|          16|
    |p_Val2_9_i_fu_412_p2              |     -    |      0|  0|  23|          16|          16|
    |ap_block_state2_pp0_stage0_iter1  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state3_io                |    and   |      0|  0|   8|           1|           1|
    |ap_block_state4_io                |    and   |      0|  0|   8|           1|           1|
    |ap_condition_365                  |    and   |      0|  0|   8|           1|           1|
    |ap_condition_367                  |    and   |      0|  0|   8|           1|           1|
    |i_data_data_V_0_load_A            |    and   |      0|  0|   8|           1|           1|
    |i_data_data_V_0_load_B            |    and   |      0|  0|   8|           1|           1|
    |i_data_last_V_0_load_A            |    and   |      0|  0|   8|           1|           1|
    |i_data_last_V_0_load_B            |    and   |      0|  0|   8|           1|           1|
    |o_data_data_V_1_load_A            |    and   |      0|  0|   8|           1|           1|
    |o_data_data_V_1_load_B            |    and   |      0|  0|   8|           1|           1|
    |o_data_last_V_1_load_A            |    and   |      0|  0|   8|           1|           1|
    |o_data_last_V_1_load_B            |    and   |      0|  0|   8|           1|           1|
    |cond_i_fu_148_p2                  |   icmp   |      0|  0|  11|           4|           5|
    |i_data_data_V_0_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |i_data_last_V_0_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |o_data_data_V_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |o_data_last_V_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |tmp_i_fu_406_p2                   |   icmp   |      0|  0|  13|          16|          16|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   8|           1|           1|
    |ap_block_state4_pp0_stage0_iter3  |    or    |      0|  0|   8|           1|           1|
    |res_V_fu_424_p3                   |  select  |      0|  0|  16|           1|          16|
    |ap_enable_pp0                     |    xor   |      0|  0|   8|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 559|         303|         347|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_phi_reg_pp0_iter1_p_Val2_1_reg_116  |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter1_p_Val2_2_reg_127  |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter2_p_Val2_1_reg_116  |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter2_p_Val2_2_reg_127  |   9|          2|   16|         32|
    |i_data_TDATA_blk_n                     |   9|          2|    1|          2|
    |i_data_data_V_0_data_out               |   9|          2|   32|         64|
    |i_data_data_V_0_state                  |  15|          3|    2|          6|
    |i_data_last_V_0_data_out               |   9|          2|    1|          2|
    |i_data_last_V_0_state                  |  15|          3|    2|          6|
    |loadCount_V                            |   9|          2|   32|         64|
    |o_data_TDATA_blk_n                     |   9|          2|    1|          2|
    |o_data_data_V_1_data_out               |   9|          2|   32|         64|
    |o_data_data_V_1_state                  |  15|          3|    2|          6|
    |o_data_last_V_1_data_out               |   9|          2|    1|          2|
    |o_data_last_V_1_state                  |  15|          3|    2|          6|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 159|         34|  172|        352|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_p_Val2_1_reg_116  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_p_Val2_2_reg_127  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_p_Val2_1_reg_116  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_p_Val2_2_reg_127  |  16|   0|   16|          0|
    |cond_i_reg_467                         |   1|   0|    1|          0|
    |cor_phaseClass0_V_0                    |  16|   0|   16|          0|
    |cor_phaseClass0_V_1                    |  16|   0|   16|          0|
    |cor_phaseClass0_V_10                   |  16|   0|   16|          0|
    |cor_phaseClass0_V_11                   |  16|   0|   16|          0|
    |cor_phaseClass0_V_12                   |  16|   0|   16|          0|
    |cor_phaseClass0_V_13                   |  16|   0|   16|          0|
    |cor_phaseClass0_V_14                   |  16|   0|   16|          0|
    |cor_phaseClass0_V_2                    |  16|   0|   16|          0|
    |cor_phaseClass0_V_3                    |  16|   0|   16|          0|
    |cor_phaseClass0_V_4                    |  16|   0|   16|          0|
    |cor_phaseClass0_V_5                    |  16|   0|   16|          0|
    |cor_phaseClass0_V_6                    |  16|   0|   16|          0|
    |cor_phaseClass0_V_7                    |  16|   0|   16|          0|
    |cor_phaseClass0_V_8                    |  16|   0|   16|          0|
    |cor_phaseClass0_V_9                    |  16|   0|   16|          0|
    |currentState                           |   1|   0|    1|          0|
    |currentState_load_reg_463              |   1|   0|    1|          0|
    |i_data_data_V_0_payload_A              |  32|   0|   32|          0|
    |i_data_data_V_0_payload_B              |  32|   0|   32|          0|
    |i_data_data_V_0_sel_rd                 |   1|   0|    1|          0|
    |i_data_data_V_0_sel_wr                 |   1|   0|    1|          0|
    |i_data_data_V_0_state                  |   2|   0|    2|          0|
    |i_data_last_V_0_payload_A              |   1|   0|    1|          0|
    |i_data_last_V_0_payload_B              |   1|   0|    1|          0|
    |i_data_last_V_0_sel_rd                 |   1|   0|    1|          0|
    |i_data_last_V_0_sel_wr                 |   1|   0|    1|          0|
    |i_data_last_V_0_state                  |   2|   0|    2|          0|
    |i_data_last_V_tmp_reg_471              |   1|   0|    1|          0|
    |loadCount_V                            |  32|   0|   32|          0|
    |o_data_data_V_1_payload_A              |  32|   0|   32|          0|
    |o_data_data_V_1_payload_B              |  32|   0|   32|          0|
    |o_data_data_V_1_sel_rd                 |   1|   0|    1|          0|
    |o_data_data_V_1_sel_wr                 |   1|   0|    1|          0|
    |o_data_data_V_1_state                  |   2|   0|    2|          0|
    |o_data_last_V_1_payload_A              |   1|   0|    1|          0|
    |o_data_last_V_1_payload_B              |   1|   0|    1|          0|
    |o_data_last_V_1_sel_rd                 |   1|   0|    1|          0|
    |o_data_last_V_1_sel_wr                 |   1|   0|    1|          0|
    |o_data_last_V_1_state                  |   2|   0|    2|          0|
    |start_V_read_reg_459                   |   1|   0|    1|          0|
    |currentState_load_reg_463              |  64|  32|    1|          0|
    |start_V_read_reg_459                   |  64|  32|    1|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 621|  64|  495|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+--------------+---------------+--------------+
|   RTL Ports   | Dir | Bits|   Protocol   | Source Object |    C Type    |
+---------------+-----+-----+--------------+---------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_none |  correlateTop | return value |
|ap_rst_n       |  in |    1| ap_ctrl_none |  correlateTop | return value |
|i_data_TDATA   |  in |   32|     axis     | i_data_data_V |    pointer   |
|i_data_TVALID  |  in |    1|     axis     | i_data_last_V |    pointer   |
|i_data_TREADY  | out |    1|     axis     | i_data_last_V |    pointer   |
|i_data_TLAST   |  in |    1|     axis     | i_data_last_V |    pointer   |
|o_data_TDATA   | out |   32|     axis     | o_data_data_V |    pointer   |
|o_data_TVALID  | out |    1|     axis     | o_data_last_V |    pointer   |
|o_data_TREADY  |  in |    1|     axis     | o_data_last_V |    pointer   |
|o_data_TLAST   | out |    1|     axis     | o_data_last_V |    pointer   |
|start_V        |  in |    1|    ap_none   |    start_V    |    scalar    |
|phaseClass_V   |  in |    4|    ap_none   |  phaseClass_V |    scalar    |
+---------------+-----+-----+--------------+---------------+--------------+

