[%General]
%3Csource%3E=E:/document/work/Verilog_codes/RSA_Multi/VHDL/pe_wrapper.vhdl
%3Cfilename%3E=E:/document/work/Verilog_codes/RSA_Multi/VHDL/pe_wrapper.v
%3Cclass%3E=100
%3Cbasename%3E=pe_wrapper
%3Csubpkgs%3E=@Invalid()

[Data]
%3CgenericOrder%3E=@Invalid()
%3CportOrder%3E=clk, reset, ab_valid, valid_in, a, b, n, s_prev, n_c, s, data_ready, fifo_req, m_val, reset_the_pe
%3Clabel0%3E\category=113
%3Clabel0%3E\port=0
%3Clabel0%3E\alias=<label0>
%3Clabel1%3E\category=113
%3Clabel1%3E\port=0
%3Clabel1%3E\alias=<label1>
a\category=117
a\port=1
a\alias=a
a\type\Subtype\mark1=ieee::std_logic_vector
a\type\Subtype\mark2=ieee::std_logic_vector
a\type\Subtype\constraint\0\Range\dir=false
a\type\Subtype\constraint\0\Range\left\Constant\value=15
a\type\Subtype\constraint\0\Range\left\Constant\units=
a\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
a\type\Subtype\constraint\0\Range\right\Constant\value=0
a\type\Subtype\constraint\0\Range\right\Constant\units=
a\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ab_valid\category=117
ab_valid\port=1
ab_valid\alias=ab_valid
ab_valid\type\Subtype\mark1=ieee::std_logic
ab_valid\type\Subtype\mark2=ieee::std_logic
aj_bi\category=117
aj_bi\port=0
aj_bi\alias=aj_bi
aj_bi\type\Subtype\mark1=ieee::std_logic_vector
aj_bi\type\Subtype\mark2=ieee::std_logic_vector
aj_bi\type\Subtype\constraint\0\Range\dir=false
aj_bi\type\Subtype\constraint\0\Range\left\Constant\value=15
aj_bi\type\Subtype\constraint\0\Range\left\Constant\units=
aj_bi\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
aj_bi\type\Subtype\constraint\0\Range\right\Constant\value=0
aj_bi\type\Subtype\constraint\0\Range\right\Constant\units=
aj_bi\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
b\category=117
b\port=1
b\alias=b
b\type\Subtype\mark1=ieee::std_logic_vector
b\type\Subtype\mark2=ieee::std_logic_vector
b\type\Subtype\constraint\0\Range\dir=false
b\type\Subtype\constraint\0\Range\left\Constant\value=15
b\type\Subtype\constraint\0\Range\left\Constant\units=
b\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
b\type\Subtype\constraint\0\Range\right\Constant\value=0
b\type\Subtype\constraint\0\Range\right\Constant\units=
b\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
behavioral\category=101
behavioral\port=0
behavioral\alias=Behavioral
clk\category=117
clk\port=1
clk\alias=clk
clk\type\Subtype\mark1=ieee::std_logic
clk\type\Subtype\mark2=ieee::std_logic
data_ready\category=117
data_ready\port=2
data_ready\alias=data_ready
data_ready\type\Subtype\mark1=ieee::std_logic
data_ready\type\Subtype\mark2=ieee::std_logic
fifo_req\category=117
fifo_req\port=2
fifo_req\alias=fifo_req
fifo_req\type\Subtype\mark1=ieee::std_logic
fifo_req\type\Subtype\mark2=ieee::std_logic
m\category=117
m\port=0
m\alias=m
m\type\Subtype\mark1=ieee::std_logic_vector
m\type\Subtype\mark2=ieee::std_logic_vector
m\type\Subtype\constraint\0\Range\dir=false
m\type\Subtype\constraint\0\Range\left\Constant\value=15
m\type\Subtype\constraint\0\Range\left\Constant\units=
m\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
m\type\Subtype\constraint\0\Range\right\Constant\value=0
m\type\Subtype\constraint\0\Range\right\Constant\units=
m\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
m_calc\category=105
m_calc\port=0
m_calc\alias=m_calc
m_out\category=117
m_out\port=0
m_out\alias=m_out
m_out\type\Subtype\mark1=ieee::std_logic_vector
m_out\type\Subtype\mark2=ieee::std_logic_vector
m_out\type\Subtype\constraint\0\Range\dir=false
m_out\type\Subtype\constraint\0\Range\left\Constant\value=15
m_out\type\Subtype\constraint\0\Range\left\Constant\units=
m_out\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
m_out\type\Subtype\constraint\0\Range\right\Constant\value=0
m_out\type\Subtype\constraint\0\Range\right\Constant\units=
m_out\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
m_val\category=117
m_val\port=2
m_val\alias=m_val
m_val\type\Subtype\mark1=ieee::std_logic
m_val\type\Subtype\mark2=ieee::std_logic
mcons_0\category=105
mcons_0\port=0
mcons_0\alias=mcons_0
mult_valid\category=117
mult_valid\port=0
mult_valid\alias=mult_valid
mult_valid\type\Subtype\mark1=ieee::std_logic
mult_valid\type\Subtype\mark2=ieee::std_logic
n\category=117
n\port=1
n\alias=n
n\type\Subtype\mark1=ieee::std_logic_vector
n\type\Subtype\mark2=ieee::std_logic_vector
n\type\Subtype\constraint\0\Range\dir=false
n\type\Subtype\constraint\0\Range\left\Constant\value=15
n\type\Subtype\constraint\0\Range\left\Constant\units=
n\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
n\type\Subtype\constraint\0\Range\right\Constant\value=0
n\type\Subtype\constraint\0\Range\right\Constant\units=
n\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
n_c\category=117
n_c\port=1
n_c\alias=n_c
n_c\type\Subtype\mark1=ieee::std_logic_vector
n_c\type\Subtype\mark2=ieee::std_logic_vector
n_c\type\Subtype\constraint\0\Range\dir=false
n_c\type\Subtype\constraint\0\Range\left\Constant\value=15
n_c\type\Subtype\constraint\0\Range\left\Constant\units=
n_c\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
n_c\type\Subtype\constraint\0\Range\right\Constant\value=0
n_c\type\Subtype\constraint\0\Range\right\Constant\units=
n_c\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
next_m\category=117
next_m\port=0
next_m\alias=next_m
next_m\type\Subtype\mark1=ieee::std_logic_vector
next_m\type\Subtype\mark2=ieee::std_logic_vector
next_m\type\Subtype\constraint\0\Range\dir=false
next_m\type\Subtype\constraint\0\Range\left\Constant\value=15
next_m\type\Subtype\constraint\0\Range\left\Constant\units=
next_m\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
next_m\type\Subtype\constraint\0\Range\right\Constant\value=0
next_m\type\Subtype\constraint\0\Range\right\Constant\units=
next_m\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
pe\category=105
pe\port=0
pe\alias=pe
pe_0\category=105
pe_0\port=0
pe_0\alias=pe_0
pe_wrapper\category=100
pe_wrapper\port=0
pe_wrapper\alias=pe_wrapper
reset\category=117
reset\port=1
reset\alias=reset
reset\type\Subtype\mark1=ieee::std_logic
reset\type\Subtype\mark2=ieee::std_logic
reset_the_pe\category=117
reset_the_pe\port=1
reset_the_pe\alias=reset_the_PE
reset_the_pe\type\Subtype\mark1=ieee::std_logic
reset_the_pe\type\Subtype\mark2=ieee::std_logic
s\category=117
s\port=2
s\alias=s
s\type\Subtype\mark1=ieee::std_logic_vector
s\type\Subtype\mark2=ieee::std_logic_vector
s\type\Subtype\constraint\0\Range\dir=false
s\type\Subtype\constraint\0\Range\left\Constant\value=15
s\type\Subtype\constraint\0\Range\left\Constant\units=
s\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
s\type\Subtype\constraint\0\Range\right\Constant\value=0
s\type\Subtype\constraint\0\Range\right\Constant\units=
s\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
s_prev\category=117
s_prev\port=1
s_prev\alias=s_prev
s_prev\type\Subtype\mark1=ieee::std_logic_vector
s_prev\type\Subtype\mark2=ieee::std_logic_vector
s_prev\type\Subtype\constraint\0\Range\dir=false
s_prev\type\Subtype\constraint\0\Range\left\Constant\value=15
s_prev\type\Subtype\constraint\0\Range\left\Constant\units=
s_prev\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
s_prev\type\Subtype\constraint\0\Range\right\Constant\value=0
s_prev\type\Subtype\constraint\0\Range\right\Constant\units=
s_prev\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
valid_in\category=117
valid_in\port=1
valid_in\alias=valid_in
valid_in\type\Subtype\mark1=ieee::std_logic
valid_in\type\Subtype\mark2=ieee::std_logic
valid_m\category=117
valid_m\port=0
valid_m\alias=valid_m
valid_m\type\Subtype\mark1=ieee::std_logic
valid_m\type\Subtype\mark2=ieee::std_logic
valid_m_reg\category=117
valid_m_reg\port=0
valid_m_reg\alias=valid_m_reg
valid_m_reg\type\Subtype\mark1=ieee::std_logic
valid_m_reg\type\Subtype\mark2=ieee::std_logic
%3ChasCode%3E=true
