/*
Developer   - Sriram Venkata Krishna
Date        - 13-09-2025
Platform    - HDL Bits
*/

//064. 256 to 1 Multiplexer

module top_module
    ( 
        input [255:0] in,
        input [7:0] sel,
        output out 
    );
    
    assign out = in[sel[7:0]];

endmodule
