
*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 36560 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 673.262 ; gain = 177.062
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_1' [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/seven_seg_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_1' (1#1) [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/seven_seg_1.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_2' [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/reset_conditioner_2.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_2' (2#1) [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/reset_conditioner_2.v:11]
INFO: [Synth 8-6157] synthesizing module 'sigma_cpu_3' [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/sigma_cpu_3.v:7]
	Parameter NUM_DATA bound to: 7'b1010100 
	Parameter LOAD_ram_writer bound to: 2'b00 
	Parameter WAIT_ram_writer bound to: 2'b01 
	Parameter GO_ram_writer bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_4' [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/button_conditioner_4.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_15' [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/pipeline_15.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_15' (3#1) [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/pipeline_15.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_4' (4#1) [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/button_conditioner_4.v:13]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_5' [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/edge_detector_5.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_5' (5#1) [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/edge_detector_5.v:12]
INFO: [Synth 8-6157] synthesizing module 'alu_6' [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/alu_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'pn_gen_16' [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/pn_gen_16.v:11]
	Parameter SEED bound to: 128'b10000100001100100011001101010010001110100110000100111001011001100100001000111011011000100010010101100010010110010010110001100010 
INFO: [Synth 8-6155] done synthesizing module 'pn_gen_16' (6#1) [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/pn_gen_16.v:11]
INFO: [Synth 8-6157] synthesizing module 'adder_17' [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/adder_17.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/adder_17.v:23]
INFO: [Synth 8-6155] done synthesizing module 'adder_17' (7#1) [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/adder_17.v:7]
INFO: [Synth 8-6157] synthesizing module 'bool_18' [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/bool_18.v:7]
INFO: [Synth 8-6155] done synthesizing module 'bool_18' (8#1) [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/bool_18.v:7]
INFO: [Synth 8-6157] synthesizing module 'bitshift_19' [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/bitshift_19.v:7]
INFO: [Synth 8-6155] done synthesizing module 'bitshift_19' (9#1) [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/bitshift_19.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare_20' [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/compare_20.v:7]
INFO: [Synth 8-6155] done synthesizing module 'compare_20' (10#1) [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/compare_20.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/alu_6.v:116]
INFO: [Synth 8-226] default block is never used [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/alu_6.v:119]
INFO: [Synth 8-6155] done synthesizing module 'alu_6' (11#1) [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/alu_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'regfile_7' [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/regfile_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'alex_encoder_21' [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/alex_encoder_21.v:11]
	Parameter WIDTH bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'alex_encoder_21' (12#1) [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/alex_encoder_21.v:11]
INFO: [Synth 8-6155] done synthesizing module 'regfile_7' (13#1) [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/regfile_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'data_mem_8' [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/data_mem_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'simple_ram_22' [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/simple_ram_22.v:50]
	Parameter SIZE bound to: 5'b10000 
	Parameter DEPTH bound to: 9'b100000000 
INFO: [Synth 8-6155] done synthesizing module 'simple_ram_22' (14#1) [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/simple_ram_22.v:50]
INFO: [Synth 8-6155] done synthesizing module 'data_mem_8' (15#1) [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/data_mem_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'pc_unit_9' [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/pc_unit_9.v:7]
INFO: [Synth 8-6155] done synthesizing module 'pc_unit_9' (16#1) [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/pc_unit_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_10' [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/edge_detector_10.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_10' (17#1) [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/edge_detector_10.v:12]
INFO: [Synth 8-6157] synthesizing module 'counter_11' [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/counter_11.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 17'b01111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_11' (18#1) [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/counter_11.v:14]
INFO: [Synth 8-6157] synthesizing module 'cu_12' [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/cu_12.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/cu_12.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/cu_12.v:114]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/cu_12.v:162]
INFO: [Synth 8-6155] done synthesizing module 'cu_12' (19#1) [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/cu_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'inst_mem_13' [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/inst_mem_13.v:7]
	Parameter INSTRUCTION bound to: 8352'b0110111111111110000000000000000010000010110111111111100000000000100000000001011011111000000000000111011111110110111111111111111110000010110111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110111111111111111111101100111011110110001100011111111111110100111101111100000111111110111100111000100000000000000000000000001011111000000000000000000000000001100000000011111000001011111010111110111000110000000000000000001110000110001111111111111111111111000001100111111111110000000000010000010111111111111100000000000110000110101101000000000000000010111011111100000111111111001111011010000000000000000000000000001011110111110000111111111111110111111010000100001000000000000000111000000000000000000000000000001011101111110001100000000000000011010000001100001000100000000000011000000010111110000000000000001100000000001111111111000000000001000000000111000111110000000000001110111111001011111111111111000110100001010000100000000000011111100000000100001000000000000000101100100011001000000000010001000011001000110010000000000100010001111000010000001000000000000000110100000011000100000000000000000101101000101100000001000000000001100000000011111000000000000000110000000001111111111100000000000101010110001100000010000000000001011000001000010000010000000000011000000010111110000000000000001110001000010010000000000000000011010101100011000000100000000000010110000010000100000100000000000110000000101111100000000000000011100010000100011000000000000000110101011000110000001000000000000101100000100001000001000000000001100000001011111000000000000000111000100001101110000000000000001011101111110010111111111111110001100000000100001000000000000001010010000101000110000000000000000111101001000010000000000000010001111000010000010000000000000100011110100011000100000000000001000011000000100000100000000000000000110000001000001000000000000000011110000001000010000000000000011110001000011011100000000000000010111011111100010111111111111010110100000010110010001000000000000101100000100001000001000000000001100000001011111000000000000000111000100001000000000000000000001011110111110000111111111101000011001000000100000101110000000000001111011111000011111111110100011111101000010000000000000000001000111011111100000111111111111111001101000000000000000000000000000100000101110000011111000000000001000001100100011111110000000000001110111111000111111111111010111011101111110100011111111111000111101000100000010000000000000010011000000001000010000000000000010110000000100001000000000000000011010010001100110000110000000000010110000110001100010100000000000110000001101111100000000000000011100010010100101000000000000000101111011111010000000000000001000011101111110100011111111111011001101000100000010000000000000010011000000001000010000000000000010110000000100001000000000000000010111011111101011000000000000010110011001011010100100100000000000011000010100100000000000100010000110000101001000000000001000100001100001001001110000000010001000011000010010011100000000100010001111000100001000000000000000000111000101000001100000000000000001111101001100011000000000000010001111000011000100000000000000100011110000111001110000000000000001110001001110010100000000000000011111010010100100000000000000100001110111111001000000000000011010011000001000000100000000000000000110000010000001000000000000000011110000001000010000000000000011100000000111111111111000000000001000000001011111111110000000000001110111111000101111111111111000111000000100001000000000000000011011010001011000000010000000000011000100001000000000000000000001011110111110000111111111110011101111010000100000000000000000010001110111111000001111111111111110011010000000000000000000000000001000001100111111111110000000000010000010111111111111100000000000011101111110010111111111111110001101000010100001000000000000111111000000001000010000000000000001011001000110010000000000100010000110010001100100000000001000100011110000100000010000000000000001101000000110001000000000000000001011010001011000000010000000000011000000000111110000000000000001110000000011111100000000000000000111011111111111000000000000000011101011000000001111111111111111100111000000000000000000000000000111011111111111000000000000001101100011000000000000000010000000011000110000000000000000100000001111010000000000000000000000001010011100000000000000000000000000011101111111111100000000000010000110001100000000000000000111100001100011000000000000000001111000111101000000000000000000000000101001110000000000000000000000000001110111111111111111111111100110011110110001100011111111111110100111101111100000111111111111110111000100000000000000000000000001011111000000000000000000000000001100000000011111000001011111010111110111000110000000000000000001110000110001111111111111111111110111101111100000000000000001001011010000000110100000000000000011011110111110000000000000000011111101000000011010000000000000001001111011111000000000000000001100110100000001101000000000000000010111101111100000111111111111110111000100000000000000000000000001011111000000000000000000000000001100000000011111000001011111010111000010111111111111111111111111110000110001111111111111... (message truncated)
INFO: [Synth 8-6155] done synthesizing module 'inst_mem_13' (20#1) [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/inst_mem_13.v:7]
INFO: [Synth 8-6157] synthesizing module 'data_rom_14' [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/data_rom_14.v:7]
	Parameter DATA bound to: 1344'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010010100100110011001001110001000111101101000000001010111010010000000001001001000010000100100001100000100000000000000000011100000000000000000000000000000000000000110100001110000001100000101000000000000000000000000000000000000011000000110100000101000010010000111100001110000010110000110000000110000010010000010000001000000000000000000000000000000000000000111000001101000001010000100000000000000000000000000000000000000011010000110000000100000001110000000000000000000000000000000000001000000010010000001100000110000000000000000000000000000000000000011100001000000000100000010100000000000000000000000000000000000010100000100100000011000001010000000000000000000000000000000000001001000010000000001000000100000011110000101000001101000010010000010000000101000000010000001100000000000000000000000000000000000011100000100100001100000010000000110100001000000010110000011100000110000001010000000100000010000000000000000000000000000000000000101000000110000010000000010100000000000000000000000000000000000010010000010100000111000001000000000000000000000000000000000000000110000000110000010000000010 
INFO: [Synth 8-6155] done synthesizing module 'data_rom_14' (21#1) [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/data_rom_14.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/sigma_cpu_3.v:208]
INFO: [Synth 8-226] default block is never used [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/sigma_cpu_3.v:221]
INFO: [Synth 8-226] default block is never used [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/sigma_cpu_3.v:239]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/sigma_cpu_3.v:270]
INFO: [Synth 8-6155] done synthesizing module 'sigma_cpu_3' (22#1) [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/sigma_cpu_3.v:7]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (23#1) [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/au_top_0.v:7]
WARNING: [Synth 8-3917] design au_top_0 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[1] driven by constant 0
WARNING: [Synth 8-3331] design data_rom_14 has unconnected port address[15]
WARNING: [Synth 8-3331] design data_rom_14 has unconnected port address[14]
WARNING: [Synth 8-3331] design data_rom_14 has unconnected port address[13]
WARNING: [Synth 8-3331] design data_rom_14 has unconnected port address[12]
WARNING: [Synth 8-3331] design data_rom_14 has unconnected port address[11]
WARNING: [Synth 8-3331] design pc_unit_9 has unconnected port ra[15]
WARNING: [Synth 8-3331] design bitshift_19 has unconnected port b[15]
WARNING: [Synth 8-3331] design bitshift_19 has unconnected port b[14]
WARNING: [Synth 8-3331] design bitshift_19 has unconnected port b[13]
WARNING: [Synth 8-3331] design bitshift_19 has unconnected port b[12]
WARNING: [Synth 8-3331] design bitshift_19 has unconnected port b[11]
WARNING: [Synth 8-3331] design bitshift_19 has unconnected port b[10]
WARNING: [Synth 8-3331] design bitshift_19 has unconnected port b[9]
WARNING: [Synth 8-3331] design bitshift_19 has unconnected port b[8]
WARNING: [Synth 8-3331] design bitshift_19 has unconnected port b[7]
WARNING: [Synth 8-3331] design bitshift_19 has unconnected port b[6]
WARNING: [Synth 8-3331] design bitshift_19 has unconnected port b[5]
WARNING: [Synth 8-3331] design bitshift_19 has unconnected port b[4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 738.523 ; gain = 242.324
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 738.523 ; gain = 242.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 738.523 ; gain = 242.324
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Parsing XDC File [C:/Users/Razer/Documents/alchitry/1D_CPU/work/constraint/custom.xdc]
Finished Parsing XDC File [C:/Users/Razer/Documents/alchitry/1D_CPU/work/constraint/custom.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Razer/Documents/alchitry/1D_CPU/work/constraint/custom.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 862.910 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 862.910 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 862.910 ; gain = 366.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 862.910 ; gain = 366.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 862.910 ; gain = 366.711
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.srcs/sources_1/imports/verilog/adder_17.v:23]
INFO: [Synth 8-5544] ROM "wdsel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'M_ram_writer_q_reg' in module 'sigma_cpu_3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         LOAD_ram_writer |                              001 |                               00
         WAIT_ram_writer |                              010 |                               01
           GO_ram_writer |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_ram_writer_q_reg' using encoding 'one-hot' in module 'sigma_cpu_3'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 862.910 ; gain = 366.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |case__22_inst_mem_13__GD |           1|     82853|
|2     |sigma_cpu_3__GC0         |           1|     18009|
|3     |au_top_0__GC0            |           1|       140|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   4 Input     32 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 16    
	                1 Bit    Registers := 17    
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 6     
	   4 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pn_gen_16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   4 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module adder_17 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module bool_18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
Module bitshift_19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
Module compare_20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module alu_6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
Module regfile_7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
Module simple_ram_22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module pc_unit_9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   7 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module edge_detector_10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cu_12 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 4     
Module pipeline_15__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pipeline_15__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pipeline_15__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pipeline_15__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pipeline_15__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pipeline_15__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pipeline_15__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pipeline_15__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pipeline_15__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pipeline_15__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pipeline_15__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pipeline_15__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pipeline_15__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pipeline_15__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pipeline_15__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pipeline_15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module edge_detector_5__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_detector_5__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_detector_5__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_detector_5__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_detector_5__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_detector_5__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_detector_5__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_detector_5__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_detector_5__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_detector_5__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_detector_5__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_detector_5__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_detector_5__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_detector_5__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_detector_5__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_detector_5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sigma_cpu_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
Module reset_conditioner_2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design au_top_0 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[1] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 862.910 ; gain = 366.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name    | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|simple_ram_22: | ram_reg    | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+---------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance sigmai_2/i_2/data/ram/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |case__22_inst_mem_13__GD |           1|       939|
|2     |sigma_cpu_3__GC0         |           1|      4922|
|3     |au_top_0__GC0            |           1|        85|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 862.910 ; gain = 366.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:04 . Memory (MB): peak = 1026.754 ; gain = 530.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name    | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|simple_ram_22: | ram_reg    | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+---------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |au_top_0__GC0 |           1|        85|
|2     |au_top_0_GT0  |           1|      5861|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance sigma/data/ram/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 1026.754 ; gain = 530.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:10 ; elapsed = 00:01:10 . Memory (MB): peak = 1026.754 ; gain = 530.555
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:10 ; elapsed = 00:01:10 . Memory (MB): peak = 1026.754 ; gain = 530.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 1026.754 ; gain = 530.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 1026.754 ; gain = 530.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 1026.754 ; gain = 530.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 1026.754 ; gain = 530.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    97|
|3     |LUT1     |    98|
|4     |LUT2     |    57|
|5     |LUT3     |    69|
|6     |LUT4     |   121|
|7     |LUT5     |   153|
|8     |LUT6     |   723|
|9     |MUXF7    |   203|
|10    |MUXF8    |    18|
|11    |RAMB18E1 |     1|
|12    |FDRE     |   983|
|13    |FDSE     |    61|
|14    |IBUF     |    19|
|15    |OBUF     |    61|
+------+---------+------+

Report Instance Areas: 
+------+----------------------------------------+------------------------+------+
|      |Instance                                |Module                  |Cells |
+------+----------------------------------------+------------------------+------+
|1     |top                                     |                        |  2665|
|2     |  reset_cond                            |reset_conditioner_2     |     5|
|3     |  sigma                                 |sigma_cpu_3             |  2579|
|4     |    arith                               |alu_6                   |   161|
|5     |      rand                              |pn_gen_16               |   161|
|6     |    \button_cond_gen_0[0].button_cond   |button_conditioner_4    |    35|
|7     |      sync                              |pipeline_15_44          |     3|
|8     |    \button_cond_gen_0[10].button_cond  |button_conditioner_4_0  |    37|
|9     |      sync                              |pipeline_15_43          |     3|
|10    |    \button_cond_gen_0[11].button_cond  |button_conditioner_4_1  |    35|
|11    |      sync                              |pipeline_15_42          |     3|
|12    |    \button_cond_gen_0[12].button_cond  |button_conditioner_4_2  |    37|
|13    |      sync                              |pipeline_15_41          |     3|
|14    |    \button_cond_gen_0[13].button_cond  |button_conditioner_4_3  |    36|
|15    |      sync                              |pipeline_15_40          |     3|
|16    |    \button_cond_gen_0[14].button_cond  |button_conditioner_4_4  |    35|
|17    |      sync                              |pipeline_15_39          |     3|
|18    |    \button_cond_gen_0[15].button_cond  |button_conditioner_4_5  |    40|
|19    |      sync                              |pipeline_15_38          |     3|
|20    |    \button_cond_gen_0[1].button_cond   |button_conditioner_4_6  |    36|
|21    |      sync                              |pipeline_15_37          |     3|
|22    |    \button_cond_gen_0[2].button_cond   |button_conditioner_4_7  |    36|
|23    |      sync                              |pipeline_15_36          |     3|
|24    |    \button_cond_gen_0[3].button_cond   |button_conditioner_4_8  |    36|
|25    |      sync                              |pipeline_15_35          |     3|
|26    |    \button_cond_gen_0[4].button_cond   |button_conditioner_4_9  |    36|
|27    |      sync                              |pipeline_15_34          |     3|
|28    |    \button_cond_gen_0[5].button_cond   |button_conditioner_4_10 |    35|
|29    |      sync                              |pipeline_15_33          |     3|
|30    |    \button_cond_gen_0[6].button_cond   |button_conditioner_4_11 |    36|
|31    |      sync                              |pipeline_15_32          |     3|
|32    |    \button_cond_gen_0[7].button_cond   |button_conditioner_4_12 |    36|
|33    |      sync                              |pipeline_15_31          |     3|
|34    |    \button_cond_gen_0[8].button_cond   |button_conditioner_4_13 |    37|
|35    |      sync                              |pipeline_15_30          |     3|
|36    |    \button_cond_gen_0[9].button_cond   |button_conditioner_4_14 |    36|
|37    |      sync                              |pipeline_15             |     3|
|38    |    cnt                                 |counter_11              |    24|
|39    |    data                                |data_mem_8              |    40|
|40    |      ram                               |simple_ram_22           |    40|
|41    |    \edge_det_gen_0[0].edge_det         |edge_detector_5         |     1|
|42    |    \edge_det_gen_0[10].edge_det        |edge_detector_5_15      |     1|
|43    |    \edge_det_gen_0[11].edge_det        |edge_detector_5_16      |     1|
|44    |    \edge_det_gen_0[12].edge_det        |edge_detector_5_17      |     1|
|45    |    \edge_det_gen_0[13].edge_det        |edge_detector_5_18      |     1|
|46    |    \edge_det_gen_0[14].edge_det        |edge_detector_5_19      |     1|
|47    |    \edge_det_gen_0[15].edge_det        |edge_detector_5_20      |     1|
|48    |    \edge_det_gen_0[1].edge_det         |edge_detector_5_21      |     1|
|49    |    \edge_det_gen_0[2].edge_det         |edge_detector_5_22      |     1|
|50    |    \edge_det_gen_0[3].edge_det         |edge_detector_5_23      |     1|
|51    |    \edge_det_gen_0[4].edge_det         |edge_detector_5_24      |     1|
|52    |    \edge_det_gen_0[5].edge_det         |edge_detector_5_25      |     1|
|53    |    \edge_det_gen_0[6].edge_det         |edge_detector_5_26      |     1|
|54    |    \edge_det_gen_0[7].edge_det         |edge_detector_5_27      |     1|
|55    |    \edge_det_gen_0[8].edge_det         |edge_detector_5_28      |     1|
|56    |    \edge_det_gen_0[9].edge_det         |edge_detector_5_29      |     1|
|57    |    pc                                  |pc_unit_9               |   686|
|58    |    rf                                  |regfile_7               |  1046|
|59    |      button_encoder                    |alex_encoder_21         |     7|
|60    |    slow_clock_edge_detector            |edge_detector_10        |     3|
+------+----------------------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 1026.754 ; gain = 530.555
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:03 ; elapsed = 00:01:08 . Memory (MB): peak = 1026.754 ; gain = 406.168
Synthesis Optimization Complete : Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 1026.754 ; gain = 530.555
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 319 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1026.754 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
74 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:15 ; elapsed = 00:01:17 . Memory (MB): peak = 1026.754 ; gain = 735.742
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1026.754 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Razer/Documents/alchitry/1D_CPU/work/vivado/1D_CPU/1D_CPU.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 13 18:34:29 2022...
