Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Jan 21 14:02:52 2024
| Host         : upm00013 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |            9 |
| No           | No                    | Yes                    |              23 |           10 |
| No           | Yes                   | No                     |              64 |           16 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              52 |           14 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+------------------------------------------+--------------------------------+------------------+----------------+--------------+
|            Clock Signal           |               Enable Signal              |        Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------+------------------------------------------+--------------------------------+------------------+----------------+--------------+
|  Inst_fsm/chip_enable_reg_i_1_n_0 |                                          |                                |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                    |                                          |                                |                2 |              2 |         1.00 |
|  Inst_fsm/wait_value__0           |                                          |                                |                2 |              3 |         1.50 |
|  prescaler2/clk                   | Inst_fsm/E[0]                            | Inst_fsm/Inst_timer/RESET      |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG                    | Inst_visualizer/Inst_display/bcd         | Inst_fsm/Inst_timer/RESET      |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG                    | Inst_fsm/Inst_timer/E[0]                 | Inst_fsm/Inst_timer/RESET      |                2 |              6 |         3.00 |
|  CLK_IBUF_BUFG                    | Inst_visualizer/Inst_display/anodo_count | Inst_fsm/Inst_timer/RESET      |                2 |              6 |         3.00 |
|  prescaler1/clk_sig               |                                          |                                |                4 |             20 |         5.00 |
|  CLK_IBUF_BUFG                    |                                          | Inst_fsm/Inst_timer/RESET      |               10 |             23 |         2.30 |
|  CLK_IBUF_BUFG                    |                                          | prescaler2/count[0]_i_1__0_n_0 |                8 |             32 |         4.00 |
|  CLK_IBUF_BUFG                    |                                          | prescaler1/clear               |                8 |             32 |         4.00 |
|  CLK_IBUF_BUFG                    | Inst_fsm/chip_enable                     | Inst_fsm/Inst_timer/RESET      |                8 |             32 |         4.00 |
+-----------------------------------+------------------------------------------+--------------------------------+------------------+----------------+--------------+


