<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/edge_detect_avalon_st_adapter_channel_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="channel_adapter_0" />
 <file
   path="simulation/submodules/altera_up_avalon_reset_from_locked_signal.v"
   type="VERILOG"
   library="reset_from_locked" />
 <file
   path="simulation/submodules/altera_up_altpll.v"
   type="VERILOG"
   library="video_pll" />
 <file
   path="simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="simulation/submodules/edge_detect_avalon_st_adapter.v"
   type="VERILOG"
   library="avalon_st_adapter" />
 <file
   path="simulation/submodules/altera_up_avalon_video_vga_timing.v"
   type="VERILOG"
   library="video_vga_controller_0" />
 <file
   path="simulation/submodules/edge_detect_video_vga_controller_0.v"
   type="VERILOG"
   library="video_vga_controller_0" />
 <file
   path="simulation/submodules/altera_up_video_scaler_shrink.v"
   type="VERILOG"
   library="video_scaler_0" />
 <file
   path="simulation/submodules/altera_up_video_scaler_multiply_width.v"
   type="VERILOG"
   library="video_scaler_0" />
 <file
   path="simulation/submodules/altera_up_video_scaler_multiply_height.v"
   type="VERILOG"
   library="video_scaler_0" />
 <file
   path="simulation/submodules/edge_detect_video_scaler_0.v"
   type="VERILOG"
   library="video_scaler_0" />
 <file
   path="simulation/submodules/edge_detect_video_pll_0.v"
   type="VERILOG"
   library="video_pll_0" />
 <file
   path="simulation/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v"
   type="VERILOG"
   library="video_edge_detection_0" />
 <file
   path="simulation/submodules/altera_up_edge_detection_sobel_operator.v"
   type="VERILOG"
   library="video_edge_detection_0" />
 <file
   path="simulation/submodules/altera_up_edge_detection_nonmaximum_suppression.v"
   type="VERILOG"
   library="video_edge_detection_0" />
 <file
   path="simulation/submodules/altera_up_edge_detection_hysteresis.v"
   type="VERILOG"
   library="video_edge_detection_0" />
 <file
   path="simulation/submodules/altera_up_edge_detection_pixel_info_shift_register.v"
   type="VERILOG"
   library="video_edge_detection_0" />
 <file
   path="simulation/submodules/altera_up_edge_detection_data_shift_register.v"
   type="VERILOG"
   library="video_edge_detection_0" />
 <file
   path="simulation/submodules/edge_detect_video_edge_detection_0.v"
   type="VERILOG"
   library="video_edge_detection_0" />
 <file
   path="simulation/submodules/altera_up_YCrCb_to_RGB_converter.v"
   type="VERILOG"
   library="video_csc_1" />
 <file
   path="simulation/submodules/altera_up_RGB_to_YCrCb_converter.v"
   type="VERILOG"
   library="video_csc_1" />
 <file
   path="simulation/submodules/edge_detect_video_csc_1.v"
   type="VERILOG"
   library="video_csc_1" />
 <file
   path="simulation/submodules/altera_up_YCrCb_to_RGB_converter.v"
   type="VERILOG"
   library="video_csc_0" />
 <file
   path="simulation/submodules/altera_up_RGB_to_YCrCb_converter.v"
   type="VERILOG"
   library="video_csc_0" />
 <file
   path="simulation/submodules/edge_detect_video_csc_0.v"
   type="VERILOG"
   library="video_csc_0" />
 <file
   path="simulation/submodules/static_data_initialisation.sv"
   type="SYSTEM_VERILOG"
   library="static_data_initialisation_0" />
 <file
   path="simulation/submodules/edge_scale_output.sv"
   type="SYSTEM_VERILOG"
   library="edge_scale_output_0" />
 <file
   path="simulation/submodules/edge_scale_input.sv"
   type="SYSTEM_VERILOG"
   library="edge_scale_input_0" />
 <file
   path="simulation/submodules/data_expander.sv"
   type="SYSTEM_VERILOG"
   library="data_expander_0" />
 <file path="simulation/edge_detect.v" type="VERILOG" />
 <topLevel name="edge_detect" />
 <deviceFamily name="cycloneive" />
</simPackage>
