/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_ufe_1.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 3/29/12 3:22p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Thu Mar 29 14:38:30 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/3472/rdb/a0/bchp_ufe_1.h $
 * 
 * Hydra_Software_Devel/1   3/29/12 3:22p farshidf
 * SW3461-1: add 3472 header files
 *
 ***************************************************************************/

#ifndef BCHP_UFE_1_H__
#define BCHP_UFE_1_H__

/***************************************************************************
 *UFE_1 - UFE core registers 1
 ***************************************************************************/
#define BCHP_UFE_1_CTRL                          0x00140800 /* clock/misc control register */
#define BCHP_UFE_1_BYP                           0x00140804 /* bypass register */
#define BCHP_UFE_1_RST                           0x00140808 /* reset control register */
#define BCHP_UFE_1_FRZ                           0x0014080c /* freeze control register */
#define BCHP_UFE_1_AGC1                          0x00140810 /* AGC1 control register */
#define BCHP_UFE_1_AGC2                          0x00140814 /* AGC2 control register */
#define BCHP_UFE_1_AGC3                          0x00140818 /* AGC3 control register */
#define BCHP_UFE_1_AGC1_THRESH                   0x0014081c /* AGC1 threshold register */
#define BCHP_UFE_1_AGC2_THRESH                   0x00140820 /* AGC2 threshold register */
#define BCHP_UFE_1_AGC3_THRESH                   0x00140824 /* AGC3 threshold register */
#define BCHP_UFE_1_AGC1_LF                       0x00140828 /* AGC1 loop filter register */
#define BCHP_UFE_1_AGC2_LF                       0x0014082c /* AGC2 loop filter register */
#define BCHP_UFE_1_AGC3_LF                       0x00140830 /* AGC3 loop filter register */
#define BCHP_UFE_1_IQIMB_AMP_CTRL                0x00140834 /* IQ-Imbalance amplitude correction control register */
#define BCHP_UFE_1_IQIMB_PHS_CTRL                0x00140838 /* IQ-Imbalance phase     correction control register */
#define BCHP_UFE_1_IQIMB_AMP_LF                  0x0014083c /* IQ-Imbalance amplitude loop filter register */
#define BCHP_UFE_1_IQIMB_PHS_LF                  0x00140840 /* IQ-Imbalance phase     loop filter register */
#define BCHP_UFE_1_DCO_CTRL                      0x00140844 /* DCO canceller control register */
#define BCHP_UFE_1_DCOINTI                       0x00140848 /* DCO integrator I */
#define BCHP_UFE_1_DCOINTQ                       0x0014084c /* DCO integrator Q */
#define BCHP_UFE_1_BMIX_FCW                      0x00140850 /* FCW register for back mixer */
#define BCHP_UFE_1_FMIX_FCW                      0x00140854 /* FCW register for front mixer */
#define BCHP_UFE_1_CRC_EN                        0x00140858 /* CRC enable register */
#define BCHP_UFE_1_CRC                           0x0014085c /* CRC signature analyzer register */
#define BCHP_UFE_1_LFSR_SEED                     0x00140860 /* LFSR initial seed */
#define BCHP_UFE_1_TP                            0x00140864 /* Testport register */
#define BCHP_UFE_1_SPARE                         0x00140868 /* Software spare register */

#endif /* #ifndef BCHP_UFE_1_H__ */

/* End of File */
