//Copyright (C)2014-2023 Gowin Semiconductor Corporation.
//All rights reserved.

INTRODUCTION:
The document contains two main sections: Timing Report Directory and Core Timing Report.

============================================================
Note:Timing Report Directory

1. Timing Message
2. Timing Summaries
	2.1 STA Tool Run Summary
	2.2 Clock Summary
	2.3 Max Frequency Summary
	2.4 Total Negative Slack Summary
3. Timing Details
	3.1 Path Slacks Table
		3.1.1 Setup Paths Table
		3.1.2 Hold Paths Table
		3.1.3 Recovery Paths Table
		3.1.4 Removal Paths Table
	3.2 Minimum Pulse Width Table
	3.3 Timing Report By Analysis Type
		3.3.1 Setup Analysis Report
		3.3.2 Hold Analysis Report
		3.3.3 Recovery Analysis Report
		3.3.4 Removal Analysis Report
	3.4 Minimum Pulse Width Report
	3.5 High Fanout Nets Report
	3.6 Route Congestions Report
	3.7 Timing Exceptions Report
		3.7.1 Setup Analysis Report
		3.7.2 Hold Analysis Report
		3.7.3 Recovery Analysis Report
		3.7.4 Recovery Analysis Report
	3.8 Timing Constraints Report

============================================================

Note:Core Timing Report

1. Timing Messages
<Report Title>: Timing Analysis Report
<Design File>: D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\impl\gwsynthesis\tn_vdp_v3_v9958.vg
<Physical Constraints File>: D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\src\v9958.cst
<Timing Constraints File>: D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\src\v9958.sdc
<Version>: V1.9.8.11 Education
<Part Number>: GW2AR-LV18QN88C8/I7
<Device>: GW2AR-18
<Device Version>: C
<Created Time>: Wed Jul 12 02:45:34 2023


2. Timing Summaries
2.1 STA Tool Run Summary
<Setup Delay Model>:Slow 0.95V 85C C8/I7
<Hold Delay Model>:Fast 1.05V 0C C8/I7
<Numbers of Paths Analyzed>:11860
<Numbers of Endpoints Analyzed>:6929
<Numbers of Falling Endpoints>:3
<Numbers of Setup Violated Endpoints>:33
<Numbers of Hold Violated Endpoints>:20

2.2 Clock Summary
                      Clock Name                         Type       Period     Frequency    Rise      Fall        Source     Master                 Objects                
 ==================================================== =========== =========== ============ ======= =========== ============ ======== ===================================== 
  clk                                                  Base        37.037      27.000MHz    0.000   18.518                            clk                                  
  clk_50                                               Base        20.000      50.000MHz    0.000   10.000                            clk_50                               
  clk_125                                              Base        8.000       125.000MHz   0.000   4.000                             clk_125                              
  clk_135                                              Generated   7.407       135.000MHz   0.000   3.704       clk          clk      clk_135                              
  clk_audio                                            Generated   22666.643   0.044MHz     0.000   11333.321   clk          clk      clk_audio                            
  clk_sdramp                                           Generated   12.346      81.000MHz    6.173   0.000       clk          clk      clk_sdramp                           
  clk_sdram                                            Generated   12.346      81.000MHz    0.000   6.173       clk          clk      clk_sdram                            
  clk_cpu                                              Generated   283.950     3.522MHz     0.000   141.975     clk          clk      clk_cpu                              
  clk_grom                                             Generated   2234.566    0.448MHz     0.000   1117.283    clk          clk      clk_grom                             
  clk_135_inst/rpll_inst/CLKOUTP.default_gen_clk       Generated   7.407       135.000MHz   0.000   3.704       clk_ibuf/I   clk      clk_135_inst/rpll_inst/CLKOUTP       
  clk_135_inst/rpll_inst/CLKOUTD.default_gen_clk       Generated   14.815      67.500MHz    0.000   7.407       clk_ibuf/I   clk      clk_135_inst/rpll_inst/CLKOUTD       
  clk_135_inst/rpll_inst/CLKOUTD3.default_gen_clk      Generated   22.222      45.000MHz    0.000   11.111      clk_ibuf/I   clk      clk_135_inst/rpll_inst/CLKOUTD3      
  clk_sdramp_inst/rpll_inst/CLKOUTD.default_gen_clk    Generated   24.691      40.500MHz    0.000   12.346      clk_ibuf/I   clk      clk_sdramp_inst/rpll_inst/CLKOUTD    
  clk_sdramp_inst/rpll_inst/CLKOUTD3.default_gen_clk   Generated   37.037      27.000MHz    0.000   18.519      clk_ibuf/I   clk      clk_sdramp_inst/rpll_inst/CLKOUTD3   

2.3 Max Frequency Summary
  NO.   Clock Name    Constraint    Actual Fmax    Level   Entity  
 ===== ============ ============== ============== ======= ======== 
  1     clk          27.000(MHz)    89.944(MHz)    12      TOP     
  2     clk_125      125.000(MHz)   207.099(MHz)   6       TOP     
  3     clk_audio    0.044(MHz)     437.607(MHz)   3       TOP     
  4     clk_sdramp   81.000(MHz)    457.935(MHz)   3       TOP     
  5     clk_sdram    81.000(MHz)    169.142(MHz)   4       TOP     
No timing paths to get frequency of clk_50!
No timing paths to get frequency of clk_135!
No timing paths to get frequency of clk_cpu!
No timing paths to get frequency of clk_grom!
No timing paths to get frequency of clk_135_inst/rpll_inst/CLKOUTP.default_gen_clk!
No timing paths to get frequency of clk_135_inst/rpll_inst/CLKOUTD.default_gen_clk!
No timing paths to get frequency of clk_135_inst/rpll_inst/CLKOUTD3.default_gen_clk!
No timing paths to get frequency of clk_sdramp_inst/rpll_inst/CLKOUTD.default_gen_clk!
No timing paths to get frequency of clk_sdramp_inst/rpll_inst/CLKOUTD3.default_gen_clk!

2.4 Total Negative Slack Summary
                      Clock Name                       Analysis Type   EndPoints TNS   Number of EndPoints  
 ==================================================== =============== =============== ===================== 
  clk                                                  setup           0.000           0                    
  clk                                                  hold            0.000           0                    
  clk_50                                               setup           0.000           0                    
  clk_50                                               hold            0.000           0                    
  clk_125                                              setup           0.000           0                    
  clk_125                                              hold            0.000           0                    
  clk_135                                              setup           0.000           0                    
  clk_135                                              hold            0.000           0                    
  clk_audio                                            setup           0.000           0                    
  clk_audio                                            hold            0.000           0                    
  clk_sdramp                                           setup           0.000           0                    
  clk_sdramp                                           hold            0.000           0                    
  clk_sdram                                            setup           0.000           0                    
  clk_sdram                                            hold            0.000           0                    
  clk_cpu                                              setup           0.000           0                    
  clk_cpu                                              hold            0.000           0                    
  clk_grom                                             setup           0.000           0                    
  clk_grom                                             hold            0.000           0                    
  clk_135_inst/rpll_inst/CLKOUTP.default_gen_clk       setup           0.000           0                    
  clk_135_inst/rpll_inst/CLKOUTP.default_gen_clk       hold            0.000           0                    
  clk_135_inst/rpll_inst/CLKOUTD.default_gen_clk       setup           0.000           0                    
  clk_135_inst/rpll_inst/CLKOUTD.default_gen_clk       hold            0.000           0                    
  clk_135_inst/rpll_inst/CLKOUTD3.default_gen_clk      setup           0.000           0                    
  clk_135_inst/rpll_inst/CLKOUTD3.default_gen_clk      hold            0.000           0                    
  clk_sdramp_inst/rpll_inst/CLKOUTD.default_gen_clk    setup           0.000           0                    
  clk_sdramp_inst/rpll_inst/CLKOUTD.default_gen_clk    hold            0.000           0                    
  clk_sdramp_inst/rpll_inst/CLKOUTD3.default_gen_clk   setup           0.000           0                    
  clk_sdramp_inst/rpll_inst/CLKOUTD3.default_gen_clk   hold            0.000           0                    


3. Timing Details
3.1 Path Slacks Table
3.1.1 Setup Paths Table
<Report Command>:report_timing -setup -max_paths 25 -max_common_paths 1
  Path Number   Path Slack   From Node                   To Node                   From Clock    To Clock     Relation   Clock Skew   Data Delay  
 ============= ============ ============ ======================================== ============ ============= ========== ============ ============ 
  1             -8.072       rst_n_s0/Q   SPI_MCP3202/r_DATA_7_s0/CE               clk:[R]      clk_125:[R]   0.001      0.827        7.176       
  2             -7.787       rst_n_s0/Q   SPI_MCP3202/r_DATA_8_s0/CE               clk:[R]      clk_125:[R]   0.001      0.827        6.891       
  3             -7.493       rst_n_s0/Q   SPI_MCP3202/r_DATA_6_s0/CE               clk:[R]      clk_125:[R]   0.001      0.827        6.597       
  4             -7.474       rst_n_s0/Q   SPI_MCP3202/r_DATA_2_s0/CE               clk:[R]      clk_125:[R]   0.001      0.827        6.578       
  5             -7.290       rst_n_s0/Q   SPI_MCP3202/r_DATA_3_s0/CE               clk:[R]      clk_125:[R]   0.001      0.827        6.394       
  6             -7.235       rst_n_s0/Q   SPI_MCP3202/r_DATA_9_s0/CE               clk:[R]      clk_125:[R]   0.001      0.827        6.339       
  7             -7.208       rst_n_s0/Q   SPI_MCP3202/r_DATA_4_s0/CE               clk:[R]      clk_125:[R]   0.001      0.827        6.312       
  8             -6.720       rst_n_s0/Q   SPI_MCP3202/r_DATA_10_s0/CE              clk:[R]      clk_125:[R]   0.001      0.827        5.825       
  9             -6.720       rst_n_s0/Q   SPI_MCP3202/r_DATA_11_s0/CE              clk:[R]      clk_125:[R]   0.001      0.827        5.825       
  10            -6.664       rst_n_s0/Q   SPI_MCP3202/r_STATE_0_s2/D               clk:[R]      clk_125:[R]   0.001      0.827        5.768       
  11            -6.664       rst_n_s0/Q   SPI_MCP3202/r_STATE_1_s1/D               clk:[R]      clk_125:[R]   0.001      0.827        5.768       
  12            -6.601       rst_n_s0/Q   SPI_MCP3202/r_MOSI_s1/D                  clk:[R]      clk_125:[R]   0.001      0.827        5.705       
  13            -6.238       rst_n_s0/Q   SPI_MCP3202/r_DATA_5_s0/CE               clk:[R]      clk_125:[R]   0.001      0.827        5.342       
  14            -6.174       rst_n_s0/Q   SPI_MCP3202/r_DV_s1/CE                   clk:[R]      clk_125:[R]   0.001      0.827        5.278       
  15            -5.918       rst_n_s0/Q   SPI_MCP3202/r_CS_s10/D                   clk:[R]      clk_125:[R]   0.001      0.827        5.022       
  16            -5.771       rst_n_s0/Q   SPI_MCP3202/sample_counter_3_s0/RESET    clk:[R]      clk_125:[R]   0.001      0.827        4.875       
  17            -5.771       rst_n_s0/Q   SPI_MCP3202/sample_counter_4_s0/RESET    clk:[R]      clk_125:[R]   0.001      0.827        4.875       
  18            -5.721       rst_n_s0/Q   SPI_MCP3202/r_STATE_0_s2/CE              clk:[R]      clk_125:[R]   0.001      0.827        4.825       
  19            -5.721       rst_n_s0/Q   SPI_MCP3202/r_STATE_1_s1/CE              clk:[R]      clk_125:[R]   0.001      0.827        4.825       
  20            -5.529       rst_n_s0/Q   SPI_MCP3202/r_SCK_enable_s1/D            clk:[R]      clk_125:[R]   0.001      0.827        4.633       
  21            -5.383       rst_n_s0/Q   SPI_MCP3202/sample_counter_11_s0/RESET   clk:[R]      clk_125:[R]   0.001      0.827        4.487       
  22            -5.383       rst_n_s0/Q   SPI_MCP3202/sample_counter_2_s0/RESET    clk:[R]      clk_125:[R]   0.001      0.827        4.487       
  23            -5.383       rst_n_s0/Q   SPI_MCP3202/sample_counter_6_s0/RESET    clk:[R]      clk_125:[R]   0.001      0.827        4.487       
  24            -5.383       rst_n_s0/Q   SPI_MCP3202/sample_counter_9_s0/RESET    clk:[R]      clk_125:[R]   0.001      0.827        4.487       
  25            -5.383       rst_n_s0/Q   SPI_MCP3202/sample_counter_10_s0/RESET   clk:[R]      clk_125:[R]   0.001      0.827        4.487       

3.1.2 Hold Paths Table
<Report Command>:report_timing -hold -max_paths 25 -max_common_paths 1
  Path Number   Path Slack                       From Node                                                   To Node                               From Clock       To Clock      Relation   Clock Skew   Data Delay  
 ============= ============ ==================================================== =============================================================== =============== =============== ========== ============ ============ 
  1             -0.837       csrn_sdram_r_s0/Q                                    cs_latch_1_s0/D                                                 clk_sdram:[R]   clk:[R]         -0.000     -1.355       0.564       
  2             -0.716       csrn_sdram_r_s0/Q                                    CpuReq_s0/D                                                     clk_sdram:[R]   clk:[R]         -0.000     -1.355       0.685       
  3             -0.386       cswn_sdram_r_s0/Q                                    cs_latch_0_s0/D                                                 clk_sdram:[R]   clk:[R]         -0.000     -1.355       1.016       
  4             -0.278       cswn_sdram_r_s0/Q                                    CpuWrt_s0/D                                                     clk_sdram:[R]   clk:[R]         -0.000     -1.355       1.123       
  5             -0.145       SPI_MCP3202/r_DV_s1/Q                                sample_12_s0/CE                                                 clk_125:[R]     clk:[R]         -0.001     -0.554       0.454       
  6             -0.145       SPI_MCP3202/r_DV_s1/Q                                sample_13_s0/CE                                                 clk_125:[R]     clk:[R]         -0.001     -0.554       0.454       
  7             -0.134       SPI_MCP3202/r_DV_s1/Q                                sample_4_s0/CE                                                  clk_125:[R]     clk:[R]         -0.001     -0.554       0.465       
  8             -0.134       SPI_MCP3202/r_DV_s1/Q                                sample_5_s0/CE                                                  clk_125:[R]     clk:[R]         -0.001     -0.554       0.465       
  9             -0.133       SPI_MCP3202/r_DV_s1/Q                                sample_9_s0/CE                                                  clk_125:[R]     clk:[R]         -0.001     -0.554       0.466       
  10            -0.133       SPI_MCP3202/r_DV_s1/Q                                sample_10_s0/CE                                                 clk_125:[R]     clk:[R]         -0.001     -0.554       0.466       
  11            -0.133       SPI_MCP3202/r_DV_s1/Q                                sample_11_s0/CE                                                 clk_125:[R]     clk:[R]         -0.001     -0.554       0.466       
  12            -0.118       vram/data_7_s0/Q                                     u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/DI[7]   clk_sdram:[R]   clk:[R]         -0.000     -1.355       1.521       
  13            -0.049       vram/data_15_s0/Q                                    u_v9958/VDPCMDVRAMRDDATA_7_s0/D                                 clk_sdram:[R]   clk:[R]         -0.000     -1.355       1.352       
  14            -0.049       SPI_MCP3202/r_DATA_7_s0/Q                            sample_9_s0/D                                                   clk_125:[R]     clk:[R]         -0.001     -0.554       0.550       
  15            -0.044       SPI_MCP3202/r_DATA_5_s0/Q                            sample_7_s0/D                                                   clk_125:[R]     clk:[R]         -0.001     -0.554       0.555       
  16            -0.044       SPI_MCP3202/r_DATA_11_s0/Q                           sample_13_s0/D                                                  clk_125:[R]     clk:[R]         -0.001     -0.554       0.555       
  17            -0.038       SPI_MCP3202/r_DATA_9_s0/Q                            sample_11_s0/D                                                  clk_125:[R]     clk:[R]         -0.001     -0.554       0.560       
  18            -0.038       SPI_MCP3202/r_DATA_10_s0/Q                           sample_12_s0/D                                                  clk_125:[R]     clk:[R]         -0.001     -0.554       0.560       
  19            -0.009       SPI_MCP3202/r_DV_s1/Q                                sample_6_s0/CE                                                  clk_125:[R]     clk:[R]         -0.001     -0.554       0.590       
  20            -0.009       SPI_MCP3202/r_DV_s1/Q                                sample_8_s0/CE                                                  clk_125:[R]     clk:[R]         -0.001     -0.554       0.590       
  21            0.004        n454_s0/I0                                           clk_cpu_s0/D                                                    clk_cpu:[R]     clk_sdram:[R]   0.000      -0.184       0.234       
  22            0.010        csrn_sdram_r_s0/Q                                    io_state_r_s5/D                                                 clk_sdram:[R]   clk:[R]         -0.000     -1.355       1.411       
  23            0.010        vram/data_4_s0/Q                                     u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/DI[4]   clk_sdram:[R]   clk:[R]         -0.000     -1.355       1.649       
  24            0.060        u_v9958/U_VDP_GRAPHIC4567/FIFOIN_s1/Q                u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/WRE     clk:[R]         clk:[R]         0.000      0.000        0.201       
  25            0.060        u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0/Q   u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s/WRE             clk:[R]         clk:[R]         0.000      0.000        0.201       

3.1.3 Recovery Paths Table
<Report Command>:report_timing -recovery -max_paths 25 -max_common_paths 1
  Path Number   Path Slack   From Node                    To Node                    From Clock      To Clock      Relation   Clock Skew   Data Delay  
 ============= ============ ============ ========================================== ============ ================ ========== ============ ============ 
  1             -0.986       rst_n_s0/Q   serializer/gwSer2/RESET                    clk:[R]      clk_135:[F]      3.704      1.775        2.728       
  2             -0.986       rst_n_s0/Q   serializer/gwSer1/RESET                    clk:[R]      clk_135:[F]      3.704      1.775        2.728       
  3             -0.986       rst_n_s0/Q   serializer/gwSer0/RESET                    clk:[R]      clk_135:[F]      3.704      1.775        2.728       
  4             1.722        rst_n_s0/Q   SdSeq_1_s5/CLEAR                           clk:[R]      clk_sdramp:[R]   6.173      1.652        2.728       
  5             1.722        rst_n_s0/Q   SdSeq_0_s1/CLEAR                           clk:[R]      clk_sdramp:[R]   6.173      1.652        2.728       
  6             1.722        rst_n_s0/Q   VrmRde_r_s0/CLEAR                          clk:[R]      clk_sdramp:[R]   6.173      1.652        2.728       
  7             1.722        rst_n_s0/Q   VrmWre_r_s0/CLEAR                          clk:[R]      clk_sdramp:[R]   6.173      1.652        2.728       
  8             1.722        rst_n_s0/Q   refresh_r_s0/CLEAR                         clk:[R]      clk_sdramp:[R]   6.173      1.652        2.728       
  9             2.710        rst_n_s0/Q   serializer/gwSer2/RESET                    clk:[R]      clk_135:[R]      7.407      1.781        2.728       
  10            2.710        rst_n_s0/Q   serializer/gwSer1/RESET                    clk:[R]      clk_135:[R]      7.407      1.781        2.728       
  11            2.710        rst_n_s0/Q   serializer/gwSer0/RESET                    clk:[R]      clk_135:[R]      7.407      1.781        2.728       
  12            7.895        rst_n_s0/Q   csr_sync_r_1_s0/PRESET                     clk:[R]      clk_sdram:[R]    12.346     1.652        2.728       
  13            7.895        rst_n_s0/Q   cswn_sdram_r_s0/PRESET                     clk:[R]      clk_sdram:[R]    12.346     1.652        2.728       
  14            7.895        rst_n_s0/Q   csw_sync_r_0_s0/PRESET                     clk:[R]      clk_sdram:[R]    12.346     1.652        2.728       
  15            7.895        rst_n_s0/Q   csw_sync_r_1_s0/PRESET                     clk:[R]      clk_sdram:[R]    12.346     1.652        2.728       
  16            7.895        rst_n_s0/Q   csrn_sdram_r_s0/PRESET                     clk:[R]      clk_sdram:[R]    12.346     1.652        2.728       
  17            7.895        rst_n_s0/Q   csr_sync_r_0_s0/PRESET                     clk:[R]      clk_sdram:[R]    12.346     1.652        2.728       
  18            34.156       rst_n_s0/Q   serializer/gwSer2/RESET                    clk:[R]      clk:[R]          37.037     0.000        2.728       
  19            34.156       rst_n_s0/Q   serializer/gwSer1/RESET                    clk:[R]      clk:[R]          37.037     0.000        2.728       
  20            34.156       rst_n_s0/Q   serializer/gwSer0/RESET                    clk:[R]      clk:[R]          37.037     0.000        2.728       
  21            34.274       rst_n_s0/Q   u_v9958/U_VDP_COMMAND/TRCLRACK_s2/CLEAR    clk:[R]      clk:[R]          37.037     0.000        2.728       
  22            34.274       rst_n_s0/Q   u_v9958/U_VDP_COMMAND/REGWRACK_s2/CLEAR    clk:[R]      clk:[R]          37.037     0.000        2.728       
  23            34.274       rst_n_s0/Q   u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1/CLEAR   clk:[R]      clk:[R]          37.037     0.000        2.728       
  24            34.274       rst_n_s0/Q   u_v9958/U_VDP_COMMAND/STATE_15_s1/PRESET   clk:[R]      clk:[R]          37.037     0.000        2.728       
  25            34.274       rst_n_s0/Q   u_v9958/U_VDP_COMMAND/TR_s1/PRESET         clk:[R]      clk:[R]          37.037     0.000        2.728       

3.1.4 Removal Paths Table
<Report Command>:report_timing -removal -max_paths 25 -max_common_paths 1
  Path Number   Path Slack   From Node                    To Node                    From Clock    To Clock     Relation   Clock Skew   Data Delay  
 ============= ============ ============ ========================================== ============ ============= ========== ============ ============ 
  1             1.566        rst_n_s0/Q   serializer/gwSer2/RESET                    clk:[R]      clk:[R]       0.000      0.000        1.719       
  2             1.566        rst_n_s0/Q   serializer/gwSer1/RESET                    clk:[R]      clk:[R]       0.000      0.000        1.719       
  3             1.566        rst_n_s0/Q   serializer/gwSer0/RESET                    clk:[R]      clk:[R]       0.000      0.000        1.719       
  4             1.708        rst_n_s0/Q   u_v9958/U_VDP_COMMAND/TRCLRACK_s2/CLEAR    clk:[R]      clk:[R]       0.000      0.000        1.719       
  5             1.708        rst_n_s0/Q   u_v9958/U_VDP_COMMAND/REGWRACK_s2/CLEAR    clk:[R]      clk:[R]       0.000      0.000        1.719       
  6             1.708        rst_n_s0/Q   u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1/CLEAR   clk:[R]      clk:[R]       0.000      0.000        1.719       
  7             1.708        rst_n_s0/Q   u_v9958/U_VDP_COMMAND/STATE_15_s1/PRESET   clk:[R]      clk:[R]       0.000      0.000        1.719       
  8             1.708        rst_n_s0/Q   u_v9958/U_VDP_COMMAND/TR_s1/PRESET         clk:[R]      clk:[R]       0.000      0.000        1.719       
  9             1.708        rst_n_s0/Q   u_v9958/U_VDP_COMMAND/CMRWR_s1/CLEAR       clk:[R]      clk:[R]       0.000      0.000        1.719       
  10            1.708        rst_n_s0/Q   u_v9958/U_VDP_COMMAND/CMR_0_s1/CLEAR       clk:[R]      clk:[R]       0.000      0.000        1.719       
  11            1.708        rst_n_s0/Q   u_v9958/U_VDP_COMMAND/CMR_1_s1/CLEAR       clk:[R]      clk:[R]       0.000      0.000        1.719       
  12            1.708        rst_n_s0/Q   u_v9958/U_VDP_COMMAND/CMR_2_s1/CLEAR       clk:[R]      clk:[R]       0.000      0.000        1.719       
  13            1.708        rst_n_s0/Q   u_v9958/U_VDP_COMMAND/CMR_3_s1/CLEAR       clk:[R]      clk:[R]       0.000      0.000        1.719       
  14            1.708        rst_n_s0/Q   u_v9958/U_VDP_COMMAND/CMR_4_s1/CLEAR       clk:[R]      clk:[R]       0.000      0.000        1.719       
  15            1.708        rst_n_s0/Q   u_v9958/U_VDP_COMMAND/CMR_5_s1/CLEAR       clk:[R]      clk:[R]       0.000      0.000        1.719       
  16            1.708        rst_n_s0/Q   u_v9958/U_VDP_COMMAND/CMR_6_s1/CLEAR       clk:[R]      clk:[R]       0.000      0.000        1.719       
  17            1.708        rst_n_s0/Q   u_v9958/U_VDP_COMMAND/CMR_7_s1/CLEAR       clk:[R]      clk:[R]       0.000      0.000        1.719       
  18            1.708        rst_n_s0/Q   u_v9958/U_VDP_COMMAND/CLR_0_s1/CLEAR       clk:[R]      clk:[R]       0.000      0.000        1.719       
  19            1.708        rst_n_s0/Q   u_v9958/U_VDP_COMMAND/CLR_1_s1/CLEAR       clk:[R]      clk:[R]       0.000      0.000        1.719       
  20            2.986        rst_n_s0/Q   serializer/gwSer2/RESET                    clk:[R]      clk_135:[R]   0.000      1.455        1.719       
  21            2.986        rst_n_s0/Q   serializer/gwSer1/RESET                    clk:[R]      clk_135:[R]   0.000      1.455        1.719       
  22            2.986        rst_n_s0/Q   serializer/gwSer0/RESET                    clk:[R]      clk_135:[R]   0.000      1.455        1.719       
  23            6.686        rst_n_s0/Q   serializer/gwSer2/RESET                    clk:[R]      clk_135:[F]   -3.704     1.450        1.719       
  24            6.686        rst_n_s0/Q   serializer/gwSer1/RESET                    clk:[R]      clk_135:[F]   -3.704     1.450        1.719       
  25            6.686        rst_n_s0/Q   serializer/gwSer0/RESET                    clk:[R]      clk_135:[F]   -3.704     1.450        1.719       

3.2 Minimum Pulse Width Table
Report Command:report_min_pulse_width -nworst 10 -detail
  Number   Slack   Actual Width   Required Width        Type          Clock                Objects               
 ======== ======= ============== ================ ================= ========= ================================== 
  1        2.888   3.888          1.000            Low Pulse Width   clk_125   SPI_MCP3202/sample_counter_10_s0  
  2        2.888   3.888          1.000            Low Pulse Width   clk_125   SPI_MCP3202/sample_counter_9_s0   
  3        2.888   3.888          1.000            Low Pulse Width   clk_125   SPI_MCP3202/sample_counter_8_s0   
  4        2.888   3.888          1.000            Low Pulse Width   clk_125   SPI_MCP3202/sample_counter_7_s0   
  5        2.888   3.888          1.000            Low Pulse Width   clk_125   SPI_MCP3202/sample_counter_6_s0   
  6        2.888   3.888          1.000            Low Pulse Width   clk_125   SPI_MCP3202/sample_counter_5_s0   
  7        2.888   3.888          1.000            Low Pulse Width   clk_125   SPI_MCP3202/SCK_counter_1_s0      
  8        2.888   3.888          1.000            Low Pulse Width   clk_125   SPI_MCP3202/r_STATE_1_s1          
  9        2.888   3.888          1.000            Low Pulse Width   clk_125   SPI_MCP3202/r_STATE_0_s2          
  10       2.888   3.888          1.000            Low Pulse Width   clk_125   SPI_MCP3202/r_DV_s1               

3.3 Timing Report By Analysis Type
3.3.1 Setup Analysis Report
Report Command:report_timing -setup -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : -8.072
Data Arrival Time : 1009.071
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_DATA_7_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                   NODE             
 ========== ========= ====== ==== ======== ============== ============================ 
  999.999    999.999                                       active clock edge time      
  999.999    0.000                                         clk                         
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                  
  1000.681   0.683     tINS   RR   2525     IOL7[A]        clk_ibuf/O                  
  1001.895   1.213     tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK                
  1002.127   0.232     tC2Q   RF   3        R30C30[0][A]   rst_n_s0/Q                  
  1002.924   0.797     tNET   FF   1        R42C29[3][A]   reset_n_w_s0/I0             
  1003.295   0.371     tINS   FF   55       R42C29[3][A]   reset_n_w_s0/F              
  1005.578   2.283     tNET   FF   1        R29C46[0][B]   SPI_MCP3202/n303_s9/I1      
  1005.949   0.371     tINS   FF   4        R29C46[0][B]   SPI_MCP3202/n303_s9/F       
  1006.381   0.432     tNET   FF   1        R31C47[0][A]   SPI_MCP3202/n292_s6/I3      
  1006.752   0.371     tINS   FF   5        R31C47[0][A]   SPI_MCP3202/n292_s6/F       
  1007.180   0.428     tNET   FF   1        R32C48[3][A]   SPI_MCP3202/n294_s6/I3      
  1007.633   0.453     tINS   FF   2        R32C48[3][A]   SPI_MCP3202/n294_s6/F       
  1007.886   0.253     tNET   FF   1        R32C46[2][B]   SPI_MCP3202/n294_s5/I1      
  1008.348   0.462     tINS   FR   1        R32C46[2][B]   SPI_MCP3202/n294_s5/F       
  1009.071   0.724     tNET   RR   1        R32C46[2][A]   SPI_MCP3202/r_DATA_7_s0/CE  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                   NODE              
 ========== ========== ====== ==== ======== ============== ============================= 
  1000.000   1000.000                                       active clock edge time       
  1000.000   0.000                                          clk_125                      
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I               
  1000.682   0.683      tINS   RR   36       IOL29[B]       clk_125_ibuf/O               
  1001.069   0.386      tNET   RR   1        R32C46[2][A]   SPI_MCP3202/r_DATA_7_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_DATA_7_s0      
  1000.999   -0.035     tSu         1        R32C46[2][A]   SPI_MCP3202/r_DATA_7_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 6
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 2.028 28.259%, 
                    route: 4.916 68.508%, 
                    tC2Q: 0.232 3.233%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path2						
Path Summary:
Slack             : -7.787
Data Arrival Time : 1008.786
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_DATA_8_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                   NODE             
 ========== ========= ====== ==== ======== ============== ============================ 
  999.999    999.999                                       active clock edge time      
  999.999    0.000                                         clk                         
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                  
  1000.681   0.683     tINS   RR   2525     IOL7[A]        clk_ibuf/O                  
  1001.895   1.213     tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK                
  1002.127   0.232     tC2Q   RF   3        R30C30[0][A]   rst_n_s0/Q                  
  1002.924   0.797     tNET   FF   1        R42C29[3][A]   reset_n_w_s0/I0             
  1003.295   0.371     tINS   FF   55       R42C29[3][A]   reset_n_w_s0/F              
  1005.578   2.283     tNET   FF   1        R29C46[0][B]   SPI_MCP3202/n303_s9/I1      
  1005.949   0.371     tINS   FF   4        R29C46[0][B]   SPI_MCP3202/n303_s9/F       
  1006.381   0.432     tNET   FF   1        R31C47[0][A]   SPI_MCP3202/n292_s6/I3      
  1006.752   0.371     tINS   FF   5        R31C47[0][A]   SPI_MCP3202/n292_s6/F       
  1006.940   0.188     tNET   FF   1        R31C46[3][B]   SPI_MCP3202/n293_s7/I3      
  1007.510   0.570     tINS   FR   2        R31C46[3][B]   SPI_MCP3202/n293_s7/F       
  1007.513   0.003     tNET   RR   1        R31C46[0][B]   SPI_MCP3202/n293_s5/I3      
  1008.062   0.549     tINS   RR   1        R31C46[0][B]   SPI_MCP3202/n293_s5/F       
  1008.786   0.724     tNET   RR   1        R31C46[0][A]   SPI_MCP3202/r_DATA_8_s0/CE  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                   NODE              
 ========== ========== ====== ==== ======== ============== ============================= 
  1000.000   1000.000                                       active clock edge time       
  1000.000   0.000                                          clk_125                      
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I               
  1000.682   0.683      tINS   RR   36       IOL29[B]       clk_125_ibuf/O               
  1001.069   0.386      tNET   RR   1        R31C46[0][A]   SPI_MCP3202/r_DATA_8_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_DATA_8_s0      
  1000.999   -0.035     tSu         1        R31C46[0][A]   SPI_MCP3202/r_DATA_8_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 6
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 2.232 32.391%, 
                    route: 4.427 64.243%, 
                    tC2Q: 0.232 3.367%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path3						
Path Summary:
Slack             : -7.493
Data Arrival Time : 1008.492
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_DATA_6_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                   NODE             
 ========== ========= ====== ==== ======== ============== ============================ 
  999.999    999.999                                       active clock edge time      
  999.999    0.000                                         clk                         
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                  
  1000.681   0.683     tINS   RR   2525     IOL7[A]        clk_ibuf/O                  
  1001.895   1.213     tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK                
  1002.127   0.232     tC2Q   RF   3        R30C30[0][A]   rst_n_s0/Q                  
  1002.924   0.797     tNET   FF   1        R42C29[3][A]   reset_n_w_s0/I0             
  1003.295   0.371     tINS   FF   55       R42C29[3][A]   reset_n_w_s0/F              
  1005.578   2.283     tNET   FF   1        R29C46[0][B]   SPI_MCP3202/n303_s9/I1      
  1005.949   0.371     tINS   FF   4        R29C46[0][B]   SPI_MCP3202/n303_s9/F       
  1006.381   0.432     tNET   FF   1        R31C47[0][A]   SPI_MCP3202/n292_s6/I3      
  1006.752   0.371     tINS   FF   5        R31C47[0][A]   SPI_MCP3202/n292_s6/F       
  1007.180   0.428     tNET   FF   1        R32C48[3][A]   SPI_MCP3202/n294_s6/I3      
  1007.633   0.453     tINS   FF   2        R32C48[3][A]   SPI_MCP3202/n294_s6/F       
  1007.886   0.253     tNET   FF   1        R32C46[3][B]   SPI_MCP3202/n295_s5/I1      
  1008.348   0.462     tINS   FR   1        R32C46[3][B]   SPI_MCP3202/n295_s5/F       
  1008.492   0.144     tNET   RR   1        R32C46[0][A]   SPI_MCP3202/r_DATA_6_s0/CE  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                   NODE              
 ========== ========== ====== ==== ======== ============== ============================= 
  1000.000   1000.000                                       active clock edge time       
  1000.000   0.000                                          clk_125                      
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I               
  1000.682   0.683      tINS   RR   36       IOL29[B]       clk_125_ibuf/O               
  1001.069   0.386      tNET   RR   1        R32C46[0][A]   SPI_MCP3202/r_DATA_6_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_DATA_6_s0      
  1000.999   -0.035     tSu         1        R32C46[0][A]   SPI_MCP3202/r_DATA_6_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 6
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 2.028 30.740%, 
                    route: 4.337 65.743%, 
                    tC2Q: 0.232 3.517%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path4						
Path Summary:
Slack             : -7.474
Data Arrival Time : 1008.472
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_DATA_2_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                   NODE             
 ========== ========= ====== ==== ======== ============== ============================ 
  999.999    999.999                                       active clock edge time      
  999.999    0.000                                         clk                         
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                  
  1000.681   0.683     tINS   RR   2525     IOL7[A]        clk_ibuf/O                  
  1001.895   1.213     tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK                
  1002.127   0.232     tC2Q   RF   3        R30C30[0][A]   rst_n_s0/Q                  
  1002.924   0.797     tNET   FF   1        R42C29[3][A]   reset_n_w_s0/I0             
  1003.295   0.371     tINS   FF   55       R42C29[3][A]   reset_n_w_s0/F              
  1005.578   2.283     tNET   FF   1        R29C46[0][B]   SPI_MCP3202/n303_s9/I1      
  1005.949   0.371     tINS   FF   4        R29C46[0][B]   SPI_MCP3202/n303_s9/F       
  1006.381   0.432     tNET   FF   1        R31C47[0][A]   SPI_MCP3202/n292_s6/I3      
  1006.752   0.371     tINS   FF   5        R31C47[0][A]   SPI_MCP3202/n292_s6/F       
  1007.180   0.428     tNET   FF   1        R32C48[3][B]   SPI_MCP3202/n298_s6/I3      
  1007.642   0.462     tINS   FR   2        R32C48[3][B]   SPI_MCP3202/n298_s6/F       
  1007.818   0.176     tNET   RR   1        R32C47[3][A]   SPI_MCP3202/n299_s5/I1      
  1008.145   0.327     tINS   RR   1        R32C47[3][A]   SPI_MCP3202/n299_s5/F       
  1008.472   0.328     tNET   RR   1        R31C47[2][A]   SPI_MCP3202/r_DATA_2_s0/CE  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                   NODE              
 ========== ========== ====== ==== ======== ============== ============================= 
  1000.000   1000.000                                       active clock edge time       
  1000.000   0.000                                          clk_125                      
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I               
  1000.682   0.683      tINS   RR   36       IOL29[B]       clk_125_ibuf/O               
  1001.069   0.386      tNET   RR   1        R31C47[2][A]   SPI_MCP3202/r_DATA_2_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_DATA_2_s0      
  1000.999   -0.035     tSu         1        R31C47[2][A]   SPI_MCP3202/r_DATA_2_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 6
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.902 28.916%, 
                    route: 4.444 67.557%, 
                    tC2Q: 0.232 3.527%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path5						
Path Summary:
Slack             : -7.290
Data Arrival Time : 1008.289
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_DATA_3_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                   NODE             
 ========== ========= ====== ==== ======== ============== ============================ 
  999.999    999.999                                       active clock edge time      
  999.999    0.000                                         clk                         
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                  
  1000.681   0.683     tINS   RR   2525     IOL7[A]        clk_ibuf/O                  
  1001.895   1.213     tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK                
  1002.127   0.232     tC2Q   RF   3        R30C30[0][A]   rst_n_s0/Q                  
  1002.924   0.797     tNET   FF   1        R42C29[3][A]   reset_n_w_s0/I0             
  1003.295   0.371     tINS   FF   55       R42C29[3][A]   reset_n_w_s0/F              
  1005.578   2.283     tNET   FF   1        R29C46[0][B]   SPI_MCP3202/n303_s9/I1      
  1005.949   0.371     tINS   FF   4        R29C46[0][B]   SPI_MCP3202/n303_s9/F       
  1006.381   0.432     tNET   FF   1        R31C47[0][A]   SPI_MCP3202/n292_s6/I3      
  1006.752   0.371     tINS   FF   5        R31C47[0][A]   SPI_MCP3202/n292_s6/F       
  1007.180   0.428     tNET   FF   1        R32C48[3][B]   SPI_MCP3202/n298_s6/I3      
  1007.642   0.462     tINS   FR   2        R32C48[3][B]   SPI_MCP3202/n298_s6/F       
  1007.818   0.176     tNET   RR   1        R32C47[3][B]   SPI_MCP3202/n298_s5/I1      
  1008.145   0.327     tINS   RR   1        R32C47[3][B]   SPI_MCP3202/n298_s5/F       
  1008.289   0.144     tNET   RR   1        R32C47[0][A]   SPI_MCP3202/r_DATA_3_s0/CE  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                   NODE              
 ========== ========== ====== ==== ======== ============== ============================= 
  1000.000   1000.000                                       active clock edge time       
  1000.000   0.000                                          clk_125                      
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I               
  1000.682   0.683      tINS   RR   36       IOL29[B]       clk_125_ibuf/O               
  1001.069   0.386      tNET   RR   1        R32C47[0][A]   SPI_MCP3202/r_DATA_3_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_DATA_3_s0      
  1000.999   -0.035     tSu         1        R32C47[0][A]   SPI_MCP3202/r_DATA_3_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 6
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.902 29.747%, 
                    route: 4.260 66.625%, 
                    tC2Q: 0.232 3.628%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path6						
Path Summary:
Slack             : -7.235
Data Arrival Time : 1008.234
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_DATA_9_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                   NODE             
 ========== ========= ====== ==== ======== ============== ============================ 
  999.999    999.999                                       active clock edge time      
  999.999    0.000                                         clk                         
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                  
  1000.681   0.683     tINS   RR   2525     IOL7[A]        clk_ibuf/O                  
  1001.895   1.213     tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK                
  1002.127   0.232     tC2Q   RF   3        R30C30[0][A]   rst_n_s0/Q                  
  1002.924   0.797     tNET   FF   1        R42C29[3][A]   reset_n_w_s0/I0             
  1003.295   0.371     tINS   FF   55       R42C29[3][A]   reset_n_w_s0/F              
  1005.578   2.283     tNET   FF   1        R29C46[0][B]   SPI_MCP3202/n303_s9/I1      
  1005.949   0.371     tINS   FF   4        R29C46[0][B]   SPI_MCP3202/n303_s9/F       
  1006.381   0.432     tNET   FF   1        R31C47[0][A]   SPI_MCP3202/n292_s6/I3      
  1006.752   0.371     tINS   FF   5        R31C47[0][A]   SPI_MCP3202/n292_s6/F       
  1006.940   0.188     tNET   FF   1        R31C46[2][B]   SPI_MCP3202/n292_s5/I2      
  1007.510   0.570     tINS   FR   1        R31C46[2][B]   SPI_MCP3202/n292_s5/F       
  1008.234   0.724     tNET   RR   1        R31C46[2][A]   SPI_MCP3202/r_DATA_9_s0/CE  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                   NODE              
 ========== ========== ====== ==== ======== ============== ============================= 
  1000.000   1000.000                                       active clock edge time       
  1000.000   0.000                                          clk_125                      
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I               
  1000.682   0.683      tINS   RR   36       IOL29[B]       clk_125_ibuf/O               
  1001.069   0.386      tNET   RR   1        R31C46[2][A]   SPI_MCP3202/r_DATA_9_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_DATA_9_s0      
  1000.999   -0.035     tSu         1        R31C46[2][A]   SPI_MCP3202/r_DATA_9_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 5
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.683 26.549%, 
                    route: 4.424 69.791%, 
                    tC2Q: 0.232 3.660%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path7						
Path Summary:
Slack             : -7.208
Data Arrival Time : 1008.206
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_DATA_4_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                   NODE             
 ========== ========= ====== ==== ======== ============== ============================ 
  999.999    999.999                                       active clock edge time      
  999.999    0.000                                         clk                         
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                  
  1000.681   0.683     tINS   RR   2525     IOL7[A]        clk_ibuf/O                  
  1001.895   1.213     tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK                
  1002.127   0.232     tC2Q   RF   3        R30C30[0][A]   rst_n_s0/Q                  
  1002.924   0.797     tNET   FF   1        R42C29[3][A]   reset_n_w_s0/I0             
  1003.295   0.371     tINS   FF   55       R42C29[3][A]   reset_n_w_s0/F              
  1005.578   2.283     tNET   FF   1        R29C46[0][B]   SPI_MCP3202/n303_s9/I1      
  1005.949   0.371     tINS   FF   4        R29C46[0][B]   SPI_MCP3202/n303_s9/F       
  1006.381   0.432     tNET   FF   1        R31C47[0][A]   SPI_MCP3202/n292_s6/I3      
  1006.752   0.371     tINS   FF   5        R31C47[0][A]   SPI_MCP3202/n292_s6/F       
  1006.940   0.188     tNET   FF   1        R31C46[3][B]   SPI_MCP3202/n293_s7/I3      
  1007.510   0.570     tINS   FR   2        R31C46[3][B]   SPI_MCP3202/n293_s7/F       
  1007.513   0.003     tNET   RR   1        R31C46[1][B]   SPI_MCP3202/n297_s5/I1      
  1008.062   0.549     tINS   RR   1        R31C46[1][B]   SPI_MCP3202/n297_s5/F       
  1008.206   0.144     tNET   RR   1        R31C46[1][A]   SPI_MCP3202/r_DATA_4_s0/CE  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                   NODE              
 ========== ========== ====== ==== ======== ============== ============================= 
  1000.000   1000.000                                       active clock edge time       
  1000.000   0.000                                          clk_125                      
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I               
  1000.682   0.683      tINS   RR   36       IOL29[B]       clk_125_ibuf/O               
  1001.069   0.386      tNET   RR   1        R31C46[1][A]   SPI_MCP3202/r_DATA_4_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_DATA_4_s0      
  1000.999   -0.035     tSu         1        R31C46[1][A]   SPI_MCP3202/r_DATA_4_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 6
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 2.232 35.363%, 
                    route: 3.848 60.961%, 
                    tC2Q: 0.232 3.676%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path8						
Path Summary:
Slack             : -6.720
Data Arrival Time : 1007.719
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_DATA_10_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                   NODE              
 ========== ========= ====== ==== ======== ============== ============================= 
  999.999    999.999                                       active clock edge time       
  999.999    0.000                                         clk                          
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                   
  1000.681   0.683     tINS   RR   2525     IOL7[A]        clk_ibuf/O                   
  1001.895   1.213     tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK                 
  1002.127   0.232     tC2Q   RF   3        R30C30[0][A]   rst_n_s0/Q                   
  1002.924   0.797     tNET   FF   1        R42C29[3][A]   reset_n_w_s0/I0              
  1003.295   0.371     tINS   FF   55       R42C29[3][A]   reset_n_w_s0/F               
  1005.578   2.283     tNET   FF   1        R29C46[0][B]   SPI_MCP3202/n303_s9/I1       
  1005.949   0.371     tINS   FF   4        R29C46[0][B]   SPI_MCP3202/n303_s9/F        
  1006.381   0.432     tNET   FF   1        R31C47[1][B]   SPI_MCP3202/n290_s6/I3       
  1006.752   0.371     tINS   FF   2        R31C47[1][B]   SPI_MCP3202/n290_s6/F        
  1007.005   0.253     tNET   FF   1        R31C45[2][B]   SPI_MCP3202/n291_s5/I0       
  1007.575   0.570     tINS   FR   1        R31C45[2][B]   SPI_MCP3202/n291_s5/F        
  1007.719   0.144     tNET   RR   1        R31C45[2][A]   SPI_MCP3202/r_DATA_10_s0/CE  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                    NODE              
 ========== ========== ====== ==== ======== ============== ============================== 
  1000.000   1000.000                                       active clock edge time        
  1000.000   0.000                                          clk_125                       
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                
  1000.682   0.683      tINS   RR   36       IOL29[B]       clk_125_ibuf/O                
  1001.069   0.386      tNET   RR   1        R31C45[2][A]   SPI_MCP3202/r_DATA_10_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_DATA_10_s0      
  1000.999   -0.035     tSu         1        R31C45[2][A]   SPI_MCP3202/r_DATA_10_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 5
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.683 28.895%, 
                    route: 3.910 67.122%, 
                    tC2Q: 0.232 3.983%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path9						
Path Summary:
Slack             : -6.720
Data Arrival Time : 1007.719
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_DATA_11_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                   NODE              
 ========== ========= ====== ==== ======== ============== ============================= 
  999.999    999.999                                       active clock edge time       
  999.999    0.000                                         clk                          
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                   
  1000.681   0.683     tINS   RR   2525     IOL7[A]        clk_ibuf/O                   
  1001.895   1.213     tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK                 
  1002.127   0.232     tC2Q   RF   3        R30C30[0][A]   rst_n_s0/Q                   
  1002.924   0.797     tNET   FF   1        R42C29[3][A]   reset_n_w_s0/I0              
  1003.295   0.371     tINS   FF   55       R42C29[3][A]   reset_n_w_s0/F               
  1005.578   2.283     tNET   FF   1        R29C46[0][B]   SPI_MCP3202/n303_s9/I1       
  1005.949   0.371     tINS   FF   4        R29C46[0][B]   SPI_MCP3202/n303_s9/F        
  1006.381   0.432     tNET   FF   1        R31C47[1][B]   SPI_MCP3202/n290_s6/I3       
  1006.752   0.371     tINS   FF   2        R31C47[1][B]   SPI_MCP3202/n290_s6/F        
  1007.005   0.253     tNET   FF   1        R31C45[1][B]   SPI_MCP3202/n290_s5/I0       
  1007.575   0.570     tINS   FR   1        R31C45[1][B]   SPI_MCP3202/n290_s5/F        
  1007.719   0.144     tNET   RR   1        R31C45[1][A]   SPI_MCP3202/r_DATA_11_s0/CE  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                    NODE              
 ========== ========== ====== ==== ======== ============== ============================== 
  1000.000   1000.000                                       active clock edge time        
  1000.000   0.000                                          clk_125                       
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                
  1000.682   0.683      tINS   RR   36       IOL29[B]       clk_125_ibuf/O                
  1001.069   0.386      tNET   RR   1        R31C45[1][A]   SPI_MCP3202/r_DATA_11_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_DATA_11_s0      
  1000.999   -0.035     tSu         1        R31C45[1][A]   SPI_MCP3202/r_DATA_11_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 5
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.683 28.895%, 
                    route: 3.910 67.122%, 
                    tC2Q: 0.232 3.983%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path10						
Path Summary:
Slack             : -6.664
Data Arrival Time : 1007.662
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_STATE_0_s2
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                   NODE             
 ========== ========= ====== ==== ======== ============== ============================ 
  999.999    999.999                                       active clock edge time      
  999.999    0.000                                         clk                         
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                  
  1000.681   0.683     tINS   RR   2525     IOL7[A]        clk_ibuf/O                  
  1001.895   1.213     tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK                
  1002.127   0.232     tC2Q   RF   3        R30C30[0][A]   rst_n_s0/Q                  
  1002.924   0.797     tNET   FF   1        R42C29[3][A]   reset_n_w_s0/I0             
  1003.295   0.371     tINS   FF   55       R42C29[3][A]   reset_n_w_s0/F              
  1005.578   2.283     tNET   FF   1        R29C47[3][A]   SPI_MCP3202/n257_s6/I1      
  1005.949   0.371     tINS   FF   3        R29C47[3][A]   SPI_MCP3202/n257_s6/F       
  1006.368   0.419     tNET   FF   1        R29C46[3][B]   SPI_MCP3202/n303_s10/I2     
  1006.917   0.549     tINS   FR   2        R29C46[3][B]   SPI_MCP3202/n303_s10/F      
  1007.092   0.176     tNET   RR   1        R29C47[2][A]   SPI_MCP3202/n304_s6/I3      
  1007.662   0.570     tINS   RR   1        R29C47[2][A]   SPI_MCP3202/n304_s6/F       
  1007.662   0.000     tNET   RR   1        R29C47[2][A]   SPI_MCP3202/r_STATE_0_s2/D  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                    NODE              
 ========== ========== ====== ==== ======== ============== ============================== 
  1000.000   1000.000                                       active clock edge time        
  1000.000   0.000                                          clk_125                       
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                
  1000.682   0.683      tINS   RR   36       IOL29[B]       clk_125_ibuf/O                
  1001.069   0.386      tNET   RR   1        R29C47[2][A]   SPI_MCP3202/r_STATE_0_s2/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_STATE_0_s2      
  1000.999   -0.035     tSu         1        R29C47[2][A]   SPI_MCP3202/r_STATE_0_s2      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 5
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.861 32.266%, 
                    route: 3.675 63.712%, 
                    tC2Q: 0.232 4.022%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path11						
Path Summary:
Slack             : -6.664
Data Arrival Time : 1007.662
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_STATE_1_s1
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                   NODE             
 ========== ========= ====== ==== ======== ============== ============================ 
  999.999    999.999                                       active clock edge time      
  999.999    0.000                                         clk                         
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                  
  1000.681   0.683     tINS   RR   2525     IOL7[A]        clk_ibuf/O                  
  1001.895   1.213     tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK                
  1002.127   0.232     tC2Q   RF   3        R30C30[0][A]   rst_n_s0/Q                  
  1002.924   0.797     tNET   FF   1        R42C29[3][A]   reset_n_w_s0/I0             
  1003.295   0.371     tINS   FF   55       R42C29[3][A]   reset_n_w_s0/F              
  1005.578   2.283     tNET   FF   1        R29C47[3][A]   SPI_MCP3202/n257_s6/I1      
  1005.949   0.371     tINS   FF   3        R29C47[3][A]   SPI_MCP3202/n257_s6/F       
  1006.368   0.419     tNET   FF   1        R29C46[3][B]   SPI_MCP3202/n303_s10/I2     
  1006.917   0.549     tINS   FR   2        R29C46[3][B]   SPI_MCP3202/n303_s10/F      
  1007.092   0.176     tNET   RR   1        R29C47[0][B]   SPI_MCP3202/n303_s6/I3      
  1007.662   0.570     tINS   RR   1        R29C47[0][B]   SPI_MCP3202/n303_s6/F       
  1007.662   0.000     tNET   RR   1        R29C47[0][B]   SPI_MCP3202/r_STATE_1_s1/D  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                    NODE              
 ========== ========== ====== ==== ======== ============== ============================== 
  1000.000   1000.000                                       active clock edge time        
  1000.000   0.000                                          clk_125                       
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                
  1000.682   0.683      tINS   RR   36       IOL29[B]       clk_125_ibuf/O                
  1001.069   0.386      tNET   RR   1        R29C47[0][B]   SPI_MCP3202/r_STATE_1_s1/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_STATE_1_s1      
  1000.999   -0.035     tSu         1        R29C47[0][B]   SPI_MCP3202/r_STATE_1_s1      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 5
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.861 32.266%, 
                    route: 3.675 63.712%, 
                    tC2Q: 0.232 4.022%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path12						
Path Summary:
Slack             : -6.601
Data Arrival Time : 1007.600
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_MOSI_s1
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                 NODE            
 ========== ========= ====== ==== ======== ============== ========================= 
  999.999    999.999                                       active clock edge time   
  999.999    0.000                                         clk                      
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I               
  1000.681   0.683     tINS   RR   2525     IOL7[A]        clk_ibuf/O               
  1001.895   1.213     tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK             
  1002.127   0.232     tC2Q   RF   3        R30C30[0][A]   rst_n_s0/Q               
  1002.924   0.797     tNET   FF   1        R42C29[3][A]   reset_n_w_s0/I0          
  1003.295   0.371     tINS   FF   55       R42C29[3][A]   reset_n_w_s0/F           
  1005.821   2.526     tNET   FF   1        R30C46[3][B]   SPI_MCP3202/n302_s8/I3   
  1006.283   0.462     tINS   FR   2        R30C46[3][B]   SPI_MCP3202/n302_s8/F    
  1006.458   0.176     tNET   RR   1        R30C47[1][B]   SPI_MCP3202/n257_s7/I3   
  1007.028   0.570     tINS   RR   1        R30C47[1][B]   SPI_MCP3202/n257_s7/F    
  1007.030   0.001     tNET   RR   1        R30C47[0][A]   SPI_MCP3202/n257_s5/I2   
  1007.600   0.570     tINS   RR   1        R30C47[0][A]   SPI_MCP3202/n257_s5/F    
  1007.600   0.000     tNET   RR   1        R30C47[0][A]   SPI_MCP3202/r_MOSI_s1/D  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                  NODE             
 ========== ========== ====== ==== ======== ============== =========================== 
  1000.000   1000.000                                       active clock edge time     
  1000.000   0.000                                          clk_125                    
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I             
  1000.682   0.683      tINS   RR   36       IOL29[B]       clk_125_ibuf/O             
  1001.069   0.386      tNET   RR   1        R30C47[0][A]   SPI_MCP3202/r_MOSI_s1/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_MOSI_s1      
  1000.999   -0.035     tSu         1        R30C47[0][A]   SPI_MCP3202/r_MOSI_s1      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 5
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.973 34.584%, 
                    route: 3.500 61.349%, 
                    tC2Q: 0.232 4.067%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path13						
Path Summary:
Slack             : -6.238
Data Arrival Time : 1007.237
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_DATA_5_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                   NODE             
 ========== ========= ====== ==== ======== ============== ============================ 
  999.999    999.999                                       active clock edge time      
  999.999    0.000                                         clk                         
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                  
  1000.681   0.683     tINS   RR   2525     IOL7[A]        clk_ibuf/O                  
  1001.895   1.213     tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK                
  1002.127   0.232     tC2Q   RF   3        R30C30[0][A]   rst_n_s0/Q                  
  1002.924   0.797     tNET   FF   1        R42C29[3][A]   reset_n_w_s0/I0             
  1003.295   0.371     tINS   FF   55       R42C29[3][A]   reset_n_w_s0/F              
  1005.578   2.283     tNET   FF   1        R29C46[0][B]   SPI_MCP3202/n303_s9/I1      
  1005.949   0.371     tINS   FF   4        R29C46[0][B]   SPI_MCP3202/n303_s9/F       
  1006.381   0.432     tNET   FF   1        R31C47[0][A]   SPI_MCP3202/n292_s6/I3      
  1006.752   0.371     tINS   FF   5        R31C47[0][A]   SPI_MCP3202/n292_s6/F       
  1006.765   0.013     tNET   FF   1        R31C47[3][A]   SPI_MCP3202/n296_s5/I3      
  1007.092   0.327     tINS   FR   1        R31C47[3][A]   SPI_MCP3202/n296_s5/F       
  1007.237   0.144     tNET   RR   1        R31C47[1][A]   SPI_MCP3202/r_DATA_5_s0/CE  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                   NODE              
 ========== ========== ====== ==== ======== ============== ============================= 
  1000.000   1000.000                                       active clock edge time       
  1000.000   0.000                                          clk_125                      
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I               
  1000.682   0.683      tINS   RR   36       IOL29[B]       clk_125_ibuf/O               
  1001.069   0.386      tNET   RR   1        R31C47[1][A]   SPI_MCP3202/r_DATA_5_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_DATA_5_s0      
  1000.999   -0.035     tSu         1        R31C47[1][A]   SPI_MCP3202/r_DATA_5_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 5
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.440 26.957%, 
                    route: 3.670 68.700%, 
                    tC2Q: 0.232 4.343%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path14						
Path Summary:
Slack             : -6.174
Data Arrival Time : 1007.172
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_DV_s1
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                 NODE           
 ========== ========= ====== ==== ======== ============== ======================== 
  999.999    999.999                                       active clock edge time  
  999.999    0.000                                         clk                     
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I              
  1000.681   0.683     tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1001.895   1.213     tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK            
  1002.127   0.232     tC2Q   RF   3        R30C30[0][A]   rst_n_s0/Q              
  1002.924   0.797     tNET   FF   1        R42C29[3][A]   reset_n_w_s0/I0         
  1003.295   0.371     tINS   FF   55       R42C29[3][A]   reset_n_w_s0/F          
  1005.821   2.526     tNET   FF   1        R30C46[3][B]   SPI_MCP3202/n302_s8/I3  
  1006.283   0.462     tINS   FR   2        R30C46[3][B]   SPI_MCP3202/n302_s8/F   
  1006.458   0.176     tNET   RR   1        R30C47[3][B]   SPI_MCP3202/n302_s5/I2  
  1007.028   0.570     tINS   RR   1        R30C47[3][B]   SPI_MCP3202/n302_s5/F   
  1007.172   0.144     tNET   RR   1        R30C47[2][A]   SPI_MCP3202/r_DV_s1/CE  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                 NODE            
 ========== ========== ====== ==== ======== ============== ========================= 
  1000.000   1000.000                                       active clock edge time   
  1000.000   0.000                                          clk_125                  
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I           
  1000.682   0.683      tINS   RR   36       IOL29[B]       clk_125_ibuf/O           
  1001.069   0.386      tNET   RR   1        R30C47[2][A]   SPI_MCP3202/r_DV_s1/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_DV_s1      
  1000.999   -0.035     tSu         1        R30C47[2][A]   SPI_MCP3202/r_DV_s1      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 4
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.403 26.583%, 
                    route: 3.643 69.021%, 
                    tC2Q: 0.232 4.396%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path15						
Path Summary:
Slack             : -5.918
Data Arrival Time : 1006.917
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_CS_s10
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                 NODE            
 ========== ========= ====== ==== ======== ============== ========================= 
  999.999    999.999                                       active clock edge time   
  999.999    0.000                                         clk                      
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I               
  1000.681   0.683     tINS   RR   2525     IOL7[A]        clk_ibuf/O               
  1001.895   1.213     tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK             
  1002.127   0.232     tC2Q   RF   3        R30C30[0][A]   rst_n_s0/Q               
  1002.924   0.797     tNET   FF   1        R42C29[3][A]   reset_n_w_s0/I0          
  1003.295   0.371     tINS   FF   55       R42C29[3][A]   reset_n_w_s0/F           
  1005.578   2.283     tNET   FF   1        R29C47[3][A]   SPI_MCP3202/n257_s6/I1   
  1005.949   0.371     tINS   FF   3        R29C47[3][A]   SPI_MCP3202/n257_s6/F    
  1006.368   0.419     tNET   FF   1        R29C46[1][A]   SPI_MCP3202/r_CS_s14/I2  
  1006.917   0.549     tINS   FR   1        R29C46[1][A]   SPI_MCP3202/r_CS_s14/F   
  1006.917   0.000     tNET   RR   1        R29C46[1][A]   SPI_MCP3202/r_CS_s10/D   

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                  NODE            
 ========== ========== ====== ==== ======== ============== ========================== 
  1000.000   1000.000                                       active clock edge time    
  1000.000   0.000                                          clk_125                   
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I            
  1000.682   0.683      tINS   RR   36       IOL29[B]       clk_125_ibuf/O            
  1001.069   0.386      tNET   RR   1        R29C46[1][A]   SPI_MCP3202/r_CS_s10/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_CS_s10      
  1000.999   -0.035     tSu         1        R29C46[1][A]   SPI_MCP3202/r_CS_s10      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 4
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.291 25.707%, 
                    route: 3.499 69.674%, 
                    tC2Q: 0.232 4.620%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path16						
Path Summary:
Slack             : -5.771
Data Arrival Time : 1006.770
Data Required Time: 1000.999
From              : rst_n_s0
To                : sample_counter_3_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ========== ========= ====== ==== ======== ============== ======================================= 
  999.999    999.999                                       active clock edge time                 
  999.999    0.000                                         clk                                    
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                             
  1000.681   0.683     tINS   RR   2525     IOL7[A]        clk_ibuf/O                             
  1001.895   1.213     tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK                           
  1002.127   0.232     tC2Q   RF   3        R30C30[0][A]   rst_n_s0/Q                             
  1002.924   0.797     tNET   FF   1        R42C29[3][A]   reset_n_w_s0/I0                        
  1003.295   0.371     tINS   FF   55       R42C29[3][A]   reset_n_w_s0/F                         
  1005.578   2.283     tNET   FF   1        R31C48[3][A]   SPI_MCP3202/n32_s1/I2                  
  1006.040   0.462     tINS   FR   11       R31C48[3][A]   SPI_MCP3202/n32_s1/F                   
  1006.770   0.730     tNET   RR   1        R32C48[2][B]   SPI_MCP3202/sample_counter_3_s0/RESET  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                       NODE                  
 ========== ========== ====== ==== ======== ============== ===================================== 
  1000.000   1000.000                                       active clock edge time               
  1000.000   0.000                                          clk_125                              
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                       
  1000.682   0.683      tINS   RR   36       IOL29[B]       clk_125_ibuf/O                       
  1001.069   0.386      tNET   RR   1        R32C48[2][B]   SPI_MCP3202/sample_counter_3_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/sample_counter_3_s0      
  1000.999   -0.035     tSu         1        R32C48[2][B]   SPI_MCP3202/sample_counter_3_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 3
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.833 17.087%, 
                    route: 3.810 78.154%, 
                    tC2Q: 0.232 4.759%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path17						
Path Summary:
Slack             : -5.771
Data Arrival Time : 1006.770
Data Required Time: 1000.999
From              : rst_n_s0
To                : sample_counter_4_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ========== ========= ====== ==== ======== ============== ======================================= 
  999.999    999.999                                       active clock edge time                 
  999.999    0.000                                         clk                                    
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                             
  1000.681   0.683     tINS   RR   2525     IOL7[A]        clk_ibuf/O                             
  1001.895   1.213     tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK                           
  1002.127   0.232     tC2Q   RF   3        R30C30[0][A]   rst_n_s0/Q                             
  1002.924   0.797     tNET   FF   1        R42C29[3][A]   reset_n_w_s0/I0                        
  1003.295   0.371     tINS   FF   55       R42C29[3][A]   reset_n_w_s0/F                         
  1005.578   2.283     tNET   FF   1        R31C48[3][A]   SPI_MCP3202/n32_s1/I2                  
  1006.040   0.462     tINS   FR   11       R31C48[3][A]   SPI_MCP3202/n32_s1/F                   
  1006.770   0.730     tNET   RR   1        R32C48[0][B]   SPI_MCP3202/sample_counter_4_s0/RESET  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                       NODE                  
 ========== ========== ====== ==== ======== ============== ===================================== 
  1000.000   1000.000                                       active clock edge time               
  1000.000   0.000                                          clk_125                              
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                       
  1000.682   0.683      tINS   RR   36       IOL29[B]       clk_125_ibuf/O                       
  1001.069   0.386      tNET   RR   1        R32C48[0][B]   SPI_MCP3202/sample_counter_4_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/sample_counter_4_s0      
  1000.999   -0.035     tSu         1        R32C48[0][B]   SPI_MCP3202/sample_counter_4_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 3
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.833 17.087%, 
                    route: 3.810 78.154%, 
                    tC2Q: 0.232 4.759%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path18						
Path Summary:
Slack             : -5.721
Data Arrival Time : 1006.720
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_STATE_0_s2
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                   NODE              
 ========== ========= ====== ==== ======== ============== ============================= 
  999.999    999.999                                       active clock edge time       
  999.999    0.000                                         clk                          
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                   
  1000.681   0.683     tINS   RR   2525     IOL7[A]        clk_ibuf/O                   
  1001.895   1.213     tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK                 
  1002.127   0.232     tC2Q   RF   3        R30C30[0][A]   rst_n_s0/Q                   
  1002.924   0.797     tNET   FF   1        R42C29[3][A]   reset_n_w_s0/I0              
  1003.295   0.371     tINS   FF   55       R42C29[3][A]   reset_n_w_s0/F               
  1005.578   2.283     tNET   FF   1        R29C47[1][A]   SPI_MCP3202/r_STATE_1_s9/I2  
  1005.949   0.371     tINS   FF   2        R29C47[1][A]   SPI_MCP3202/r_STATE_1_s9/F   
  1006.108   0.159     tNET   FF   1        R29C47[1][B]   SPI_MCP3202/r_STATE_1_s3/I3  
  1006.570   0.462     tINS   FR   2        R29C47[1][B]   SPI_MCP3202/r_STATE_1_s3/F   
  1006.720   0.150     tNET   RR   1        R29C47[2][A]   SPI_MCP3202/r_STATE_0_s2/CE  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                    NODE              
 ========== ========== ====== ==== ======== ============== ============================== 
  1000.000   1000.000                                       active clock edge time        
  1000.000   0.000                                          clk_125                       
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                
  1000.682   0.683      tINS   RR   36       IOL29[B]       clk_125_ibuf/O                
  1001.069   0.386      tNET   RR   1        R29C47[2][A]   SPI_MCP3202/r_STATE_0_s2/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_STATE_0_s2      
  1000.999   -0.035     tSu         1        R29C47[2][A]   SPI_MCP3202/r_STATE_0_s2      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 4
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.204 24.954%, 
                    route: 3.389 70.237%, 
                    tC2Q: 0.232 4.808%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path19						
Path Summary:
Slack             : -5.721
Data Arrival Time : 1006.720
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_STATE_1_s1
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                   NODE              
 ========== ========= ====== ==== ======== ============== ============================= 
  999.999    999.999                                       active clock edge time       
  999.999    0.000                                         clk                          
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                   
  1000.681   0.683     tINS   RR   2525     IOL7[A]        clk_ibuf/O                   
  1001.895   1.213     tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK                 
  1002.127   0.232     tC2Q   RF   3        R30C30[0][A]   rst_n_s0/Q                   
  1002.924   0.797     tNET   FF   1        R42C29[3][A]   reset_n_w_s0/I0              
  1003.295   0.371     tINS   FF   55       R42C29[3][A]   reset_n_w_s0/F               
  1005.578   2.283     tNET   FF   1        R29C47[1][A]   SPI_MCP3202/r_STATE_1_s9/I2  
  1005.949   0.371     tINS   FF   2        R29C47[1][A]   SPI_MCP3202/r_STATE_1_s9/F   
  1006.108   0.159     tNET   FF   1        R29C47[1][B]   SPI_MCP3202/r_STATE_1_s3/I3  
  1006.570   0.462     tINS   FR   2        R29C47[1][B]   SPI_MCP3202/r_STATE_1_s3/F   
  1006.720   0.150     tNET   RR   1        R29C47[0][B]   SPI_MCP3202/r_STATE_1_s1/CE  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                    NODE              
 ========== ========== ====== ==== ======== ============== ============================== 
  1000.000   1000.000                                       active clock edge time        
  1000.000   0.000                                          clk_125                       
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                
  1000.682   0.683      tINS   RR   36       IOL29[B]       clk_125_ibuf/O                
  1001.069   0.386      tNET   RR   1        R29C47[0][B]   SPI_MCP3202/r_STATE_1_s1/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_STATE_1_s1      
  1000.999   -0.035     tSu         1        R29C47[0][B]   SPI_MCP3202/r_STATE_1_s1      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 4
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.204 24.954%, 
                    route: 3.389 70.237%, 
                    tC2Q: 0.232 4.808%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path20						
Path Summary:
Slack             : -5.529
Data Arrival Time : 1006.528
Data Required Time: 1000.999
From              : rst_n_s0
To                : r_SCK_enable_s1
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                    NODE               
 ========== ========= ====== ==== ======== ============== =============================== 
  999.999    999.999                                       active clock edge time         
  999.999    0.000                                         clk                            
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                     
  1000.681   0.683     tINS   RR   2525     IOL7[A]        clk_ibuf/O                     
  1001.895   1.213     tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK                   
  1002.127   0.232     tC2Q   RF   3        R30C30[0][A]   rst_n_s0/Q                     
  1002.924   0.797     tNET   FF   1        R42C29[3][A]   reset_n_w_s0/I0                
  1003.295   0.371     tINS   FF   55       R42C29[3][A]   reset_n_w_s0/F                 
  1005.578   2.283     tNET   FF   1        R29C46[0][B]   SPI_MCP3202/n303_s9/I1         
  1005.949   0.371     tINS   FF   4        R29C46[0][B]   SPI_MCP3202/n303_s9/F          
  1005.958   0.009     tNET   FF   1        R29C46[0][A]   SPI_MCP3202/n256_s6/I3         
  1006.528   0.570     tINS   FR   1        R29C46[0][A]   SPI_MCP3202/n256_s6/F          
  1006.528   0.000     tNET   RR   1        R29C46[0][A]   SPI_MCP3202/r_SCK_enable_s1/D  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                     NODE                
 ========== ========== ====== ==== ======== ============== ================================= 
  1000.000   1000.000                                       active clock edge time           
  1000.000   0.000                                          clk_125                          
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                   
  1000.682   0.683      tINS   RR   36       IOL29[B]       clk_125_ibuf/O                   
  1001.069   0.386      tNET   RR   1        R29C46[0][A]   SPI_MCP3202/r_SCK_enable_s1/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/r_SCK_enable_s1      
  1000.999   -0.035     tSu         1        R29C46[0][A]   SPI_MCP3202/r_SCK_enable_s1      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 4
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 1.312 28.319%, 
                    route: 3.089 66.673%, 
                    tC2Q: 0.232 5.008%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path21						
Path Summary:
Slack             : -5.383
Data Arrival Time : 1006.382
Data Required Time: 1000.999
From              : rst_n_s0
To                : sample_counter_11_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ========== ========= ====== ==== ======== ============== ======================================== 
  999.999    999.999                                       active clock edge time                  
  999.999    0.000                                         clk                                     
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                              
  1000.681   0.683     tINS   RR   2525     IOL7[A]        clk_ibuf/O                              
  1001.895   1.213     tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK                            
  1002.127   0.232     tC2Q   RF   3        R30C30[0][A]   rst_n_s0/Q                              
  1002.924   0.797     tNET   FF   1        R42C29[3][A]   reset_n_w_s0/I0                         
  1003.295   0.371     tINS   FF   55       R42C29[3][A]   reset_n_w_s0/F                          
  1005.578   2.283     tNET   FF   1        R31C48[3][A]   SPI_MCP3202/n32_s1/I2                   
  1006.040   0.462     tINS   FR   11       R31C48[3][A]   SPI_MCP3202/n32_s1/F                    
  1006.382   0.342     tNET   RR   1        R30C48[0][B]   SPI_MCP3202/sample_counter_11_s0/RESET  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                        NODE                  
 ========== ========== ====== ==== ======== ============== ====================================== 
  1000.000   1000.000                                       active clock edge time                
  1000.000   0.000                                          clk_125                               
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                        
  1000.682   0.683      tINS   RR   36       IOL29[B]       clk_125_ibuf/O                        
  1001.069   0.386      tNET   RR   1        R30C48[0][B]   SPI_MCP3202/sample_counter_11_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/sample_counter_11_s0      
  1000.999   -0.035     tSu         1        R30C48[0][B]   SPI_MCP3202/sample_counter_11_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 3
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.833 18.563%, 
                    route: 3.422 76.267%, 
                    tC2Q: 0.232 5.170%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path22						
Path Summary:
Slack             : -5.383
Data Arrival Time : 1006.382
Data Required Time: 1000.999
From              : rst_n_s0
To                : sample_counter_2_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ========== ========= ====== ==== ======== ============== ======================================= 
  999.999    999.999                                       active clock edge time                 
  999.999    0.000                                         clk                                    
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                             
  1000.681   0.683     tINS   RR   2525     IOL7[A]        clk_ibuf/O                             
  1001.895   1.213     tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK                           
  1002.127   0.232     tC2Q   RF   3        R30C30[0][A]   rst_n_s0/Q                             
  1002.924   0.797     tNET   FF   1        R42C29[3][A]   reset_n_w_s0/I0                        
  1003.295   0.371     tINS   FF   55       R42C29[3][A]   reset_n_w_s0/F                         
  1005.578   2.283     tNET   FF   1        R31C48[3][A]   SPI_MCP3202/n32_s1/I2                  
  1006.040   0.462     tINS   FR   11       R31C48[3][A]   SPI_MCP3202/n32_s1/F                   
  1006.382   0.342     tNET   RR   1        R30C48[2][A]   SPI_MCP3202/sample_counter_2_s0/RESET  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                       NODE                  
 ========== ========== ====== ==== ======== ============== ===================================== 
  1000.000   1000.000                                       active clock edge time               
  1000.000   0.000                                          clk_125                              
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                       
  1000.682   0.683      tINS   RR   36       IOL29[B]       clk_125_ibuf/O                       
  1001.069   0.386      tNET   RR   1        R30C48[2][A]   SPI_MCP3202/sample_counter_2_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/sample_counter_2_s0      
  1000.999   -0.035     tSu         1        R30C48[2][A]   SPI_MCP3202/sample_counter_2_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 3
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.833 18.563%, 
                    route: 3.422 76.267%, 
                    tC2Q: 0.232 5.170%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path23						
Path Summary:
Slack             : -5.383
Data Arrival Time : 1006.382
Data Required Time: 1000.999
From              : rst_n_s0
To                : sample_counter_6_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ========== ========= ====== ==== ======== ============== ======================================= 
  999.999    999.999                                       active clock edge time                 
  999.999    0.000                                         clk                                    
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                             
  1000.681   0.683     tINS   RR   2525     IOL7[A]        clk_ibuf/O                             
  1001.895   1.213     tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK                           
  1002.127   0.232     tC2Q   RF   3        R30C30[0][A]   rst_n_s0/Q                             
  1002.924   0.797     tNET   FF   1        R42C29[3][A]   reset_n_w_s0/I0                        
  1003.295   0.371     tINS   FF   55       R42C29[3][A]   reset_n_w_s0/F                         
  1005.578   2.283     tNET   FF   1        R31C48[3][A]   SPI_MCP3202/n32_s1/I2                  
  1006.040   0.462     tINS   FR   11       R31C48[3][A]   SPI_MCP3202/n32_s1/F                   
  1006.382   0.342     tNET   RR   1        R30C48[1][A]   SPI_MCP3202/sample_counter_6_s0/RESET  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                       NODE                  
 ========== ========== ====== ==== ======== ============== ===================================== 
  1000.000   1000.000                                       active clock edge time               
  1000.000   0.000                                          clk_125                              
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                       
  1000.682   0.683      tINS   RR   36       IOL29[B]       clk_125_ibuf/O                       
  1001.069   0.386      tNET   RR   1        R30C48[1][A]   SPI_MCP3202/sample_counter_6_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/sample_counter_6_s0      
  1000.999   -0.035     tSu         1        R30C48[1][A]   SPI_MCP3202/sample_counter_6_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 3
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.833 18.563%, 
                    route: 3.422 76.267%, 
                    tC2Q: 0.232 5.170%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path24						
Path Summary:
Slack             : -5.383
Data Arrival Time : 1006.382
Data Required Time: 1000.999
From              : rst_n_s0
To                : sample_counter_9_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ========== ========= ====== ==== ======== ============== ======================================= 
  999.999    999.999                                       active clock edge time                 
  999.999    0.000                                         clk                                    
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                             
  1000.681   0.683     tINS   RR   2525     IOL7[A]        clk_ibuf/O                             
  1001.895   1.213     tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK                           
  1002.127   0.232     tC2Q   RF   3        R30C30[0][A]   rst_n_s0/Q                             
  1002.924   0.797     tNET   FF   1        R42C29[3][A]   reset_n_w_s0/I0                        
  1003.295   0.371     tINS   FF   55       R42C29[3][A]   reset_n_w_s0/F                         
  1005.578   2.283     tNET   FF   1        R31C48[3][A]   SPI_MCP3202/n32_s1/I2                  
  1006.040   0.462     tINS   FR   11       R31C48[3][A]   SPI_MCP3202/n32_s1/F                   
  1006.382   0.342     tNET   RR   1        R30C48[0][A]   SPI_MCP3202/sample_counter_9_s0/RESET  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                       NODE                  
 ========== ========== ====== ==== ======== ============== ===================================== 
  1000.000   1000.000                                       active clock edge time               
  1000.000   0.000                                          clk_125                              
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                       
  1000.682   0.683      tINS   RR   36       IOL29[B]       clk_125_ibuf/O                       
  1001.069   0.386      tNET   RR   1        R30C48[0][A]   SPI_MCP3202/sample_counter_9_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/sample_counter_9_s0      
  1000.999   -0.035     tSu         1        R30C48[0][A]   SPI_MCP3202/sample_counter_9_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 3
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.833 18.563%, 
                    route: 3.422 76.267%, 
                    tC2Q: 0.232 5.170%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

						Path25						
Path Summary:
Slack             : -5.383
Data Arrival Time : 1006.382
Data Required Time: 1000.999
From              : rst_n_s0
To                : sample_counter_10_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_125:[R]

Data Arrival Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ========== ========= ====== ==== ======== ============== ======================================== 
  999.999    999.999                                       active clock edge time                  
  999.999    0.000                                         clk                                     
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I                              
  1000.681   0.683     tINS   RR   2525     IOL7[A]        clk_ibuf/O                              
  1001.895   1.213     tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK                            
  1002.127   0.232     tC2Q   RF   3        R30C30[0][A]   rst_n_s0/Q                              
  1002.924   0.797     tNET   FF   1        R42C29[3][A]   reset_n_w_s0/I0                         
  1003.295   0.371     tINS   FF   55       R42C29[3][A]   reset_n_w_s0/F                          
  1005.578   2.283     tNET   FF   1        R31C48[3][A]   SPI_MCP3202/n32_s1/I2                   
  1006.040   0.462     tINS   FR   11       R31C48[3][A]   SPI_MCP3202/n32_s1/F                    
  1006.382   0.342     tNET   RR   1        R30C48[1][B]   SPI_MCP3202/sample_counter_10_s0/RESET  

Data Required Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                        NODE                  
 ========== ========== ====== ==== ======== ============== ====================================== 
  1000.000   1000.000                                       active clock edge time                
  1000.000   0.000                                          clk_125                               
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                        
  1000.682   0.683      tINS   RR   36       IOL29[B]       clk_125_ibuf/O                        
  1001.069   0.386      tNET   RR   1        R30C48[1][B]   SPI_MCP3202/sample_counter_10_s0/CLK  
  1001.034   -0.035     tUnc                                SPI_MCP3202/sample_counter_10_s0      
  1000.999   -0.035     tSu         1        R30C48[1][B]   SPI_MCP3202/sample_counter_10_s0      

Path Statistics:
Clock Skew: -0.827
Setup Relationship: 0.001
Logic Level: 3
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.833 18.563%, 
                    route: 3.422 76.267%, 
                    tC2Q: 0.232 5.170%)
Required Clock Path Delay: (cell: 0.683 63.867%, 
                     route: 0.386 36.133%)

3.3.2 Hold Analysis Report
Report Command:report_timing -hold -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : -0.837
Data Arrival Time : 37.785
Data Required Time: 38.622
From              : csrn_sdram_r_s0
To                : cs_latch_1_s0
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                
 ======== ======== ====== ==== ======== ============== ================================== 
  37.037   37.037                                       active clock edge time            
  37.037   0.000                                        clk_sdram                         
  37.037   0.000    tCL    RR   120      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT  
  37.221   0.184    tNET   RR   1        R25C29[1][A]   csrn_sdram_r_s0/CLK               
  37.422   0.201    tC2Q   RF   3        R25C29[1][A]   csrn_sdram_r_s0/Q                 
  37.785   0.363    tNET   FF   1        R24C29[2][A]   cs_latch_1_s0/D                   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                 NODE           
 ======== ======== ====== ==== ======== ============== ======================== 
  37.037   37.037                                       active clock edge time  
  37.037   0.000                                        clk                     
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I              
  37.712   0.675    tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  38.576   0.864    tNET   RR   1        R24C29[2][A]   cs_latch_1_s0/CLK       
  38.611   0.035    tUnc                                cs_latch_1_s0           
  38.622   0.011    tHld        1        R24C29[2][A]   cs_latch_1_s0           

Path Statistics:
Clock Skew: 1.355
Hold Relationship: -0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.363 64.349%, 
                    tC2Q: 0.201 35.651%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path2						
Path Summary:
Slack             : -0.716
Data Arrival Time : 37.907
Data Required Time: 38.622
From              : csrn_sdram_r_s0
To                : CpuReq_s0
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                
 ======== ======== ====== ==== ======== ============== ================================== 
  37.037   37.037                                       active clock edge time            
  37.037   0.000                                        clk_sdram                         
  37.037   0.000    tCL    RR   120      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT  
  37.221   0.184    tNET   RR   1        R25C29[1][A]   csrn_sdram_r_s0/CLK               
  37.422   0.201    tC2Q   RF   3        R25C29[1][A]   csrn_sdram_r_s0/Q                 
  37.543   0.120    tNET   FF   1        R25C29[0][B]   n288_s1/I1                        
  37.907   0.364    tINS   FF   1        R25C29[0][B]   n288_s1/F                         
  37.907   0.000    tNET   FF   1        R25C29[0][B]   CpuReq_s0/D                       

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                 NODE           
 ======== ======== ====== ==== ======== ============== ======================== 
  37.037   37.037                                       active clock edge time  
  37.037   0.000                                        clk                     
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I              
  37.712   0.675    tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  38.576   0.864    tNET   RR   1        R25C29[0][B]   CpuReq_s0/CLK           
  38.611   0.035    tUnc                                CpuReq_s0               
  38.622   0.011    tHld        1        R25C29[0][B]   CpuReq_s0               

Path Statistics:
Clock Skew: 1.355
Hold Relationship: -0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.364 53.119%, 
                    route: 0.120 17.549%, 
                    tC2Q: 0.201 29.332%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path3						
Path Summary:
Slack             : -0.386
Data Arrival Time : 38.237
Data Required Time: 38.622
From              : cswn_sdram_r_s0
To                : cs_latch_0_s0
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                
 ======== ======== ====== ==== ======== ============== ================================== 
  37.037   37.037                                       active clock edge time            
  37.037   0.000                                        clk_sdram                         
  37.037   0.000    tCL    RR   120      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT  
  37.221   0.184    tNET   RR   1        R42C29[1][B]   cswn_sdram_r_s0/CLK               
  37.423   0.202    tC2Q   RR   4        R42C29[1][B]   cswn_sdram_r_s0/Q                 
  38.237   0.814    tNET   RR   1        R24C29[0][A]   cs_latch_0_s0/D                   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                 NODE           
 ======== ======== ====== ==== ======== ============== ======================== 
  37.037   37.037                                       active clock edge time  
  37.037   0.000                                        clk                     
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I              
  37.712   0.675    tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  38.576   0.864    tNET   RR   1        R24C29[0][A]   cs_latch_0_s0/CLK       
  38.611   0.035    tUnc                                cs_latch_0_s0           
  38.622   0.011    tHld        1        R24C29[0][A]   cs_latch_0_s0           

Path Statistics:
Clock Skew: 1.355
Hold Relationship: -0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.814 80.111%, 
                    tC2Q: 0.202 19.889%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path4						
Path Summary:
Slack             : -0.278
Data Arrival Time : 38.345
Data Required Time: 38.622
From              : cswn_sdram_r_s0
To                : CpuWrt_s0
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                
 ======== ======== ====== ==== ======== ============== ================================== 
  37.037   37.037                                       active clock edge time            
  37.037   0.000                                        clk_sdram                         
  37.037   0.000    tCL    RR   120      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT  
  37.221   0.184    tNET   RR   1        R42C29[1][B]   cswn_sdram_r_s0/CLK               
  37.423   0.202    tC2Q   RR   4        R42C29[1][B]   cswn_sdram_r_s0/Q                 
  38.001   0.577    tNET   RR   1        R25C29[0][A]   n289_s1/I0                        
  38.345   0.344    tINS   RF   1        R25C29[0][A]   n289_s1/F                         
  38.345   0.000    tNET   FF   1        R25C29[0][A]   CpuWrt_s0/D                       

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                 NODE           
 ======== ======== ====== ==== ======== ============== ======================== 
  37.037   37.037                                       active clock edge time  
  37.037   0.000                                        clk                     
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I              
  37.712   0.675    tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  38.576   0.864    tNET   RR   1        R25C29[0][A]   CpuWrt_s0/CLK           
  38.611   0.035    tUnc                                CpuWrt_s0               
  38.622   0.011    tHld        1        R25C29[0][A]   CpuWrt_s0               

Path Statistics:
Clock Skew: 1.355
Hold Relationship: -0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.344 30.619%, 
                    route: 0.577 51.401%, 
                    tC2Q: 0.202 17.980%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path5						
Path Summary:
Slack             : -0.145
Data Arrival Time : 1001.439
Data Required Time: 1001.584
From              : r_DV_s1
To                : sample_12_s0
Launch Clk        : clk_125:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                 NODE            
 ========== ========== ====== ==== ======== ============== ========================= 
  1000.000   1000.000                                       active clock edge time   
  1000.000   0.000                                          clk_125                  
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I           
  1000.675   0.675      tINS   RR   36       IOL29[B]       clk_125_ibuf/O           
  1000.986   0.310      tNET   RR   1        R30C47[2][A]   SPI_MCP3202/r_DV_s1/CLK  
  1001.188   0.202      tC2Q   RR   10       R30C47[2][A]   SPI_MCP3202/r_DV_s1/Q    
  1001.439   0.252      tNET   RR   1        R30C45[2][A]   sample_12_s0/CE          

Data Required Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                 NODE           
 ========== ========= ====== ==== ======== ============== ======================== 
  999.999    999.999                                       active clock edge time  
  999.999    0.000                                         clk                     
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I              
  1000.674   0.675     tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1001.538   0.864     tNET   RR   1        R30C45[2][A]   sample_12_s0/CLK        
  1001.573   0.035     tUnc                                sample_12_s0            
  1001.584   0.011     tHld        1        R30C45[2][A]   sample_12_s0            

Path Statistics:
Clock Skew: 0.554
Hold Relationship: -0.001
Logic Level: 1
Arrival Clock Path delay: (cell: 0.675 68.531%, 
                     route: 0.310 31.469%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.252 55.471%, 
                    tC2Q: 0.202 44.529%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path6						
Path Summary:
Slack             : -0.145
Data Arrival Time : 1001.439
Data Required Time: 1001.584
From              : r_DV_s1
To                : sample_13_s0
Launch Clk        : clk_125:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                 NODE            
 ========== ========== ====== ==== ======== ============== ========================= 
  1000.000   1000.000                                       active clock edge time   
  1000.000   0.000                                          clk_125                  
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I           
  1000.675   0.675      tINS   RR   36       IOL29[B]       clk_125_ibuf/O           
  1000.986   0.310      tNET   RR   1        R30C47[2][A]   SPI_MCP3202/r_DV_s1/CLK  
  1001.188   0.202      tC2Q   RR   10       R30C47[2][A]   SPI_MCP3202/r_DV_s1/Q    
  1001.439   0.252      tNET   RR   1        R30C45[2][B]   sample_13_s0/CE          

Data Required Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                 NODE           
 ========== ========= ====== ==== ======== ============== ======================== 
  999.999    999.999                                       active clock edge time  
  999.999    0.000                                         clk                     
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I              
  1000.674   0.675     tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1001.538   0.864     tNET   RR   1        R30C45[2][B]   sample_13_s0/CLK        
  1001.573   0.035     tUnc                                sample_13_s0            
  1001.584   0.011     tHld        1        R30C45[2][B]   sample_13_s0            

Path Statistics:
Clock Skew: 0.554
Hold Relationship: -0.001
Logic Level: 1
Arrival Clock Path delay: (cell: 0.675 68.531%, 
                     route: 0.310 31.469%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.252 55.471%, 
                    tC2Q: 0.202 44.529%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path7						
Path Summary:
Slack             : -0.134
Data Arrival Time : 1001.451
Data Required Time: 1001.584
From              : r_DV_s1
To                : sample_4_s0
Launch Clk        : clk_125:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                 NODE            
 ========== ========== ====== ==== ======== ============== ========================= 
  1000.000   1000.000                                       active clock edge time   
  1000.000   0.000                                          clk_125                  
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I           
  1000.675   0.675      tINS   RR   36       IOL29[B]       clk_125_ibuf/O           
  1000.986   0.310      tNET   RR   1        R30C47[2][A]   SPI_MCP3202/r_DV_s1/CLK  
  1001.188   0.202      tC2Q   RR   10       R30C47[2][A]   SPI_MCP3202/r_DV_s1/Q    
  1001.451   0.263      tNET   RR   1        R31C45[0][A]   sample_4_s0/CE           

Data Required Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                 NODE           
 ========== ========= ====== ==== ======== ============== ======================== 
  999.999    999.999                                       active clock edge time  
  999.999    0.000                                         clk                     
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I              
  1000.674   0.675     tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1001.538   0.864     tNET   RR   1        R31C45[0][A]   sample_4_s0/CLK         
  1001.573   0.035     tUnc                                sample_4_s0             
  1001.584   0.011     tHld        1        R31C45[0][A]   sample_4_s0             

Path Statistics:
Clock Skew: 0.554
Hold Relationship: -0.001
Logic Level: 1
Arrival Clock Path delay: (cell: 0.675 68.531%, 
                     route: 0.310 31.469%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.263 56.544%, 
                    tC2Q: 0.202 43.456%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path8						
Path Summary:
Slack             : -0.134
Data Arrival Time : 1001.451
Data Required Time: 1001.584
From              : r_DV_s1
To                : sample_5_s0
Launch Clk        : clk_125:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                 NODE            
 ========== ========== ====== ==== ======== ============== ========================= 
  1000.000   1000.000                                       active clock edge time   
  1000.000   0.000                                          clk_125                  
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I           
  1000.675   0.675      tINS   RR   36       IOL29[B]       clk_125_ibuf/O           
  1000.986   0.310      tNET   RR   1        R30C47[2][A]   SPI_MCP3202/r_DV_s1/CLK  
  1001.188   0.202      tC2Q   RR   10       R30C47[2][A]   SPI_MCP3202/r_DV_s1/Q    
  1001.451   0.263      tNET   RR   1        R31C45[0][B]   sample_5_s0/CE           

Data Required Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                 NODE           
 ========== ========= ====== ==== ======== ============== ======================== 
  999.999    999.999                                       active clock edge time  
  999.999    0.000                                         clk                     
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I              
  1000.674   0.675     tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1001.538   0.864     tNET   RR   1        R31C45[0][B]   sample_5_s0/CLK         
  1001.573   0.035     tUnc                                sample_5_s0             
  1001.584   0.011     tHld        1        R31C45[0][B]   sample_5_s0             

Path Statistics:
Clock Skew: 0.554
Hold Relationship: -0.001
Logic Level: 1
Arrival Clock Path delay: (cell: 0.675 68.531%, 
                     route: 0.310 31.469%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.263 56.544%, 
                    tC2Q: 0.202 43.456%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path9						
Path Summary:
Slack             : -0.133
Data Arrival Time : 1001.452
Data Required Time: 1001.584
From              : r_DV_s1
To                : sample_9_s0
Launch Clk        : clk_125:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                 NODE            
 ========== ========== ====== ==== ======== ============== ========================= 
  1000.000   1000.000                                       active clock edge time   
  1000.000   0.000                                          clk_125                  
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I           
  1000.675   0.675      tINS   RR   36       IOL29[B]       clk_125_ibuf/O           
  1000.986   0.310      tNET   RR   1        R30C47[2][A]   SPI_MCP3202/r_DV_s1/CLK  
  1001.188   0.202      tC2Q   RR   10       R30C47[2][A]   SPI_MCP3202/r_DV_s1/Q    
  1001.452   0.264      tNET   RR   1        R32C46[1][A]   sample_9_s0/CE           

Data Required Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                 NODE           
 ========== ========= ====== ==== ======== ============== ======================== 
  999.999    999.999                                       active clock edge time  
  999.999    0.000                                         clk                     
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I              
  1000.674   0.675     tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1001.538   0.864     tNET   RR   1        R32C46[1][A]   sample_9_s0/CLK         
  1001.573   0.035     tUnc                                sample_9_s0             
  1001.584   0.011     tHld        1        R32C46[1][A]   sample_9_s0             

Path Statistics:
Clock Skew: 0.554
Hold Relationship: -0.001
Logic Level: 1
Arrival Clock Path delay: (cell: 0.675 68.531%, 
                     route: 0.310 31.469%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.264 56.652%, 
                    tC2Q: 0.202 43.348%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path10						
Path Summary:
Slack             : -0.133
Data Arrival Time : 1001.452
Data Required Time: 1001.584
From              : r_DV_s1
To                : sample_10_s0
Launch Clk        : clk_125:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                 NODE            
 ========== ========== ====== ==== ======== ============== ========================= 
  1000.000   1000.000                                       active clock edge time   
  1000.000   0.000                                          clk_125                  
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I           
  1000.675   0.675      tINS   RR   36       IOL29[B]       clk_125_ibuf/O           
  1000.986   0.310      tNET   RR   1        R30C47[2][A]   SPI_MCP3202/r_DV_s1/CLK  
  1001.188   0.202      tC2Q   RR   10       R30C47[2][A]   SPI_MCP3202/r_DV_s1/Q    
  1001.452   0.264      tNET   RR   1        R29C46[2][B]   sample_10_s0/CE          

Data Required Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                 NODE           
 ========== ========= ====== ==== ======== ============== ======================== 
  999.999    999.999                                       active clock edge time  
  999.999    0.000                                         clk                     
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I              
  1000.674   0.675     tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1001.538   0.864     tNET   RR   1        R29C46[2][B]   sample_10_s0/CLK        
  1001.573   0.035     tUnc                                sample_10_s0            
  1001.584   0.011     tHld        1        R29C46[2][B]   sample_10_s0            

Path Statistics:
Clock Skew: 0.554
Hold Relationship: -0.001
Logic Level: 1
Arrival Clock Path delay: (cell: 0.675 68.531%, 
                     route: 0.310 31.469%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.264 56.652%, 
                    tC2Q: 0.202 43.348%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path11						
Path Summary:
Slack             : -0.133
Data Arrival Time : 1001.452
Data Required Time: 1001.584
From              : r_DV_s1
To                : sample_11_s0
Launch Clk        : clk_125:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                 NODE            
 ========== ========== ====== ==== ======== ============== ========================= 
  1000.000   1000.000                                       active clock edge time   
  1000.000   0.000                                          clk_125                  
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I           
  1000.675   0.675      tINS   RR   36       IOL29[B]       clk_125_ibuf/O           
  1000.986   0.310      tNET   RR   1        R30C47[2][A]   SPI_MCP3202/r_DV_s1/CLK  
  1001.188   0.202      tC2Q   RR   10       R30C47[2][A]   SPI_MCP3202/r_DV_s1/Q    
  1001.452   0.264      tNET   RR   1        R29C46[2][A]   sample_11_s0/CE          

Data Required Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                 NODE           
 ========== ========= ====== ==== ======== ============== ======================== 
  999.999    999.999                                       active clock edge time  
  999.999    0.000                                         clk                     
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I              
  1000.674   0.675     tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1001.538   0.864     tNET   RR   1        R29C46[2][A]   sample_11_s0/CLK        
  1001.573   0.035     tUnc                                sample_11_s0            
  1001.584   0.011     tHld        1        R29C46[2][A]   sample_11_s0            

Path Statistics:
Clock Skew: 0.554
Hold Relationship: -0.001
Logic Level: 1
Arrival Clock Path delay: (cell: 0.675 68.531%, 
                     route: 0.310 31.469%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.264 56.652%, 
                    tC2Q: 0.202 43.348%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path12						
Path Summary:
Slack             : -0.118
Data Arrival Time : 38.742
Data Required Time: 38.860
From              : data_7_s0
To                : blkram_blkram_0_0_s
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                    NODE                               
 ======== ======== ====== ==== ======== ============== =============================================================== 
  37.037   37.037                                       active clock edge time                                         
  37.037   0.000                                        clk_sdram                                                      
  37.037   0.000    tCL    RR   120      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT                               
  37.221   0.184    tNET   RR   1        R17C27[1][A]   vram/data_7_s0/CLK                                             
  37.422   0.201    tC2Q   RF   2        R17C27[1][A]   vram/data_7_s0/Q                                               
  37.547   0.125    tNET   FF   1        R18C27[2][A]   u_v9958/U_VDP_GRAPHIC4567/FIFODATA_IN_7_s0/I0                  
  37.857   0.310    tINS   FR   1        R18C27[2][A]   u_v9958/U_VDP_GRAPHIC4567/FIFODATA_IN_7_s0/F                   
  38.742   0.885    tNET   RR   1        BSRAM_R46[6]   u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/DI[7]  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                   NODE                              
 ======== ======== ====== ==== ======== ============== ============================================================= 
  37.037   37.037                                       active clock edge time                                       
  37.037   0.000                                        clk                                                          
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                                                   
  37.712   0.675    tINS   RR   2525     IOL7[A]        clk_ibuf/O                                                   
  38.576   0.864    tNET   RR   1        BSRAM_R46[6]   u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/CLK  
  38.611   0.035    tUnc                                u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s      
  38.860   0.249    tHld        1        BSRAM_R46[6]   u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: -0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.310 20.383%, 
                    route: 1.010 66.401%, 
                    tC2Q: 0.201 13.216%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path13						
Path Summary:
Slack             : -0.049
Data Arrival Time : 38.573
Data Required Time: 38.622
From              : data_15_s0
To                : VDPCMDVRAMRDDATA_7_s0
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                
 ======== ======== ====== ==== ======== ============== ================================== 
  37.037   37.037                                       active clock edge time            
  37.037   0.000                                        clk_sdram                         
  37.037   0.000    tCL    RR   120      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT  
  37.221   0.184    tNET   RR   1        R17C27[0][A]   vram/data_15_s0/CLK               
  37.422   0.201    tC2Q   RF   2        R17C27[0][A]   vram/data_15_s0/Q                 
  37.547   0.125    tNET   FF   1        R17C27[1][B]   u_v9958/PRAMDAT_7_s1/I0           
  37.837   0.290    tINS   FF   1        R17C27[1][B]   u_v9958/PRAMDAT_7_s1/F            
  37.841   0.004    tNET   FF   1        R17C27[3][B]   u_v9958/PRAMDAT_7_s0/I3           
  38.205   0.364    tINS   FF   15       R17C27[3][B]   u_v9958/PRAMDAT_7_s0/F            
  38.573   0.368    tNET   FF   1        R17C26[0][A]   u_v9958/VDPCMDVRAMRDDATA_7_s0/D   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                 
 ======== ======== ====== ==== ======== ============== =================================== 
  37.037   37.037                                       active clock edge time             
  37.037   0.000                                        clk                                
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                         
  37.712   0.675    tINS   RR   2525     IOL7[A]        clk_ibuf/O                         
  38.576   0.864    tNET   RR   1        R17C26[0][A]   u_v9958/VDPCMDVRAMRDDATA_7_s0/CLK  
  38.611   0.035    tUnc                                u_v9958/VDPCMDVRAMRDDATA_7_s0      
  38.622   0.011    tHld        1        R17C26[0][A]   u_v9958/VDPCMDVRAMRDDATA_7_s0      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: -0.000
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.654 48.379%, 
                    route: 0.497 36.752%, 
                    tC2Q: 0.201 14.869%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path14						
Path Summary:
Slack             : -0.049
Data Arrival Time : 1001.536
Data Required Time: 1001.584
From              : r_DATA_7_s0
To                : sample_9_s0
Launch Clk        : clk_125:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                   NODE              
 ========== ========== ====== ==== ======== ============== ============================= 
  1000.000   1000.000                                       active clock edge time       
  1000.000   0.000                                          clk_125                      
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I               
  1000.675   0.675      tINS   RR   36       IOL29[B]       clk_125_ibuf/O               
  1000.986   0.310      tNET   RR   1        R32C46[2][A]   SPI_MCP3202/r_DATA_7_s0/CLK  
  1001.187   0.201      tC2Q   RF   1        R32C46[2][A]   SPI_MCP3202/r_DATA_7_s0/Q    
  1001.536   0.349      tNET   FF   1        R32C46[1][A]   sample_9_s0/D                

Data Required Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                 NODE           
 ========== ========= ====== ==== ======== ============== ======================== 
  999.999    999.999                                       active clock edge time  
  999.999    0.000                                         clk                     
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I              
  1000.674   0.675     tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1001.538   0.864     tNET   RR   1        R32C46[1][A]   sample_9_s0/CLK         
  1001.573   0.035     tUnc                                sample_9_s0             
  1001.584   0.011     tHld        1        R32C46[1][A]   sample_9_s0             

Path Statistics:
Clock Skew: 0.554
Hold Relationship: -0.001
Logic Level: 1
Arrival Clock Path delay: (cell: 0.675 68.531%, 
                     route: 0.310 31.469%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.349 63.453%, 
                    tC2Q: 0.201 36.547%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path15						
Path Summary:
Slack             : -0.044
Data Arrival Time : 1001.541
Data Required Time: 1001.584
From              : r_DATA_5_s0
To                : sample_7_s0
Launch Clk        : clk_125:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                   NODE              
 ========== ========== ====== ==== ======== ============== ============================= 
  1000.000   1000.000                                       active clock edge time       
  1000.000   0.000                                          clk_125                      
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I               
  1000.675   0.675      tINS   RR   36       IOL29[B]       clk_125_ibuf/O               
  1000.986   0.310      tNET   RR   1        R31C47[1][A]   SPI_MCP3202/r_DATA_5_s0/CLK  
  1001.187   0.201      tC2Q   RF   1        R31C47[1][A]   SPI_MCP3202/r_DATA_5_s0/Q    
  1001.541   0.354      tNET   FF   1        R30C47[1][A]   sample_7_s0/D                

Data Required Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                 NODE           
 ========== ========= ====== ==== ======== ============== ======================== 
  999.999    999.999                                       active clock edge time  
  999.999    0.000                                         clk                     
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I              
  1000.674   0.675     tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1001.538   0.864     tNET   RR   1        R30C47[1][A]   sample_7_s0/CLK         
  1001.573   0.035     tUnc                                sample_7_s0             
  1001.584   0.011     tHld        1        R30C47[1][A]   sample_7_s0             

Path Statistics:
Clock Skew: 0.554
Hold Relationship: -0.001
Logic Level: 1
Arrival Clock Path delay: (cell: 0.675 68.531%, 
                     route: 0.310 31.469%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.354 63.777%, 
                    tC2Q: 0.201 36.223%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path16						
Path Summary:
Slack             : -0.044
Data Arrival Time : 1001.541
Data Required Time: 1001.584
From              : r_DATA_11_s0
To                : sample_13_s0
Launch Clk        : clk_125:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                    NODE              
 ========== ========== ====== ==== ======== ============== ============================== 
  1000.000   1000.000                                       active clock edge time        
  1000.000   0.000                                          clk_125                       
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                
  1000.675   0.675      tINS   RR   36       IOL29[B]       clk_125_ibuf/O                
  1000.986   0.310      tNET   RR   1        R31C45[1][A]   SPI_MCP3202/r_DATA_11_s0/CLK  
  1001.187   0.201      tC2Q   RF   1        R31C45[1][A]   SPI_MCP3202/r_DATA_11_s0/Q    
  1001.541   0.354      tNET   FF   1        R30C45[2][B]   sample_13_s0/D                

Data Required Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                 NODE           
 ========== ========= ====== ==== ======== ============== ======================== 
  999.999    999.999                                       active clock edge time  
  999.999    0.000                                         clk                     
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I              
  1000.674   0.675     tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1001.538   0.864     tNET   RR   1        R30C45[2][B]   sample_13_s0/CLK        
  1001.573   0.035     tUnc                                sample_13_s0            
  1001.584   0.011     tHld        1        R30C45[2][B]   sample_13_s0            

Path Statistics:
Clock Skew: 0.554
Hold Relationship: -0.001
Logic Level: 1
Arrival Clock Path delay: (cell: 0.675 68.531%, 
                     route: 0.310 31.469%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.354 63.777%, 
                    tC2Q: 0.201 36.223%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path17						
Path Summary:
Slack             : -0.038
Data Arrival Time : 1001.546
Data Required Time: 1001.584
From              : r_DATA_9_s0
To                : sample_11_s0
Launch Clk        : clk_125:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                   NODE              
 ========== ========== ====== ==== ======== ============== ============================= 
  1000.000   1000.000                                       active clock edge time       
  1000.000   0.000                                          clk_125                      
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I               
  1000.675   0.675      tINS   RR   36       IOL29[B]       clk_125_ibuf/O               
  1000.986   0.310      tNET   RR   1        R31C46[2][A]   SPI_MCP3202/r_DATA_9_s0/CLK  
  1001.188   0.202      tC2Q   RR   1        R31C46[2][A]   SPI_MCP3202/r_DATA_9_s0/Q    
  1001.546   0.358      tNET   RR   1        R29C46[2][A]   sample_11_s0/D               

Data Required Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                 NODE           
 ========== ========= ====== ==== ======== ============== ======================== 
  999.999    999.999                                       active clock edge time  
  999.999    0.000                                         clk                     
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I              
  1000.674   0.675     tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1001.538   0.864     tNET   RR   1        R29C46[2][A]   sample_11_s0/CLK        
  1001.573   0.035     tUnc                                sample_11_s0            
  1001.584   0.011     tHld        1        R29C46[2][A]   sample_11_s0            

Path Statistics:
Clock Skew: 0.554
Hold Relationship: -0.001
Logic Level: 1
Arrival Clock Path delay: (cell: 0.675 68.531%, 
                     route: 0.310 31.469%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.358 63.943%, 
                    tC2Q: 0.202 36.057%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path18						
Path Summary:
Slack             : -0.038
Data Arrival Time : 1001.546
Data Required Time: 1001.584
From              : r_DATA_10_s0
To                : sample_12_s0
Launch Clk        : clk_125:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                    NODE              
 ========== ========== ====== ==== ======== ============== ============================== 
  1000.000   1000.000                                       active clock edge time        
  1000.000   0.000                                          clk_125                       
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I                
  1000.675   0.675      tINS   RR   36       IOL29[B]       clk_125_ibuf/O                
  1000.986   0.310      tNET   RR   1        R31C45[2][A]   SPI_MCP3202/r_DATA_10_s0/CLK  
  1001.188   0.202      tC2Q   RR   1        R31C45[2][A]   SPI_MCP3202/r_DATA_10_s0/Q    
  1001.546   0.358      tNET   RR   1        R30C45[2][A]   sample_12_s0/D                

Data Required Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                 NODE           
 ========== ========= ====== ==== ======== ============== ======================== 
  999.999    999.999                                       active clock edge time  
  999.999    0.000                                         clk                     
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I              
  1000.674   0.675     tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1001.538   0.864     tNET   RR   1        R30C45[2][A]   sample_12_s0/CLK        
  1001.573   0.035     tUnc                                sample_12_s0            
  1001.584   0.011     tHld        1        R30C45[2][A]   sample_12_s0            

Path Statistics:
Clock Skew: 0.554
Hold Relationship: -0.001
Logic Level: 1
Arrival Clock Path delay: (cell: 0.675 68.531%, 
                     route: 0.310 31.469%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.358 63.943%, 
                    tC2Q: 0.202 36.057%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path19						
Path Summary:
Slack             : -0.009
Data Arrival Time : 1001.576
Data Required Time: 1001.584
From              : r_DV_s1
To                : sample_6_s0
Launch Clk        : clk_125:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                 NODE            
 ========== ========== ====== ==== ======== ============== ========================= 
  1000.000   1000.000                                       active clock edge time   
  1000.000   0.000                                          clk_125                  
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I           
  1000.675   0.675      tINS   RR   36       IOL29[B]       clk_125_ibuf/O           
  1000.986   0.310      tNET   RR   1        R30C47[2][A]   SPI_MCP3202/r_DV_s1/CLK  
  1001.188   0.202      tC2Q   RR   10       R30C47[2][A]   SPI_MCP3202/r_DV_s1/Q    
  1001.576   0.388      tNET   RR   1        R30C46[2][A]   sample_6_s0/CE           

Data Required Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                 NODE           
 ========== ========= ====== ==== ======== ============== ======================== 
  999.999    999.999                                       active clock edge time  
  999.999    0.000                                         clk                     
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I              
  1000.674   0.675     tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1001.538   0.864     tNET   RR   1        R30C46[2][A]   sample_6_s0/CLK         
  1001.573   0.035     tUnc                                sample_6_s0             
  1001.584   0.011     tHld        1        R30C46[2][A]   sample_6_s0             

Path Statistics:
Clock Skew: 0.554
Hold Relationship: -0.001
Logic Level: 1
Arrival Clock Path delay: (cell: 0.675 68.531%, 
                     route: 0.310 31.469%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.388 65.753%, 
                    tC2Q: 0.202 34.247%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path20						
Path Summary:
Slack             : -0.009
Data Arrival Time : 1001.576
Data Required Time: 1001.584
From              : r_DV_s1
To                : sample_8_s0
Launch Clk        : clk_125:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
     AT       DELAY     TYPE   RF   FANOUT       LOC                 NODE            
 ========== ========== ====== ==== ======== ============== ========================= 
  1000.000   1000.000                                       active clock edge time   
  1000.000   0.000                                          clk_125                  
  1000.000   0.000      tCL    RR   1        IOL29[B]       clk_125_ibuf/I           
  1000.675   0.675      tINS   RR   36       IOL29[B]       clk_125_ibuf/O           
  1000.986   0.310      tNET   RR   1        R30C47[2][A]   SPI_MCP3202/r_DV_s1/CLK  
  1001.188   0.202      tC2Q   RR   10       R30C47[2][A]   SPI_MCP3202/r_DV_s1/Q    
  1001.576   0.388      tNET   RR   1        R30C46[2][B]   sample_8_s0/CE           

Data Required Path:
     AT       DELAY    TYPE   RF   FANOUT       LOC                 NODE           
 ========== ========= ====== ==== ======== ============== ======================== 
  999.999    999.999                                       active clock edge time  
  999.999    0.000                                         clk                     
  999.999    0.000     tCL    RR   1        IOL7[A]        clk_ibuf/I              
  1000.674   0.675     tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1001.538   0.864     tNET   RR   1        R30C46[2][B]   sample_8_s0/CLK         
  1001.573   0.035     tUnc                                sample_8_s0             
  1001.584   0.011     tHld        1        R30C46[2][B]   sample_8_s0             

Path Statistics:
Clock Skew: 0.554
Hold Relationship: -0.001
Logic Level: 1
Arrival Clock Path delay: (cell: 0.675 68.531%, 
                     route: 0.310 31.469%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.388 65.753%, 
                    tC2Q: 0.202 34.247%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path21						
Path Summary:
Slack             : 0.004
Data Arrival Time : 0.234
Data Required Time: 0.230
From              : n454_s0
To                : clk_cpu_s0
Launch Clk        : clk_cpu:[R]
Latch Clk         : clk_sdram:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk_cpu                 
  0.000   0.000   tCL    RR   3        R21C27[0][A]   clk_cpu_s0/Q            
  0.002   0.002   tNET   RR   1        R21C27[0][A]   n454_s0/I0              
  0.234   0.232   tINS   RF   1        R21C27[0][A]   n454_s0/F               
  0.234   0.000   tNET   FF   1        R21C27[0][A]   clk_cpu_s0/D            

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                      NODE                
 ======= ======= ====== ==== ======== ============== ================================== 
  0.000   0.000                                       active clock edge time            
  0.000   0.000                                       clk_sdram                         
  0.000   0.000   tCL    RR   120      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT  
  0.184   0.184   tNET   RR   1        R21C27[0][A]   clk_cpu_s0/CLK                    
  0.219   0.035   tUnc                                clk_cpu_s0                        
  0.230   0.011   tHld        1        R21C27[0][A]   clk_cpu_s0                        

Path Statistics:
Clock Skew: 0.184
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.232 98.957%, 
                    route: 0.000 0.000%, 
                    tC2Q: 0.002 1.043%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)

						Path22						
Path Summary:
Slack             : 0.010
Data Arrival Time : 38.632
Data Required Time: 38.622
From              : csrn_sdram_r_s0
To                : io_state_r_s5
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                
 ======== ======== ====== ==== ======== ============== ================================== 
  37.037   37.037                                       active clock edge time            
  37.037   0.000                                        clk_sdram                         
  37.037   0.000    tCL    RR   120      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT  
  37.221   0.184    tNET   RR   1        R25C29[1][A]   csrn_sdram_r_s0/CLK               
  37.422   0.201    tC2Q   RF   3        R25C29[1][A]   csrn_sdram_r_s0/Q                 
  37.553   0.131    tNET   FF   1        R24C29[1][B]   io_state_r_s4/I0                  
  37.917   0.364    tINS   FF   1        R24C29[1][B]   io_state_r_s4/F                   
  37.921   0.004    tNET   FF   1        R24C29[2][B]   io_state_r_s6/I1                  
  38.285   0.364    tINS   FF   1        R24C29[2][B]   io_state_r_s6/F                   
  38.288   0.004    tNET   FF   1        R24C29[1][A]   CpuDbo_7_s4/I0                    
  38.632   0.344    tINS   FF   1        R24C29[1][A]   CpuDbo_7_s4/F                     
  38.632   0.000    tNET   FF   1        R24C29[1][A]   io_state_r_s5/D                   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                 NODE           
 ======== ======== ====== ==== ======== ============== ======================== 
  37.037   37.037                                       active clock edge time  
  37.037   0.000                                        clk                     
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I              
  37.712   0.675    tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  38.576   0.864    tNET   RR   1        R24C29[1][A]   io_state_r_s5/CLK       
  38.611   0.035    tUnc                                io_state_r_s5           
  38.622   0.011    tHld        1        R24C29[1][A]   io_state_r_s5           

Path Statistics:
Clock Skew: 1.355
Hold Relationship: -0.000
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 1.072 75.985%, 
                    route: 0.138 9.768%, 
                    tC2Q: 0.201 14.247%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path23						
Path Summary:
Slack             : 0.010
Data Arrival Time : 38.870
Data Required Time: 38.860
From              : data_4_s0
To                : blkram_blkram_0_0_s
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                    NODE                               
 ======== ======== ====== ==== ======== ============== =============================================================== 
  37.037   37.037                                       active clock edge time                                         
  37.037   0.000                                        clk_sdram                                                      
  37.037   0.000    tCL    RR   120      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT                               
  37.221   0.184    tNET   RR   1        R17C27[2][B]   vram/data_4_s0/CLK                                             
  37.423   0.202    tC2Q   RR   2        R17C27[2][B]   vram/data_4_s0/Q                                               
  37.675   0.252    tNET   RR   1        R18C27[1][A]   u_v9958/U_VDP_GRAPHIC4567/FIFODATA_IN_4_s0/I0                  
  37.985   0.310    tINS   RR   1        R18C27[1][A]   u_v9958/U_VDP_GRAPHIC4567/FIFODATA_IN_4_s0/F                   
  38.870   0.885    tNET   RR   1        BSRAM_R46[6]   u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/DI[4]  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                                   NODE                              
 ======== ======== ====== ==== ======== ============== ============================================================= 
  37.037   37.037                                       active clock edge time                                       
  37.037   0.000                                        clk                                                          
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                                                   
  37.712   0.675    tINS   RR   2525     IOL7[A]        clk_ibuf/O                                                   
  38.576   0.864    tNET   RR   1        BSRAM_R46[6]   u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/CLK  
  38.611   0.035    tUnc                                u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s      
  38.860   0.249    tHld        1        BSRAM_R46[6]   u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: -0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.310 18.800%, 
                    route: 1.137 68.949%, 
                    tC2Q: 0.202 12.251%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path24						
Path Summary:
Slack             : 0.060
Data Arrival Time : 1.740
Data Required Time: 1.680
From              : FIFOIN_s1
To                : blkram_blkram_0_0_s
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                                   NODE                              
 ======= ======= ====== ==== ======== ============== ============================================================= 
  0.000   0.000                                       active clock edge time                                       
  0.000   0.000                                       clk                                                          
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                                                   
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                                                   
  1.539   0.864   tNET   RR   1        R39C20[1][A]   u_v9958/U_VDP_GRAPHIC4567/FIFOIN_s1/CLK                      
  1.740   0.201   tC2Q   RF   10       R39C20[1][A]   u_v9958/U_VDP_GRAPHIC4567/FIFOIN_s1/Q                        
  1.740   0.000   tNET   FF   1        BSRAM_R46[6]   u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/WRE  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                                   NODE                              
 ======= ======= ====== ==== ======== ============== ============================================================= 
  0.000   0.000                                       active clock edge time                                       
  0.000   0.000                                       clk                                                          
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                                                   
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                                                   
  1.539   0.864   tNET   RR   1        BSRAM_R46[6]   u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/CLK  
  1.680   0.141   tHld        1        BSRAM_R46[6]   u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.000 0.000%, 
                    tC2Q: 0.201 100.000%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path25						
Path Summary:
Slack             : 0.060
Data Arrival Time : 1.740
Data Required Time: 1.680
From              : FF_V_CNT_IN_FRAME_1_s0
To                : IMEM_IMEM_0_0_s
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                                NODE                          
 ======= ======= ====== ==== ======== ============== ====================================================== 
  0.000   0.000                                       active clock edge time                                
  0.000   0.000                                       clk                                                   
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                                            
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                                            
  1.539   0.864   tNET   RR   1        R39C28[2][B]   u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0/CLK  
  1.740   0.201   tC2Q   RF   42       R39C28[2][B]   u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0/Q    
  1.740   0.000   tNET   FF   1        BSRAM_R46[8]   u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s/WRE   

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                               NODE                          
 ======= ======= ====== ==== ======== ============== ===================================================== 
  0.000   0.000                                       active clock edge time                               
  0.000   0.000                                       clk                                                  
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                                           
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                                           
  1.539   0.864   tNET   RR   1        BSRAM_R46[8]   u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s/CLK  
  1.680   0.141   tHld        1        BSRAM_R46[8]   u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.000 0.000%, 
                    tC2Q: 0.201 100.000%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

3.3.3 Recovery Analysis Report
Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : -0.986
Data Arrival Time : 4.624
Data Required Time: 3.638
From              : rst_n_s0
To                : gwSer2
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O               
  1.896   1.213   tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK             
  2.128   0.232   tC2Q   RF   3        R30C30[0][A]   rst_n_s0/Q               
  2.925   0.797   tNET   FF   1        R42C29[2][B]   reset_w_s2/I0            
  3.296   0.371   tINS   FF   1018     R42C29[2][B]   reset_w_s2/F             
  4.624   1.329   tNET   FF   1        IOB40[A]       serializer/gwSer2/RESET  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT     LOC                  NODE               
 ======= ======== ====== ==== ======== ========== =============================== 
  3.704   3.704                                    active clock edge time         
  3.704   0.000                                    clk_135                        
  3.704   0.000    tCL    FF   3        PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  3.824   0.120    tNET   FF   1        IOB40[A]   serializer/gwSer2/FCLK         
  3.789   -0.035   tUnc                            serializer/gwSer2              
  3.638   -0.151   tSu         1        IOB40[A]   serializer/gwSer2              

Path Statistics:
Clock Skew: -1.775
Setup Relationship: 3.704
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.371 13.598%, 
                    route: 2.125 77.899%, 
                    tC2Q: 0.232 8.503%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.120 100.000%)

						Path2						
Path Summary:
Slack             : -0.986
Data Arrival Time : 4.624
Data Required Time: 3.638
From              : rst_n_s0
To                : gwSer1
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O               
  1.896   1.213   tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK             
  2.128   0.232   tC2Q   RF   3        R30C30[0][A]   rst_n_s0/Q               
  2.925   0.797   tNET   FF   1        R42C29[2][B]   reset_w_s2/I0            
  3.296   0.371   tINS   FF   1018     R42C29[2][B]   reset_w_s2/F             
  4.624   1.329   tNET   FF   1        IOB34[A]       serializer/gwSer1/RESET  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT     LOC                  NODE               
 ======= ======== ====== ==== ======== ========== =============================== 
  3.704   3.704                                    active clock edge time         
  3.704   0.000                                    clk_135                        
  3.704   0.000    tCL    FF   3        PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  3.824   0.120    tNET   FF   1        IOB34[A]   serializer/gwSer1/FCLK         
  3.789   -0.035   tUnc                            serializer/gwSer1              
  3.638   -0.151   tSu         1        IOB34[A]   serializer/gwSer1              

Path Statistics:
Clock Skew: -1.775
Setup Relationship: 3.704
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.371 13.598%, 
                    route: 2.125 77.899%, 
                    tC2Q: 0.232 8.503%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.120 100.000%)

						Path3						
Path Summary:
Slack             : -0.986
Data Arrival Time : 4.624
Data Required Time: 3.638
From              : rst_n_s0
To                : gwSer0
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O               
  1.896   1.213   tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK             
  2.128   0.232   tC2Q   RF   3        R30C30[0][A]   rst_n_s0/Q               
  2.925   0.797   tNET   FF   1        R42C29[2][B]   reset_w_s2/I0            
  3.296   0.371   tINS   FF   1018     R42C29[2][B]   reset_w_s2/F             
  4.624   1.329   tNET   FF   1        IOB30[A]       serializer/gwSer0/RESET  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT     LOC                  NODE               
 ======= ======== ====== ==== ======== ========== =============================== 
  3.704   3.704                                    active clock edge time         
  3.704   0.000                                    clk_135                        
  3.704   0.000    tCL    FF   3        PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  3.824   0.120    tNET   FF   1        IOB30[A]   serializer/gwSer0/FCLK         
  3.789   -0.035   tUnc                            serializer/gwSer0              
  3.638   -0.151   tSu         1        IOB30[A]   serializer/gwSer0              

Path Statistics:
Clock Skew: -1.775
Setup Relationship: 3.704
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.371 13.598%, 
                    route: 2.125 77.899%, 
                    tC2Q: 0.232 8.503%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.120 100.000%)

						Path4						
Path Summary:
Slack             : 1.722
Data Arrival Time : 4.624
Data Required Time: 6.346
From              : rst_n_s0
To                : SdSeq_1_s5
Launch Clk        : clk:[R]
Latch Clk         : clk_sdramp:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1.896   1.213   tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK            
  2.128   0.232   tC2Q   RF   3        R30C30[0][A]   rst_n_s0/Q              
  2.925   0.797   tNET   FF   1        R42C29[2][B]   reset_w_s2/I0           
  3.296   0.371   tINS   FF   1018     R42C29[2][B]   reset_w_s2/F            
  4.624   1.329   tNET   FF   1        R18C30[2][B]   SdSeq_1_s5/CLEAR        

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                 
 ======= ======== ====== ==== ======== ============== =================================== 
  6.173   6.173                                        active clock edge time             
  6.173   0.000                                        clk_sdramp                         
  6.173   0.000    tCL    RR   14       PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP  
  6.416   0.243    tNET   RR   1        R18C30[2][B]   SdSeq_1_s5/CLK                     
  6.381   -0.035   tUnc                                SdSeq_1_s5                         
  6.346   -0.035   tSu         1        R18C30[2][B]   SdSeq_1_s5                         

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 6.173
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.371 13.598%, 
                    route: 2.125 77.899%, 
                    tC2Q: 0.232 8.503%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path5						
Path Summary:
Slack             : 1.722
Data Arrival Time : 4.624
Data Required Time: 6.346
From              : rst_n_s0
To                : SdSeq_0_s1
Launch Clk        : clk:[R]
Latch Clk         : clk_sdramp:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1.896   1.213   tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK            
  2.128   0.232   tC2Q   RF   3        R30C30[0][A]   rst_n_s0/Q              
  2.925   0.797   tNET   FF   1        R42C29[2][B]   reset_w_s2/I0           
  3.296   0.371   tINS   FF   1018     R42C29[2][B]   reset_w_s2/F            
  4.624   1.329   tNET   FF   1        R18C30[0][A]   SdSeq_0_s1/CLEAR        

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                 
 ======= ======== ====== ==== ======== ============== =================================== 
  6.173   6.173                                        active clock edge time             
  6.173   0.000                                        clk_sdramp                         
  6.173   0.000    tCL    RR   14       PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP  
  6.416   0.243    tNET   RR   1        R18C30[0][A]   SdSeq_0_s1/CLK                     
  6.381   -0.035   tUnc                                SdSeq_0_s1                         
  6.346   -0.035   tSu         1        R18C30[0][A]   SdSeq_0_s1                         

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 6.173
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.371 13.598%, 
                    route: 2.125 77.899%, 
                    tC2Q: 0.232 8.503%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path6						
Path Summary:
Slack             : 1.722
Data Arrival Time : 4.624
Data Required Time: 6.346
From              : rst_n_s0
To                : VrmRde_r_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_sdramp:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1.896   1.213   tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK            
  2.128   0.232   tC2Q   RF   3        R30C30[0][A]   rst_n_s0/Q              
  2.925   0.797   tNET   FF   1        R42C29[2][B]   reset_w_s2/I0           
  3.296   0.371   tINS   FF   1018     R42C29[2][B]   reset_w_s2/F            
  4.624   1.329   tNET   FF   1        R18C30[1][A]   VrmRde_r_s0/CLEAR       

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                 
 ======= ======== ====== ==== ======== ============== =================================== 
  6.173   6.173                                        active clock edge time             
  6.173   0.000                                        clk_sdramp                         
  6.173   0.000    tCL    RR   14       PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP  
  6.416   0.243    tNET   RR   1        R18C30[1][A]   VrmRde_r_s0/CLK                    
  6.381   -0.035   tUnc                                VrmRde_r_s0                        
  6.346   -0.035   tSu         1        R18C30[1][A]   VrmRde_r_s0                        

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 6.173
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.371 13.598%, 
                    route: 2.125 77.899%, 
                    tC2Q: 0.232 8.503%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path7						
Path Summary:
Slack             : 1.722
Data Arrival Time : 4.624
Data Required Time: 6.346
From              : rst_n_s0
To                : VrmWre_r_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_sdramp:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1.896   1.213   tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK            
  2.128   0.232   tC2Q   RF   3        R30C30[0][A]   rst_n_s0/Q              
  2.925   0.797   tNET   FF   1        R42C29[2][B]   reset_w_s2/I0           
  3.296   0.371   tINS   FF   1018     R42C29[2][B]   reset_w_s2/F            
  4.624   1.329   tNET   FF   1        R18C30[1][B]   VrmWre_r_s0/CLEAR       

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                 
 ======= ======== ====== ==== ======== ============== =================================== 
  6.173   6.173                                        active clock edge time             
  6.173   0.000                                        clk_sdramp                         
  6.173   0.000    tCL    RR   14       PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP  
  6.416   0.243    tNET   RR   1        R18C30[1][B]   VrmWre_r_s0/CLK                    
  6.381   -0.035   tUnc                                VrmWre_r_s0                        
  6.346   -0.035   tSu         1        R18C30[1][B]   VrmWre_r_s0                        

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 6.173
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.371 13.598%, 
                    route: 2.125 77.899%, 
                    tC2Q: 0.232 8.503%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path8						
Path Summary:
Slack             : 1.722
Data Arrival Time : 4.624
Data Required Time: 6.346
From              : rst_n_s0
To                : refresh_r_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_sdramp:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1.896   1.213   tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK            
  2.128   0.232   tC2Q   RF   3        R30C30[0][A]   rst_n_s0/Q              
  2.925   0.797   tNET   FF   1        R42C29[2][B]   reset_w_s2/I0           
  3.296   0.371   tINS   FF   1018     R42C29[2][B]   reset_w_s2/F            
  4.624   1.329   tNET   FF   1        R18C30[2][A]   refresh_r_s0/CLEAR      

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                 
 ======= ======== ====== ==== ======== ============== =================================== 
  6.173   6.173                                        active clock edge time             
  6.173   0.000                                        clk_sdramp                         
  6.173   0.000    tCL    RR   14       PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP  
  6.416   0.243    tNET   RR   1        R18C30[2][A]   refresh_r_s0/CLK                   
  6.381   -0.035   tUnc                                refresh_r_s0                       
  6.346   -0.035   tSu         1        R18C30[2][A]   refresh_r_s0                       

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 6.173
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.371 13.598%, 
                    route: 2.125 77.899%, 
                    tC2Q: 0.232 8.503%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path9						
Path Summary:
Slack             : 2.710
Data Arrival Time : 4.624
Data Required Time: 7.334
From              : rst_n_s0
To                : gwSer2
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O               
  1.896   1.213   tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK             
  2.128   0.232   tC2Q   RF   3        R30C30[0][A]   rst_n_s0/Q               
  2.925   0.797   tNET   FF   1        R42C29[2][B]   reset_w_s2/I0            
  3.296   0.371   tINS   FF   1018     R42C29[2][B]   reset_w_s2/F             
  4.624   1.329   tNET   FF   1        IOB40[A]       serializer/gwSer2/RESET  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT     LOC                  NODE               
 ======= ======== ====== ==== ======== ========== =============================== 
  7.407   7.407                                    active clock edge time         
  7.407   0.000                                    clk_135                        
  7.407   0.000    tCL    RR   3        PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  7.522   0.114    tNET   RR   1        IOB40[A]   serializer/gwSer2/FCLK         
  7.487   -0.035   tUnc                            serializer/gwSer2              
  7.334   -0.153   tSu         1        IOB40[A]   serializer/gwSer2              

Path Statistics:
Clock Skew: -1.781
Setup Relationship: 7.407
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.371 13.598%, 
                    route: 2.125 77.899%, 
                    tC2Q: 0.232 8.503%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.114 100.000%)

						Path10						
Path Summary:
Slack             : 2.710
Data Arrival Time : 4.624
Data Required Time: 7.334
From              : rst_n_s0
To                : gwSer1
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O               
  1.896   1.213   tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK             
  2.128   0.232   tC2Q   RF   3        R30C30[0][A]   rst_n_s0/Q               
  2.925   0.797   tNET   FF   1        R42C29[2][B]   reset_w_s2/I0            
  3.296   0.371   tINS   FF   1018     R42C29[2][B]   reset_w_s2/F             
  4.624   1.329   tNET   FF   1        IOB34[A]       serializer/gwSer1/RESET  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT     LOC                  NODE               
 ======= ======== ====== ==== ======== ========== =============================== 
  7.407   7.407                                    active clock edge time         
  7.407   0.000                                    clk_135                        
  7.407   0.000    tCL    RR   3        PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  7.522   0.114    tNET   RR   1        IOB34[A]   serializer/gwSer1/FCLK         
  7.487   -0.035   tUnc                            serializer/gwSer1              
  7.334   -0.153   tSu         1        IOB34[A]   serializer/gwSer1              

Path Statistics:
Clock Skew: -1.781
Setup Relationship: 7.407
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.371 13.598%, 
                    route: 2.125 77.899%, 
                    tC2Q: 0.232 8.503%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.114 100.000%)

						Path11						
Path Summary:
Slack             : 2.710
Data Arrival Time : 4.624
Data Required Time: 7.334
From              : rst_n_s0
To                : gwSer0
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O               
  1.896   1.213   tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK             
  2.128   0.232   tC2Q   RF   3        R30C30[0][A]   rst_n_s0/Q               
  2.925   0.797   tNET   FF   1        R42C29[2][B]   reset_w_s2/I0            
  3.296   0.371   tINS   FF   1018     R42C29[2][B]   reset_w_s2/F             
  4.624   1.329   tNET   FF   1        IOB30[A]       serializer/gwSer0/RESET  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT     LOC                  NODE               
 ======= ======== ====== ==== ======== ========== =============================== 
  7.407   7.407                                    active clock edge time         
  7.407   0.000                                    clk_135                        
  7.407   0.000    tCL    RR   3        PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  7.522   0.114    tNET   RR   1        IOB30[A]   serializer/gwSer0/FCLK         
  7.487   -0.035   tUnc                            serializer/gwSer0              
  7.334   -0.153   tSu         1        IOB30[A]   serializer/gwSer0              

Path Statistics:
Clock Skew: -1.781
Setup Relationship: 7.407
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.371 13.598%, 
                    route: 2.125 77.899%, 
                    tC2Q: 0.232 8.503%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.114 100.000%)

						Path12						
Path Summary:
Slack             : 7.895
Data Arrival Time : 4.624
Data Required Time: 12.519
From              : rst_n_s0
To                : csr_sync_r_1_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_sdram:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1.896   1.213   tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK            
  2.128   0.232   tC2Q   RF   3        R30C30[0][A]   rst_n_s0/Q              
  2.925   0.797   tNET   FF   1        R42C29[2][B]   reset_w_s2/I0           
  3.296   0.371   tINS   FF   1018     R42C29[2][B]   reset_w_s2/F            
  4.624   1.329   tNET   FF   1        R25C6[0][A]    csr_sync_r_1_s0/PRESET  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                     NODE                
 ======== ======== ====== ==== ======== ============= ================================== 
  12.346   12.346                                      active clock edge time            
  12.346   0.000                                       clk_sdram                         
  12.346   0.000    tCL    RR   120      PLL_R[1]      clk_sdramp_inst/rpll_inst/CLKOUT  
  12.589   0.243    tNET   RR   1        R25C6[0][A]   csr_sync_r_1_s0/CLK               
  12.554   -0.035   tUnc                               csr_sync_r_1_s0                   
  12.519   -0.035   tSu         1        R25C6[0][A]   csr_sync_r_1_s0                   

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 12.346
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.371 13.598%, 
                    route: 2.125 77.899%, 
                    tC2Q: 0.232 8.503%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path13						
Path Summary:
Slack             : 7.895
Data Arrival Time : 4.624
Data Required Time: 12.519
From              : rst_n_s0
To                : cswn_sdram_r_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_sdram:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1.896   1.213   tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK            
  2.128   0.232   tC2Q   RF   3        R30C30[0][A]   rst_n_s0/Q              
  2.925   0.797   tNET   FF   1        R42C29[2][B]   reset_w_s2/I0           
  3.296   0.371   tINS   FF   1018     R42C29[2][B]   reset_w_s2/F            
  4.624   1.329   tNET   FF   1        R42C29[1][B]   cswn_sdram_r_s0/PRESET  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                
 ======== ======== ====== ==== ======== ============== ================================== 
  12.346   12.346                                       active clock edge time            
  12.346   0.000                                        clk_sdram                         
  12.346   0.000    tCL    RR   120      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT  
  12.589   0.243    tNET   RR   1        R42C29[1][B]   cswn_sdram_r_s0/CLK               
  12.554   -0.035   tUnc                                cswn_sdram_r_s0                   
  12.519   -0.035   tSu         1        R42C29[1][B]   cswn_sdram_r_s0                   

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 12.346
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.371 13.598%, 
                    route: 2.125 77.899%, 
                    tC2Q: 0.232 8.503%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path14						
Path Summary:
Slack             : 7.895
Data Arrival Time : 4.624
Data Required Time: 12.519
From              : rst_n_s0
To                : csw_sync_r_0_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_sdram:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1.896   1.213   tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK            
  2.128   0.232   tC2Q   RF   3        R30C30[0][A]   rst_n_s0/Q              
  2.925   0.797   tNET   FF   1        R42C29[2][B]   reset_w_s2/I0           
  3.296   0.371   tINS   FF   1018     R42C29[2][B]   reset_w_s2/F            
  4.624   1.329   tNET   FF   1        IOB8[B]        csw_sync_r_0_s0/PRESET  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC                    NODE                
 ======== ======== ====== ==== ======== ========== ================================== 
  12.346   12.346                                   active clock edge time            
  12.346   0.000                                    clk_sdram                         
  12.346   0.000    tCL    RR   120      PLL_R[1]   clk_sdramp_inst/rpll_inst/CLKOUT  
  12.589   0.243    tNET   RR   1        IOB8[B]    csw_sync_r_0_s0/CLK               
  12.554   -0.035   tUnc                            csw_sync_r_0_s0                   
  12.519   -0.035   tSu         1        IOB8[B]    csw_sync_r_0_s0                   

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 12.346
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.371 13.598%, 
                    route: 2.125 77.899%, 
                    tC2Q: 0.232 8.503%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path15						
Path Summary:
Slack             : 7.895
Data Arrival Time : 4.624
Data Required Time: 12.519
From              : rst_n_s0
To                : csw_sync_r_1_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_sdram:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1.896   1.213   tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK            
  2.128   0.232   tC2Q   RF   3        R30C30[0][A]   rst_n_s0/Q              
  2.925   0.797   tNET   FF   1        R42C29[2][B]   reset_w_s2/I0           
  3.296   0.371   tINS   FF   1018     R42C29[2][B]   reset_w_s2/F            
  4.624   1.329   tNET   FF   1        R42C29[1][A]   csw_sync_r_1_s0/PRESET  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                
 ======== ======== ====== ==== ======== ============== ================================== 
  12.346   12.346                                       active clock edge time            
  12.346   0.000                                        clk_sdram                         
  12.346   0.000    tCL    RR   120      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT  
  12.589   0.243    tNET   RR   1        R42C29[1][A]   csw_sync_r_1_s0/CLK               
  12.554   -0.035   tUnc                                csw_sync_r_1_s0                   
  12.519   -0.035   tSu         1        R42C29[1][A]   csw_sync_r_1_s0                   

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 12.346
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.371 13.598%, 
                    route: 2.125 77.899%, 
                    tC2Q: 0.232 8.503%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path16						
Path Summary:
Slack             : 7.895
Data Arrival Time : 4.624
Data Required Time: 12.519
From              : rst_n_s0
To                : csrn_sdram_r_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_sdram:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1.896   1.213   tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK            
  2.128   0.232   tC2Q   RF   3        R30C30[0][A]   rst_n_s0/Q              
  2.925   0.797   tNET   FF   1        R42C29[2][B]   reset_w_s2/I0           
  3.296   0.371   tINS   FF   1018     R42C29[2][B]   reset_w_s2/F            
  4.624   1.329   tNET   FF   1        R25C29[1][A]   csrn_sdram_r_s0/PRESET  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                
 ======== ======== ====== ==== ======== ============== ================================== 
  12.346   12.346                                       active clock edge time            
  12.346   0.000                                        clk_sdram                         
  12.346   0.000    tCL    RR   120      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT  
  12.589   0.243    tNET   RR   1        R25C29[1][A]   csrn_sdram_r_s0/CLK               
  12.554   -0.035   tUnc                                csrn_sdram_r_s0                   
  12.519   -0.035   tSu         1        R25C29[1][A]   csrn_sdram_r_s0                   

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 12.346
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.371 13.598%, 
                    route: 2.125 77.899%, 
                    tC2Q: 0.232 8.503%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path17						
Path Summary:
Slack             : 7.895
Data Arrival Time : 4.624
Data Required Time: 12.519
From              : rst_n_s0
To                : csr_sync_r_0_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_sdram:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O              
  1.896   1.213   tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK            
  2.128   0.232   tC2Q   RF   3        R30C30[0][A]   rst_n_s0/Q              
  2.925   0.797   tNET   FF   1        R42C29[2][B]   reset_w_s2/I0           
  3.296   0.371   tINS   FF   1018     R42C29[2][B]   reset_w_s2/F            
  4.624   1.329   tNET   FF   1        IOB6[A]        csr_sync_r_0_s0/PRESET  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC                    NODE                
 ======== ======== ====== ==== ======== ========== ================================== 
  12.346   12.346                                   active clock edge time            
  12.346   0.000                                    clk_sdram                         
  12.346   0.000    tCL    RR   120      PLL_R[1]   clk_sdramp_inst/rpll_inst/CLKOUT  
  12.589   0.243    tNET   RR   1        IOB6[A]    csr_sync_r_0_s0/CLK               
  12.554   -0.035   tUnc                            csr_sync_r_0_s0                   
  12.519   -0.035   tSu         1        IOB6[A]    csr_sync_r_0_s0                   

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 12.346
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.371 13.598%, 
                    route: 2.125 77.899%, 
                    tC2Q: 0.232 8.503%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path18						
Path Summary:
Slack             : 34.156
Data Arrival Time : 4.624
Data Required Time: 38.780
From              : rst_n_s0
To                : gwSer2
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O               
  1.896   1.213   tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK             
  2.128   0.232   tC2Q   RF   3        R30C30[0][A]   rst_n_s0/Q               
  2.925   0.797   tNET   FF   1        R42C29[2][B]   reset_w_s2/I0            
  3.296   0.371   tINS   FF   1018     R42C29[2][B]   reset_w_s2/F             
  4.624   1.329   tNET   FF   1        IOB40[A]       serializer/gwSer2/RESET  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC               NODE           
 ======== ======== ====== ==== ======== ========== ======================== 
  37.037   37.037                                   active clock edge time  
  37.037   0.000                                    clk                     
  37.037   0.000    tCL    RR   1        IOL7[A]    clk_ibuf/I              
  37.719   0.683    tINS   RR   2525     IOL7[A]    clk_ibuf/O              
  38.933   1.213    tNET   RR   1        IOB40[A]   serializer/gwSer2/PCLK  
  38.780   -0.153   tSu         1        IOB40[A]   serializer/gwSer2       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 37.037
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.371 13.598%, 
                    route: 2.125 77.899%, 
                    tC2Q: 0.232 8.503%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path19						
Path Summary:
Slack             : 34.156
Data Arrival Time : 4.624
Data Required Time: 38.780
From              : rst_n_s0
To                : gwSer1
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O               
  1.896   1.213   tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK             
  2.128   0.232   tC2Q   RF   3        R30C30[0][A]   rst_n_s0/Q               
  2.925   0.797   tNET   FF   1        R42C29[2][B]   reset_w_s2/I0            
  3.296   0.371   tINS   FF   1018     R42C29[2][B]   reset_w_s2/F             
  4.624   1.329   tNET   FF   1        IOB34[A]       serializer/gwSer1/RESET  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC               NODE           
 ======== ======== ====== ==== ======== ========== ======================== 
  37.037   37.037                                   active clock edge time  
  37.037   0.000                                    clk                     
  37.037   0.000    tCL    RR   1        IOL7[A]    clk_ibuf/I              
  37.719   0.683    tINS   RR   2525     IOL7[A]    clk_ibuf/O              
  38.933   1.213    tNET   RR   1        IOB34[A]   serializer/gwSer1/PCLK  
  38.780   -0.153   tSu         1        IOB34[A]   serializer/gwSer1       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 37.037
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.371 13.598%, 
                    route: 2.125 77.899%, 
                    tC2Q: 0.232 8.503%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path20						
Path Summary:
Slack             : 34.156
Data Arrival Time : 4.624
Data Required Time: 38.780
From              : rst_n_s0
To                : gwSer0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O               
  1.896   1.213   tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK             
  2.128   0.232   tC2Q   RF   3        R30C30[0][A]   rst_n_s0/Q               
  2.925   0.797   tNET   FF   1        R42C29[2][B]   reset_w_s2/I0            
  3.296   0.371   tINS   FF   1018     R42C29[2][B]   reset_w_s2/F             
  4.624   1.329   tNET   FF   1        IOB30[A]       serializer/gwSer0/RESET  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC               NODE           
 ======== ======== ====== ==== ======== ========== ======================== 
  37.037   37.037                                   active clock edge time  
  37.037   0.000                                    clk                     
  37.037   0.000    tCL    RR   1        IOL7[A]    clk_ibuf/I              
  37.719   0.683    tINS   RR   2525     IOL7[A]    clk_ibuf/O              
  38.933   1.213    tNET   RR   1        IOB30[A]   serializer/gwSer0/PCLK  
  38.780   -0.153   tSu         1        IOB30[A]   serializer/gwSer0       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 37.037
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.371 13.598%, 
                    route: 2.125 77.899%, 
                    tC2Q: 0.232 8.503%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path21						
Path Summary:
Slack             : 34.274
Data Arrival Time : 4.624
Data Required Time: 38.898
From              : rst_n_s0
To                : TRCLRACK_s2
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============== ========================================= 
  0.000   0.000                                       active clock edge time                   
  0.000   0.000                                       clk                                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                               
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O                               
  1.896   1.213   tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK                             
  2.128   0.232   tC2Q   RF   3        R30C30[0][A]   rst_n_s0/Q                               
  2.925   0.797   tNET   FF   1        R42C29[2][B]   reset_w_s2/I0                            
  3.296   0.371   tINS   FF   1018     R42C29[2][B]   reset_w_s2/F                             
  4.624   1.329   tNET   FF   1        R24C15[1][A]   u_v9958/U_VDP_COMMAND/TRCLRACK_s2/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============== ======================================= 
  37.037   37.037                                       active clock edge time                 
  37.037   0.000                                        clk                                    
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                             
  37.719   0.683    tINS   RR   2525     IOL7[A]        clk_ibuf/O                             
  38.933   1.213    tNET   RR   1        R24C15[1][A]   u_v9958/U_VDP_COMMAND/TRCLRACK_s2/CLK  
  38.898   -0.035   tSu         1        R24C15[1][A]   u_v9958/U_VDP_COMMAND/TRCLRACK_s2      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 37.037
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.371 13.598%, 
                    route: 2.125 77.899%, 
                    tC2Q: 0.232 8.503%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path22						
Path Summary:
Slack             : 34.274
Data Arrival Time : 4.624
Data Required Time: 38.898
From              : rst_n_s0
To                : REGWRACK_s2
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============== ========================================= 
  0.000   0.000                                       active clock edge time                   
  0.000   0.000                                       clk                                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                               
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O                               
  1.896   1.213   tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK                             
  2.128   0.232   tC2Q   RF   3        R30C30[0][A]   rst_n_s0/Q                               
  2.925   0.797   tNET   FF   1        R42C29[2][B]   reset_w_s2/I0                            
  3.296   0.371   tINS   FF   1018     R42C29[2][B]   reset_w_s2/F                             
  4.624   1.329   tNET   FF   1        R18C14[0][B]   u_v9958/U_VDP_COMMAND/REGWRACK_s2/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============== ======================================= 
  37.037   37.037                                       active clock edge time                 
  37.037   0.000                                        clk                                    
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                             
  37.719   0.683    tINS   RR   2525     IOL7[A]        clk_ibuf/O                             
  38.933   1.213    tNET   RR   1        R18C14[0][B]   u_v9958/U_VDP_COMMAND/REGWRACK_s2/CLK  
  38.898   -0.035   tSu         1        R18C14[0][B]   u_v9958/U_VDP_COMMAND/REGWRACK_s2      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 37.037
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.371 13.598%, 
                    route: 2.125 77.899%, 
                    tC2Q: 0.232 8.503%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path23						
Path Summary:
Slack             : 34.274
Data Arrival Time : 4.624
Data Required Time: 38.898
From              : rst_n_s0
To                : VRAMWRREQ_s1
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                    
 ======= ======= ====== ==== ======== ============== ========================================== 
  0.000   0.000                                       active clock edge time                    
  0.000   0.000                                       clk                                       
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                                
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O                                
  1.896   1.213   tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK                              
  2.128   0.232   tC2Q   RF   3        R30C30[0][A]   rst_n_s0/Q                                
  2.925   0.797   tNET   FF   1        R42C29[2][B]   reset_w_s2/I0                             
  3.296   0.371   tINS   FF   1018     R42C29[2][B]   reset_w_s2/F                              
  4.624   1.329   tNET   FF   1        R13C19[2][B]   u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======== ======== ====== ==== ======== ============== ======================================== 
  37.037   37.037                                       active clock edge time                  
  37.037   0.000                                        clk                                     
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                              
  37.719   0.683    tINS   RR   2525     IOL7[A]        clk_ibuf/O                              
  38.933   1.213    tNET   RR   1        R13C19[2][B]   u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1/CLK  
  38.898   -0.035   tSu         1        R13C19[2][B]   u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 37.037
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.371 13.598%, 
                    route: 2.125 77.899%, 
                    tC2Q: 0.232 8.503%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path24						
Path Summary:
Slack             : 34.274
Data Arrival Time : 4.624
Data Required Time: 38.898
From              : rst_n_s0
To                : STATE_15_s1
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                    
 ======= ======= ====== ==== ======== ============== ========================================== 
  0.000   0.000                                       active clock edge time                    
  0.000   0.000                                       clk                                       
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                                
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O                                
  1.896   1.213   tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK                              
  2.128   0.232   tC2Q   RF   3        R30C30[0][A]   rst_n_s0/Q                                
  2.925   0.797   tNET   FF   1        R42C29[2][B]   reset_w_s2/I0                             
  3.296   0.371   tINS   FF   1018     R42C29[2][B]   reset_w_s2/F                              
  4.624   1.329   tNET   FF   1        R12C20[1][B]   u_v9958/U_VDP_COMMAND/STATE_15_s1/PRESET  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============== ======================================= 
  37.037   37.037                                       active clock edge time                 
  37.037   0.000                                        clk                                    
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                             
  37.719   0.683    tINS   RR   2525     IOL7[A]        clk_ibuf/O                             
  38.933   1.213    tNET   RR   1        R12C20[1][B]   u_v9958/U_VDP_COMMAND/STATE_15_s1/CLK  
  38.898   -0.035   tSu         1        R12C20[1][B]   u_v9958/U_VDP_COMMAND/STATE_15_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 37.037
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.371 13.598%, 
                    route: 2.125 77.899%, 
                    tC2Q: 0.232 8.503%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path25						
Path Summary:
Slack             : 34.274
Data Arrival Time : 4.624
Data Required Time: 38.898
From              : rst_n_s0
To                : TR_s1
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                 
 ======= ======= ====== ==== ======== ============== ==================================== 
  0.000   0.000                                       active clock edge time              
  0.000   0.000                                       clk                                 
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                          
  0.683   0.683   tINS   RR   2525     IOL7[A]        clk_ibuf/O                          
  1.896   1.213   tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK                        
  2.128   0.232   tC2Q   RF   3        R30C30[0][A]   rst_n_s0/Q                          
  2.925   0.797   tNET   FF   1        R42C29[2][B]   reset_w_s2/I0                       
  3.296   0.371   tINS   FF   1018     R42C29[2][B]   reset_w_s2/F                        
  4.624   1.329   tNET   FF   1        R12C17[0][A]   u_v9958/U_VDP_COMMAND/TR_s1/PRESET  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                     NODE                
 ======== ======== ====== ==== ======== ============== ================================= 
  37.037   37.037                                       active clock edge time           
  37.037   0.000                                        clk                              
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                       
  37.719   0.683    tINS   RR   2525     IOL7[A]        clk_ibuf/O                       
  38.933   1.213    tNET   RR   1        R12C17[0][A]   u_v9958/U_VDP_COMMAND/TR_s1/CLK  
  38.898   -0.035   tSu         1        R12C17[0][A]   u_v9958/U_VDP_COMMAND/TR_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 37.037
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.371 13.598%, 
                    route: 2.125 77.899%, 
                    tC2Q: 0.232 8.503%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

3.3.4 Removal Analysis Report
Report Command:report_timing -removal -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 1.566
Data Arrival Time : 3.258
Data Required Time: 1.692
From              : rst_n_s0
To                : gwSer2
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O               
  1.539   0.864   tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK             
  1.741   0.202   tC2Q   RR   3        R30C30[0][A]   rst_n_s0/Q               
  2.167   0.426   tNET   RR   1        R42C29[2][B]   reset_w_s2/I0            
  2.402   0.235   tINS   RR   1018     R42C29[2][B]   reset_w_s2/F             
  3.258   0.856   tNET   RR   1        IOB40[A]       serializer/gwSer2/RESET  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT     LOC               NODE           
 ======= ======= ====== ==== ======== ========== ======================== 
  0.000   0.000                                   active clock edge time  
  0.000   0.000                                   clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]    clk_ibuf/I              
  0.675   0.675   tINS   RR   2525     IOL7[A]    clk_ibuf/O              
  1.539   0.864   tNET   RR   1        IOB40[A]   serializer/gwSer2/PCLK  
  1.692   0.153   tHld        1        IOB40[A]   serializer/gwSer2       

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.235 13.673%, 
                    route: 1.282 74.574%, 
                    tC2Q: 0.202 11.753%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path2						
Path Summary:
Slack             : 1.566
Data Arrival Time : 3.258
Data Required Time: 1.692
From              : rst_n_s0
To                : gwSer1
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O               
  1.539   0.864   tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK             
  1.741   0.202   tC2Q   RR   3        R30C30[0][A]   rst_n_s0/Q               
  2.167   0.426   tNET   RR   1        R42C29[2][B]   reset_w_s2/I0            
  2.402   0.235   tINS   RR   1018     R42C29[2][B]   reset_w_s2/F             
  3.258   0.856   tNET   RR   1        IOB34[A]       serializer/gwSer1/RESET  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT     LOC               NODE           
 ======= ======= ====== ==== ======== ========== ======================== 
  0.000   0.000                                   active clock edge time  
  0.000   0.000                                   clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]    clk_ibuf/I              
  0.675   0.675   tINS   RR   2525     IOL7[A]    clk_ibuf/O              
  1.539   0.864   tNET   RR   1        IOB34[A]   serializer/gwSer1/PCLK  
  1.692   0.153   tHld        1        IOB34[A]   serializer/gwSer1       

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.235 13.673%, 
                    route: 1.282 74.574%, 
                    tC2Q: 0.202 11.753%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path3						
Path Summary:
Slack             : 1.566
Data Arrival Time : 3.258
Data Required Time: 1.692
From              : rst_n_s0
To                : gwSer0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O               
  1.539   0.864   tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK             
  1.741   0.202   tC2Q   RR   3        R30C30[0][A]   rst_n_s0/Q               
  2.167   0.426   tNET   RR   1        R42C29[2][B]   reset_w_s2/I0            
  2.402   0.235   tINS   RR   1018     R42C29[2][B]   reset_w_s2/F             
  3.258   0.856   tNET   RR   1        IOB30[A]       serializer/gwSer0/RESET  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT     LOC               NODE           
 ======= ======= ====== ==== ======== ========== ======================== 
  0.000   0.000                                   active clock edge time  
  0.000   0.000                                   clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]    clk_ibuf/I              
  0.675   0.675   tINS   RR   2525     IOL7[A]    clk_ibuf/O              
  1.539   0.864   tNET   RR   1        IOB30[A]   serializer/gwSer0/PCLK  
  1.692   0.153   tHld        1        IOB30[A]   serializer/gwSer0       

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.235 13.673%, 
                    route: 1.282 74.574%, 
                    tC2Q: 0.202 11.753%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path4						
Path Summary:
Slack             : 1.708
Data Arrival Time : 3.258
Data Required Time: 1.550
From              : rst_n_s0
To                : TRCLRACK_s2
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============== ========================================= 
  0.000   0.000                                       active clock edge time                   
  0.000   0.000                                       clk                                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                               
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                               
  1.539   0.864   tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK                             
  1.741   0.202   tC2Q   RR   3        R30C30[0][A]   rst_n_s0/Q                               
  2.167   0.426   tNET   RR   1        R42C29[2][B]   reset_w_s2/I0                            
  2.402   0.235   tINS   RR   1018     R42C29[2][B]   reset_w_s2/F                             
  3.258   0.856   tNET   RR   1        R24C15[1][A]   u_v9958/U_VDP_COMMAND/TRCLRACK_s2/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk                                    
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                             
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                             
  1.539   0.864   tNET   RR   1        R24C15[1][A]   u_v9958/U_VDP_COMMAND/TRCLRACK_s2/CLK  
  1.550   0.011   tHld        1        R24C15[1][A]   u_v9958/U_VDP_COMMAND/TRCLRACK_s2      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.235 13.673%, 
                    route: 1.282 74.574%, 
                    tC2Q: 0.202 11.753%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path5						
Path Summary:
Slack             : 1.708
Data Arrival Time : 3.258
Data Required Time: 1.550
From              : rst_n_s0
To                : REGWRACK_s2
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============== ========================================= 
  0.000   0.000                                       active clock edge time                   
  0.000   0.000                                       clk                                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                               
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                               
  1.539   0.864   tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK                             
  1.741   0.202   tC2Q   RR   3        R30C30[0][A]   rst_n_s0/Q                               
  2.167   0.426   tNET   RR   1        R42C29[2][B]   reset_w_s2/I0                            
  2.402   0.235   tINS   RR   1018     R42C29[2][B]   reset_w_s2/F                             
  3.258   0.856   tNET   RR   1        R18C14[0][B]   u_v9958/U_VDP_COMMAND/REGWRACK_s2/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk                                    
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                             
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                             
  1.539   0.864   tNET   RR   1        R18C14[0][B]   u_v9958/U_VDP_COMMAND/REGWRACK_s2/CLK  
  1.550   0.011   tHld        1        R18C14[0][B]   u_v9958/U_VDP_COMMAND/REGWRACK_s2      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.235 13.673%, 
                    route: 1.282 74.574%, 
                    tC2Q: 0.202 11.753%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path6						
Path Summary:
Slack             : 1.708
Data Arrival Time : 3.258
Data Required Time: 1.550
From              : rst_n_s0
To                : VRAMWRREQ_s1
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                    
 ======= ======= ====== ==== ======== ============== ========================================== 
  0.000   0.000                                       active clock edge time                    
  0.000   0.000                                       clk                                       
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                                
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                                
  1.539   0.864   tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK                              
  1.741   0.202   tC2Q   RR   3        R30C30[0][A]   rst_n_s0/Q                                
  2.167   0.426   tNET   RR   1        R42C29[2][B]   reset_w_s2/I0                             
  2.402   0.235   tINS   RR   1018     R42C29[2][B]   reset_w_s2/F                              
  3.258   0.856   tNET   RR   1        R13C19[2][B]   u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                   
 ======= ======= ====== ==== ======== ============== ======================================== 
  0.000   0.000                                       active clock edge time                  
  0.000   0.000                                       clk                                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                              
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                              
  1.539   0.864   tNET   RR   1        R13C19[2][B]   u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1/CLK  
  1.550   0.011   tHld        1        R13C19[2][B]   u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.235 13.673%, 
                    route: 1.282 74.574%, 
                    tC2Q: 0.202 11.753%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path7						
Path Summary:
Slack             : 1.708
Data Arrival Time : 3.258
Data Required Time: 1.550
From              : rst_n_s0
To                : STATE_15_s1
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                    
 ======= ======= ====== ==== ======== ============== ========================================== 
  0.000   0.000                                       active clock edge time                    
  0.000   0.000                                       clk                                       
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                                
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                                
  1.539   0.864   tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK                              
  1.741   0.202   tC2Q   RR   3        R30C30[0][A]   rst_n_s0/Q                                
  2.167   0.426   tNET   RR   1        R42C29[2][B]   reset_w_s2/I0                             
  2.402   0.235   tINS   RR   1018     R42C29[2][B]   reset_w_s2/F                              
  3.258   0.856   tNET   RR   1        R12C20[1][B]   u_v9958/U_VDP_COMMAND/STATE_15_s1/PRESET  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk                                    
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                             
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                             
  1.539   0.864   tNET   RR   1        R12C20[1][B]   u_v9958/U_VDP_COMMAND/STATE_15_s1/CLK  
  1.550   0.011   tHld        1        R12C20[1][B]   u_v9958/U_VDP_COMMAND/STATE_15_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.235 13.673%, 
                    route: 1.282 74.574%, 
                    tC2Q: 0.202 11.753%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path8						
Path Summary:
Slack             : 1.708
Data Arrival Time : 3.258
Data Required Time: 1.550
From              : rst_n_s0
To                : TR_s1
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                 
 ======= ======= ====== ==== ======== ============== ==================================== 
  0.000   0.000                                       active clock edge time              
  0.000   0.000                                       clk                                 
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                          
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                          
  1.539   0.864   tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK                        
  1.741   0.202   tC2Q   RR   3        R30C30[0][A]   rst_n_s0/Q                          
  2.167   0.426   tNET   RR   1        R42C29[2][B]   reset_w_s2/I0                       
  2.402   0.235   tINS   RR   1018     R42C29[2][B]   reset_w_s2/F                        
  3.258   0.856   tNET   RR   1        R12C17[0][A]   u_v9958/U_VDP_COMMAND/TR_s1/PRESET  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                     NODE                
 ======= ======= ====== ==== ======== ============== ================================= 
  0.000   0.000                                       active clock edge time           
  0.000   0.000                                       clk                              
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                       
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                       
  1.539   0.864   tNET   RR   1        R12C17[0][A]   u_v9958/U_VDP_COMMAND/TR_s1/CLK  
  1.550   0.011   tHld        1        R12C17[0][A]   u_v9958/U_VDP_COMMAND/TR_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.235 13.673%, 
                    route: 1.282 74.574%, 
                    tC2Q: 0.202 11.753%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path9						
Path Summary:
Slack             : 1.708
Data Arrival Time : 3.258
Data Required Time: 1.550
From              : rst_n_s0
To                : CMRWR_s1
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       clk                                   
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                            
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                            
  1.539   0.864   tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK                          
  1.741   0.202   tC2Q   RR   3        R30C30[0][A]   rst_n_s0/Q                            
  2.167   0.426   tNET   RR   1        R42C29[2][B]   reset_w_s2/I0                         
  2.402   0.235   tINS   RR   1018     R42C29[2][B]   reset_w_s2/F                          
  3.258   0.856   tNET   RR   1        R14C21[0][B]   u_v9958/U_VDP_COMMAND/CMRWR_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                 
 ======= ======= ====== ==== ======== ============== ==================================== 
  0.000   0.000                                       active clock edge time              
  0.000   0.000                                       clk                                 
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                          
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                          
  1.539   0.864   tNET   RR   1        R14C21[0][B]   u_v9958/U_VDP_COMMAND/CMRWR_s1/CLK  
  1.550   0.011   tHld        1        R14C21[0][B]   u_v9958/U_VDP_COMMAND/CMRWR_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.235 13.673%, 
                    route: 1.282 74.574%, 
                    tC2Q: 0.202 11.753%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path10						
Path Summary:
Slack             : 1.708
Data Arrival Time : 3.258
Data Required Time: 1.550
From              : rst_n_s0
To                : CMR_0_s1
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       clk                                   
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                            
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                            
  1.539   0.864   tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK                          
  1.741   0.202   tC2Q   RR   3        R30C30[0][A]   rst_n_s0/Q                            
  2.167   0.426   tNET   RR   1        R42C29[2][B]   reset_w_s2/I0                         
  2.402   0.235   tINS   RR   1018     R42C29[2][B]   reset_w_s2/F                          
  3.258   0.856   tNET   RR   1        R17C20[1][A]   u_v9958/U_VDP_COMMAND/CMR_0_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                 
 ======= ======= ====== ==== ======== ============== ==================================== 
  0.000   0.000                                       active clock edge time              
  0.000   0.000                                       clk                                 
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                          
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                          
  1.539   0.864   tNET   RR   1        R17C20[1][A]   u_v9958/U_VDP_COMMAND/CMR_0_s1/CLK  
  1.550   0.011   tHld        1        R17C20[1][A]   u_v9958/U_VDP_COMMAND/CMR_0_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.235 13.673%, 
                    route: 1.282 74.574%, 
                    tC2Q: 0.202 11.753%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path11						
Path Summary:
Slack             : 1.708
Data Arrival Time : 3.258
Data Required Time: 1.550
From              : rst_n_s0
To                : CMR_1_s1
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       clk                                   
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                            
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                            
  1.539   0.864   tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK                          
  1.741   0.202   tC2Q   RR   3        R30C30[0][A]   rst_n_s0/Q                            
  2.167   0.426   tNET   RR   1        R42C29[2][B]   reset_w_s2/I0                         
  2.402   0.235   tINS   RR   1018     R42C29[2][B]   reset_w_s2/F                          
  3.258   0.856   tNET   RR   1        R16C20[1][A]   u_v9958/U_VDP_COMMAND/CMR_1_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                 
 ======= ======= ====== ==== ======== ============== ==================================== 
  0.000   0.000                                       active clock edge time              
  0.000   0.000                                       clk                                 
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                          
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                          
  1.539   0.864   tNET   RR   1        R16C20[1][A]   u_v9958/U_VDP_COMMAND/CMR_1_s1/CLK  
  1.550   0.011   tHld        1        R16C20[1][A]   u_v9958/U_VDP_COMMAND/CMR_1_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.235 13.673%, 
                    route: 1.282 74.574%, 
                    tC2Q: 0.202 11.753%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path12						
Path Summary:
Slack             : 1.708
Data Arrival Time : 3.258
Data Required Time: 1.550
From              : rst_n_s0
To                : CMR_2_s1
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       clk                                   
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                            
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                            
  1.539   0.864   tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK                          
  1.741   0.202   tC2Q   RR   3        R30C30[0][A]   rst_n_s0/Q                            
  2.167   0.426   tNET   RR   1        R42C29[2][B]   reset_w_s2/I0                         
  2.402   0.235   tINS   RR   1018     R42C29[2][B]   reset_w_s2/F                          
  3.258   0.856   tNET   RR   1        R16C20[1][B]   u_v9958/U_VDP_COMMAND/CMR_2_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                 
 ======= ======= ====== ==== ======== ============== ==================================== 
  0.000   0.000                                       active clock edge time              
  0.000   0.000                                       clk                                 
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                          
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                          
  1.539   0.864   tNET   RR   1        R16C20[1][B]   u_v9958/U_VDP_COMMAND/CMR_2_s1/CLK  
  1.550   0.011   tHld        1        R16C20[1][B]   u_v9958/U_VDP_COMMAND/CMR_2_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.235 13.673%, 
                    route: 1.282 74.574%, 
                    tC2Q: 0.202 11.753%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path13						
Path Summary:
Slack             : 1.708
Data Arrival Time : 3.258
Data Required Time: 1.550
From              : rst_n_s0
To                : CMR_3_s1
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       clk                                   
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                            
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                            
  1.539   0.864   tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK                          
  1.741   0.202   tC2Q   RR   3        R30C30[0][A]   rst_n_s0/Q                            
  2.167   0.426   tNET   RR   1        R42C29[2][B]   reset_w_s2/I0                         
  2.402   0.235   tINS   RR   1018     R42C29[2][B]   reset_w_s2/F                          
  3.258   0.856   tNET   RR   1        R21C21[2][A]   u_v9958/U_VDP_COMMAND/CMR_3_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                 
 ======= ======= ====== ==== ======== ============== ==================================== 
  0.000   0.000                                       active clock edge time              
  0.000   0.000                                       clk                                 
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                          
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                          
  1.539   0.864   tNET   RR   1        R21C21[2][A]   u_v9958/U_VDP_COMMAND/CMR_3_s1/CLK  
  1.550   0.011   tHld        1        R21C21[2][A]   u_v9958/U_VDP_COMMAND/CMR_3_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.235 13.673%, 
                    route: 1.282 74.574%, 
                    tC2Q: 0.202 11.753%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path14						
Path Summary:
Slack             : 1.708
Data Arrival Time : 3.258
Data Required Time: 1.550
From              : rst_n_s0
To                : CMR_4_s1
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       clk                                   
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                            
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                            
  1.539   0.864   tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK                          
  1.741   0.202   tC2Q   RR   3        R30C30[0][A]   rst_n_s0/Q                            
  2.167   0.426   tNET   RR   1        R42C29[2][B]   reset_w_s2/I0                         
  2.402   0.235   tINS   RR   1018     R42C29[2][B]   reset_w_s2/F                          
  3.258   0.856   tNET   RR   1        R17C19[2][A]   u_v9958/U_VDP_COMMAND/CMR_4_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                 
 ======= ======= ====== ==== ======== ============== ==================================== 
  0.000   0.000                                       active clock edge time              
  0.000   0.000                                       clk                                 
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                          
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                          
  1.539   0.864   tNET   RR   1        R17C19[2][A]   u_v9958/U_VDP_COMMAND/CMR_4_s1/CLK  
  1.550   0.011   tHld        1        R17C19[2][A]   u_v9958/U_VDP_COMMAND/CMR_4_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.235 13.673%, 
                    route: 1.282 74.574%, 
                    tC2Q: 0.202 11.753%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path15						
Path Summary:
Slack             : 1.708
Data Arrival Time : 3.258
Data Required Time: 1.550
From              : rst_n_s0
To                : CMR_5_s1
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       clk                                   
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                            
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                            
  1.539   0.864   tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK                          
  1.741   0.202   tC2Q   RR   3        R30C30[0][A]   rst_n_s0/Q                            
  2.167   0.426   tNET   RR   1        R42C29[2][B]   reset_w_s2/I0                         
  2.402   0.235   tINS   RR   1018     R42C29[2][B]   reset_w_s2/F                          
  3.258   0.856   tNET   RR   1        R17C19[2][B]   u_v9958/U_VDP_COMMAND/CMR_5_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                 
 ======= ======= ====== ==== ======== ============== ==================================== 
  0.000   0.000                                       active clock edge time              
  0.000   0.000                                       clk                                 
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                          
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                          
  1.539   0.864   tNET   RR   1        R17C19[2][B]   u_v9958/U_VDP_COMMAND/CMR_5_s1/CLK  
  1.550   0.011   tHld        1        R17C19[2][B]   u_v9958/U_VDP_COMMAND/CMR_5_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.235 13.673%, 
                    route: 1.282 74.574%, 
                    tC2Q: 0.202 11.753%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path16						
Path Summary:
Slack             : 1.708
Data Arrival Time : 3.258
Data Required Time: 1.550
From              : rst_n_s0
To                : CMR_6_s1
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       clk                                   
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                            
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                            
  1.539   0.864   tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK                          
  1.741   0.202   tC2Q   RR   3        R30C30[0][A]   rst_n_s0/Q                            
  2.167   0.426   tNET   RR   1        R42C29[2][B]   reset_w_s2/I0                         
  2.402   0.235   tINS   RR   1018     R42C29[2][B]   reset_w_s2/F                          
  3.258   0.856   tNET   RR   1        R15C19[0][A]   u_v9958/U_VDP_COMMAND/CMR_6_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                 
 ======= ======= ====== ==== ======== ============== ==================================== 
  0.000   0.000                                       active clock edge time              
  0.000   0.000                                       clk                                 
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                          
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                          
  1.539   0.864   tNET   RR   1        R15C19[0][A]   u_v9958/U_VDP_COMMAND/CMR_6_s1/CLK  
  1.550   0.011   tHld        1        R15C19[0][A]   u_v9958/U_VDP_COMMAND/CMR_6_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.235 13.673%, 
                    route: 1.282 74.574%, 
                    tC2Q: 0.202 11.753%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path17						
Path Summary:
Slack             : 1.708
Data Arrival Time : 3.258
Data Required Time: 1.550
From              : rst_n_s0
To                : CMR_7_s1
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       clk                                   
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                            
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                            
  1.539   0.864   tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK                          
  1.741   0.202   tC2Q   RR   3        R30C30[0][A]   rst_n_s0/Q                            
  2.167   0.426   tNET   RR   1        R42C29[2][B]   reset_w_s2/I0                         
  2.402   0.235   tINS   RR   1018     R42C29[2][B]   reset_w_s2/F                          
  3.258   0.856   tNET   RR   1        R14C19[0][B]   u_v9958/U_VDP_COMMAND/CMR_7_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                 
 ======= ======= ====== ==== ======== ============== ==================================== 
  0.000   0.000                                       active clock edge time              
  0.000   0.000                                       clk                                 
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                          
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                          
  1.539   0.864   tNET   RR   1        R14C19[0][B]   u_v9958/U_VDP_COMMAND/CMR_7_s1/CLK  
  1.550   0.011   tHld        1        R14C19[0][B]   u_v9958/U_VDP_COMMAND/CMR_7_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.235 13.673%, 
                    route: 1.282 74.574%, 
                    tC2Q: 0.202 11.753%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path18						
Path Summary:
Slack             : 1.708
Data Arrival Time : 3.258
Data Required Time: 1.550
From              : rst_n_s0
To                : CLR_0_s1
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       clk                                   
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                            
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                            
  1.539   0.864   tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK                          
  1.741   0.202   tC2Q   RR   3        R30C30[0][A]   rst_n_s0/Q                            
  2.167   0.426   tNET   RR   1        R42C29[2][B]   reset_w_s2/I0                         
  2.402   0.235   tINS   RR   1018     R42C29[2][B]   reset_w_s2/F                          
  3.258   0.856   tNET   RR   1        R18C21[0][A]   u_v9958/U_VDP_COMMAND/CLR_0_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                 
 ======= ======= ====== ==== ======== ============== ==================================== 
  0.000   0.000                                       active clock edge time              
  0.000   0.000                                       clk                                 
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                          
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                          
  1.539   0.864   tNET   RR   1        R18C21[0][A]   u_v9958/U_VDP_COMMAND/CLR_0_s1/CLK  
  1.550   0.011   tHld        1        R18C21[0][A]   u_v9958/U_VDP_COMMAND/CLR_0_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.235 13.673%, 
                    route: 1.282 74.574%, 
                    tC2Q: 0.202 11.753%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path19						
Path Summary:
Slack             : 1.708
Data Arrival Time : 3.258
Data Required Time: 1.550
From              : rst_n_s0
To                : CLR_1_s1
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       clk                                   
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                            
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                            
  1.539   0.864   tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK                          
  1.741   0.202   tC2Q   RR   3        R30C30[0][A]   rst_n_s0/Q                            
  2.167   0.426   tNET   RR   1        R42C29[2][B]   reset_w_s2/I0                         
  2.402   0.235   tINS   RR   1018     R42C29[2][B]   reset_w_s2/F                          
  3.258   0.856   tNET   RR   1        R18C21[0][B]   u_v9958/U_VDP_COMMAND/CLR_1_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                 
 ======= ======= ====== ==== ======== ============== ==================================== 
  0.000   0.000                                       active clock edge time              
  0.000   0.000                                       clk                                 
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                          
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O                          
  1.539   0.864   tNET   RR   1        R18C21[0][B]   u_v9958/U_VDP_COMMAND/CLR_1_s1/CLK  
  1.550   0.011   tHld        1        R18C21[0][B]   u_v9958/U_VDP_COMMAND/CLR_1_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.235 13.673%, 
                    route: 1.282 74.574%, 
                    tC2Q: 0.202 11.753%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path20						
Path Summary:
Slack             : 2.986
Data Arrival Time : 3.258
Data Required Time: 0.272
From              : rst_n_s0
To                : gwSer2
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O               
  1.539   0.864   tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK             
  1.741   0.202   tC2Q   RR   3        R30C30[0][A]   rst_n_s0/Q               
  2.167   0.426   tNET   RR   1        R42C29[2][B]   reset_w_s2/I0            
  2.402   0.235   tINS   RR   1018     R42C29[2][B]   reset_w_s2/F             
  3.258   0.856   tNET   RR   1        IOB40[A]       serializer/gwSer2/RESET  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT     LOC                  NODE               
 ======= ======= ====== ==== ======== ========== =============================== 
  0.000   0.000                                   active clock edge time         
  0.000   0.000                                   clk_135                        
  0.000   0.000   tCL    RR   3        PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  0.084   0.084   tNET   RR   1        IOB40[A]   serializer/gwSer2/FCLK         
  0.119   0.035   tUnc                            serializer/gwSer2              
  0.272   0.153   tHld        1        IOB40[A]   serializer/gwSer2              

Path Statistics:
Clock Skew: -1.455
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.235 13.673%, 
                    route: 1.282 74.574%, 
                    tC2Q: 0.202 11.753%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.084 100.000%)

						Path21						
Path Summary:
Slack             : 2.986
Data Arrival Time : 3.258
Data Required Time: 0.272
From              : rst_n_s0
To                : gwSer1
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O               
  1.539   0.864   tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK             
  1.741   0.202   tC2Q   RR   3        R30C30[0][A]   rst_n_s0/Q               
  2.167   0.426   tNET   RR   1        R42C29[2][B]   reset_w_s2/I0            
  2.402   0.235   tINS   RR   1018     R42C29[2][B]   reset_w_s2/F             
  3.258   0.856   tNET   RR   1        IOB34[A]       serializer/gwSer1/RESET  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT     LOC                  NODE               
 ======= ======= ====== ==== ======== ========== =============================== 
  0.000   0.000                                   active clock edge time         
  0.000   0.000                                   clk_135                        
  0.000   0.000   tCL    RR   3        PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  0.084   0.084   tNET   RR   1        IOB34[A]   serializer/gwSer1/FCLK         
  0.119   0.035   tUnc                            serializer/gwSer1              
  0.272   0.153   tHld        1        IOB34[A]   serializer/gwSer1              

Path Statistics:
Clock Skew: -1.455
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.235 13.673%, 
                    route: 1.282 74.574%, 
                    tC2Q: 0.202 11.753%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.084 100.000%)

						Path22						
Path Summary:
Slack             : 2.986
Data Arrival Time : 3.258
Data Required Time: 0.272
From              : rst_n_s0
To                : gwSer0
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O               
  1.539   0.864   tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK             
  1.741   0.202   tC2Q   RR   3        R30C30[0][A]   rst_n_s0/Q               
  2.167   0.426   tNET   RR   1        R42C29[2][B]   reset_w_s2/I0            
  2.402   0.235   tINS   RR   1018     R42C29[2][B]   reset_w_s2/F             
  3.258   0.856   tNET   RR   1        IOB30[A]       serializer/gwSer0/RESET  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT     LOC                  NODE               
 ======= ======= ====== ==== ======== ========== =============================== 
  0.000   0.000                                   active clock edge time         
  0.000   0.000                                   clk_135                        
  0.000   0.000   tCL    RR   3        PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  0.084   0.084   tNET   RR   1        IOB30[A]   serializer/gwSer0/FCLK         
  0.119   0.035   tUnc                            serializer/gwSer0              
  0.272   0.153   tHld        1        IOB30[A]   serializer/gwSer0              

Path Statistics:
Clock Skew: -1.455
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.235 13.673%, 
                    route: 1.282 74.574%, 
                    tC2Q: 0.202 11.753%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.084 100.000%)

						Path23						
Path Summary:
Slack             : 6.686
Data Arrival Time : 3.258
Data Required Time: -3.428
From              : rst_n_s0
To                : gwSer2
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O               
  1.539   0.864   tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK             
  1.741   0.202   tC2Q   RR   3        R30C30[0][A]   rst_n_s0/Q               
  2.167   0.426   tNET   RR   1        R42C29[2][B]   reset_w_s2/I0            
  2.402   0.235   tINS   RR   1018     R42C29[2][B]   reset_w_s2/F             
  3.258   0.856   tNET   RR   1        IOB40[A]       serializer/gwSer2/RESET  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC                  NODE               
 ======== ======== ====== ==== ======== ========== =============================== 
  -3.704   -3.704                                   active clock edge time         
  -3.704   0.000                                    clk_135                        
  -3.704   0.000    tCL    FF   3        PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  -3.614   0.090    tNET   FF   1        IOB40[A]   serializer/gwSer2/FCLK         
  -3.579   0.035    tUnc                            serializer/gwSer2              
  -3.428   0.151    tHld        1        IOB40[A]   serializer/gwSer2              

Path Statistics:
Clock Skew: -1.450
Hold Relationship: -3.704
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.235 13.673%, 
                    route: 1.282 74.574%, 
                    tC2Q: 0.202 11.753%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.090 100.000%)

						Path24						
Path Summary:
Slack             : 6.686
Data Arrival Time : 3.258
Data Required Time: -3.428
From              : rst_n_s0
To                : gwSer1
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O               
  1.539   0.864   tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK             
  1.741   0.202   tC2Q   RR   3        R30C30[0][A]   rst_n_s0/Q               
  2.167   0.426   tNET   RR   1        R42C29[2][B]   reset_w_s2/I0            
  2.402   0.235   tINS   RR   1018     R42C29[2][B]   reset_w_s2/F             
  3.258   0.856   tNET   RR   1        IOB34[A]       serializer/gwSer1/RESET  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC                  NODE               
 ======== ======== ====== ==== ======== ========== =============================== 
  -3.704   -3.704                                   active clock edge time         
  -3.704   0.000                                    clk_135                        
  -3.704   0.000    tCL    FF   3        PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  -3.614   0.090    tNET   FF   1        IOB34[A]   serializer/gwSer1/FCLK         
  -3.579   0.035    tUnc                            serializer/gwSer1              
  -3.428   0.151    tHld        1        IOB34[A]   serializer/gwSer1              

Path Statistics:
Clock Skew: -1.450
Hold Relationship: -3.704
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.235 13.673%, 
                    route: 1.282 74.574%, 
                    tC2Q: 0.202 11.753%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.090 100.000%)

						Path25						
Path Summary:
Slack             : 6.686
Data Arrival Time : 3.258
Data Required Time: -3.428
From              : rst_n_s0
To                : gwSer0
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.675   0.675   tINS   RR   2525     IOL7[A]        clk_ibuf/O               
  1.539   0.864   tNET   RR   1        R30C30[0][A]   rst_n_s0/CLK             
  1.741   0.202   tC2Q   RR   3        R30C30[0][A]   rst_n_s0/Q               
  2.167   0.426   tNET   RR   1        R42C29[2][B]   reset_w_s2/I0            
  2.402   0.235   tINS   RR   1018     R42C29[2][B]   reset_w_s2/F             
  3.258   0.856   tNET   RR   1        IOB30[A]       serializer/gwSer0/RESET  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC                  NODE               
 ======== ======== ====== ==== ======== ========== =============================== 
  -3.704   -3.704                                   active clock edge time         
  -3.704   0.000                                    clk_135                        
  -3.704   0.000    tCL    FF   3        PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  -3.614   0.090    tNET   FF   1        IOB30[A]   serializer/gwSer0/FCLK         
  -3.579   0.035    tUnc                            serializer/gwSer0              
  -3.428   0.151    tHld        1        IOB30[A]   serializer/gwSer0              

Path Statistics:
Clock Skew: -1.450
Hold Relationship: -3.704
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.235 13.673%, 
                    route: 1.282 74.574%, 
                    tC2Q: 0.202 11.753%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.090 100.000%)

3.4 Minimum Pulse Width Report
Report Command:report_min_pulse_width -nworst 10 -detail

								MPW1
MPW Summary:
Slack:          2.888
Actual Width:   3.888
Required Width: 1.000
Type:           Low Pulse Width
Clock:          clk_125
Objects:        SPI_MCP3202/sample_counter_10_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                  
 ======= ======= ====== ==== ====================================== 
  4.000   0.000               active clock edge time                
  4.000   0.000               clk_125                               
  4.000   0.000   tCL    FF   clk_125_ibuf/I                        
  4.688   0.688   tINS   FF   clk_125_ibuf/O                        
  5.098   0.410   tNET   FF   SPI_MCP3202/sample_counter_10_s0/CLK  

Early clock Path:
   AT     DELAY   TYPE   RF                   NODE                  
 ======= ======= ====== ==== ====================================== 
  8.000   0.000               active clock edge time                
  8.000   0.000               clk_125                               
  8.000   0.000   tCL    RR   clk_125_ibuf/I                        
  8.675   0.675   tINS   RR   clk_125_ibuf/O                        
  8.986   0.310   tNET   RR   SPI_MCP3202/sample_counter_10_s0/CLK  

								MPW2
MPW Summary:
Slack:          2.888
Actual Width:   3.888
Required Width: 1.000
Type:           Low Pulse Width
Clock:          clk_125
Objects:        SPI_MCP3202/sample_counter_9_s0

Late clock Path:
   AT     DELAY   TYPE   RF                  NODE                  
 ======= ======= ====== ==== ===================================== 
  4.000   0.000               active clock edge time               
  4.000   0.000               clk_125                              
  4.000   0.000   tCL    FF   clk_125_ibuf/I                       
  4.688   0.688   tINS   FF   clk_125_ibuf/O                       
  5.098   0.410   tNET   FF   SPI_MCP3202/sample_counter_9_s0/CLK  

Early clock Path:
   AT     DELAY   TYPE   RF                  NODE                  
 ======= ======= ====== ==== ===================================== 
  8.000   0.000               active clock edge time               
  8.000   0.000               clk_125                              
  8.000   0.000   tCL    RR   clk_125_ibuf/I                       
  8.675   0.675   tINS   RR   clk_125_ibuf/O                       
  8.986   0.310   tNET   RR   SPI_MCP3202/sample_counter_9_s0/CLK  

								MPW3
MPW Summary:
Slack:          2.888
Actual Width:   3.888
Required Width: 1.000
Type:           Low Pulse Width
Clock:          clk_125
Objects:        SPI_MCP3202/sample_counter_8_s0

Late clock Path:
   AT     DELAY   TYPE   RF                  NODE                  
 ======= ======= ====== ==== ===================================== 
  4.000   0.000               active clock edge time               
  4.000   0.000               clk_125                              
  4.000   0.000   tCL    FF   clk_125_ibuf/I                       
  4.688   0.688   tINS   FF   clk_125_ibuf/O                       
  5.098   0.410   tNET   FF   SPI_MCP3202/sample_counter_8_s0/CLK  

Early clock Path:
   AT     DELAY   TYPE   RF                  NODE                  
 ======= ======= ====== ==== ===================================== 
  8.000   0.000               active clock edge time               
  8.000   0.000               clk_125                              
  8.000   0.000   tCL    RR   clk_125_ibuf/I                       
  8.675   0.675   tINS   RR   clk_125_ibuf/O                       
  8.986   0.310   tNET   RR   SPI_MCP3202/sample_counter_8_s0/CLK  

								MPW4
MPW Summary:
Slack:          2.888
Actual Width:   3.888
Required Width: 1.000
Type:           Low Pulse Width
Clock:          clk_125
Objects:        SPI_MCP3202/sample_counter_7_s0

Late clock Path:
   AT     DELAY   TYPE   RF                  NODE                  
 ======= ======= ====== ==== ===================================== 
  4.000   0.000               active clock edge time               
  4.000   0.000               clk_125                              
  4.000   0.000   tCL    FF   clk_125_ibuf/I                       
  4.688   0.688   tINS   FF   clk_125_ibuf/O                       
  5.098   0.410   tNET   FF   SPI_MCP3202/sample_counter_7_s0/CLK  

Early clock Path:
   AT     DELAY   TYPE   RF                  NODE                  
 ======= ======= ====== ==== ===================================== 
  8.000   0.000               active clock edge time               
  8.000   0.000               clk_125                              
  8.000   0.000   tCL    RR   clk_125_ibuf/I                       
  8.675   0.675   tINS   RR   clk_125_ibuf/O                       
  8.986   0.310   tNET   RR   SPI_MCP3202/sample_counter_7_s0/CLK  

								MPW5
MPW Summary:
Slack:          2.888
Actual Width:   3.888
Required Width: 1.000
Type:           Low Pulse Width
Clock:          clk_125
Objects:        SPI_MCP3202/sample_counter_6_s0

Late clock Path:
   AT     DELAY   TYPE   RF                  NODE                  
 ======= ======= ====== ==== ===================================== 
  4.000   0.000               active clock edge time               
  4.000   0.000               clk_125                              
  4.000   0.000   tCL    FF   clk_125_ibuf/I                       
  4.688   0.688   tINS   FF   clk_125_ibuf/O                       
  5.098   0.410   tNET   FF   SPI_MCP3202/sample_counter_6_s0/CLK  

Early clock Path:
   AT     DELAY   TYPE   RF                  NODE                  
 ======= ======= ====== ==== ===================================== 
  8.000   0.000               active clock edge time               
  8.000   0.000               clk_125                              
  8.000   0.000   tCL    RR   clk_125_ibuf/I                       
  8.675   0.675   tINS   RR   clk_125_ibuf/O                       
  8.986   0.310   tNET   RR   SPI_MCP3202/sample_counter_6_s0/CLK  

								MPW6
MPW Summary:
Slack:          2.888
Actual Width:   3.888
Required Width: 1.000
Type:           Low Pulse Width
Clock:          clk_125
Objects:        SPI_MCP3202/sample_counter_5_s0

Late clock Path:
   AT     DELAY   TYPE   RF                  NODE                  
 ======= ======= ====== ==== ===================================== 
  4.000   0.000               active clock edge time               
  4.000   0.000               clk_125                              
  4.000   0.000   tCL    FF   clk_125_ibuf/I                       
  4.688   0.688   tINS   FF   clk_125_ibuf/O                       
  5.098   0.410   tNET   FF   SPI_MCP3202/sample_counter_5_s0/CLK  

Early clock Path:
   AT     DELAY   TYPE   RF                  NODE                  
 ======= ======= ====== ==== ===================================== 
  8.000   0.000               active clock edge time               
  8.000   0.000               clk_125                              
  8.000   0.000   tCL    RR   clk_125_ibuf/I                       
  8.675   0.675   tINS   RR   clk_125_ibuf/O                       
  8.986   0.310   tNET   RR   SPI_MCP3202/sample_counter_5_s0/CLK  

								MPW7
MPW Summary:
Slack:          2.888
Actual Width:   3.888
Required Width: 1.000
Type:           Low Pulse Width
Clock:          clk_125
Objects:        SPI_MCP3202/SCK_counter_1_s0

Late clock Path:
   AT     DELAY   TYPE   RF                 NODE                
 ======= ======= ====== ==== ================================== 
  4.000   0.000               active clock edge time            
  4.000   0.000               clk_125                           
  4.000   0.000   tCL    FF   clk_125_ibuf/I                    
  4.688   0.688   tINS   FF   clk_125_ibuf/O                    
  5.098   0.410   tNET   FF   SPI_MCP3202/SCK_counter_1_s0/CLK  

Early clock Path:
   AT     DELAY   TYPE   RF                 NODE                
 ======= ======= ====== ==== ================================== 
  8.000   0.000               active clock edge time            
  8.000   0.000               clk_125                           
  8.000   0.000   tCL    RR   clk_125_ibuf/I                    
  8.675   0.675   tINS   RR   clk_125_ibuf/O                    
  8.986   0.310   tNET   RR   SPI_MCP3202/SCK_counter_1_s0/CLK  

								MPW8
MPW Summary:
Slack:          2.888
Actual Width:   3.888
Required Width: 1.000
Type:           Low Pulse Width
Clock:          clk_125
Objects:        SPI_MCP3202/r_STATE_1_s1

Late clock Path:
   AT     DELAY   TYPE   RF               NODE              
 ======= ======= ====== ==== ============================== 
  4.000   0.000               active clock edge time        
  4.000   0.000               clk_125                       
  4.000   0.000   tCL    FF   clk_125_ibuf/I                
  4.688   0.688   tINS   FF   clk_125_ibuf/O                
  5.098   0.410   tNET   FF   SPI_MCP3202/r_STATE_1_s1/CLK  

Early clock Path:
   AT     DELAY   TYPE   RF               NODE              
 ======= ======= ====== ==== ============================== 
  8.000   0.000               active clock edge time        
  8.000   0.000               clk_125                       
  8.000   0.000   tCL    RR   clk_125_ibuf/I                
  8.675   0.675   tINS   RR   clk_125_ibuf/O                
  8.986   0.310   tNET   RR   SPI_MCP3202/r_STATE_1_s1/CLK  

								MPW9
MPW Summary:
Slack:          2.888
Actual Width:   3.888
Required Width: 1.000
Type:           Low Pulse Width
Clock:          clk_125
Objects:        SPI_MCP3202/r_STATE_0_s2

Late clock Path:
   AT     DELAY   TYPE   RF               NODE              
 ======= ======= ====== ==== ============================== 
  4.000   0.000               active clock edge time        
  4.000   0.000               clk_125                       
  4.000   0.000   tCL    FF   clk_125_ibuf/I                
  4.688   0.688   tINS   FF   clk_125_ibuf/O                
  5.098   0.410   tNET   FF   SPI_MCP3202/r_STATE_0_s2/CLK  

Early clock Path:
   AT     DELAY   TYPE   RF               NODE              
 ======= ======= ====== ==== ============================== 
  8.000   0.000               active clock edge time        
  8.000   0.000               clk_125                       
  8.000   0.000   tCL    RR   clk_125_ibuf/I                
  8.675   0.675   tINS   RR   clk_125_ibuf/O                
  8.986   0.310   tNET   RR   SPI_MCP3202/r_STATE_0_s2/CLK  

								MPW10
MPW Summary:
Slack:          2.888
Actual Width:   3.888
Required Width: 1.000
Type:           Low Pulse Width
Clock:          clk_125
Objects:        SPI_MCP3202/r_DV_s1

Late clock Path:
   AT     DELAY   TYPE   RF            NODE            
 ======= ======= ====== ==== ========================= 
  4.000   0.000               active clock edge time   
  4.000   0.000               clk_125                  
  4.000   0.000   tCL    FF   clk_125_ibuf/I           
  4.688   0.688   tINS   FF   clk_125_ibuf/O           
  5.098   0.410   tNET   FF   SPI_MCP3202/r_DV_s1/CLK  

Early clock Path:
   AT     DELAY   TYPE   RF            NODE            
 ======= ======= ====== ==== ========================= 
  8.000   0.000               active clock edge time   
  8.000   0.000               clk_125                  
  8.000   0.000   tCL    RR   clk_125_ibuf/I           
  8.675   0.675   tINS   RR   clk_125_ibuf/O           
  8.986   0.310   tNET   RR   SPI_MCP3202/r_DV_s1/CLK  

3.5 High Fanout Nets Report
Report Command:report_high_fanout_nets -max_nets 10
  FANOUT                   NET NAME                   WORST SLACK   MAX DELAY  
 ======== ========================================== ============= =========== 
  2525     clk_d                                      -8.072        1.621      
  1018     reset_w                                    -0.986        1.329      
  265      sample_buffer_current_4                    31.737        2.940      
  265      sample_buffer_current_4                    32.232        1.731      
  128      n4054_4                                    28.597        1.898      
  128      n4054_4                                    29.660        1.341      
  120      clk_sdram                                  0.344         0.261      
  120      true_hdmi_output.packet_pixel_counter[0]   29.979        2.352      
  112      true_hdmi_output.packet_pixel_counter[0]   28.982        1.733      
  111      n623_3                                     28.951        1.848      

3.6 Route Congestions Report
Report Command:report_route_congestion -max_grids 10
  GRID LOC   ROUTE CONGESTIONS  
 ========== =================== 
  R15C36     0.903              
  R42C21     0.875              
  R18C43     0.875              
  R40C34     0.875              
  R30C23     0.875              
  R32C26     0.875              
  R25C42     0.861              
  R43C37     0.861              
  R29C17     0.847              
  R45C39     0.847              

3.7 Timing Exceptions Report
3.7.1 Setup Analysis Report
Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.2 Hold Analysis Report
Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.3 Recovery Analysis Report
Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.4 Removal Analysis Report
Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.8 Timing Constraints Report
   SDC Command Type     State                                                                                Detail Command                                                                              
 ==================== ========= ======================================================================================================================================================================== 
  TC_CLOCK             Actived   create_clock -name clk -period 37.037 -waveform {0 18.518} [get_ports {clk}] -add                                                                                       
  TC_CLOCK             Actived   create_clock -name clk_50 -period 20 -waveform {0 10} [get_ports {clk_50}] -add                                                                                         
  TC_CLOCK             Actived   create_clock -name clk_125 -period 8 -waveform {0 4} [get_ports {clk_125}]                                                                                              
  TC_GENERATED_CLOCK   Actived   create_generated_clock -name clk_135 -source [get_ports {clk}] -master_clock clk -divide_by 1 -multiply_by 5 -add [get_nets {clk_135}]                                  
  TC_GENERATED_CLOCK   Actived   create_generated_clock -name clk_audio -source [get_ports {clk}] -master_clock clk -divide_by 612 -multiply_by 1 -add [get_nets {clk_audio}]                            
  TC_GENERATED_CLOCK   Actived   create_generated_clock -name clk_sdramp -source [get_ports {clk}] -master_clock clk -divide_by 1 -multiply_by 3 -duty_cycle 50 -phase 180 -add [get_nets {clk_sdramp}]  
  TC_GENERATED_CLOCK   Actived   create_generated_clock -name clk_sdram -source [get_ports {clk}] -master_clock clk -divide_by 1 -multiply_by 3 -add [get_nets {clk_sdram}]                              
  TC_GENERATED_CLOCK   Actived   create_generated_clock -name clk_cpu -source [get_ports {clk}] -master_clock clk -divide_by 23 -multiply_by 3 -add [get_nets {clk_cpu}]                                 
  TC_GENERATED_CLOCK   Actived   create_generated_clock -name clk_grom -source [get_ports {clk}] -master_clock clk -divide_by 181 -multiply_by 3 -add [get_nets {clk_grom}]                              

