// Seed: 2912670094
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
program module_1 (
    input wand id_0,
    output supply0 id_1
);
  assign id_1 = -1'b0;
  logic id_3, id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4
  );
  assign id_3 = id_4;
endprogram
module module_2 #(
    parameter id_2 = 32'd26
) (
    output tri1 id_0
    , id_4,
    input  tri  id_1,
    input  wire _id_2
);
  logic id_5, id_6;
  wire [1 'b0 : id_2] id_7, id_8, id_9, id_10, id_11, id_12;
  assign id_0 = 1;
  module_0 modCall_1 (
      id_11,
      id_7,
      id_7
  );
  logic id_13;
  assign id_0 = -1;
endmodule
