* Felix Salfelder 2019
* GPLv3+

attach public c_python.so
loadpy c_nodeset.py

options numdgt=10

verilog

resistor #(.r(1)) r1(0,1);
capacitor #(.c(1)) c2(0,1);
nodesetter #(.extra(19), .v_1(3.3), .v_2(5), .v_a(3)) nodesetter(1, 2, a);

print dc v(nodes) iter(0)
print tran v(nodes) iter(0)

* does not work, see s_tr_swp.cc+83 ?
* transient 1 uic

* but this does
dc
transient 1

list
nodeset
nodeset v_x=5 v_y=6
nodeset

end
