(pcb /home/wbd/work/iorodeo/products/panels_g4_hardware/atmega328/four_panel/20mm_matrix/test_arena/arena.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(2013-mar-13)-testing")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  300000 -100000  40000 -100000  40000 -50000  300000 -50000
            300000 -100000)
    )
    (via "Via[0-1]_889:635_um" "Via[0-1]_889:0_um")
    (rule
      (width 254)
      (clearance 254.1)
      (clearance 254.1 (type default_smd))
      (clearance 63.5 (type smd_smd))
    )
  )
  (placement
    (component Capacitor_Polarized
      (place C1 89000 -76000 front 0 (PN 10uF))
      (place C2 130000 -76000 front 0 (PN 10uF))
      (place C3 170000 -76000 front 0 (PN 10uF))
      (place C4 211000 -76000 front 0 (PN 10uF))
      (place C5 250000 -76000 front 0 (PN 10uF))
    )
    (component PIN_ARRAY_2X2
      (place P7 102350 -70000 front 0 (PN CONN_2X2))
      (place P8 142450 -70000 front 0 (PN CONN_2X2))
      (place P9 182550 -70000 front 0 (PN CONN_2X2))
      (place P10 222650 -70000 front 0 (PN CONN_2X2))
      (place P11 262750 -70000 front 0 (PN CONN_2X2))
      (place P12 109850 -70000 front 0 (PN CONN_2X2))
      (place P13 149950 -70000 front 0 (PN CONN_2X2))
      (place P14 190050 -70000 front 0 (PN CONN_2X2))
      (place P15 230150 -70000 front 0 (PN CONN_2X2))
      (place P16 270250 -70000 front 0 (PN CONN_2X2))
      (place P17 117350 -70000 front 0 (PN CONN_2X2))
      (place P18 157450 -70000 front 0 (PN CONN_2X2))
      (place P19 197550 -70000 front 0 (PN CONN_2X2))
      (place P20 237650 -70000 front 0 (PN CONN_2X2))
      (place P21 277750 -70000 front 0 (PN CONN_2X2))
    )
    (component PIN_ARRAY_SHRD_20X2
      (place P22 117000 -91000 front 0 (PN CONN_20X2))
    )
    (component PIN_ARRAY_SHRD_30X2
      (place P23 237000 -91000 front 0 (PN CONN_30X2))
    )
    (component DCJACK_2PIN
      (place P24 63000 -86000 front 270 (PN CONN_2))
    )
    (component HEADER_TOP
      (place P1 69750 -58100 front 0 (PN CONN15))
      (place P2 109850 -58100 front 0 (PN CONN15))
      (place P3 149950 -58100 front 0 (PN CONN15))
      (place P4 190050 -58100 front 0 (PN CONN15))
      (place P5 230150 -58100 front 0 (PN CONN15))
      (place P6 270250 -58100 front 0 (PN CONN15))
    )
    (component MOUNT_HOLE_4_40
      (place M3 297000 -65000 front 0 (PN VAL**))
      (place M6 43000 -95000 front 0 (PN VAL**))
      (place M4 297000 -95000 front 0 (PN VAL**))
      (place M2 170000 -65000 front 0 (PN VAL**))
      (place M5 170000 -95000 front 0 (PN VAL**))
      (place M1 43000 -65000 front 0 (PN VAL**))
    )
  )
  (library
    (image Capacitor_Polarized
      (outline (path signal 381  5236.34 0  4980.06 -1618.12  4236.29 -3077.85  3077.85 -4236.29
            1618.12 -4980.06  0 -5236.34  -1618.12 -4980.06  -3077.85 -4236.29
            -4236.29 -3077.85  -4980.06 -1618.12  -5236.34 0  -4980.06 1618.12
            -4236.29 3077.85  -3077.85 4236.29  -1618.12 4980.06  0 5236.34
            1618.12 4980.06  3077.85 4236.29  4236.29 3077.85  4980.06 1618.12))
      (outline (path signal 203.2  254 -1143  889 -1143))
      (outline (path signal 203.2  889 -1143  889 1143))
      (outline (path signal 203.2  254 1143  889 1143))
      (outline (path signal 203.2  254 -1143  254 1143))
      (outline (path signal 152.4  -1143 0  -889 0))
      (outline (path signal 152.4  -889 0  -889 -1143))
      (outline (path signal 152.4  -889 -1143  -254 -1143))
      (outline (path signal 152.4  -254 -1143  -254 1143))
      (outline (path signal 152.4  -254 1143  -889 1143))
      (outline (path signal 152.4  -889 1143  -889 0))
      (outline (path signal 152.4  635 0  1143 0))
      (outline (path signal 152.4  -6350 381  -6350 -381))
      (outline (path signal 152.4  -5969 0  -6731 0))
      (outline (path signal 152.4  1143 0  1651 0))
      (outline (path signal 152.4  -1651 0  -1143 0))
      (pin Round[A]Pad_2540_um 1 -2540 0)
      (pin Round[A]Pad_2540_um 2 2540 0)
    )
    (image PIN_ARRAY_2X2
      (outline (path signal 304.8  -2540 2540  2540 2540))
      (outline (path signal 304.8  2540 2540  2540 -2540))
      (outline (path signal 304.8  2540 -2540  -2540 -2540))
      (outline (path signal 304.8  -2540 -2540  -2540 2540))
      (pin Rect[A]Pad_1524x1524_um 1 -1270 -1270)
      (pin Round[A]Pad_1524_um 2 -1270 1270)
      (pin Round[A]Pad_1524_um 3 1270 -1270)
      (pin Round[A]Pad_1524_um 4 1270 1270)
    )
    (image PIN_ARRAY_SHRD_20X2
      (outline (path signal 300  -23368 -5588  -23622 -5588))
      (outline (path signal 300  -24130 -5080  -23368 -5588))
      (outline (path signal 300  -24130 -5080  -24892 -5588))
      (outline (path signal 300  -24892 -5588  -23495 -5588))
      (outline (path signal 300  10 -4500  29210 -4500))
      (outline (path signal 300  29210 -4500  29210 4500))
      (outline (path signal 300  29210 4500  -10 4500))
      (outline (path signal 300  -29210 0  -29210 -4500))
      (outline (path signal 300  -29210 -4500  10 -4500))
      (outline (path signal 300  -29210 0  -29210 4500))
      (outline (path signal 300  -29210 4500  -10 4500))
      (pin Rect[A]Pad_1524x1524_um 1 -24130 -1270)
      (pin Round[A]Pad_1524_um 2 -24130 1270)
      (pin Round[A]Pad_1524_um 11 -11430 -1270)
      (pin Round[A]Pad_1524_um 4 -21590 1270)
      (pin Round[A]Pad_1524_um 13 -8890 -1270)
      (pin Round[A]Pad_1524_um 6 -19050 1270)
      (pin Round[A]Pad_1524_um 15 -6350 -1270)
      (pin Round[A]Pad_1524_um 8 -16510 1270)
      (pin Round[A]Pad_1524_um 17 -3810 -1270)
      (pin Round[A]Pad_1524_um 10 -13970 1270)
      (pin Round[A]Pad_1524_um 19 -1270 -1270)
      (pin Round[A]Pad_1524_um 12 -11430 1270)
      (pin Round[A]Pad_1524_um 21 1270 -1270)
      (pin Round[A]Pad_1524_um 14 -8890 1270)
      (pin Round[A]Pad_1524_um 23 3810 -1270)
      (pin Round[A]Pad_1524_um 16 -6350 1270)
      (pin Round[A]Pad_1524_um 25 6350 -1270)
      (pin Round[A]Pad_1524_um 18 -3810 1270)
      (pin Round[A]Pad_1524_um 27 8890 -1270)
      (pin Round[A]Pad_1524_um 20 -1270 1270)
      (pin Round[A]Pad_1524_um 29 11430 -1270)
      (pin Round[A]Pad_1524_um 22 1270 1270)
      (pin Round[A]Pad_1524_um 31 13970 -1270)
      (pin Round[A]Pad_1524_um 24 3810 1270)
      (pin Round[A]Pad_1524_um 26 6350 1270)
      (pin Round[A]Pad_1524_um 33 16510 -1270)
      (pin Round[A]Pad_1524_um 28 8890 1270)
      (pin Round[A]Pad_1524_um 32 13970 1270)
      (pin Round[A]Pad_1524_um 34 16510 1270)
      (pin Round[A]Pad_1524_um 36 19050 1270)
      (pin Round[A]Pad_1524_um 38 21590 1270)
      (pin Round[A]Pad_1524_um 35 19050 -1270)
      (pin Round[A]Pad_1524_um 37 21590 -1270)
      (pin Round[A]Pad_1524_um 3 -21590 -1270)
      (pin Round[A]Pad_1524_um 5 -19050 -1270)
      (pin Round[A]Pad_1524_um 7 -16510 -1270)
      (pin Round[A]Pad_1524_um 9 -13970 -1270)
      (pin Round[A]Pad_1524_um 39 24130 -1270)
      (pin Round[A]Pad_1524_um 40 24130 1270)
      (pin Round[A]Pad_1524_um 30 11430 1270)
    )
    (image PIN_ARRAY_SHRD_30X2
      (outline (path signal 300  -36830 -5080  -36068 -5588))
      (outline (path signal 300  -36195 -5588  -37592 -5588))
      (outline (path signal 300  -36830 -5080  -37592 -5588))
      (outline (path signal 300  41900 4500  -50 4500))
      (outline (path signal 300  41900 -4500  41900 4500))
      (outline (path signal 300  0 -4500  41900 -4500))
      (outline (path signal 300  -41900 -4500  0 -4500))
      (outline (path signal 300  -41900 0  -41900 -4500))
      (outline (path signal 300  -41900 4500  -50 4500))
      (outline (path signal 300  -41900 0  -41900 4500))
      (pin Rect[A]Pad_1524x1524_um 1 -36830 -1270)
      (pin Round[A]Pad_1524_um 2 -36830 1270)
      (pin Round[A]Pad_1524_um 11 -24130 -1270)
      (pin Round[A]Pad_1524_um 4 -34290 1270)
      (pin Round[A]Pad_1524_um 13 -21590 -1270)
      (pin Round[A]Pad_1524_um 6 -31750 1270)
      (pin Round[A]Pad_1524_um 15 -19050 -1270)
      (pin Round[A]Pad_1524_um 8 -29210 1270)
      (pin Round[A]Pad_1524_um 17 -16510 -1270)
      (pin Round[A]Pad_1524_um 10 -26670 1270)
      (pin Round[A]Pad_1524_um 19 -13970 -1270)
      (pin Round[A]Pad_1524_um 12 -24130 1270)
      (pin Round[A]Pad_1524_um 21 -11430 -1270)
      (pin Round[A]Pad_1524_um 14 -21590 1270)
      (pin Round[A]Pad_1524_um 23 -8890 -1270)
      (pin Round[A]Pad_1524_um 16 -19050 1270)
      (pin Round[A]Pad_1524_um 25 -6350 -1270)
      (pin Round[A]Pad_1524_um 18 -16510 1270)
      (pin Round[A]Pad_1524_um 27 -3810 -1270)
      (pin Round[A]Pad_1524_um 20 -13970 1270)
      (pin Round[A]Pad_1524_um 29 -1270 -1270)
      (pin Round[A]Pad_1524_um 22 -11430 1270)
      (pin Round[A]Pad_1524_um 31 1270 -1270)
      (pin Round[A]Pad_1524_um 24 -8890 1270)
      (pin Round[A]Pad_1524_um 26 -6350 1270)
      (pin Round[A]Pad_1524_um 33 3810 -1270)
      (pin Round[A]Pad_1524_um 28 -3810 1270)
      (pin Round[A]Pad_1524_um 32 1270 1270)
      (pin Round[A]Pad_1524_um 34 3810 1270)
      (pin Round[A]Pad_1524_um 36 6350 1270)
      (pin Round[A]Pad_1524_um 38 8890 1270)
      (pin Round[A]Pad_1524_um 35 6350 -1270)
      (pin Round[A]Pad_1524_um 37 8890 -1270)
      (pin Round[A]Pad_1524_um 3 -34290 -1270)
      (pin Round[A]Pad_1524_um 5 -31750 -1270)
      (pin Round[A]Pad_1524_um 7 -29210 -1270)
      (pin Round[A]Pad_1524_um 9 -26670 -1270)
      (pin Round[A]Pad_1524_um 39 11430 -1270)
      (pin Round[A]Pad_1524_um 40 11430 1270)
      (pin Round[A]Pad_1524_um 30 -1270 1270)
      (pin Round[A]Pad_1524_um 41 13970 -1270)
      (pin Round[A]Pad_1524_um 42 13970 1270)
      (pin Round[A]Pad_1524_um 43 16510 -1270)
      (pin Round[A]Pad_1524_um 44 16510 1270)
      (pin Round[A]Pad_1524_um 45 19050 -1270)
      (pin Round[A]Pad_1524_um 46 19050 1270)
      (pin Round[A]Pad_1524_um 47 21590 -1270)
      (pin Round[A]Pad_1524_um 48 21590 1270)
      (pin Round[A]Pad_1524_um 49 24130 -1270)
      (pin Round[A]Pad_1524_um 50 24130 1270)
      (pin Round[A]Pad_1524_um 51 26670 -1270)
      (pin Round[A]Pad_1524_um 52 26670 1270)
      (pin Round[A]Pad_1524_um 53 29210 -1270)
      (pin Round[A]Pad_1524_um 54 29210 1270)
      (pin Round[A]Pad_1524_um 55 31750 -1270)
      (pin Round[A]Pad_1524_um 56 31750 1270)
      (pin Round[A]Pad_1524_um 57 34290 -1270)
      (pin Round[A]Pad_1524_um 58 34290 1270)
      (pin Round[A]Pad_1524_um 59 36830 -1270)
      (pin Round[A]Pad_1524_um 60 36830 1270)
    )
    (image DCJACK_2PIN
      (outline (path signal 381  0 2700.02  0 4500.88))
      (outline (path signal 381  0 4500.88  13799.8 4500.88))
      (outline (path signal 381  13799.8 4500.88  13799.8 -4399.28))
      (outline (path signal 381  13799.8 -4399.28  13799.8 -4500.88))
      (outline (path signal 381  13799.8 -4500.88  0 -4500.88))
      (outline (path signal 381  0 -4500.88  0 -2700.02))
      (pin Round[A]Pad_5080_um 1 0 0)
      (pin Round[A]Pad_4599.94_um 2 5999.48 0)
    )
    (image HEADER_TOP
      (outline (path signal 381  -19989.8 -838.2  -19989.8 -685.8))
      (outline (path signal 381  -19989.8 -939.8  -19989.8 -736.6))
      (outline (path signal 381  19024.6 8128  19989.8 8128))
      (outline (path signal 381  19989.8 -1270  19989.8 -685.8))
      (outline (path signal 381  19989.8 8102.6  19989.8 7594.6))
      (outline (path signal 381  -19989.8 8128  -19989.8 7594.6))
      (outline (path signal 381  -19989.8 -1270  -19989.8 -838.2))
      (outline (path signal 381  -18796 8128  -19977.1 8128))
      (outline (path signal 381  -18961.1 -1270  -19989.8 -1270))
      (outline (path signal 381  18986.5 -1270  19989.8 -1270))
      (outline (path signal 381  15240 8128  19050 8128))
      (outline (path signal 381  19050 8128  19050 7366))
      (outline (path signal 381  -15240 8128  -19050 8128))
      (outline (path signal 381  -19050 8128  -19050 7620))
      (outline (path signal 381  -15240 -1270  -19050 -1270))
      (outline (path signal 381  -19050 -1270  -19050 7620))
      (outline (path signal 381  15240 -1270  19050 -1270))
      (outline (path signal 381  19050 -1270  19050 7620))
      (outline (path signal 381  15240 -1270  -15240 -1270))
      (outline (path signal 381  -15240 8128  15240 8128))
      (pin Rect[A]Pad_1524x1524_um 1 -17780 0)
      (pin Round[A]Pad_1524_um 2 -15240 0)
      (pin Round[A]Pad_1524_um 3 -12700 0)
      (pin Round[A]Pad_1524_um 4 -10160 0)
      (pin Round[A]Pad_1524_um 5 -7620 0)
      (pin Round[A]Pad_1524_um 6 -5080 0)
      (pin Round[A]Pad_1524_um 7 -2540 0)
      (pin Round[A]Pad_1524_um 8 0 0)
      (pin Round[A]Pad_1524_um 9 2540 0)
      (pin Round[A]Pad_1524_um 10 5080 0)
      (pin Round[A]Pad_1524_um 11 7620 0)
      (pin Round[A]Pad_1524_um 12 10160 0)
      (pin Round[A]Pad_1524_um 13 12700 0)
      (pin Round[A]Pad_1524_um 14 15240 0)
      (pin Round[A]Pad_1524_um 15 17780 0)
    )
    (image MOUNT_HOLE_4_40
      (pin Round[A]Pad_3302_um @1 0 0)
    )
    (padstack Round[A]Pad_1524_um
      (shape (circle F.Cu 1524))
      (shape (circle B.Cu 1524))
      (attach off)
    )
    (padstack Round[A]Pad_2540_um
      (shape (circle F.Cu 2540))
      (shape (circle B.Cu 2540))
      (attach off)
    )
    (padstack Round[A]Pad_3302_um
      (shape (circle F.Cu 3302))
      (shape (circle B.Cu 3302))
      (attach off)
    )
    (padstack Round[A]Pad_4599.94_um
      (shape (circle F.Cu 4599.94))
      (shape (circle B.Cu 4599.94))
      (attach off)
    )
    (padstack Round[A]Pad_5080_um
      (shape (circle F.Cu 5080))
      (shape (circle B.Cu 5080))
      (attach off)
    )
    (padstack Rect[A]Pad_1524x1524_um
      (shape (rect F.Cu -762 -762 762 762))
      (shape (rect B.Cu -762 -762 762 762))
      (attach off)
    )
    (padstack "Via[0-1]_889:635_um"
      (shape (circle F.Cu 889))
      (shape (circle B.Cu 889))
      (attach off)
    )
    (padstack "Via[0-1]_889:0_um"
      (shape (circle F.Cu 889))
      (shape (circle B.Cu 889))
      (attach off)
    )
  )
  (network
    (net +5V
      (pins C1-1 C2-1 C3-1 C4-1 C5-1 P22-38 P23-58 P23-60 P24-1 P1-1 P2-1 P3-1 P4-1
        P5-1 P6-1)
    )
    (net /CS1_0
      (pins P22-13 P23-13 P1-7)
    )
    (net /CS1_1
      (pins P22-23 P23-29 P2-7)
    )
    (net /CS1_2
      (pins P22-33 P23-45 P3-7)
    )
    (net /CS1_3
      (pins P22-8 P23-12 P4-7)
    )
    (net /CS1_4
      (pins P22-18 P23-28 P5-7)
    )
    (net /CS1_5
      (pins P22-28 P23-44 P6-7)
    )
    (net /CS2_0
      (pins P22-15 P23-15 P1-8)
    )
    (net /CS2_1
      (pins P22-25 P23-31 P2-8)
    )
    (net /CS2_2
      (pins P22-35 P23-47 P3-8)
    )
    (net /CS2_3
      (pins P22-10 P23-14 P4-8)
    )
    (net /CS2_4
      (pins P22-20 P23-30 P5-8)
    )
    (net /CS2_5
      (pins P22-30 P23-46 P6-8)
    )
    (net /CS3_0
      (pins P22-17 P23-17 P1-9)
    )
    (net /CS3_1
      (pins P22-27 P23-33 P2-9)
    )
    (net /CS3_2
      (pins P22-37 P23-49 P3-9)
    )
    (net /CS3_3
      (pins P22-12 P23-16 P4-9)
    )
    (net /CS3_4
      (pins P22-22 P23-32 P5-9)
    )
    (net /CS3_5
      (pins P22-32 P23-48 P6-9)
    )
    (net /CS4_0
      (pins P22-19 P23-19 P1-10)
    )
    (net /CS4_1
      (pins P22-29 P23-35 P2-10)
    )
    (net /CS4_2
      (pins P22-39 P23-51 P3-10)
    )
    (net /CS4_3
      (pins P22-14 P23-18 P4-10)
    )
    (net /CS4_4
      (pins P22-24 P23-34 P5-10)
    )
    (net /CS4_5
      (pins P22-34 P23-50 P6-10)
    )
    (net /CS5_0
      (pins P22-21 P23-21 P1-11)
    )
    (net /CS5_1
      (pins P22-31 P23-37 P2-11)
    )
    (net /CS5_2
      (pins P22-6 P23-53 P3-11)
    )
    (net /CS5_3
      (pins P22-16 P23-20 P4-11)
    )
    (net /CS5_4
      (pins P22-26 P23-36 P5-11)
    )
    (net /CS5_5
      (pins P22-36 P23-52 P6-11)
    )
    (net /EXT_INT0
      (pins P22-2 P23-2 P1-15 P2-15 P3-15 P4-15 P5-15 P6-15)
    )
    (net /EXT_INT1
      (pins P22-4 P23-4 P1-12 P2-12 P3-12 P4-12 P5-12 P6-12)
    )
    (net /MISO_0
      (pins P17-1 P18-1 P19-1 P20-1 P21-1 P22-11 P23-11 P1-6)
    )
    (net /MISO_1
      (pins P17-3 P23-27)
    )
    (net /MISO_11
      (pins P17-2 P17-4 P2-6)
    )
    (net /MISO_2
      (pins P18-3 P23-43)
    )
    (net /MISO_22
      (pins P18-2 P18-4 P3-6)
    )
    (net /MISO_3
      (pins P19-3 P23-10)
    )
    (net /MISO_33
      (pins P19-2 P19-4 P4-6)
    )
    (net /MISO_4
      (pins P20-3 P23-26)
    )
    (net /MISO_44
      (pins P20-2 P20-4 P5-6)
    )
    (net /MISO_5
      (pins P21-3 P23-42)
    )
    (net /MISO_55
      (pins P21-2 P21-4 P6-6)
    )
    (net /MOSI_0
      (pins P12-1 P13-1 P14-1 P15-1 P16-1 P22-9 P23-9 P1-5)
    )
    (net /MOSI_1
      (pins P12-3 P23-25)
    )
    (net /MOSI_11
      (pins P12-2 P12-4 P2-5)
    )
    (net /MOSI_2
      (pins P13-3 P23-41)
    )
    (net /MOSI_22
      (pins P13-2 P13-4 P3-5)
    )
    (net /MOSI_3
      (pins P14-3 P23-8)
    )
    (net /MOSI_33
      (pins P14-2 P14-4 P4-5)
    )
    (net /MOSI_4
      (pins P15-3 P23-24)
    )
    (net /MOSI_44
      (pins P15-2 P15-4 P5-5)
    )
    (net /MOSI_5
      (pins P16-3 P23-40)
    )
    (net /MOSI_55
      (pins P16-2 P16-4 P6-5)
    )
    (net /RESET_MSTR
      (pins P22-1 P23-1 P1-3 P2-3 P3-3 P4-3 P5-3 P6-3)
    )
    (net /RX
      (pins P22-3 P23-3 P1-13 P2-13 P3-13 P4-13 P5-13 P6-13)
    )
    (net /SCK_0
      (pins P7-1 P8-1 P9-1 P10-1 P11-1 P22-7 P23-7 P1-4)
    )
    (net /SCK_1
      (pins P7-3 P23-23)
    )
    (net /SCK_11
      (pins P7-2 P7-4 P2-4)
    )
    (net /SCK_2
      (pins P8-3 P23-39)
    )
    (net /SCK_22
      (pins P8-2 P8-4 P3-4)
    )
    (net /SCK_3
      (pins P9-3 P23-6)
    )
    (net /SCK_33
      (pins P9-2 P9-4 P4-4)
    )
    (net /SCK_4
      (pins P10-3 P23-22)
    )
    (net /SCK_44
      (pins P10-2 P10-4 P5-4)
    )
    (net /SCK_5
      (pins P11-3 P23-38)
    )
    (net /SCK_55
      (pins P11-2 P11-4 P6-4)
    )
    (net /TX
      (pins P22-5 P23-5 P1-14 P2-14 P3-14 P4-14 P5-14 P6-14)
    )
    (net GND
      (pins C1-2 C2-2 C3-2 C4-2 C5-2 P22-40 P23-57 P23-59 P24-2 P1-2 P2-2 P3-2 P4-2
        P5-2 P6-2)
    )
    (net "N-0000046"
      (pins P23-54)
    )
    (net "N-0000047"
      (pins P23-56)
    )
    (net "N-0000048"
      (pins P23-55)
    )
    (class kicad_default "" /CS1_0 /CS1_1 /CS1_2 /CS1_3 /CS1_4 /CS1_5 /CS2_0
      /CS2_1 /CS2_2 /CS2_3 /CS2_4 /CS2_5 /CS3_0 /CS3_1 /CS3_2 /CS3_3 /CS3_4
      /CS3_5 /CS4_0 /CS4_1 /CS4_2 /CS4_3 /CS4_4 /CS4_5 /CS5_0 /CS5_1 /CS5_2
      /CS5_3 /CS5_4 /CS5_5 /EXT_INT0 /EXT_INT1 /MISO_0 /MISO_1 /MISO_11 /MISO_2
      /MISO_22 /MISO_3 /MISO_33 /MISO_4 /MISO_44 /MISO_5 /MISO_55 /MOSI_0
      /MOSI_1 /MOSI_11 /MOSI_2 /MOSI_22 /MOSI_3 /MOSI_33 /MOSI_4 /MOSI_44
      /MOSI_5 /MOSI_55 /RESET_MSTR /RX /SCK_0 /SCK_1 /SCK_11 /SCK_2 /SCK_22
      /SCK_3 /SCK_33 /SCK_4 /SCK_44 /SCK_5 /SCK_55 /TX "N-0000046" "N-0000047"
      "N-0000048"
      (circuit
        (use_via Via[0-1]_889:635_um)
      )
      (rule
        (width 254)
        (clearance 254.1)
      )
    )
    (class Pwr +5V GND
      (circuit
        (use_via Via[0-1]_889:635_um)
      )
      (rule
        (width 1016)
        (clearance 254.1)
      )
    )
  )
  (wiring
  )
)
