property a1;
@(posedge clk) (InputSignalEdge == 0) |=> (Lead == 0);
endproperty
assert_a1: assert property(a1);

property a2;
@(posedge clk) (InputSignalEdge == 1 & OutputSignal == 1) |=> (Lead == 1);
endproperty
assert_a2: assert property(a2);

property a0;
@(posedge clk) (OutputSignal == 0) |=> (Lead == 0);
endproperty
assert_a0: assert property(a0);

