{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 26 16:04:09 2013 " "Info: Processing started: Tue Feb 26 16:04:09 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off deslocador_uc -c deslocador_uc --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off deslocador_uc -c deslocador_uc --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "deslocador_uc.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/deslocador_uc.vhd" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clock " "Info: No valid register-to-register data paths exist for clock \"clock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "sreg.init iniciar clock 3.786 ns register " "Info: tsu for register \"sreg.init\" (data pin = \"iniciar\", clock pin = \"clock\") is 3.786 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.719 ns + Longest pin register " "Info: + Longest pin to register delay is 5.719 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns iniciar 1 PIN PIN_V6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V6; Fanout = 1; PIN Node = 'iniciar'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iniciar } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/deslocador_uc.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.583 ns) + CELL(0.154 ns) 5.564 ns sreg.init~0 2 COMB LCCOMB_X39_Y23_N2 1 " "Info: 2: + IC(4.583 ns) + CELL(0.154 ns) = 5.564 ns; Loc. = LCCOMB_X39_Y23_N2; Fanout = 1; COMB Node = 'sreg.init~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.737 ns" { iniciar sreg.init~0 } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.719 ns sreg.init 3 REG LCFF_X39_Y23_N3 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.719 ns; Loc. = LCFF_X39_Y23_N3; Fanout = 1; REG Node = 'sreg.init'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { sreg.init~0 sreg.init } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.136 ns ( 19.86 % ) " "Info: Total cell delay = 1.136 ns ( 19.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.583 ns ( 80.14 % ) " "Info: Total interconnect delay = 4.583 ns ( 80.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.719 ns" { iniciar sreg.init~0 sreg.init } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.719 ns" { iniciar {} iniciar~combout {} sreg.init~0 {} sreg.init {} } { 0.000ns 0.000ns 4.583ns 0.000ns } { 0.000ns 0.827ns 0.154ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "deslocador_uc.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.023 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.023 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns clock 1 CLK PIN_F2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_F2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/deslocador_uc.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.575 ns) + CELL(0.618 ns) 2.023 ns sreg.init 2 REG LCFF_X39_Y23_N3 1 " "Info: 2: + IC(0.575 ns) + CELL(0.618 ns) = 2.023 ns; Loc. = LCFF_X39_Y23_N3; Fanout = 1; REG Node = 'sreg.init'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.193 ns" { clock sreg.init } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.448 ns ( 71.58 % ) " "Info: Total cell delay = 1.448 ns ( 71.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.575 ns ( 28.42 % ) " "Info: Total interconnect delay = 0.575 ns ( 28.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.023 ns" { clock sreg.init } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.023 ns" { clock {} clock~combout {} sreg.init {} } { 0.000ns 0.000ns 0.575ns } { 0.000ns 0.830ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.719 ns" { iniciar sreg.init~0 sreg.init } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.719 ns" { iniciar {} iniciar~combout {} sreg.init~0 {} sreg.init {} } { 0.000ns 0.000ns 4.583ns 0.000ns } { 0.000ns 0.827ns 0.154ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.023 ns" { clock sreg.init } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.023 ns" { clock {} clock~combout {} sreg.init {} } { 0.000ns 0.000ns 0.575ns } { 0.000ns 0.830ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock nload sreg.init 4.683 ns register " "Info: tco from clock \"clock\" to destination pin \"nload\" through register \"sreg.init\" is 4.683 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.023 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.023 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns clock 1 CLK PIN_F2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_F2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/deslocador_uc.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.575 ns) + CELL(0.618 ns) 2.023 ns sreg.init 2 REG LCFF_X39_Y23_N3 1 " "Info: 2: + IC(0.575 ns) + CELL(0.618 ns) = 2.023 ns; Loc. = LCFF_X39_Y23_N3; Fanout = 1; REG Node = 'sreg.init'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.193 ns" { clock sreg.init } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.448 ns ( 71.58 % ) " "Info: Total cell delay = 1.448 ns ( 71.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.575 ns ( 28.42 % ) " "Info: Total interconnect delay = 0.575 ns ( 28.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.023 ns" { clock sreg.init } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.023 ns" { clock {} clock~combout {} sreg.init {} } { 0.000ns 0.000ns 0.575ns } { 0.000ns 0.830ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "deslocador_uc.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.566 ns + Longest register pin " "Info: + Longest register to pin delay is 2.566 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sreg.init 1 REG LCFF_X39_Y23_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X39_Y23_N3; Fanout = 1; REG Node = 'sreg.init'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sreg.init } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.594 ns) + CELL(1.972 ns) 2.566 ns nload 2 PIN PIN_C4 0 " "Info: 2: + IC(0.594 ns) + CELL(1.972 ns) = 2.566 ns; Loc. = PIN_C4; Fanout = 0; PIN Node = 'nload'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.566 ns" { sreg.init nload } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/deslocador_uc.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.972 ns ( 76.85 % ) " "Info: Total cell delay = 1.972 ns ( 76.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.594 ns ( 23.15 % ) " "Info: Total interconnect delay = 0.594 ns ( 23.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.566 ns" { sreg.init nload } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.566 ns" { sreg.init {} nload {} } { 0.000ns 0.594ns } { 0.000ns 1.972ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.023 ns" { clock sreg.init } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.023 ns" { clock {} clock~combout {} sreg.init {} } { 0.000ns 0.000ns 0.575ns } { 0.000ns 0.830ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.566 ns" { sreg.init nload } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.566 ns" { sreg.init {} nload {} } { 0.000ns 0.594ns } { 0.000ns 1.972ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sreg.init iniciar clock -3.547 ns register " "Info: th for register \"sreg.init\" (data pin = \"iniciar\", clock pin = \"clock\") is -3.547 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.023 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.023 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns clock 1 CLK PIN_F2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_F2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/deslocador_uc.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.575 ns) + CELL(0.618 ns) 2.023 ns sreg.init 2 REG LCFF_X39_Y23_N3 1 " "Info: 2: + IC(0.575 ns) + CELL(0.618 ns) = 2.023 ns; Loc. = LCFF_X39_Y23_N3; Fanout = 1; REG Node = 'sreg.init'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.193 ns" { clock sreg.init } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.448 ns ( 71.58 % ) " "Info: Total cell delay = 1.448 ns ( 71.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.575 ns ( 28.42 % ) " "Info: Total interconnect delay = 0.575 ns ( 28.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.023 ns" { clock sreg.init } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.023 ns" { clock {} clock~combout {} sreg.init {} } { 0.000ns 0.000ns 0.575ns } { 0.000ns 0.830ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "deslocador_uc.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.719 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.719 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns iniciar 1 PIN PIN_V6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V6; Fanout = 1; PIN Node = 'iniciar'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iniciar } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/deslocador_uc.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.583 ns) + CELL(0.154 ns) 5.564 ns sreg.init~0 2 COMB LCCOMB_X39_Y23_N2 1 " "Info: 2: + IC(4.583 ns) + CELL(0.154 ns) = 5.564 ns; Loc. = LCCOMB_X39_Y23_N2; Fanout = 1; COMB Node = 'sreg.init~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.737 ns" { iniciar sreg.init~0 } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.719 ns sreg.init 3 REG LCFF_X39_Y23_N3 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.719 ns; Loc. = LCFF_X39_Y23_N3; Fanout = 1; REG Node = 'sreg.init'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { sreg.init~0 sreg.init } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.136 ns ( 19.86 % ) " "Info: Total cell delay = 1.136 ns ( 19.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.583 ns ( 80.14 % ) " "Info: Total interconnect delay = 4.583 ns ( 80.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.719 ns" { iniciar sreg.init~0 sreg.init } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.719 ns" { iniciar {} iniciar~combout {} sreg.init~0 {} sreg.init {} } { 0.000ns 0.000ns 4.583ns 0.000ns } { 0.000ns 0.827ns 0.154ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.023 ns" { clock sreg.init } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.023 ns" { clock {} clock~combout {} sreg.init {} } { 0.000ns 0.000ns 0.575ns } { 0.000ns 0.830ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.719 ns" { iniciar sreg.init~0 sreg.init } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.719 ns" { iniciar {} iniciar~combout {} sreg.init~0 {} sreg.init {} } { 0.000ns 0.000ns 4.583ns 0.000ns } { 0.000ns 0.827ns 0.154ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 26 16:04:09 2013 " "Info: Processing ended: Tue Feb 26 16:04:09 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
