// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
// Version: 2022.2.2
// Copyright (C) Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="crc24a_crc24a,hls_ip_2022_2_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu7ev-ffvc1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.157000,HLS_SYN_LAT=113,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=243,HLS_SYN_LUT=1739,HLS_VERSION=2022_2_2}" *)

module crc24a (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        a_TDATA,
        a_TVALID,
        a_TREADY,
        c_TDATA,
        c_TVALID,
        c_TREADY,
        last_TDATA,
        last_TVALID,
        last_TREADY
);

parameter    ap_ST_fsm_state1 = 17'd1;
parameter    ap_ST_fsm_state2 = 17'd2;
parameter    ap_ST_fsm_state3 = 17'd4;
parameter    ap_ST_fsm_state4 = 17'd8;
parameter    ap_ST_fsm_state5 = 17'd16;
parameter    ap_ST_fsm_state6 = 17'd32;
parameter    ap_ST_fsm_state7 = 17'd64;
parameter    ap_ST_fsm_state8 = 17'd128;
parameter    ap_ST_fsm_state9 = 17'd256;
parameter    ap_ST_fsm_state10 = 17'd512;
parameter    ap_ST_fsm_state11 = 17'd1024;
parameter    ap_ST_fsm_state12 = 17'd2048;
parameter    ap_ST_fsm_state13 = 17'd4096;
parameter    ap_ST_fsm_state14 = 17'd8192;
parameter    ap_ST_fsm_state15 = 17'd16384;
parameter    ap_ST_fsm_state16 = 17'd32768;
parameter    ap_ST_fsm_state17 = 17'd65536;

input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] a_TDATA;
input   a_TVALID;
output   a_TREADY;
output  [7:0] c_TDATA;
output   c_TVALID;
input   c_TREADY;
input  [7:0] last_TDATA;
input   last_TVALID;
output   last_TREADY;

reg ap_done;
reg ap_idle;
reg ap_ready;

 reg    ap_rst_n_inv;
(* fsm_encoding = "none" *) reg   [16:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    a_TDATA_blk_n;
reg    c_TDATA_blk_n;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
reg    last_TDATA_blk_n;
reg   [7:0] d_V_reg_2057;
wire   [0:0] ls_V_fu_1116_p1;
reg   [0:0] ls_V_reg_2063;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_46_5_fu_919_ap_return;
reg   [0:0] targetBlock_reg_2163;
wire    ap_CS_fsm_state8;
wire   [0:0] and_ln46_fu_1375_p2;
reg   [0:0] and_ln46_reg_2171;
wire    ap_CS_fsm_state9;
wire    grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_ap_start;
wire    grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_ap_done;
wire    grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_ap_idle;
wire    grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_ap_ready;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_bit_select_i_i_i1914_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_bit_select_i_i_i1914_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_bit_select_i_i_i1911_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_bit_select_i_i_i1911_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_bit_select_i_i_i1908_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_bit_select_i_i_i1908_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_bit_select_i_i_i1905_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_bit_select_i_i_i1905_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_bit_select_i_i_i1902_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_bit_select_i_i_i1902_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_bit_select_i_i_i1899_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_bit_select_i_i_i1899_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_bit_select_i_i_i1896_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_bit_select_i_i_i1896_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_bit_select_i_i_i1893_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_bit_select_i_i_i1893_out_ap_vld;
wire    grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_ap_start;
wire    grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_ap_done;
wire    grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_ap_idle;
wire    grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_ap_ready;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out1;
wire    grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out1_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out2;
wire    grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out2_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out3;
wire    grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out3_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out4;
wire    grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out4_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out5;
wire    grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out5_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out6;
wire    grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out6_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out7;
wire    grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out7_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out8;
wire    grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out8_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out9;
wire    grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out9_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out10;
wire    grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out10_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out11;
wire    grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out11_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out12;
wire    grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out12_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out13;
wire    grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out13_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out14;
wire    grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out14_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out15;
wire    grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out15_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out16;
wire    grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out16_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out17;
wire    grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out17_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out18;
wire    grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out18_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out19;
wire    grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out19_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out20;
wire    grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out20_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out21;
wire    grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out21_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out22;
wire    grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out22_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out23;
wire    grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out23_ap_vld;
wire    grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_ap_start;
wire    grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_ap_done;
wire    grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_ap_idle;
wire    grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_ap_ready;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_2416631844_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_2416631844_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_13_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_13_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_12_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_12_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_2114691835_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_2114691835_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_11_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_11_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_10_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_10_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_9_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_9_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_8_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_8_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_7_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_7_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_1711651817_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_1711651817_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_149841814_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_149841814_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_6_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_6_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_5_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_5_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_139711805_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_139711805_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_107901802_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_107901802_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_4_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_4_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_108741796_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_108741796_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_76931793_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_76931793_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_3_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_3_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_2_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_2_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_66801784_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_66801784_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_66661781_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_66661781_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_66521778_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_66521778_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_14991775_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_14991775_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_1_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_1_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_66101769_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_66101769_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_15691766_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_15691766_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_15551763_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_15551763_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_15411760_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_15411760_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_15271757_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_15271757_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_15131754_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_15131754_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_mux_case_01751_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_mux_case_01751_out_ap_vld;
wire    grp_crc24a_Pipeline_VITIS_LOOP_46_5_fu_919_ap_start;
wire    grp_crc24a_Pipeline_VITIS_LOOP_46_5_fu_919_ap_done;
wire    grp_crc24a_Pipeline_VITIS_LOOP_46_5_fu_919_ap_idle;
wire    grp_crc24a_Pipeline_VITIS_LOOP_46_5_fu_919_ap_ready;
wire   [4:0] grp_crc24a_Pipeline_VITIS_LOOP_46_5_fu_919_startIdx_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_46_5_fu_919_startIdx_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_46_5_fu_919_icmp_ln46_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_46_5_fu_919_icmp_ln46_out_ap_vld;
wire    grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_ap_start;
wire    grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_ap_done;
wire    grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_ap_idle;
wire    grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_ap_ready;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_23_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_23_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_22_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_22_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_21_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_21_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_20_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_20_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_19_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_19_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_18_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_18_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_17_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_17_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_16_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_16_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_15_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_15_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_14_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_14_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_13_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_13_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_12_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_12_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_11_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_11_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_10_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_10_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_9_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_9_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_8_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_8_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_7_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_7_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_6_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_6_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_5_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_5_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_4_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_4_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_3_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_3_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_2_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_2_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_1_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_1_out_ap_vld;
wire   [0:0] grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_out_ap_vld;
wire    grp_crc24a_Pipeline_VITIS_LOOP_63_7_fu_1083_ap_start;
wire    grp_crc24a_Pipeline_VITIS_LOOP_63_7_fu_1083_ap_done;
wire    grp_crc24a_Pipeline_VITIS_LOOP_63_7_fu_1083_ap_idle;
wire    grp_crc24a_Pipeline_VITIS_LOOP_63_7_fu_1083_ap_ready;
wire   [7:0] grp_crc24a_Pipeline_VITIS_LOOP_63_7_fu_1083_o_V_2_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_63_7_fu_1083_o_V_2_out_ap_vld;
wire   [7:0] grp_crc24a_Pipeline_VITIS_LOOP_63_7_fu_1083_m_V_2_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_63_7_fu_1083_m_V_2_out_ap_vld;
wire   [7:0] grp_crc24a_Pipeline_VITIS_LOOP_63_7_fu_1083_h_V_2_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_63_7_fu_1083_h_V_2_out_ap_vld;
wire   [7:0] grp_crc24a_Pipeline_VITIS_LOOP_63_7_fu_1083_g_V_2_out;
wire    grp_crc24a_Pipeline_VITIS_LOOP_63_7_fu_1083_g_V_2_out_ap_vld;
reg   [0:0] crc_31_sroa_0_0_crc_31_sroa_0_0_mux_case_31_reg_441;
wire    ap_CS_fsm_state7;
reg   [0:0] crc_30_sroa_0_0_crc_30_sroa_0_0_mux_case_30423_reg_453;
reg   [0:0] crc_29_sroa_0_0_crc_29_sroa_0_0_mux_case_29422_reg_465;
reg   [0:0] crc_28_sroa_0_0_crc_28_sroa_0_0_mux_case_28421_reg_477;
reg   [0:0] crc_27_sroa_0_0_crc_27_sroa_0_0_mux_case_27420_reg_489;
reg   [0:0] crc_26_sroa_0_0_crc_26_sroa_0_0_mux_case_26419_reg_501;
reg   [0:0] crc_25_sroa_0_0_crc_25_sroa_0_0_mux_case_25418_reg_513;
reg   [0:0] crc_24_sroa_0_0_crc_24_sroa_0_0_mux_case_24417_reg_525;
reg   [0:0] crc_23_sroa_0_0_crc_23_sroa_0_0_mux_case_23416_reg_537;
reg   [0:0] crc_22_sroa_0_0_crc_22_sroa_0_0_mux_case_22415_reg_549;
reg   [0:0] crc_21_sroa_0_0_crc_21_sroa_0_0_mux_case_21414_reg_561;
reg   [0:0] crc_20_sroa_0_0_crc_20_sroa_0_0_mux_case_20413_reg_573;
reg   [0:0] crc_19_sroa_0_0_crc_19_sroa_0_0_mux_case_19412_reg_585;
reg   [0:0] crc_18_sroa_0_0_crc_18_sroa_0_0_mux_case_18411_reg_597;
reg   [0:0] crc_17_sroa_0_0_crc_17_sroa_0_0_mux_case_17410_reg_609;
reg   [0:0] crc_16_sroa_0_0_crc_16_sroa_0_0_mux_case_16409_reg_621;
reg   [0:0] crc_15_sroa_0_0_crc_15_sroa_0_0_mux_case_15408_reg_633;
reg   [0:0] crc_14_sroa_0_0_crc_14_sroa_0_0_mux_case_14407_reg_645;
reg   [0:0] crc_13_sroa_0_0_crc_13_sroa_0_0_mux_case_13406_reg_657;
reg   [0:0] crc_12_sroa_0_0_crc_12_sroa_0_0_mux_case_12405_reg_669;
reg   [0:0] crc_11_sroa_0_0_crc_11_sroa_0_0_mux_case_11404_reg_681;
reg   [0:0] crc_10_sroa_0_0_crc_10_sroa_0_0_mux_case_10403_reg_693;
reg   [0:0] crc_9_sroa_0_0_crc_9_sroa_0_0_mux_case_9402_reg_705;
reg   [0:0] crc_8_sroa_0_0_crc_8_sroa_0_0_mux_case_8401_reg_717;
reg   [0:0] crc_7_sroa_0_0_crc_7_sroa_0_0_mux_case_7400_reg_729;
wire    ap_CS_fsm_state3;
reg   [0:0] crc_6_sroa_0_0_crc_6_sroa_0_0_mux_case_6399_reg_739;
reg   [0:0] crc_5_sroa_0_0_crc_5_sroa_0_0_mux_case_5398_reg_749;
reg   [0:0] crc_4_sroa_0_0_crc_4_sroa_0_0_mux_case_4397_reg_759;
reg   [0:0] crc_3_sroa_0_0_crc_3_sroa_0_0_mux_case_3396_reg_769;
reg   [0:0] crc_2_sroa_0_0_crc_2_sroa_0_0_mux_case_2395_reg_779;
reg   [0:0] crc_1_sroa_0_0_crc_1_sroa_0_0_mux_case_1394_reg_789;
reg   [0:0] crc_0_sroa_0_0_crc_0_sroa_0_0_mux_case_0393_reg_799;
reg    grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_ap_start_reg;
reg    ap_block_state1_ignore_call102;
wire    ap_CS_fsm_state2;
reg    grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_ap_start_reg;
wire    ap_CS_fsm_state4;
reg    grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
reg   [0:0] conv3_i_2416631844_loc_fu_290;
reg   [0:0] lhs_V_13_loc_fu_286;
reg   [0:0] lhs_V_12_loc_fu_282;
reg   [0:0] conv3_i_2114691835_loc_fu_278;
reg   [0:0] lhs_V_11_loc_fu_274;
reg   [0:0] lhs_V_10_loc_fu_270;
reg   [0:0] lhs_V_9_loc_fu_266;
reg   [0:0] lhs_V_8_loc_fu_262;
reg   [0:0] lhs_V_7_loc_fu_258;
reg   [0:0] conv3_i_1711651817_loc_fu_254;
reg   [0:0] conv3_i_149841814_loc_fu_250;
reg   [0:0] lhs_V_6_loc_fu_246;
reg   [0:0] lhs_V_5_loc_fu_242;
reg   [0:0] conv3_i_139711805_loc_fu_238;
reg   [0:0] conv3_i_107901802_loc_fu_234;
reg   [0:0] lhs_V_4_loc_fu_230;
reg   [0:0] conv3_i_108741796_loc_fu_226;
reg   [0:0] conv3_i_76931793_loc_fu_222;
reg   [0:0] lhs_V_3_loc_fu_218;
reg   [0:0] lhs_V_2_loc_fu_214;
reg   [0:0] conv3_i_66801784_loc_fu_210;
reg   [0:0] conv3_i_66661781_loc_fu_206;
reg   [0:0] conv3_i_66521778_loc_fu_202;
reg   [0:0] conv3_i_14991775_loc_fu_198;
reg   [0:0] lhs_V_1_loc_fu_194;
reg   [0:0] conv3_i_66101769_loc_fu_190;
reg   [0:0] conv3_i_15691766_loc_fu_186;
reg   [0:0] conv3_i_15551763_loc_fu_182;
reg   [0:0] conv3_i_15411760_loc_fu_178;
reg   [0:0] conv3_i_15271757_loc_fu_174;
reg   [0:0] conv3_i_15131754_loc_fu_170;
reg   [0:0] mux_case_01751_loc_fu_166;
reg    grp_crc24a_Pipeline_VITIS_LOOP_46_5_fu_919_ap_start_reg;
reg   [4:0] startIdx_loc_fu_162;
reg   [0:0] icmp_ln46_loc_fu_158;
reg    grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_ap_start_reg;
wire    ap_CS_fsm_state10;
reg    grp_crc24a_Pipeline_VITIS_LOOP_63_7_fu_1083_ap_start_reg;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
reg    ap_block_state1;
wire    regslice_both_c_U_apdone_blk;
reg    ap_block_state17;
reg   [16:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
reg    ap_ST_fsm_state17_blk;
wire    regslice_both_a_U_apdone_blk;
wire   [7:0] a_TDATA_int_regslice;
wire    a_TVALID_int_regslice;
reg    a_TREADY_int_regslice;
wire    regslice_both_a_U_ack_in;
reg   [7:0] c_TDATA_int_regslice;
reg    c_TVALID_int_regslice;
wire    c_TREADY_int_regslice;
wire    regslice_both_c_U_vld_out;
wire    regslice_both_last_U_apdone_blk;
wire   [7:0] last_TDATA_int_regslice;
wire    last_TVALID_int_regslice;
reg    last_TREADY_int_regslice;
wire    regslice_both_last_U_ack_in;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 17'd1;
#0 grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_ap_start_reg = 1'b0;
#0 grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_ap_start_reg = 1'b0;
#0 grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_ap_start_reg = 1'b0;
#0 grp_crc24a_Pipeline_VITIS_LOOP_46_5_fu_919_ap_start_reg = 1'b0;
#0 grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_ap_start_reg = 1'b0;
#0 grp_crc24a_Pipeline_VITIS_LOOP_63_7_fu_1083_ap_start_reg = 1'b0;
end

crc24a_crc24a_Pipeline_VITIS_LOOP_17_1 grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_ap_start),
    .ap_done(grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_ap_done),
    .ap_idle(grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_ap_idle),
    .ap_ready(grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_ap_ready),
    .d_V(d_V_reg_2057),
    .bit_select_i_i_i1914_out(grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_bit_select_i_i_i1914_out),
    .bit_select_i_i_i1914_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_bit_select_i_i_i1914_out_ap_vld),
    .bit_select_i_i_i1911_out(grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_bit_select_i_i_i1911_out),
    .bit_select_i_i_i1911_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_bit_select_i_i_i1911_out_ap_vld),
    .bit_select_i_i_i1908_out(grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_bit_select_i_i_i1908_out),
    .bit_select_i_i_i1908_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_bit_select_i_i_i1908_out_ap_vld),
    .bit_select_i_i_i1905_out(grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_bit_select_i_i_i1905_out),
    .bit_select_i_i_i1905_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_bit_select_i_i_i1905_out_ap_vld),
    .bit_select_i_i_i1902_out(grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_bit_select_i_i_i1902_out),
    .bit_select_i_i_i1902_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_bit_select_i_i_i1902_out_ap_vld),
    .bit_select_i_i_i1899_out(grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_bit_select_i_i_i1899_out),
    .bit_select_i_i_i1899_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_bit_select_i_i_i1899_out_ap_vld),
    .bit_select_i_i_i1896_out(grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_bit_select_i_i_i1896_out),
    .bit_select_i_i_i1896_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_bit_select_i_i_i1896_out_ap_vld),
    .bit_select_i_i_i1893_out(grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_bit_select_i_i_i1893_out),
    .bit_select_i_i_i1893_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_bit_select_i_i_i1893_out_ap_vld)
);

crc24a_crc24a_Pipeline_VITIS_LOOP_27_2 grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_ap_start),
    .ap_done(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_ap_done),
    .ap_idle(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_ap_idle),
    .ap_ready(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_ap_ready),
    .p_out(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out),
    .p_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out_ap_vld),
    .p_out1(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out1),
    .p_out1_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out1_ap_vld),
    .p_out2(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out2),
    .p_out2_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out2_ap_vld),
    .p_out3(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out3),
    .p_out3_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out3_ap_vld),
    .p_out4(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out4),
    .p_out4_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out4_ap_vld),
    .p_out5(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out5),
    .p_out5_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out5_ap_vld),
    .p_out6(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out6),
    .p_out6_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out6_ap_vld),
    .p_out7(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out7),
    .p_out7_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out7_ap_vld),
    .p_out8(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out8),
    .p_out8_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out8_ap_vld),
    .p_out9(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out9),
    .p_out9_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out9_ap_vld),
    .p_out10(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out10),
    .p_out10_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out10_ap_vld),
    .p_out11(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out11),
    .p_out11_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out11_ap_vld),
    .p_out12(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out12),
    .p_out12_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out12_ap_vld),
    .p_out13(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out13),
    .p_out13_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out13_ap_vld),
    .p_out14(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out14),
    .p_out14_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out14_ap_vld),
    .p_out15(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out15),
    .p_out15_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out15_ap_vld),
    .p_out16(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out16),
    .p_out16_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out16_ap_vld),
    .p_out17(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out17),
    .p_out17_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out17_ap_vld),
    .p_out18(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out18),
    .p_out18_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out18_ap_vld),
    .p_out19(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out19),
    .p_out19_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out19_ap_vld),
    .p_out20(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out20),
    .p_out20_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out20_ap_vld),
    .p_out21(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out21),
    .p_out21_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out21_ap_vld),
    .p_out22(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out22),
    .p_out22_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out22_ap_vld),
    .p_out23(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out23),
    .p_out23_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out23_ap_vld)
);

crc24a_crc24a_Pipeline_VITIS_LOOP_34_3 grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_ap_start),
    .ap_done(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_ap_done),
    .ap_idle(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_ap_idle),
    .ap_ready(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_ap_ready),
    .p_reload(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out),
    .p_reload93(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out23),
    .p_reload92(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out22),
    .p_reload91(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out21),
    .p_reload90(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out20),
    .p_reload89(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out19),
    .p_reload88(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out18),
    .p_reload87(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out17),
    .p_reload86(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out16),
    .p_reload85(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out15),
    .p_reload84(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out14),
    .p_reload83(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out13),
    .p_reload82(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out12),
    .p_reload81(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out11),
    .p_reload80(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out10),
    .p_reload79(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out9),
    .p_reload78(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out8),
    .p_reload77(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out7),
    .p_reload76(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out6),
    .p_reload75(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out5),
    .p_reload74(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out4),
    .p_reload73(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out3),
    .p_reload72(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out2),
    .p_reload71(grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_p_out1),
    .bit_select_i_i_i1914_reload(grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_bit_select_i_i_i1914_out),
    .bit_select_i_i_i1893_reload(grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_bit_select_i_i_i1893_out),
    .bit_select_i_i_i1896_reload(grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_bit_select_i_i_i1896_out),
    .bit_select_i_i_i1899_reload(grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_bit_select_i_i_i1899_out),
    .bit_select_i_i_i1902_reload(grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_bit_select_i_i_i1902_out),
    .bit_select_i_i_i1905_reload(grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_bit_select_i_i_i1905_out),
    .bit_select_i_i_i1908_reload(grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_bit_select_i_i_i1908_out),
    .bit_select_i_i_i1911_reload(grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_bit_select_i_i_i1911_out),
    .conv3_i_2416631844_out(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_2416631844_out),
    .conv3_i_2416631844_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_2416631844_out_ap_vld),
    .lhs_V_13_out(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_13_out),
    .lhs_V_13_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_13_out_ap_vld),
    .lhs_V_12_out(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_12_out),
    .lhs_V_12_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_12_out_ap_vld),
    .conv3_i_2114691835_out(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_2114691835_out),
    .conv3_i_2114691835_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_2114691835_out_ap_vld),
    .lhs_V_11_out(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_11_out),
    .lhs_V_11_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_11_out_ap_vld),
    .lhs_V_10_out(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_10_out),
    .lhs_V_10_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_10_out_ap_vld),
    .lhs_V_9_out(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_9_out),
    .lhs_V_9_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_9_out_ap_vld),
    .lhs_V_8_out(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_8_out),
    .lhs_V_8_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_8_out_ap_vld),
    .lhs_V_7_out(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_7_out),
    .lhs_V_7_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_7_out_ap_vld),
    .conv3_i_1711651817_out(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_1711651817_out),
    .conv3_i_1711651817_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_1711651817_out_ap_vld),
    .conv3_i_149841814_out(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_149841814_out),
    .conv3_i_149841814_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_149841814_out_ap_vld),
    .lhs_V_6_out(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_6_out),
    .lhs_V_6_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_6_out_ap_vld),
    .lhs_V_5_out(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_5_out),
    .lhs_V_5_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_5_out_ap_vld),
    .conv3_i_139711805_out(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_139711805_out),
    .conv3_i_139711805_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_139711805_out_ap_vld),
    .conv3_i_107901802_out(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_107901802_out),
    .conv3_i_107901802_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_107901802_out_ap_vld),
    .lhs_V_4_out(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_4_out),
    .lhs_V_4_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_4_out_ap_vld),
    .conv3_i_108741796_out(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_108741796_out),
    .conv3_i_108741796_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_108741796_out_ap_vld),
    .conv3_i_76931793_out(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_76931793_out),
    .conv3_i_76931793_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_76931793_out_ap_vld),
    .lhs_V_3_out(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_3_out),
    .lhs_V_3_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_3_out_ap_vld),
    .lhs_V_2_out(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_2_out),
    .lhs_V_2_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_2_out_ap_vld),
    .conv3_i_66801784_out(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_66801784_out),
    .conv3_i_66801784_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_66801784_out_ap_vld),
    .conv3_i_66661781_out(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_66661781_out),
    .conv3_i_66661781_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_66661781_out_ap_vld),
    .conv3_i_66521778_out(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_66521778_out),
    .conv3_i_66521778_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_66521778_out_ap_vld),
    .conv3_i_14991775_out(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_14991775_out),
    .conv3_i_14991775_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_14991775_out_ap_vld),
    .lhs_V_1_out(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_1_out),
    .lhs_V_1_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_1_out_ap_vld),
    .conv3_i_66101769_out(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_66101769_out),
    .conv3_i_66101769_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_66101769_out_ap_vld),
    .conv3_i_15691766_out(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_15691766_out),
    .conv3_i_15691766_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_15691766_out_ap_vld),
    .conv3_i_15551763_out(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_15551763_out),
    .conv3_i_15551763_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_15551763_out_ap_vld),
    .conv3_i_15411760_out(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_15411760_out),
    .conv3_i_15411760_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_15411760_out_ap_vld),
    .conv3_i_15271757_out(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_15271757_out),
    .conv3_i_15271757_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_15271757_out_ap_vld),
    .conv3_i_15131754_out(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_15131754_out),
    .conv3_i_15131754_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_15131754_out_ap_vld),
    .mux_case_01751_out(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_mux_case_01751_out),
    .mux_case_01751_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_mux_case_01751_out_ap_vld)
);

crc24a_crc24a_Pipeline_VITIS_LOOP_46_5 grp_crc24a_Pipeline_VITIS_LOOP_46_5_fu_919(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_crc24a_Pipeline_VITIS_LOOP_46_5_fu_919_ap_start),
    .ap_done(grp_crc24a_Pipeline_VITIS_LOOP_46_5_fu_919_ap_done),
    .ap_idle(grp_crc24a_Pipeline_VITIS_LOOP_46_5_fu_919_ap_idle),
    .ap_ready(grp_crc24a_Pipeline_VITIS_LOOP_46_5_fu_919_ap_ready),
    .crc_0_sroa_0_0_crc_0_sroa_0_0_mux_case_0393(crc_0_sroa_0_0_crc_0_sroa_0_0_mux_case_0393_reg_799),
    .crc_1_sroa_0_0_crc_1_sroa_0_0_mux_case_1394(crc_1_sroa_0_0_crc_1_sroa_0_0_mux_case_1394_reg_789),
    .crc_2_sroa_0_0_crc_2_sroa_0_0_mux_case_2395(crc_2_sroa_0_0_crc_2_sroa_0_0_mux_case_2395_reg_779),
    .crc_3_sroa_0_0_crc_3_sroa_0_0_mux_case_3396(crc_3_sroa_0_0_crc_3_sroa_0_0_mux_case_3396_reg_769),
    .crc_4_sroa_0_0_crc_4_sroa_0_0_mux_case_4397(crc_4_sroa_0_0_crc_4_sroa_0_0_mux_case_4397_reg_759),
    .crc_5_sroa_0_0_crc_5_sroa_0_0_mux_case_5398(crc_5_sroa_0_0_crc_5_sroa_0_0_mux_case_5398_reg_749),
    .crc_6_sroa_0_0_crc_6_sroa_0_0_mux_case_6399(crc_6_sroa_0_0_crc_6_sroa_0_0_mux_case_6399_reg_739),
    .crc_7_sroa_0_0_crc_7_sroa_0_0_mux_case_7400(crc_7_sroa_0_0_crc_7_sroa_0_0_mux_case_7400_reg_729),
    .crc_8_sroa_0_0_crc_8_sroa_0_0_mux_case_8401(crc_8_sroa_0_0_crc_8_sroa_0_0_mux_case_8401_reg_717),
    .crc_9_sroa_0_0_crc_9_sroa_0_0_mux_case_9402(crc_9_sroa_0_0_crc_9_sroa_0_0_mux_case_9402_reg_705),
    .crc_10_sroa_0_0_crc_10_sroa_0_0_mux_case_10403(crc_10_sroa_0_0_crc_10_sroa_0_0_mux_case_10403_reg_693),
    .crc_11_sroa_0_0_crc_11_sroa_0_0_mux_case_11404(crc_11_sroa_0_0_crc_11_sroa_0_0_mux_case_11404_reg_681),
    .crc_12_sroa_0_0_crc_12_sroa_0_0_mux_case_12405(crc_12_sroa_0_0_crc_12_sroa_0_0_mux_case_12405_reg_669),
    .crc_13_sroa_0_0_crc_13_sroa_0_0_mux_case_13406(crc_13_sroa_0_0_crc_13_sroa_0_0_mux_case_13406_reg_657),
    .crc_14_sroa_0_0_crc_14_sroa_0_0_mux_case_14407(crc_14_sroa_0_0_crc_14_sroa_0_0_mux_case_14407_reg_645),
    .crc_15_sroa_0_0_crc_15_sroa_0_0_mux_case_15408(crc_15_sroa_0_0_crc_15_sroa_0_0_mux_case_15408_reg_633),
    .crc_16_sroa_0_0_crc_16_sroa_0_0_mux_case_16409(crc_16_sroa_0_0_crc_16_sroa_0_0_mux_case_16409_reg_621),
    .crc_17_sroa_0_0_crc_17_sroa_0_0_mux_case_17410(crc_17_sroa_0_0_crc_17_sroa_0_0_mux_case_17410_reg_609),
    .crc_18_sroa_0_0_crc_18_sroa_0_0_mux_case_18411(crc_18_sroa_0_0_crc_18_sroa_0_0_mux_case_18411_reg_597),
    .crc_19_sroa_0_0_crc_19_sroa_0_0_mux_case_19412(crc_19_sroa_0_0_crc_19_sroa_0_0_mux_case_19412_reg_585),
    .crc_20_sroa_0_0_crc_20_sroa_0_0_mux_case_20413(crc_20_sroa_0_0_crc_20_sroa_0_0_mux_case_20413_reg_573),
    .crc_21_sroa_0_0_crc_21_sroa_0_0_mux_case_21414(crc_21_sroa_0_0_crc_21_sroa_0_0_mux_case_21414_reg_561),
    .crc_22_sroa_0_0_crc_22_sroa_0_0_mux_case_22415(crc_22_sroa_0_0_crc_22_sroa_0_0_mux_case_22415_reg_549),
    .crc_23_sroa_0_0_crc_23_sroa_0_0_mux_case_23416(crc_23_sroa_0_0_crc_23_sroa_0_0_mux_case_23416_reg_537),
    .crc_24_sroa_0_0_crc_24_sroa_0_0_mux_case_24417(crc_24_sroa_0_0_crc_24_sroa_0_0_mux_case_24417_reg_525),
    .crc_25_sroa_0_0_crc_25_sroa_0_0_mux_case_25418(crc_25_sroa_0_0_crc_25_sroa_0_0_mux_case_25418_reg_513),
    .crc_26_sroa_0_0_crc_26_sroa_0_0_mux_case_26419(crc_26_sroa_0_0_crc_26_sroa_0_0_mux_case_26419_reg_501),
    .crc_27_sroa_0_0_crc_27_sroa_0_0_mux_case_27420(crc_27_sroa_0_0_crc_27_sroa_0_0_mux_case_27420_reg_489),
    .crc_28_sroa_0_0_crc_28_sroa_0_0_mux_case_28421(crc_28_sroa_0_0_crc_28_sroa_0_0_mux_case_28421_reg_477),
    .crc_29_sroa_0_0_crc_29_sroa_0_0_mux_case_29422(crc_29_sroa_0_0_crc_29_sroa_0_0_mux_case_29422_reg_465),
    .crc_30_sroa_0_0_crc_30_sroa_0_0_mux_case_30423(crc_30_sroa_0_0_crc_30_sroa_0_0_mux_case_30423_reg_453),
    .crc_31_sroa_0_0_crc_31_sroa_0_0_mux_case_31(crc_31_sroa_0_0_crc_31_sroa_0_0_mux_case_31_reg_441),
    .startIdx_out(grp_crc24a_Pipeline_VITIS_LOOP_46_5_fu_919_startIdx_out),
    .startIdx_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_46_5_fu_919_startIdx_out_ap_vld),
    .icmp_ln46_out(grp_crc24a_Pipeline_VITIS_LOOP_46_5_fu_919_icmp_ln46_out),
    .icmp_ln46_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_46_5_fu_919_icmp_ln46_out_ap_vld),
    .ap_return(grp_crc24a_Pipeline_VITIS_LOOP_46_5_fu_919_ap_return)
);

crc24a_crc24a_Pipeline_VITIS_LOOP_56_6 grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_ap_start),
    .ap_done(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_ap_done),
    .ap_idle(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_ap_idle),
    .ap_ready(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_ap_ready),
    .trunc_ln3(startIdx_loc_fu_162),
    .icmp_ln46_lcssa(and_ln46_reg_2171),
    .crc_0_sroa_0_0_crc_0_sroa_0_0_mux_case_0393(crc_0_sroa_0_0_crc_0_sroa_0_0_mux_case_0393_reg_799),
    .crc_1_sroa_0_0_crc_1_sroa_0_0_mux_case_1394(crc_1_sroa_0_0_crc_1_sroa_0_0_mux_case_1394_reg_789),
    .crc_2_sroa_0_0_crc_2_sroa_0_0_mux_case_2395(crc_2_sroa_0_0_crc_2_sroa_0_0_mux_case_2395_reg_779),
    .crc_3_sroa_0_0_crc_3_sroa_0_0_mux_case_3396(crc_3_sroa_0_0_crc_3_sroa_0_0_mux_case_3396_reg_769),
    .crc_4_sroa_0_0_crc_4_sroa_0_0_mux_case_4397(crc_4_sroa_0_0_crc_4_sroa_0_0_mux_case_4397_reg_759),
    .crc_5_sroa_0_0_crc_5_sroa_0_0_mux_case_5398(crc_5_sroa_0_0_crc_5_sroa_0_0_mux_case_5398_reg_749),
    .crc_6_sroa_0_0_crc_6_sroa_0_0_mux_case_6399(crc_6_sroa_0_0_crc_6_sroa_0_0_mux_case_6399_reg_739),
    .crc_7_sroa_0_0_crc_7_sroa_0_0_mux_case_7400(crc_7_sroa_0_0_crc_7_sroa_0_0_mux_case_7400_reg_729),
    .crc_8_sroa_0_0_crc_8_sroa_0_0_mux_case_8401(crc_8_sroa_0_0_crc_8_sroa_0_0_mux_case_8401_reg_717),
    .crc_9_sroa_0_0_crc_9_sroa_0_0_mux_case_9402(crc_9_sroa_0_0_crc_9_sroa_0_0_mux_case_9402_reg_705),
    .crc_10_sroa_0_0_crc_10_sroa_0_0_mux_case_10403(crc_10_sroa_0_0_crc_10_sroa_0_0_mux_case_10403_reg_693),
    .crc_11_sroa_0_0_crc_11_sroa_0_0_mux_case_11404(crc_11_sroa_0_0_crc_11_sroa_0_0_mux_case_11404_reg_681),
    .crc_12_sroa_0_0_crc_12_sroa_0_0_mux_case_12405(crc_12_sroa_0_0_crc_12_sroa_0_0_mux_case_12405_reg_669),
    .crc_13_sroa_0_0_crc_13_sroa_0_0_mux_case_13406(crc_13_sroa_0_0_crc_13_sroa_0_0_mux_case_13406_reg_657),
    .crc_14_sroa_0_0_crc_14_sroa_0_0_mux_case_14407(crc_14_sroa_0_0_crc_14_sroa_0_0_mux_case_14407_reg_645),
    .crc_15_sroa_0_0_crc_15_sroa_0_0_mux_case_15408(crc_15_sroa_0_0_crc_15_sroa_0_0_mux_case_15408_reg_633),
    .crc_16_sroa_0_0_crc_16_sroa_0_0_mux_case_16409(crc_16_sroa_0_0_crc_16_sroa_0_0_mux_case_16409_reg_621),
    .crc_17_sroa_0_0_crc_17_sroa_0_0_mux_case_17410(crc_17_sroa_0_0_crc_17_sroa_0_0_mux_case_17410_reg_609),
    .crc_18_sroa_0_0_crc_18_sroa_0_0_mux_case_18411(crc_18_sroa_0_0_crc_18_sroa_0_0_mux_case_18411_reg_597),
    .crc_19_sroa_0_0_crc_19_sroa_0_0_mux_case_19412(crc_19_sroa_0_0_crc_19_sroa_0_0_mux_case_19412_reg_585),
    .crc_20_sroa_0_0_crc_20_sroa_0_0_mux_case_20413(crc_20_sroa_0_0_crc_20_sroa_0_0_mux_case_20413_reg_573),
    .crc_21_sroa_0_0_crc_21_sroa_0_0_mux_case_21414(crc_21_sroa_0_0_crc_21_sroa_0_0_mux_case_21414_reg_561),
    .crc_22_sroa_0_0_crc_22_sroa_0_0_mux_case_22415(crc_22_sroa_0_0_crc_22_sroa_0_0_mux_case_22415_reg_549),
    .crc_23_sroa_0_0_crc_23_sroa_0_0_mux_case_23416(crc_23_sroa_0_0_crc_23_sroa_0_0_mux_case_23416_reg_537),
    .crc_24_sroa_0_0_crc_24_sroa_0_0_mux_case_24417(crc_24_sroa_0_0_crc_24_sroa_0_0_mux_case_24417_reg_525),
    .crc_25_sroa_0_0_crc_25_sroa_0_0_mux_case_25418(crc_25_sroa_0_0_crc_25_sroa_0_0_mux_case_25418_reg_513),
    .crc_26_sroa_0_0_crc_26_sroa_0_0_mux_case_26419(crc_26_sroa_0_0_crc_26_sroa_0_0_mux_case_26419_reg_501),
    .crc_27_sroa_0_0_crc_27_sroa_0_0_mux_case_27420(crc_27_sroa_0_0_crc_27_sroa_0_0_mux_case_27420_reg_489),
    .crc_28_sroa_0_0_crc_28_sroa_0_0_mux_case_28421(crc_28_sroa_0_0_crc_28_sroa_0_0_mux_case_28421_reg_477),
    .crc_29_sroa_0_0_crc_29_sroa_0_0_mux_case_29422(crc_29_sroa_0_0_crc_29_sroa_0_0_mux_case_29422_reg_465),
    .crc_30_sroa_0_0_crc_30_sroa_0_0_mux_case_30423(crc_30_sroa_0_0_crc_30_sroa_0_0_mux_case_30423_reg_453),
    .crc_31_sroa_0_0_crc_31_sroa_0_0_mux_case_31(crc_31_sroa_0_0_crc_31_sroa_0_0_mux_case_31_reg_441),
    .f_V_23_out(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_23_out),
    .f_V_23_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_23_out_ap_vld),
    .f_V_22_out(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_22_out),
    .f_V_22_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_22_out_ap_vld),
    .f_V_21_out(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_21_out),
    .f_V_21_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_21_out_ap_vld),
    .f_V_20_out(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_20_out),
    .f_V_20_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_20_out_ap_vld),
    .f_V_19_out(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_19_out),
    .f_V_19_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_19_out_ap_vld),
    .f_V_18_out(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_18_out),
    .f_V_18_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_18_out_ap_vld),
    .f_V_17_out(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_17_out),
    .f_V_17_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_17_out_ap_vld),
    .f_V_16_out(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_16_out),
    .f_V_16_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_16_out_ap_vld),
    .f_V_15_out(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_15_out),
    .f_V_15_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_15_out_ap_vld),
    .f_V_14_out(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_14_out),
    .f_V_14_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_14_out_ap_vld),
    .f_V_13_out(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_13_out),
    .f_V_13_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_13_out_ap_vld),
    .f_V_12_out(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_12_out),
    .f_V_12_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_12_out_ap_vld),
    .f_V_11_out(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_11_out),
    .f_V_11_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_11_out_ap_vld),
    .f_V_10_out(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_10_out),
    .f_V_10_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_10_out_ap_vld),
    .f_V_9_out(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_9_out),
    .f_V_9_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_9_out_ap_vld),
    .f_V_8_out(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_8_out),
    .f_V_8_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_8_out_ap_vld),
    .f_V_7_out(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_7_out),
    .f_V_7_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_7_out_ap_vld),
    .f_V_6_out(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_6_out),
    .f_V_6_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_6_out_ap_vld),
    .f_V_5_out(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_5_out),
    .f_V_5_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_5_out_ap_vld),
    .f_V_4_out(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_4_out),
    .f_V_4_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_4_out_ap_vld),
    .f_V_3_out(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_3_out),
    .f_V_3_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_3_out_ap_vld),
    .f_V_2_out(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_2_out),
    .f_V_2_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_2_out_ap_vld),
    .f_V_1_out(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_1_out),
    .f_V_1_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_1_out_ap_vld),
    .f_V_out(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_out),
    .f_V_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_out_ap_vld)
);

crc24a_crc24a_Pipeline_VITIS_LOOP_63_7 grp_crc24a_Pipeline_VITIS_LOOP_63_7_fu_1083(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_crc24a_Pipeline_VITIS_LOOP_63_7_fu_1083_ap_start),
    .ap_done(grp_crc24a_Pipeline_VITIS_LOOP_63_7_fu_1083_ap_done),
    .ap_idle(grp_crc24a_Pipeline_VITIS_LOOP_63_7_fu_1083_ap_idle),
    .ap_ready(grp_crc24a_Pipeline_VITIS_LOOP_63_7_fu_1083_ap_ready),
    .f_V_reload(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_out),
    .f_V_1_reload(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_1_out),
    .f_V_2_reload(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_2_out),
    .f_V_3_reload(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_3_out),
    .f_V_4_reload(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_4_out),
    .f_V_5_reload(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_5_out),
    .f_V_6_reload(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_6_out),
    .f_V_7_reload(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_7_out),
    .f_V_8_reload(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_8_out),
    .f_V_9_reload(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_9_out),
    .f_V_10_reload(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_10_out),
    .f_V_11_reload(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_11_out),
    .f_V_12_reload(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_12_out),
    .f_V_13_reload(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_13_out),
    .f_V_14_reload(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_14_out),
    .f_V_15_reload(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_15_out),
    .f_V_16_reload(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_16_out),
    .f_V_17_reload(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_17_out),
    .f_V_18_reload(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_18_out),
    .f_V_19_reload(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_19_out),
    .f_V_20_reload(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_20_out),
    .f_V_21_reload(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_21_out),
    .f_V_22_reload(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_22_out),
    .f_V_23_reload(grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_f_V_23_out),
    .d_V(d_V_reg_2057),
    .o_V_2_out(grp_crc24a_Pipeline_VITIS_LOOP_63_7_fu_1083_o_V_2_out),
    .o_V_2_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_63_7_fu_1083_o_V_2_out_ap_vld),
    .m_V_2_out(grp_crc24a_Pipeline_VITIS_LOOP_63_7_fu_1083_m_V_2_out),
    .m_V_2_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_63_7_fu_1083_m_V_2_out_ap_vld),
    .h_V_2_out(grp_crc24a_Pipeline_VITIS_LOOP_63_7_fu_1083_h_V_2_out),
    .h_V_2_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_63_7_fu_1083_h_V_2_out_ap_vld),
    .g_V_2_out(grp_crc24a_Pipeline_VITIS_LOOP_63_7_fu_1083_g_V_2_out),
    .g_V_2_out_ap_vld(grp_crc24a_Pipeline_VITIS_LOOP_63_7_fu_1083_g_V_2_out_ap_vld)
);

crc24a_regslice_both #(
    .DataWidth( 8 ))
regslice_both_a_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(a_TDATA),
    .vld_in(a_TVALID),
    .ack_in(regslice_both_a_U_ack_in),
    .data_out(a_TDATA_int_regslice),
    .vld_out(a_TVALID_int_regslice),
    .ack_out(a_TREADY_int_regslice),
    .apdone_blk(regslice_both_a_U_apdone_blk)
);

crc24a_regslice_both #(
    .DataWidth( 8 ))
regslice_both_c_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(c_TDATA_int_regslice),
    .vld_in(c_TVALID_int_regslice),
    .ack_in(c_TREADY_int_regslice),
    .data_out(c_TDATA),
    .vld_out(regslice_both_c_U_vld_out),
    .ack_out(c_TREADY),
    .apdone_blk(regslice_both_c_U_apdone_blk)
);

crc24a_regslice_both #(
    .DataWidth( 8 ))
regslice_both_last_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(last_TDATA),
    .vld_in(last_TVALID),
    .ack_in(regslice_both_last_U_ack_in),
    .data_out(last_TDATA_int_regslice),
    .vld_out(last_TVALID_int_regslice),
    .ack_out(last_TREADY_int_regslice),
    .apdone_blk(regslice_both_last_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_ap_start_reg <= 1'b0;
    end else begin
        if ((~((1'b0 == a_TVALID_int_regslice) | (ap_start == 1'b0) | (last_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_ap_start_reg <= 1'b1;
        end else if ((grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_ap_ready == 1'b1)) begin
            grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_ap_start_reg <= 1'b0;
    end else begin
        if (((ls_V_reg_2063 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
            grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_ap_start_reg <= 1'b1;
        end else if ((grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_ap_ready == 1'b1)) begin
            grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_ap_start_reg <= 1'b1;
        end else if ((grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_ap_ready == 1'b1)) begin
            grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_crc24a_Pipeline_VITIS_LOOP_46_5_fu_919_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_crc24a_Pipeline_VITIS_LOOP_46_5_fu_919_ap_start_reg <= 1'b1;
        end else if ((grp_crc24a_Pipeline_VITIS_LOOP_46_5_fu_919_ap_ready == 1'b1)) begin
            grp_crc24a_Pipeline_VITIS_LOOP_46_5_fu_919_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_ap_start_reg <= 1'b1;
        end else if ((grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_ap_ready == 1'b1)) begin
            grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_crc24a_Pipeline_VITIS_LOOP_63_7_fu_1083_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state11)) begin
            grp_crc24a_Pipeline_VITIS_LOOP_63_7_fu_1083_ap_start_reg <= 1'b1;
        end else if ((grp_crc24a_Pipeline_VITIS_LOOP_63_7_fu_1083_ap_ready == 1'b1)) begin
            grp_crc24a_Pipeline_VITIS_LOOP_63_7_fu_1083_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ls_V_reg_2063 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        crc_0_sroa_0_0_crc_0_sroa_0_0_mux_case_0393_reg_799 <= grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_bit_select_i_i_i1911_out;
    end else if (((ls_V_reg_2063 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        crc_0_sroa_0_0_crc_0_sroa_0_0_mux_case_0393_reg_799 <= mux_case_01751_loc_fu_166;
    end
end

always @ (posedge ap_clk) begin
    if (((ls_V_reg_2063 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        crc_1_sroa_0_0_crc_1_sroa_0_0_mux_case_1394_reg_789 <= grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_bit_select_i_i_i1908_out;
    end else if (((ls_V_reg_2063 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        crc_1_sroa_0_0_crc_1_sroa_0_0_mux_case_1394_reg_789 <= conv3_i_15131754_loc_fu_170;
    end
end

always @ (posedge ap_clk) begin
    if (((ls_V_reg_2063 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        crc_2_sroa_0_0_crc_2_sroa_0_0_mux_case_2395_reg_779 <= grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_bit_select_i_i_i1905_out;
    end else if (((ls_V_reg_2063 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        crc_2_sroa_0_0_crc_2_sroa_0_0_mux_case_2395_reg_779 <= conv3_i_15271757_loc_fu_174;
    end
end

always @ (posedge ap_clk) begin
    if (((ls_V_reg_2063 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        crc_3_sroa_0_0_crc_3_sroa_0_0_mux_case_3396_reg_769 <= grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_bit_select_i_i_i1902_out;
    end else if (((ls_V_reg_2063 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        crc_3_sroa_0_0_crc_3_sroa_0_0_mux_case_3396_reg_769 <= conv3_i_15411760_loc_fu_178;
    end
end

always @ (posedge ap_clk) begin
    if (((ls_V_reg_2063 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        crc_4_sroa_0_0_crc_4_sroa_0_0_mux_case_4397_reg_759 <= grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_bit_select_i_i_i1899_out;
    end else if (((ls_V_reg_2063 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        crc_4_sroa_0_0_crc_4_sroa_0_0_mux_case_4397_reg_759 <= conv3_i_15551763_loc_fu_182;
    end
end

always @ (posedge ap_clk) begin
    if (((ls_V_reg_2063 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        crc_5_sroa_0_0_crc_5_sroa_0_0_mux_case_5398_reg_749 <= grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_bit_select_i_i_i1896_out;
    end else if (((ls_V_reg_2063 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        crc_5_sroa_0_0_crc_5_sroa_0_0_mux_case_5398_reg_749 <= conv3_i_15691766_loc_fu_186;
    end
end

always @ (posedge ap_clk) begin
    if (((ls_V_reg_2063 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        crc_6_sroa_0_0_crc_6_sroa_0_0_mux_case_6399_reg_739 <= grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_bit_select_i_i_i1893_out;
    end else if (((ls_V_reg_2063 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        crc_6_sroa_0_0_crc_6_sroa_0_0_mux_case_6399_reg_739 <= conv3_i_66101769_loc_fu_190;
    end
end

always @ (posedge ap_clk) begin
    if (((ls_V_reg_2063 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        crc_7_sroa_0_0_crc_7_sroa_0_0_mux_case_7400_reg_729 <= grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_bit_select_i_i_i1914_out;
    end else if (((ls_V_reg_2063 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        crc_7_sroa_0_0_crc_7_sroa_0_0_mux_case_7400_reg_729 <= lhs_V_1_loc_fu_194;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        and_ln46_reg_2171 <= and_ln46_fu_1375_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_107901802_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        conv3_i_107901802_loc_fu_234 <= grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_107901802_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_108741796_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        conv3_i_108741796_loc_fu_226 <= grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_108741796_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_139711805_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        conv3_i_139711805_loc_fu_238 <= grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_139711805_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_149841814_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        conv3_i_149841814_loc_fu_250 <= grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_149841814_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_14991775_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        conv3_i_14991775_loc_fu_198 <= grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_14991775_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_15131754_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        conv3_i_15131754_loc_fu_170 <= grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_15131754_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_15271757_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        conv3_i_15271757_loc_fu_174 <= grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_15271757_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_15411760_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        conv3_i_15411760_loc_fu_178 <= grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_15411760_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_15551763_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        conv3_i_15551763_loc_fu_182 <= grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_15551763_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_15691766_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        conv3_i_15691766_loc_fu_186 <= grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_15691766_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_1711651817_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        conv3_i_1711651817_loc_fu_254 <= grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_1711651817_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_2114691835_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        conv3_i_2114691835_loc_fu_278 <= grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_2114691835_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_2416631844_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        conv3_i_2416631844_loc_fu_290 <= grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_2416631844_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_66101769_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        conv3_i_66101769_loc_fu_190 <= grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_66101769_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_66521778_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        conv3_i_66521778_loc_fu_202 <= grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_66521778_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_66661781_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        conv3_i_66661781_loc_fu_206 <= grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_66661781_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_66801784_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        conv3_i_66801784_loc_fu_210 <= grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_66801784_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_76931793_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        conv3_i_76931793_loc_fu_222 <= grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_conv3_i_76931793_out;
    end
end

always @ (posedge ap_clk) begin
    if (((ls_V_reg_2063 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        crc_10_sroa_0_0_crc_10_sroa_0_0_mux_case_10403_reg_693 <= conv3_i_66661781_loc_fu_206;
        crc_11_sroa_0_0_crc_11_sroa_0_0_mux_case_11404_reg_681 <= conv3_i_66801784_loc_fu_210;
        crc_12_sroa_0_0_crc_12_sroa_0_0_mux_case_12405_reg_669 <= lhs_V_2_loc_fu_214;
        crc_13_sroa_0_0_crc_13_sroa_0_0_mux_case_13406_reg_657 <= lhs_V_3_loc_fu_218;
        crc_14_sroa_0_0_crc_14_sroa_0_0_mux_case_14407_reg_645 <= conv3_i_76931793_loc_fu_222;
        crc_15_sroa_0_0_crc_15_sroa_0_0_mux_case_15408_reg_633 <= conv3_i_108741796_loc_fu_226;
        crc_16_sroa_0_0_crc_16_sroa_0_0_mux_case_16409_reg_621 <= lhs_V_4_loc_fu_230;
        crc_17_sroa_0_0_crc_17_sroa_0_0_mux_case_17410_reg_609 <= conv3_i_107901802_loc_fu_234;
        crc_18_sroa_0_0_crc_18_sroa_0_0_mux_case_18411_reg_597 <= conv3_i_139711805_loc_fu_238;
        crc_19_sroa_0_0_crc_19_sroa_0_0_mux_case_19412_reg_585 <= lhs_V_5_loc_fu_242;
        crc_20_sroa_0_0_crc_20_sroa_0_0_mux_case_20413_reg_573 <= lhs_V_6_loc_fu_246;
        crc_21_sroa_0_0_crc_21_sroa_0_0_mux_case_21414_reg_561 <= conv3_i_149841814_loc_fu_250;
        crc_22_sroa_0_0_crc_22_sroa_0_0_mux_case_22415_reg_549 <= conv3_i_1711651817_loc_fu_254;
        crc_23_sroa_0_0_crc_23_sroa_0_0_mux_case_23416_reg_537 <= lhs_V_7_loc_fu_258;
        crc_24_sroa_0_0_crc_24_sroa_0_0_mux_case_24417_reg_525 <= lhs_V_8_loc_fu_262;
        crc_25_sroa_0_0_crc_25_sroa_0_0_mux_case_25418_reg_513 <= lhs_V_9_loc_fu_266;
        crc_26_sroa_0_0_crc_26_sroa_0_0_mux_case_26419_reg_501 <= lhs_V_10_loc_fu_270;
        crc_27_sroa_0_0_crc_27_sroa_0_0_mux_case_27420_reg_489 <= lhs_V_11_loc_fu_274;
        crc_28_sroa_0_0_crc_28_sroa_0_0_mux_case_28421_reg_477 <= conv3_i_2114691835_loc_fu_278;
        crc_29_sroa_0_0_crc_29_sroa_0_0_mux_case_29422_reg_465 <= lhs_V_12_loc_fu_282;
        crc_30_sroa_0_0_crc_30_sroa_0_0_mux_case_30423_reg_453 <= lhs_V_13_loc_fu_286;
        crc_31_sroa_0_0_crc_31_sroa_0_0_mux_case_31_reg_441 <= conv3_i_2416631844_loc_fu_290;
        crc_8_sroa_0_0_crc_8_sroa_0_0_mux_case_8401_reg_717 <= conv3_i_14991775_loc_fu_198;
        crc_9_sroa_0_0_crc_9_sroa_0_0_mux_case_9402_reg_705 <= conv3_i_66521778_loc_fu_202;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        d_V_reg_2057 <= a_TDATA_int_regslice;
        ls_V_reg_2063 <= ls_V_fu_1116_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_46_5_fu_919_icmp_ln46_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        icmp_ln46_loc_fu_158 <= grp_crc24a_Pipeline_VITIS_LOOP_46_5_fu_919_icmp_ln46_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_10_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        lhs_V_10_loc_fu_270 <= grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_10_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_11_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        lhs_V_11_loc_fu_274 <= grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_11_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_12_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        lhs_V_12_loc_fu_282 <= grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_12_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_13_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        lhs_V_13_loc_fu_286 <= grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_13_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        lhs_V_1_loc_fu_194 <= grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_2_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        lhs_V_2_loc_fu_214 <= grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_2_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_3_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        lhs_V_3_loc_fu_218 <= grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_3_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_4_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        lhs_V_4_loc_fu_230 <= grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_4_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_5_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        lhs_V_5_loc_fu_242 <= grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_5_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_6_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        lhs_V_6_loc_fu_246 <= grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_6_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_7_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        lhs_V_7_loc_fu_258 <= grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_7_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_8_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        lhs_V_8_loc_fu_262 <= grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_8_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_9_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        lhs_V_9_loc_fu_266 <= grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_lhs_V_9_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_mux_case_01751_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_01751_loc_fu_166 <= grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_mux_case_01751_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_crc24a_Pipeline_VITIS_LOOP_46_5_fu_919_startIdx_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        startIdx_loc_fu_162 <= grp_crc24a_Pipeline_VITIS_LOOP_46_5_fu_919_startIdx_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        targetBlock_reg_2163 <= grp_crc24a_Pipeline_VITIS_LOOP_46_5_fu_919_ap_return;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        a_TDATA_blk_n = a_TVALID_int_regslice;
    end else begin
        a_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == a_TVALID_int_regslice) | (ap_start == 1'b0) | (last_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        a_TREADY_int_regslice = 1'b1;
    end else begin
        a_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((grp_crc24a_Pipeline_VITIS_LOOP_63_7_fu_1083_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

always @ (*) begin
    if ((c_TREADY_int_regslice == 1'b0)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

always @ (*) begin
    if ((c_TREADY_int_regslice == 1'b0)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

always @ (*) begin
    if ((c_TREADY_int_regslice == 1'b0)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

always @ (*) begin
    if ((c_TREADY_int_regslice == 1'b0)) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

always @ (*) begin
    if (((c_TREADY_int_regslice == 1'b0) | (regslice_both_c_U_apdone_blk == 1'b1))) begin
        ap_ST_fsm_state17_blk = 1'b1;
    end else begin
        ap_ST_fsm_state17_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == a_TVALID_int_regslice) | (ap_start == 1'b0) | (last_TVALID_int_regslice == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_crc24a_Pipeline_VITIS_LOOP_46_5_fu_919_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((~((c_TREADY_int_regslice == 1'b0) | (regslice_both_c_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_fsm_state17))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((c_TREADY_int_regslice == 1'b0) | (regslice_both_c_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_fsm_state17))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        c_TDATA_blk_n = c_TREADY_int_regslice;
    end else begin
        c_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((c_TREADY_int_regslice == 1'b1)) begin
        if ((1'b1 == ap_CS_fsm_state16)) begin
            c_TDATA_int_regslice = grp_crc24a_Pipeline_VITIS_LOOP_63_7_fu_1083_m_V_2_out;
        end else if ((1'b1 == ap_CS_fsm_state15)) begin
            c_TDATA_int_regslice = grp_crc24a_Pipeline_VITIS_LOOP_63_7_fu_1083_h_V_2_out;
        end else if ((1'b1 == ap_CS_fsm_state14)) begin
            c_TDATA_int_regslice = grp_crc24a_Pipeline_VITIS_LOOP_63_7_fu_1083_g_V_2_out;
        end else if ((1'b1 == ap_CS_fsm_state13)) begin
            c_TDATA_int_regslice = grp_crc24a_Pipeline_VITIS_LOOP_63_7_fu_1083_o_V_2_out;
        end else begin
            c_TDATA_int_regslice = 'bx;
        end
    end else begin
        c_TDATA_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state16) & (c_TREADY_int_regslice == 1'b1)) | ((1'b1 == ap_CS_fsm_state15) & (c_TREADY_int_regslice == 1'b1)) | ((1'b1 == ap_CS_fsm_state14) & (c_TREADY_int_regslice == 1'b1)) | ((1'b1 == ap_CS_fsm_state13) & (c_TREADY_int_regslice == 1'b1)))) begin
        c_TVALID_int_regslice = 1'b1;
    end else begin
        c_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        last_TDATA_blk_n = last_TVALID_int_regslice;
    end else begin
        last_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == a_TVALID_int_regslice) | (ap_start == 1'b0) | (last_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        last_TREADY_int_regslice = 1'b1;
    end else begin
        last_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((1'b0 == a_TVALID_int_regslice) | (ap_start == 1'b0) | (last_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((ls_V_reg_2063 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((grp_crc24a_Pipeline_VITIS_LOOP_46_5_fu_919_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((grp_crc24a_Pipeline_VITIS_LOOP_63_7_fu_1083_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((1'b1 == ap_CS_fsm_state13) & (c_TREADY_int_regslice == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & (c_TREADY_int_regslice == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            if (((1'b1 == ap_CS_fsm_state15) & (c_TREADY_int_regslice == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            if (((1'b1 == ap_CS_fsm_state16) & (c_TREADY_int_regslice == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            if ((~((c_TREADY_int_regslice == 1'b0) | (regslice_both_c_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_TREADY = regslice_both_a_U_ack_in;

assign and_ln46_fu_1375_p2 = (targetBlock_reg_2163 & icmp_ln46_loc_fu_158);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((1'b0 == a_TVALID_int_regslice) | (ap_start == 1'b0) | (last_TVALID_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state17 = ((c_TREADY_int_regslice == 1'b0) | (regslice_both_c_U_apdone_blk == 1'b1));
end

always @ (*) begin
    ap_block_state1_ignore_call102 = ((1'b0 == a_TVALID_int_regslice) | (ap_start == 1'b0) | (last_TVALID_int_regslice == 1'b0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign c_TVALID = regslice_both_c_U_vld_out;

assign grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_ap_start = grp_crc24a_Pipeline_VITIS_LOOP_17_1_fu_809_ap_start_reg;

assign grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_ap_start = grp_crc24a_Pipeline_VITIS_LOOP_27_2_fu_823_ap_start_reg;

assign grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_ap_start = grp_crc24a_Pipeline_VITIS_LOOP_34_3_fu_851_ap_start_reg;

assign grp_crc24a_Pipeline_VITIS_LOOP_46_5_fu_919_ap_start = grp_crc24a_Pipeline_VITIS_LOOP_46_5_fu_919_ap_start_reg;

assign grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_ap_start = grp_crc24a_Pipeline_VITIS_LOOP_56_6_fu_989_ap_start_reg;

assign grp_crc24a_Pipeline_VITIS_LOOP_63_7_fu_1083_ap_start = grp_crc24a_Pipeline_VITIS_LOOP_63_7_fu_1083_ap_start_reg;

assign last_TREADY = regslice_both_last_U_ack_in;

assign ls_V_fu_1116_p1 = last_TDATA_int_regslice[0:0];


reg find_kernel_block = 0;
// synthesis translate_off
`include "crc24a_hls_deadlock_kernel_monitor_top.vh"
// synthesis translate_on

endmodule //crc24a

