// Seed: 3694265223
module module_0 (
    output wand id_0
    , id_22,
    input tri id_1,
    output wire id_2,
    output tri0 id_3,
    output wand id_4,
    input wand id_5,
    input tri id_6,
    input wand id_7
    , id_23,
    output uwire id_8,
    input wor id_9,
    input wand id_10,
    input uwire id_11,
    output wire id_12,
    input uwire id_13,
    input wor id_14,
    input tri1 id_15,
    input wand id_16,
    input wand id_17,
    output wire id_18,
    input wor id_19,
    input supply1 id_20
);
  assign id_12 = 1 ? 1 : 1;
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    input wand id_2,
    output wire id_3,
    input wand id_4
);
  assign id_3 = 1;
  module_0(
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_1,
      id_2,
      id_4,
      id_3,
      id_4,
      id_2,
      id_1,
      id_3,
      id_2,
      id_1,
      id_4,
      id_1,
      id_2,
      id_0,
      id_4,
      id_4
  );
endmodule
