{"vcs1":{"timestamp_begin":1768668497.600037823, "rt":3.09, "ut":2.28, "st":0.30}}
{"vcselab":{"timestamp_begin":1768668500.792170524, "rt":0.85, "ut":0.28, "st":0.23}}
{"link":{"timestamp_begin":1768668501.740064069, "rt":0.53, "ut":0.18, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1768668497.085825836}
{"VCS_COMP_START_TIME": 1768668497.085825836}
{"VCS_COMP_END_TIME": 1768669788.095729400}
{"VCS_USER_OPTIONS": "-sverilog testbed_dwconv.sv -R -full64 -debug_access+all +v2k +define+RTL -P /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/novas.tab /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/pli.a"}
{"vcs1": {"peak_mem": 331732}}
{"stitch_vcselab": {"peak_mem": 231540}}
