	lw	0	1	one	 load reg1 with 1
	sw	0	1	0	 store 1 into memory at address 0
	lw	0	2	0	 load mem address 0 into reg2
done	halt						
one	.fill	1						
