{"design__lint_error__count": 0, "design__lint_timing_constructs__count": 0, "design__lint_warnings__count": 48, "design__inferred_latch__count": 0, "design__instance__count": 3176, "design__instance__area": 22282.6, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 26, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.00147063669282943, "power__switching__total": 0.0006064102635718882, "power__leakage__total": 2.795341025318976e-08, "power__total": 0.0020770749542862177, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.060085, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.060085, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.314914, "timing__setup__ws__corner:nom_tt_025C_1v80": 7.677805, "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count": 2, "design__max_fanout_violation__count": 234, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": 0.107285, "clock__skew__worst_setup": 0.107285, "timing__hold__ws": 0.106602, "timing__setup__ws": 5.905354, "timing__hold__tns": 0.0, "timing__setup__tns": 0.0, "timing__hold__wns": 0.0, "timing__setup__wns": 0.0, "timing__hold_vio__count": 0, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 265.915 276.635", "design__core__bbox": "5.52 10.88 260.36 263.84", "design__io": 55, "design__die__area": 73561.4, "design__core__area": 64464.3, "design__instance__count__stdcell": 3176, "design__instance__area__stdcell": 22282.6, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.345658, "design__instance__utilization__stdcell": 0.345658, "floorplan__design__io": 53, "design__io__hpwl": 4033630, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 52850.6, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 163, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 2301, "route__net__special": 2, "route__drc_errors__iter:1": 898, "route__wirelength__iter:1": 58976, "route__drc_errors__iter:2": 347, "route__wirelength__iter:2": 58573, "route__drc_errors__iter:3": 282, "route__wirelength__iter:3": 58431, "route__drc_errors__iter:4": 25, "route__wirelength__iter:4": 58433, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 58429, "route__drc_errors": 0, "route__wirelength": 58429, "route__vias": 14202, "route__vias__singlecut": 14202, "route__vias__multicut": 0, "design__disconnected_pins__count": 0, "route__wirelength__max": 468.51, "timing__unannotated_nets__count__corner:nom_tt_025C_1v80": 5, "timing__unannotated_nets_filtered__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 26, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0.096145, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.096145, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.876778, "timing__setup__ws__corner:nom_ss_100C_1v60": 5.975614, "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0.0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0.0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_nets__count__corner:nom_ss_100C_1v60": 5, "timing__unannotated_nets_filtered__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 26, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.046775, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.046775, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.108604, "timing__setup__ws__corner:nom_ff_n40C_1v95": 8.153039, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_nets__count__corner:nom_ff_n40C_1v95": 5, "timing__unannotated_nets_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 26, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.055692, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.055692, "timing__hold__ws__corner:min_tt_025C_1v80": 0.3125, "timing__setup__ws__corner:min_tt_025C_1v80": 7.712227, "timing__hold__tns__corner:min_tt_025C_1v80": 0.0, "timing__setup__tns__corner:min_tt_025C_1v80": 0.0, "timing__hold__wns__corner:min_tt_025C_1v80": 0.0, "timing__setup__wns__corner:min_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_nets__count__corner:min_tt_025C_1v80": 5, "timing__unannotated_nets_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 26, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0.090006, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.090006, "timing__hold__ws__corner:min_ss_100C_1v60": 0.872993, "timing__setup__ws__corner:min_ss_100C_1v60": 6.045837, "timing__hold__tns__corner:min_ss_100C_1v60": 0.0, "timing__setup__tns__corner:min_ss_100C_1v60": 0.0, "timing__hold__wns__corner:min_ss_100C_1v60": 0.0, "timing__setup__wns__corner:min_ss_100C_1v60": 0.0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_nets__count__corner:min_ss_100C_1v60": 5, "timing__unannotated_nets_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 26, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.043252, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.043252, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.106602, "timing__setup__ws__corner:min_ff_n40C_1v95": 8.175743, "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_nets__count__corner:min_ff_n40C_1v95": 5, "timing__unannotated_nets_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 26, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.069359, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.069359, "timing__hold__ws__corner:max_tt_025C_1v80": 0.316938, "timing__setup__ws__corner:max_tt_025C_1v80": 7.643907, "timing__hold__tns__corner:max_tt_025C_1v80": 0.0, "timing__setup__tns__corner:max_tt_025C_1v80": 0.0, "timing__hold__wns__corner:max_tt_025C_1v80": 0.0, "timing__setup__wns__corner:max_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_nets__count__corner:max_tt_025C_1v80": 5, "timing__unannotated_nets_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 2, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 26, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0.107285, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.107285, "timing__hold__ws__corner:max_ss_100C_1v60": 0.881931, "timing__setup__ws__corner:max_ss_100C_1v60": 5.905354, "timing__hold__tns__corner:max_ss_100C_1v60": 0.0, "timing__setup__tns__corner:max_ss_100C_1v60": 0.0, "timing__hold__wns__corner:max_ss_100C_1v60": 0.0, "timing__setup__wns__corner:max_ss_100C_1v60": 0.0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_nets__count__corner:max_ss_100C_1v60": 5, "timing__unannotated_nets_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 26, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.055147, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.055147, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.109817, "timing__setup__ws__corner:max_ff_n40C_1v95": 8.129475, "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_nets__count__corner:max_ff_n40C_1v95": 5, "timing__unannotated_nets_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_nets__count": 5, "timing__unannotated_nets_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79952, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 8.78127e-05, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000481376, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000558555, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 8.62352e-05, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000558555, "ir__voltage__worst": 1.8, "ir__drop__avg": 8.78e-05, "ir__drop__worst": 0.000481, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}