{
    "type": "Root",
    "cxx_class": "gem5::Root",
    "name": null,
    "path": "root",
    "eventq_index": 0,
    "full_system": true,
    "sim_quantum": 0,
    "time_sync_enable": false,
    "time_sync_period": 100000000000,
    "time_sync_spin_threshold": 100000000,
    "etherlink": {
        "type": "DistEtherLink",
        "cxx_class": "gem5::DistEtherLink",
        "name": "etherlink",
        "path": "etherlink",
        "delay": 500000,
        "delay_var": 0,
        "dist_rank": 6,
        "dist_size": 16,
        "dist_sync_on_pseudo_op": false,
        "dump": null,
        "eventq_index": 0,
        "is_switch": false,
        "num_nodes": 2,
        "server_name": "127.0.0.1",
        "server_port": 2200,
        "speed": "800.000000",
        "sync_repeat": 500000,
        "sync_start": 0,
        "int0": {
            "role": "ETHERNET",
            "peer": "testsys.pc.ethernet.interface",
            "is_source": "False"
        }
    },
    "testsys": {
        "type": "System",
        "cxx_class": "gem5::System",
        "name": "testsys",
        "path": "testsys",
        "byte_order": "little",
        "cache_line_size": 64,
        "eventq_index": 0,
        "exit_on_work_items": false,
        "init_param": 0,
        "kvm_vm": null,
        "m5ops_base": 4294901760,
        "mem_mode": "timing",
        "mem_ranges": [
            "0:536870912"
        ],
        "memories": [
            "testsys.mem_ctrls.dram"
        ],
        "mmap_using_noreserve": false,
        "multi_thread": false,
        "num_work_ids": 16,
        "readfile": "",
        "redirect_paths": [],
        "shadow_rom_ranges": [],
        "shared_backstore": "",
        "symbolfile": "",
        "thermal_components": [],
        "thermal_model": null,
        "work_begin_ckpt_count": 0,
        "work_begin_cpu_id_exit": -1,
        "work_begin_exit_count": 0,
        "work_cpus_ckpt_count": 0,
        "work_end_ckpt_count": 0,
        "work_end_exit_count": 0,
        "work_item_id": -1,
        "workload": {
            "type": "X86FsLinux",
            "cxx_class": "gem5::X86ISA::FsLinux",
            "name": "workload",
            "path": "testsys.workload",
            "acpi_description_table_pointer": {
                "type": "X86ACPIRSDP",
                "cxx_class": "gem5::X86ISA::ACPI::RSDP",
                "name": "acpi_description_table_pointer",
                "path": "testsys.workload.acpi_description_table_pointer",
                "eventq_index": 0,
                "oem_id": "gem5",
                "revision": 2,
                "rsdt": {
                    "type": "X86ACPIRSDT",
                    "cxx_class": "gem5::X86ISA::ACPI::RSDT",
                    "name": "rsdt",
                    "path": "testsys.workload.acpi_description_table_pointer.rsdt",
                    "creator_id": 0,
                    "creator_revision": 0,
                    "entries": [
                        {
                            "type": "X86ACPIMadt",
                            "cxx_class": "gem5::X86ISA::ACPI::MADT::MADT",
                            "name": "entries",
                            "path": "testsys.workload.acpi_description_table_pointer.rsdt.entries",
                            "creator_id": 0,
                            "creator_revision": 0,
                            "eventq_index": 0,
                            "flags": 0,
                            "local_apic_address": 0,
                            "oem_id": "madt",
                            "oem_revision": 0,
                            "oem_table_id": "",
                            "records": [
                                {
                                    "type": "X86ACPIMadtLAPIC",
                                    "cxx_class": "gem5::X86ISA::ACPI::MADT::LAPIC",
                                    "name": "records00",
                                    "path": "testsys.workload.acpi_description_table_pointer.rsdt.entries.records00",
                                    "acpi_processor_id": 0,
                                    "apic_id": 0,
                                    "eventq_index": 0,
                                    "flags": 1
                                },
                                {
                                    "type": "X86ACPIMadtIOAPIC",
                                    "cxx_class": "gem5::X86ISA::ACPI::MADT::IOAPIC",
                                    "name": "records01",
                                    "path": "testsys.workload.acpi_description_table_pointer.rsdt.entries.records01",
                                    "address": 4273995776,
                                    "eventq_index": 0,
                                    "id": 1,
                                    "int_base": 0
                                },
                                {
                                    "type": "X86ACPIMadtIntSourceOverride",
                                    "cxx_class": "gem5::X86ISA::ACPI::MADT::IntSourceOverride",
                                    "name": "records02",
                                    "path": "testsys.workload.acpi_description_table_pointer.rsdt.entries.records02",
                                    "bus_source": 0,
                                    "eventq_index": 0,
                                    "flags": 0,
                                    "irq_source": 16,
                                    "sys_int": 16
                                },
                                {
                                    "type": "X86ACPIMadtIntSourceOverride",
                                    "cxx_class": "gem5::X86ISA::ACPI::MADT::IntSourceOverride",
                                    "name": "records03",
                                    "path": "testsys.workload.acpi_description_table_pointer.rsdt.entries.records03",
                                    "bus_source": 1,
                                    "eventq_index": 0,
                                    "flags": 0,
                                    "irq_source": 0,
                                    "sys_int": 2
                                },
                                {
                                    "type": "X86ACPIMadtIntSourceOverride",
                                    "cxx_class": "gem5::X86ISA::ACPI::MADT::IntSourceOverride",
                                    "name": "records04",
                                    "path": "testsys.workload.acpi_description_table_pointer.rsdt.entries.records04",
                                    "bus_source": 1,
                                    "eventq_index": 0,
                                    "flags": 0,
                                    "irq_source": 1,
                                    "sys_int": 1
                                },
                                {
                                    "type": "X86ACPIMadtIntSourceOverride",
                                    "cxx_class": "gem5::X86ISA::ACPI::MADT::IntSourceOverride",
                                    "name": "records05",
                                    "path": "testsys.workload.acpi_description_table_pointer.rsdt.entries.records05",
                                    "bus_source": 1,
                                    "eventq_index": 0,
                                    "flags": 0,
                                    "irq_source": 3,
                                    "sys_int": 3
                                },
                                {
                                    "type": "X86ACPIMadtIntSourceOverride",
                                    "cxx_class": "gem5::X86ISA::ACPI::MADT::IntSourceOverride",
                                    "name": "records06",
                                    "path": "testsys.workload.acpi_description_table_pointer.rsdt.entries.records06",
                                    "bus_source": 1,
                                    "eventq_index": 0,
                                    "flags": 0,
                                    "irq_source": 4,
                                    "sys_int": 4
                                },
                                {
                                    "type": "X86ACPIMadtIntSourceOverride",
                                    "cxx_class": "gem5::X86ISA::ACPI::MADT::IntSourceOverride",
                                    "name": "records07",
                                    "path": "testsys.workload.acpi_description_table_pointer.rsdt.entries.records07",
                                    "bus_source": 1,
                                    "eventq_index": 0,
                                    "flags": 0,
                                    "irq_source": 5,
                                    "sys_int": 5
                                },
                                {
                                    "type": "X86ACPIMadtIntSourceOverride",
                                    "cxx_class": "gem5::X86ISA::ACPI::MADT::IntSourceOverride",
                                    "name": "records08",
                                    "path": "testsys.workload.acpi_description_table_pointer.rsdt.entries.records08",
                                    "bus_source": 1,
                                    "eventq_index": 0,
                                    "flags": 0,
                                    "irq_source": 6,
                                    "sys_int": 6
                                },
                                {
                                    "type": "X86ACPIMadtIntSourceOverride",
                                    "cxx_class": "gem5::X86ISA::ACPI::MADT::IntSourceOverride",
                                    "name": "records09",
                                    "path": "testsys.workload.acpi_description_table_pointer.rsdt.entries.records09",
                                    "bus_source": 1,
                                    "eventq_index": 0,
                                    "flags": 0,
                                    "irq_source": 7,
                                    "sys_int": 7
                                },
                                {
                                    "type": "X86ACPIMadtIntSourceOverride",
                                    "cxx_class": "gem5::X86ISA::ACPI::MADT::IntSourceOverride",
                                    "name": "records10",
                                    "path": "testsys.workload.acpi_description_table_pointer.rsdt.entries.records10",
                                    "bus_source": 1,
                                    "eventq_index": 0,
                                    "flags": 0,
                                    "irq_source": 8,
                                    "sys_int": 8
                                },
                                {
                                    "type": "X86ACPIMadtIntSourceOverride",
                                    "cxx_class": "gem5::X86ISA::ACPI::MADT::IntSourceOverride",
                                    "name": "records11",
                                    "path": "testsys.workload.acpi_description_table_pointer.rsdt.entries.records11",
                                    "bus_source": 1,
                                    "eventq_index": 0,
                                    "flags": 0,
                                    "irq_source": 9,
                                    "sys_int": 9
                                },
                                {
                                    "type": "X86ACPIMadtIntSourceOverride",
                                    "cxx_class": "gem5::X86ISA::ACPI::MADT::IntSourceOverride",
                                    "name": "records12",
                                    "path": "testsys.workload.acpi_description_table_pointer.rsdt.entries.records12",
                                    "bus_source": 1,
                                    "eventq_index": 0,
                                    "flags": 0,
                                    "irq_source": 10,
                                    "sys_int": 10
                                },
                                {
                                    "type": "X86ACPIMadtIntSourceOverride",
                                    "cxx_class": "gem5::X86ISA::ACPI::MADT::IntSourceOverride",
                                    "name": "records13",
                                    "path": "testsys.workload.acpi_description_table_pointer.rsdt.entries.records13",
                                    "bus_source": 1,
                                    "eventq_index": 0,
                                    "flags": 0,
                                    "irq_source": 11,
                                    "sys_int": 11
                                },
                                {
                                    "type": "X86ACPIMadtIntSourceOverride",
                                    "cxx_class": "gem5::X86ISA::ACPI::MADT::IntSourceOverride",
                                    "name": "records14",
                                    "path": "testsys.workload.acpi_description_table_pointer.rsdt.entries.records14",
                                    "bus_source": 1,
                                    "eventq_index": 0,
                                    "flags": 0,
                                    "irq_source": 12,
                                    "sys_int": 12
                                },
                                {
                                    "type": "X86ACPIMadtIntSourceOverride",
                                    "cxx_class": "gem5::X86ISA::ACPI::MADT::IntSourceOverride",
                                    "name": "records15",
                                    "path": "testsys.workload.acpi_description_table_pointer.rsdt.entries.records15",
                                    "bus_source": 1,
                                    "eventq_index": 0,
                                    "flags": 0,
                                    "irq_source": 13,
                                    "sys_int": 13
                                },
                                {
                                    "type": "X86ACPIMadtIntSourceOverride",
                                    "cxx_class": "gem5::X86ISA::ACPI::MADT::IntSourceOverride",
                                    "name": "records16",
                                    "path": "testsys.workload.acpi_description_table_pointer.rsdt.entries.records16",
                                    "bus_source": 1,
                                    "eventq_index": 0,
                                    "flags": 0,
                                    "irq_source": 14,
                                    "sys_int": 14
                                }
                            ]
                        }
                    ],
                    "eventq_index": 0,
                    "oem_id": "gem5",
                    "oem_revision": 0,
                    "oem_table_id": ""
                },
                "xsdt": {
                    "type": "X86ACPIXSDT",
                    "cxx_class": "gem5::X86ISA::ACPI::XSDT",
                    "name": "xsdt",
                    "path": "testsys.workload.acpi_description_table_pointer.xsdt",
                    "creator_id": 0,
                    "creator_revision": 0,
                    "entries": [
                        "testsys.workload.acpi_description_table_pointer.rsdt.entries"
                    ],
                    "eventq_index": 0,
                    "oem_id": "gem5",
                    "oem_revision": 0,
                    "oem_table_id": ""
                }
            },
            "addr_check": true,
            "command_line": "earlyprintk=ttyS0 console=ttyS0 root=/dev/sda1             no_timer_check memory_corruption_check=0 random.trust_cpu=on                 init=/home/ubuntu/guestinit.sh",
            "e820_table": {
                "type": "X86E820Table",
                "cxx_class": "gem5::X86ISA::E820Table",
                "name": "e820_table",
                "path": "testsys.workload.e820_table",
                "entries": [
                    {
                        "type": "X86E820Entry",
                        "cxx_class": "gem5::X86ISA::E820Entry",
                        "name": "entries0",
                        "path": "testsys.workload.e820_table.entries0",
                        "addr": 0,
                        "eventq_index": 0,
                        "range_type": 1,
                        "size": 654336
                    },
                    {
                        "type": "X86E820Entry",
                        "cxx_class": "gem5::X86ISA::E820Entry",
                        "name": "entries1",
                        "path": "testsys.workload.e820_table.entries1",
                        "addr": 654336,
                        "eventq_index": 0,
                        "range_type": 2,
                        "size": 394240
                    },
                    {
                        "type": "X86E820Entry",
                        "cxx_class": "gem5::X86ISA::E820Entry",
                        "name": "entries2",
                        "path": "testsys.workload.e820_table.entries2",
                        "addr": 1048576,
                        "eventq_index": 0,
                        "range_type": 1,
                        "size": 535822336
                    },
                    {
                        "type": "X86E820Entry",
                        "cxx_class": "gem5::X86ISA::E820Entry",
                        "name": "entries3",
                        "path": "testsys.workload.e820_table.entries3",
                        "addr": 536870912,
                        "eventq_index": 0,
                        "range_type": 2,
                        "size": 2684354560
                    },
                    {
                        "type": "X86E820Entry",
                        "cxx_class": "gem5::X86ISA::E820Entry",
                        "name": "entries4",
                        "path": "testsys.workload.e820_table.entries4",
                        "addr": 4294901760,
                        "eventq_index": 0,
                        "range_type": 2,
                        "size": 65536
                    }
                ],
                "eventq_index": 0
            },
            "eventq_index": 0,
            "extras": [],
            "extras_addrs": [],
            "intel_mp_pointer": {
                "type": "X86IntelMPFloatingPointer",
                "cxx_class": "gem5::X86ISA::intelmp::FloatingPointer",
                "name": "intel_mp_pointer",
                "path": "testsys.workload.intel_mp_pointer",
                "default_config": 0,
                "eventq_index": 0,
                "imcr_present": true,
                "spec_rev": 4
            },
            "intel_mp_table": {
                "type": "X86IntelMPConfigTable",
                "cxx_class": "gem5::X86ISA::intelmp::ConfigTable",
                "name": "intel_mp_table",
                "path": "testsys.workload.intel_mp_table",
                "base_entries": [
                    {
                        "type": "X86IntelMPProcessor",
                        "cxx_class": "gem5::X86ISA::intelmp::Processor",
                        "name": "base_entries00",
                        "path": "testsys.workload.intel_mp_table.base_entries00",
                        "bootstrap": true,
                        "enable": true,
                        "eventq_index": 0,
                        "family": 0,
                        "feature_flags": 0,
                        "local_apic_id": 0,
                        "local_apic_version": 20,
                        "model": 0,
                        "stepping": 0
                    },
                    {
                        "type": "X86IntelMPIOAPIC",
                        "cxx_class": "gem5::X86ISA::intelmp::IOAPIC",
                        "name": "base_entries01",
                        "path": "testsys.workload.intel_mp_table.base_entries01",
                        "address": 4273995776,
                        "enable": true,
                        "eventq_index": 0,
                        "id": 1,
                        "version": 17
                    },
                    {
                        "type": "X86IntelMPBus",
                        "cxx_class": "gem5::X86ISA::intelmp::Bus",
                        "name": "base_entries02",
                        "path": "testsys.workload.intel_mp_table.base_entries02",
                        "bus_id": 0,
                        "bus_type": "PCI   ",
                        "eventq_index": 0
                    },
                    {
                        "type": "X86IntelMPBus",
                        "cxx_class": "gem5::X86ISA::intelmp::Bus",
                        "name": "base_entries03",
                        "path": "testsys.workload.intel_mp_table.base_entries03",
                        "bus_id": 1,
                        "bus_type": "ISA   ",
                        "eventq_index": 0
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries04",
                        "path": "testsys.workload.intel_mp_table.base_entries04",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 16,
                        "eventq_index": 0,
                        "interrupt_type": "INT",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 0,
                        "source_bus_irq": 16,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries05",
                        "path": "testsys.workload.intel_mp_table.base_entries05",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 0,
                        "eventq_index": 0,
                        "interrupt_type": "ExtInt",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 0,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries06",
                        "path": "testsys.workload.intel_mp_table.base_entries06",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 2,
                        "eventq_index": 0,
                        "interrupt_type": "INT",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 0,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries07",
                        "path": "testsys.workload.intel_mp_table.base_entries07",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 0,
                        "eventq_index": 0,
                        "interrupt_type": "ExtInt",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 1,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries08",
                        "path": "testsys.workload.intel_mp_table.base_entries08",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 1,
                        "eventq_index": 0,
                        "interrupt_type": "INT",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 1,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries09",
                        "path": "testsys.workload.intel_mp_table.base_entries09",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 0,
                        "eventq_index": 0,
                        "interrupt_type": "ExtInt",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 3,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries10",
                        "path": "testsys.workload.intel_mp_table.base_entries10",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 3,
                        "eventq_index": 0,
                        "interrupt_type": "INT",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 3,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries11",
                        "path": "testsys.workload.intel_mp_table.base_entries11",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 0,
                        "eventq_index": 0,
                        "interrupt_type": "ExtInt",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 4,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries12",
                        "path": "testsys.workload.intel_mp_table.base_entries12",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 4,
                        "eventq_index": 0,
                        "interrupt_type": "INT",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 4,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries13",
                        "path": "testsys.workload.intel_mp_table.base_entries13",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 0,
                        "eventq_index": 0,
                        "interrupt_type": "ExtInt",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 5,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries14",
                        "path": "testsys.workload.intel_mp_table.base_entries14",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 5,
                        "eventq_index": 0,
                        "interrupt_type": "INT",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 5,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries15",
                        "path": "testsys.workload.intel_mp_table.base_entries15",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 0,
                        "eventq_index": 0,
                        "interrupt_type": "ExtInt",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 6,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries16",
                        "path": "testsys.workload.intel_mp_table.base_entries16",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 6,
                        "eventq_index": 0,
                        "interrupt_type": "INT",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 6,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries17",
                        "path": "testsys.workload.intel_mp_table.base_entries17",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 0,
                        "eventq_index": 0,
                        "interrupt_type": "ExtInt",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 7,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries18",
                        "path": "testsys.workload.intel_mp_table.base_entries18",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 7,
                        "eventq_index": 0,
                        "interrupt_type": "INT",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 7,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries19",
                        "path": "testsys.workload.intel_mp_table.base_entries19",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 0,
                        "eventq_index": 0,
                        "interrupt_type": "ExtInt",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 8,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries20",
                        "path": "testsys.workload.intel_mp_table.base_entries20",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 8,
                        "eventq_index": 0,
                        "interrupt_type": "INT",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 8,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries21",
                        "path": "testsys.workload.intel_mp_table.base_entries21",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 0,
                        "eventq_index": 0,
                        "interrupt_type": "ExtInt",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 9,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries22",
                        "path": "testsys.workload.intel_mp_table.base_entries22",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 9,
                        "eventq_index": 0,
                        "interrupt_type": "INT",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 9,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries23",
                        "path": "testsys.workload.intel_mp_table.base_entries23",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 0,
                        "eventq_index": 0,
                        "interrupt_type": "ExtInt",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 10,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries24",
                        "path": "testsys.workload.intel_mp_table.base_entries24",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 10,
                        "eventq_index": 0,
                        "interrupt_type": "INT",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 10,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries25",
                        "path": "testsys.workload.intel_mp_table.base_entries25",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 0,
                        "eventq_index": 0,
                        "interrupt_type": "ExtInt",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 11,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries26",
                        "path": "testsys.workload.intel_mp_table.base_entries26",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 11,
                        "eventq_index": 0,
                        "interrupt_type": "INT",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 11,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries27",
                        "path": "testsys.workload.intel_mp_table.base_entries27",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 0,
                        "eventq_index": 0,
                        "interrupt_type": "ExtInt",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 12,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries28",
                        "path": "testsys.workload.intel_mp_table.base_entries28",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 12,
                        "eventq_index": 0,
                        "interrupt_type": "INT",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 12,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries29",
                        "path": "testsys.workload.intel_mp_table.base_entries29",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 0,
                        "eventq_index": 0,
                        "interrupt_type": "ExtInt",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 13,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries30",
                        "path": "testsys.workload.intel_mp_table.base_entries30",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 13,
                        "eventq_index": 0,
                        "interrupt_type": "INT",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 13,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries31",
                        "path": "testsys.workload.intel_mp_table.base_entries31",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 0,
                        "eventq_index": 0,
                        "interrupt_type": "ExtInt",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 14,
                        "trigger": "ConformTrigger"
                    },
                    {
                        "type": "X86IntelMPIOIntAssignment",
                        "cxx_class": "gem5::X86ISA::intelmp::IOIntAssignment",
                        "name": "base_entries32",
                        "path": "testsys.workload.intel_mp_table.base_entries32",
                        "dest_io_apic_id": 1,
                        "dest_io_apic_intin": 14,
                        "eventq_index": 0,
                        "interrupt_type": "INT",
                        "polarity": "ConformPolarity",
                        "source_bus_id": 1,
                        "source_bus_irq": 14,
                        "trigger": "ConformTrigger"
                    }
                ],
                "eventq_index": 0,
                "ext_entries": [
                    {
                        "type": "X86IntelMPBusHierarchy",
                        "cxx_class": "gem5::X86ISA::intelmp::BusHierarchy",
                        "name": "ext_entries",
                        "path": "testsys.workload.intel_mp_table.ext_entries",
                        "bus_id": 1,
                        "eventq_index": 0,
                        "parent_bus": 0,
                        "subtractive_decode": true
                    }
                ],
                "local_apic": 4276092928,
                "oem_id": "",
                "oem_table_addr": 0,
                "oem_table_size": 0,
                "product_id": "",
                "spec_rev": 4
            },
            "load_addr_mask": 18446744073709551615,
            "load_addr_offset": 0,
            "object_file": "/DS/endhost-networking/work/sim/hejing/simbricks/images/vmlinux",
            "smbios_table": {
                "type": "X86SMBiosSMBiosTable",
                "cxx_class": "gem5::X86ISA::smbios::SMBiosTable",
                "name": "smbios_table",
                "path": "testsys.workload.smbios_table",
                "eventq_index": 0,
                "major_version": 2,
                "minor_version": 5,
                "structures": [
                    {
                        "type": "X86SMBiosBiosInformation",
                        "cxx_class": "gem5::X86ISA::smbios::BiosInformation",
                        "name": "structures",
                        "path": "testsys.workload.smbios_table.structures",
                        "characteristic_ext_bytes": [],
                        "characteristics": [],
                        "emb_cont_firmware_major": 0,
                        "emb_cont_firmware_minor": 0,
                        "eventq_index": 0,
                        "major": 0,
                        "minor": 0,
                        "release_date": "06/08/2008",
                        "rom_size": 0,
                        "starting_addr_segment": 0,
                        "vendor": "",
                        "version": ""
                    }
                ]
            },
            "wait_for_remote_gdb": false
        },
        "apicbridge": {
            "type": "Bridge",
            "cxx_class": "gem5::Bridge",
            "name": "apicbridge",
            "path": "testsys.apicbridge",
            "clk_domain": "testsys.clk_domain",
            "delay": 50000,
            "eventq_index": 0,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "gem5::PowerState",
                "name": "power_state",
                "path": "testsys.apicbridge.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "ranges": [
                "11529215046068469760:11529215046068473855"
            ],
            "req_size": 16,
            "resp_size": 16,
            "cpu_side_port": {
                "role": "GEM5 RESPONDER",
                "peer": "testsys.iobus.mem_side_ports[0]",
                "is_source": "False"
            },
            "mem_side_port": {
                "role": "GEM5 REQUESTOR",
                "peer": "testsys.membus.cpu_side_ports[0]",
                "is_source": "True"
            }
        },
        "bridge": {
            "type": "Bridge",
            "cxx_class": "gem5::Bridge",
            "name": "bridge",
            "path": "testsys.bridge",
            "clk_domain": "testsys.clk_domain",
            "delay": 50000,
            "eventq_index": 0,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "gem5::PowerState",
                "name": "power_state",
                "path": "testsys.bridge.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "ranges": [
                "3221225472:4294901760",
                "9223372036854775808:11529215046068469759",
                "13835058055282163712:18446744073709551615"
            ],
            "req_size": 16,
            "resp_size": 16,
            "cpu_side_port": {
                "role": "GEM5 RESPONDER",
                "peer": "testsys.membus.mem_side_ports[0]",
                "is_source": "False"
            },
            "mem_side_port": {
                "role": "GEM5 REQUESTOR",
                "peer": "testsys.iobus.cpu_side_ports[0]",
                "is_source": "True"
            }
        },
        "clk_domain": {
            "type": "SrcClockDomain",
            "cxx_class": "gem5::SrcClockDomain",
            "name": "clk_domain",
            "path": "testsys.clk_domain",
            "clock": [
                1000
            ],
            "domain_id": -1,
            "eventq_index": 0,
            "init_perf_level": 0,
            "voltage_domain": "testsys.voltage_domain"
        },
        "cpu": [
            {
                "type": "TimingSimpleCPU",
                "cxx_class": "gem5::TimingSimpleCPU",
                "name": "cpu",
                "path": "testsys.cpu",
                "branchPred": null,
                "checker": null,
                "clk_domain": "testsys.cpu_clk_domain",
                "cpu_id": 0,
                "do_checkpoint_insts": true,
                "do_statistics_insts": true,
                "eventq_index": 0,
                "function_trace": false,
                "function_trace_start": 0,
                "interrupts": [
                    {
                        "type": "X86LocalApic",
                        "cxx_class": "gem5::X86ISA::Interrupts",
                        "name": "interrupts",
                        "path": "testsys.cpu.interrupts",
                        "clk_domain": {
                            "type": "DerivedClockDomain",
                            "cxx_class": "gem5::DerivedClockDomain",
                            "name": "clk_domain",
                            "path": "testsys.cpu.interrupts.clk_domain",
                            "clk_divider": 16,
                            "clk_domain": "testsys.cpu_clk_domain",
                            "eventq_index": 0
                        },
                        "eventq_index": 0,
                        "int_latency": 1000,
                        "pio_latency": 100000,
                        "system": "testsys",
                        "int_requestor": {
                            "role": "GEM5 REQUESTOR",
                            "peer": "testsys.membus.cpu_side_ports[3]",
                            "is_source": "True"
                        },
                        "int_responder": {
                            "role": "GEM5 RESPONDER",
                            "peer": "testsys.membus.mem_side_ports[2]",
                            "is_source": "False"
                        },
                        "pio": {
                            "role": "GEM5 RESPONDER",
                            "peer": "testsys.membus.mem_side_ports[1]",
                            "is_source": "False"
                        }
                    }
                ],
                "isa": [
                    {
                        "type": "X86ISA",
                        "cxx_class": "gem5::X86ISA::ISA",
                        "name": "isa",
                        "path": "testsys.cpu.isa",
                        "eventq_index": 0,
                        "vendor_string": "M5 Simulator"
                    }
                ],
                "max_insts_all_threads": 0,
                "max_insts_any_thread": 0,
                "mmu": {
                    "type": "X86MMU",
                    "cxx_class": "gem5::X86ISA::MMU",
                    "name": "mmu",
                    "path": "testsys.cpu.mmu",
                    "dtb": {
                        "type": "X86TLB",
                        "cxx_class": "gem5::X86ISA::TLB",
                        "name": "dtb",
                        "path": "testsys.cpu.mmu.dtb",
                        "eventq_index": 0,
                        "size": 64,
                        "system": "testsys",
                        "walker": {
                            "type": "X86PagetableWalker",
                            "cxx_class": "gem5::X86ISA::Walker",
                            "name": "walker",
                            "path": "testsys.cpu.mmu.dtb.walker",
                            "clk_domain": "testsys.cpu_clk_domain",
                            "eventq_index": 0,
                            "num_squash_per_cycle": 4,
                            "power_model": [],
                            "power_state": {
                                "type": "PowerState",
                                "cxx_class": "gem5::PowerState",
                                "name": "power_state",
                                "path": "testsys.cpu.mmu.dtb.walker.power_state",
                                "clk_gate_bins": 20,
                                "clk_gate_max": 1000000000000,
                                "clk_gate_min": 1000,
                                "default_state": "UNDEFINED",
                                "eventq_index": 0,
                                "leaders": [],
                                "possible_states": []
                            },
                            "system": "testsys",
                            "port": {
                                "role": "GEM5 REQUESTOR",
                                "peer": "testsys.cpu.dtb_walker_cache.cpu_side",
                                "is_source": "True"
                            }
                        }
                    },
                    "eventq_index": 0,
                    "itb": {
                        "type": "X86TLB",
                        "cxx_class": "gem5::X86ISA::TLB",
                        "name": "itb",
                        "path": "testsys.cpu.mmu.itb",
                        "eventq_index": 0,
                        "size": 64,
                        "system": "testsys",
                        "walker": {
                            "type": "X86PagetableWalker",
                            "cxx_class": "gem5::X86ISA::Walker",
                            "name": "walker",
                            "path": "testsys.cpu.mmu.itb.walker",
                            "clk_domain": "testsys.cpu_clk_domain",
                            "eventq_index": 0,
                            "num_squash_per_cycle": 4,
                            "power_model": [],
                            "power_state": {
                                "type": "PowerState",
                                "cxx_class": "gem5::PowerState",
                                "name": "power_state",
                                "path": "testsys.cpu.mmu.itb.walker.power_state",
                                "clk_gate_bins": 20,
                                "clk_gate_max": 1000000000000,
                                "clk_gate_min": 1000,
                                "default_state": "UNDEFINED",
                                "eventq_index": 0,
                                "leaders": [],
                                "possible_states": []
                            },
                            "system": "testsys",
                            "port": {
                                "role": "GEM5 REQUESTOR",
                                "peer": "testsys.cpu.itb_walker_cache.cpu_side",
                                "is_source": "True"
                            }
                        }
                    }
                },
                "numThreads": 1,
                "power_gating_on_idle": false,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "testsys.cpu.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": [
                        "ON",
                        "CLK_GATED",
                        "OFF"
                    ]
                },
                "progress_interval": 0,
                "pwr_gating_latency": 300,
                "simpoint_start_insts": [],
                "socket_id": 0,
                "switched_out": false,
                "syscallRetryLatency": 10000,
                "system": "testsys",
                "tracer": {
                    "type": "ExeTracer",
                    "cxx_class": "gem5::Trace::ExeTracer",
                    "name": "tracer",
                    "path": "testsys.cpu.tracer",
                    "eventq_index": 0
                },
                "workload": [],
                "dcache": {
                    "type": "Cache",
                    "cxx_class": "gem5::Cache",
                    "name": "dcache",
                    "path": "testsys.cpu.dcache",
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ],
                    "assoc": 8,
                    "clk_domain": "testsys.cpu_clk_domain",
                    "clusivity": "mostly_incl",
                    "compressor": null,
                    "data_latency": 0,
                    "ddio_disabled": false,
                    "ddio_enabled": false,
                    "ddio_way_part": -1,
                    "demand_mshr_reserve": 1,
                    "eventq_index": 0,
                    "is_iocache": false,
                    "is_llc": false,
                    "is_read_only": false,
                    "max_miss_count": 0,
                    "move_contractions": true,
                    "mshrs": 4,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "testsys.cpu.dcache.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "prefetch_on_access": false,
                    "prefetch_on_pf_hit": false,
                    "prefetcher": null,
                    "replace_expansions": true,
                    "replacement_policy": {
                        "type": "LRURP",
                        "cxx_class": "gem5::replacement_policy::LRU",
                        "name": "replacement_policy",
                        "path": "testsys.cpu.dcache.replacement_policy",
                        "eventq_index": 0
                    },
                    "response_latency": 0,
                    "sequential_access": false,
                    "size": 32768,
                    "system": "testsys",
                    "tag_latency": 0,
                    "tags": {
                        "type": "BaseSetAssoc",
                        "cxx_class": "gem5::BaseSetAssoc",
                        "name": "tags",
                        "path": "testsys.cpu.dcache.tags",
                        "assoc": 8,
                        "block_size": 64,
                        "clk_domain": "testsys.cpu_clk_domain",
                        "entry_size": 64,
                        "eventq_index": 0,
                        "indexing_policy": {
                            "type": "SetAssociative",
                            "cxx_class": "gem5::SetAssociative",
                            "name": "indexing_policy",
                            "path": "testsys.cpu.dcache.tags.indexing_policy",
                            "assoc": 8,
                            "entry_size": 64,
                            "eventq_index": 0,
                            "size": 32768
                        },
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "gem5::PowerState",
                            "name": "power_state",
                            "path": "testsys.cpu.dcache.tags.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "replacement_policy": "testsys.cpu.dcache.replacement_policy",
                        "sequential_access": false,
                        "size": 32768,
                        "system": "testsys",
                        "tag_latency": 0,
                        "warmup_percentage": 0
                    },
                    "tgts_per_mshr": 20,
                    "warmup_percentage": 0,
                    "write_allocator": null,
                    "write_buffers": 8,
                    "writeback_clean": false,
                    "cpu_side": {
                        "role": "GEM5 RESPONDER",
                        "peer": "testsys.cpu.dcache_port",
                        "is_source": "False"
                    },
                    "mem_side": {
                        "role": "GEM5 REQUESTOR",
                        "peer": "testsys.tol2bus.cpu_side_ports[1]",
                        "is_source": "True"
                    }
                },
                "dtb_walker_cache": {
                    "type": "Cache",
                    "cxx_class": "gem5::Cache",
                    "name": "dtb_walker_cache",
                    "path": "testsys.cpu.dtb_walker_cache",
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ],
                    "assoc": 2,
                    "clk_domain": "testsys.cpu_clk_domain",
                    "clusivity": "mostly_incl",
                    "compressor": null,
                    "data_latency": 2,
                    "ddio_disabled": false,
                    "ddio_enabled": false,
                    "ddio_way_part": -1,
                    "demand_mshr_reserve": 1,
                    "eventq_index": 0,
                    "is_iocache": false,
                    "is_llc": false,
                    "is_read_only": false,
                    "max_miss_count": 0,
                    "move_contractions": true,
                    "mshrs": 10,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "testsys.cpu.dtb_walker_cache.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "prefetch_on_access": false,
                    "prefetch_on_pf_hit": false,
                    "prefetcher": null,
                    "replace_expansions": true,
                    "replacement_policy": {
                        "type": "LRURP",
                        "cxx_class": "gem5::replacement_policy::LRU",
                        "name": "replacement_policy",
                        "path": "testsys.cpu.dtb_walker_cache.replacement_policy",
                        "eventq_index": 0
                    },
                    "response_latency": 2,
                    "sequential_access": false,
                    "size": 1024,
                    "system": "testsys",
                    "tag_latency": 2,
                    "tags": {
                        "type": "BaseSetAssoc",
                        "cxx_class": "gem5::BaseSetAssoc",
                        "name": "tags",
                        "path": "testsys.cpu.dtb_walker_cache.tags",
                        "assoc": 2,
                        "block_size": 64,
                        "clk_domain": "testsys.cpu_clk_domain",
                        "entry_size": 64,
                        "eventq_index": 0,
                        "indexing_policy": {
                            "type": "SetAssociative",
                            "cxx_class": "gem5::SetAssociative",
                            "name": "indexing_policy",
                            "path": "testsys.cpu.dtb_walker_cache.tags.indexing_policy",
                            "assoc": 2,
                            "entry_size": 64,
                            "eventq_index": 0,
                            "size": 1024
                        },
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "gem5::PowerState",
                            "name": "power_state",
                            "path": "testsys.cpu.dtb_walker_cache.tags.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "replacement_policy": "testsys.cpu.dtb_walker_cache.replacement_policy",
                        "sequential_access": false,
                        "size": 1024,
                        "system": "testsys",
                        "tag_latency": 2,
                        "warmup_percentage": 0
                    },
                    "tgts_per_mshr": 12,
                    "warmup_percentage": 0,
                    "write_allocator": null,
                    "write_buffers": 8,
                    "writeback_clean": false,
                    "cpu_side": {
                        "role": "GEM5 RESPONDER",
                        "peer": "testsys.cpu.mmu.dtb.walker.port",
                        "is_source": "False"
                    },
                    "mem_side": {
                        "role": "GEM5 REQUESTOR",
                        "peer": "testsys.tol2bus.cpu_side_ports[3]",
                        "is_source": "True"
                    }
                },
                "icache": {
                    "type": "Cache",
                    "cxx_class": "gem5::Cache",
                    "name": "icache",
                    "path": "testsys.cpu.icache",
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ],
                    "assoc": 8,
                    "clk_domain": "testsys.cpu_clk_domain",
                    "clusivity": "mostly_incl",
                    "compressor": null,
                    "data_latency": 0,
                    "ddio_disabled": false,
                    "ddio_enabled": false,
                    "ddio_way_part": -1,
                    "demand_mshr_reserve": 1,
                    "eventq_index": 0,
                    "is_iocache": false,
                    "is_llc": false,
                    "is_read_only": true,
                    "max_miss_count": 0,
                    "move_contractions": true,
                    "mshrs": 4,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "testsys.cpu.icache.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "prefetch_on_access": false,
                    "prefetch_on_pf_hit": false,
                    "prefetcher": null,
                    "replace_expansions": true,
                    "replacement_policy": {
                        "type": "LRURP",
                        "cxx_class": "gem5::replacement_policy::LRU",
                        "name": "replacement_policy",
                        "path": "testsys.cpu.icache.replacement_policy",
                        "eventq_index": 0
                    },
                    "response_latency": 0,
                    "sequential_access": false,
                    "size": 32768,
                    "system": "testsys",
                    "tag_latency": 0,
                    "tags": {
                        "type": "BaseSetAssoc",
                        "cxx_class": "gem5::BaseSetAssoc",
                        "name": "tags",
                        "path": "testsys.cpu.icache.tags",
                        "assoc": 8,
                        "block_size": 64,
                        "clk_domain": "testsys.cpu_clk_domain",
                        "entry_size": 64,
                        "eventq_index": 0,
                        "indexing_policy": {
                            "type": "SetAssociative",
                            "cxx_class": "gem5::SetAssociative",
                            "name": "indexing_policy",
                            "path": "testsys.cpu.icache.tags.indexing_policy",
                            "assoc": 8,
                            "entry_size": 64,
                            "eventq_index": 0,
                            "size": 32768
                        },
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "gem5::PowerState",
                            "name": "power_state",
                            "path": "testsys.cpu.icache.tags.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "replacement_policy": "testsys.cpu.icache.replacement_policy",
                        "sequential_access": false,
                        "size": 32768,
                        "system": "testsys",
                        "tag_latency": 0,
                        "warmup_percentage": 0
                    },
                    "tgts_per_mshr": 20,
                    "warmup_percentage": 0,
                    "write_allocator": null,
                    "write_buffers": 8,
                    "writeback_clean": true,
                    "cpu_side": {
                        "role": "GEM5 RESPONDER",
                        "peer": "testsys.cpu.icache_port",
                        "is_source": "False"
                    },
                    "mem_side": {
                        "role": "GEM5 REQUESTOR",
                        "peer": "testsys.tol2bus.cpu_side_ports[0]",
                        "is_source": "True"
                    }
                },
                "itb_walker_cache": {
                    "type": "Cache",
                    "cxx_class": "gem5::Cache",
                    "name": "itb_walker_cache",
                    "path": "testsys.cpu.itb_walker_cache",
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ],
                    "assoc": 2,
                    "clk_domain": "testsys.cpu_clk_domain",
                    "clusivity": "mostly_incl",
                    "compressor": null,
                    "data_latency": 2,
                    "ddio_disabled": false,
                    "ddio_enabled": false,
                    "ddio_way_part": -1,
                    "demand_mshr_reserve": 1,
                    "eventq_index": 0,
                    "is_iocache": false,
                    "is_llc": false,
                    "is_read_only": false,
                    "max_miss_count": 0,
                    "move_contractions": true,
                    "mshrs": 10,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "testsys.cpu.itb_walker_cache.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "prefetch_on_access": false,
                    "prefetch_on_pf_hit": false,
                    "prefetcher": null,
                    "replace_expansions": true,
                    "replacement_policy": {
                        "type": "LRURP",
                        "cxx_class": "gem5::replacement_policy::LRU",
                        "name": "replacement_policy",
                        "path": "testsys.cpu.itb_walker_cache.replacement_policy",
                        "eventq_index": 0
                    },
                    "response_latency": 2,
                    "sequential_access": false,
                    "size": 1024,
                    "system": "testsys",
                    "tag_latency": 2,
                    "tags": {
                        "type": "BaseSetAssoc",
                        "cxx_class": "gem5::BaseSetAssoc",
                        "name": "tags",
                        "path": "testsys.cpu.itb_walker_cache.tags",
                        "assoc": 2,
                        "block_size": 64,
                        "clk_domain": "testsys.cpu_clk_domain",
                        "entry_size": 64,
                        "eventq_index": 0,
                        "indexing_policy": {
                            "type": "SetAssociative",
                            "cxx_class": "gem5::SetAssociative",
                            "name": "indexing_policy",
                            "path": "testsys.cpu.itb_walker_cache.tags.indexing_policy",
                            "assoc": 2,
                            "entry_size": 64,
                            "eventq_index": 0,
                            "size": 1024
                        },
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "gem5::PowerState",
                            "name": "power_state",
                            "path": "testsys.cpu.itb_walker_cache.tags.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "replacement_policy": "testsys.cpu.itb_walker_cache.replacement_policy",
                        "sequential_access": false,
                        "size": 1024,
                        "system": "testsys",
                        "tag_latency": 2,
                        "warmup_percentage": 0
                    },
                    "tgts_per_mshr": 12,
                    "warmup_percentage": 0,
                    "write_allocator": null,
                    "write_buffers": 8,
                    "writeback_clean": false,
                    "cpu_side": {
                        "role": "GEM5 RESPONDER",
                        "peer": "testsys.cpu.mmu.itb.walker.port",
                        "is_source": "False"
                    },
                    "mem_side": {
                        "role": "GEM5 REQUESTOR",
                        "peer": "testsys.tol2bus.cpu_side_ports[2]",
                        "is_source": "True"
                    }
                },
                "dcache_port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "testsys.cpu.dcache.cpu_side",
                    "is_source": "True"
                },
                "icache_port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "testsys.cpu.icache.cpu_side",
                    "is_source": "True"
                }
            }
        ],
        "cpu_clk_domain": {
            "type": "SrcClockDomain",
            "cxx_class": "gem5::SrcClockDomain",
            "name": "cpu_clk_domain",
            "path": "testsys.cpu_clk_domain",
            "clock": [
                333
            ],
            "domain_id": -1,
            "eventq_index": 0,
            "init_perf_level": 0,
            "voltage_domain": "testsys.cpu_voltage_domain"
        },
        "cpu_voltage_domain": {
            "type": "VoltageDomain",
            "cxx_class": "gem5::VoltageDomain",
            "name": "cpu_voltage_domain",
            "path": "testsys.cpu_voltage_domain",
            "eventq_index": 0,
            "voltage": [
                1.0
            ]
        },
        "dvfs_handler": {
            "type": "DVFSHandler",
            "cxx_class": "gem5::DVFSHandler",
            "name": "dvfs_handler",
            "path": "testsys.dvfs_handler",
            "domains": [],
            "enable": false,
            "eventq_index": 0,
            "sys_clk_domain": "testsys.clk_domain",
            "transition_latency": 100000000
        },
        "iobus": {
            "type": "NoncoherentXBar",
            "cxx_class": "gem5::NoncoherentXBar",
            "name": "iobus",
            "path": "testsys.iobus",
            "clk_domain": "testsys.clk_domain",
            "eventq_index": 0,
            "forward_latency": 1,
            "frontend_latency": 2,
            "header_latency": 1,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "gem5::PowerState",
                "name": "power_state",
                "path": "testsys.iobus.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "response_latency": 2,
            "use_default_range": false,
            "width": 16,
            "cpu_side_ports": {
                "role": "GEM5 RESPONDER",
                "peer": [
                    "testsys.bridge.mem_side_port",
                    "testsys.pc.south_bridge.ide.dma",
                    "testsys.pc.south_bridge.io_apic.int_requestor",
                    "testsys.pc.ethernet.dma"
                ],
                "is_source": "False"
            },
            "default": {
                "role": "GEM5 REQUESTOR",
                "peer": "testsys.pc.default_bus.cpu_side_ports[0]",
                "is_source": "True"
            },
            "mem_side_ports": {
                "role": "GEM5 REQUESTOR",
                "peer": [
                    "testsys.apicbridge.cpu_side_port",
                    "testsys.pc.south_bridge.cmos.pio",
                    "testsys.pc.south_bridge.dma1.pio",
                    "testsys.pc.south_bridge.ide.pio",
                    "testsys.pc.south_bridge.keyboard.pio",
                    "testsys.pc.south_bridge.pic1.pio",
                    "testsys.pc.south_bridge.pic2.pio",
                    "testsys.pc.south_bridge.pit.pio",
                    "testsys.pc.south_bridge.speaker.pio",
                    "testsys.pc.south_bridge.io_apic.pio",
                    "testsys.pc.com_1.pio",
                    "testsys.pc.fake_com_2.pio",
                    "testsys.pc.fake_com_3.pio",
                    "testsys.pc.fake_com_4.pio",
                    "testsys.pc.fake_floppy.pio",
                    "testsys.pc.pci_host.pio",
                    "testsys.pc.ethernet.pio",
                    "testsys.iocache.cpu_side"
                ],
                "is_source": "True"
            }
        },
        "iocache": {
            "type": "Cache",
            "cxx_class": "gem5::Cache",
            "name": "iocache",
            "path": "testsys.iocache",
            "addr_ranges": [
                "0:536870912"
            ],
            "assoc": 16,
            "clk_domain": "testsys.clk_domain",
            "clusivity": "mostly_incl",
            "compressor": null,
            "data_latency": 2,
            "ddio_disabled": false,
            "ddio_enabled": true,
            "ddio_way_part": -1,
            "demand_mshr_reserve": 1,
            "eventq_index": 0,
            "is_iocache": true,
            "is_llc": false,
            "is_read_only": false,
            "max_miss_count": 0,
            "move_contractions": true,
            "mshrs": 20,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "gem5::PowerState",
                "name": "power_state",
                "path": "testsys.iocache.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "prefetch_on_access": false,
            "prefetch_on_pf_hit": false,
            "prefetcher": null,
            "replace_expansions": true,
            "replacement_policy": {
                "type": "LRURP",
                "cxx_class": "gem5::replacement_policy::LRU",
                "name": "replacement_policy",
                "path": "testsys.iocache.replacement_policy",
                "eventq_index": 0
            },
            "response_latency": 2,
            "sequential_access": false,
            "size": 32768,
            "system": "testsys",
            "tag_latency": 2,
            "tags": {
                "type": "BaseSetAssoc",
                "cxx_class": "gem5::BaseSetAssoc",
                "name": "tags",
                "path": "testsys.iocache.tags",
                "assoc": 16,
                "block_size": 64,
                "clk_domain": "testsys.clk_domain",
                "entry_size": 64,
                "eventq_index": 0,
                "indexing_policy": {
                    "type": "SetAssociative",
                    "cxx_class": "gem5::SetAssociative",
                    "name": "indexing_policy",
                    "path": "testsys.iocache.tags.indexing_policy",
                    "assoc": 16,
                    "entry_size": 64,
                    "eventq_index": 0,
                    "size": 32768
                },
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "testsys.iocache.tags.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "replacement_policy": "testsys.iocache.replacement_policy",
                "sequential_access": false,
                "size": 32768,
                "system": "testsys",
                "tag_latency": 2,
                "warmup_percentage": 0
            },
            "tgts_per_mshr": 12,
            "warmup_percentage": 0,
            "write_allocator": null,
            "write_buffers": 64,
            "writeback_clean": false,
            "cpu_side": {
                "role": "GEM5 RESPONDER",
                "peer": "testsys.iobus.mem_side_ports[17]",
                "is_source": "False"
            },
            "mem_side": {
                "role": "GEM5 REQUESTOR",
                "peer": "testsys.tol3bus.cpu_side_ports[1]",
                "is_source": "True"
            }
        },
        "l2": {
            "type": "Cache",
            "cxx_class": "gem5::Cache",
            "name": "l2",
            "path": "testsys.l2",
            "addr_ranges": [
                "0:18446744073709551615"
            ],
            "assoc": 4,
            "clk_domain": "testsys.cpu_clk_domain",
            "clusivity": "mostly_incl",
            "compressor": null,
            "data_latency": 3,
            "ddio_disabled": false,
            "ddio_enabled": false,
            "ddio_way_part": -1,
            "demand_mshr_reserve": 1,
            "eventq_index": 0,
            "is_iocache": false,
            "is_llc": false,
            "is_read_only": false,
            "max_miss_count": 0,
            "move_contractions": true,
            "mshrs": 20,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "gem5::PowerState",
                "name": "power_state",
                "path": "testsys.l2.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "prefetch_on_access": false,
            "prefetch_on_pf_hit": false,
            "prefetcher": null,
            "replace_expansions": true,
            "replacement_policy": {
                "type": "LRURP",
                "cxx_class": "gem5::replacement_policy::LRU",
                "name": "replacement_policy",
                "path": "testsys.l2.replacement_policy",
                "eventq_index": 0
            },
            "response_latency": 3,
            "sequential_access": false,
            "size": 2097152,
            "system": "testsys",
            "tag_latency": 3,
            "tags": {
                "type": "BaseSetAssoc",
                "cxx_class": "gem5::BaseSetAssoc",
                "name": "tags",
                "path": "testsys.l2.tags",
                "assoc": 4,
                "block_size": 64,
                "clk_domain": "testsys.cpu_clk_domain",
                "entry_size": 64,
                "eventq_index": 0,
                "indexing_policy": {
                    "type": "SetAssociative",
                    "cxx_class": "gem5::SetAssociative",
                    "name": "indexing_policy",
                    "path": "testsys.l2.tags.indexing_policy",
                    "assoc": 4,
                    "entry_size": 64,
                    "eventq_index": 0,
                    "size": 2097152
                },
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "testsys.l2.tags.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "replacement_policy": "testsys.l2.replacement_policy",
                "sequential_access": false,
                "size": 2097152,
                "system": "testsys",
                "tag_latency": 3,
                "warmup_percentage": 0
            },
            "tgts_per_mshr": 12,
            "warmup_percentage": 0,
            "write_allocator": null,
            "write_buffers": 8,
            "writeback_clean": false,
            "cpu_side": {
                "role": "GEM5 RESPONDER",
                "peer": "testsys.tol2bus.mem_side_ports[0]",
                "is_source": "False"
            },
            "mem_side": {
                "role": "GEM5 REQUESTOR",
                "peer": "testsys.tol3bus.cpu_side_ports[0]",
                "is_source": "True"
            }
        },
        "l3": {
            "type": "Cache",
            "cxx_class": "gem5::Cache",
            "name": "l3",
            "path": "testsys.l3",
            "addr_ranges": [
                "0:18446744073709551615"
            ],
            "assoc": 16,
            "clk_domain": "testsys.cpu_clk_domain",
            "clusivity": "mostly_incl",
            "compressor": null,
            "data_latency": 20,
            "ddio_disabled": false,
            "ddio_enabled": true,
            "ddio_way_part": 8,
            "demand_mshr_reserve": 1,
            "eventq_index": 0,
            "is_iocache": false,
            "is_llc": true,
            "is_read_only": false,
            "max_miss_count": 0,
            "move_contractions": true,
            "mshrs": 32,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "gem5::PowerState",
                "name": "power_state",
                "path": "testsys.l3.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "prefetch_on_access": false,
            "prefetch_on_pf_hit": false,
            "prefetcher": null,
            "replace_expansions": true,
            "replacement_policy": {
                "type": "LRURP",
                "cxx_class": "gem5::replacement_policy::LRU",
                "name": "replacement_policy",
                "path": "testsys.l3.replacement_policy",
                "eventq_index": 0
            },
            "response_latency": 20,
            "sequential_access": false,
            "size": 33554432,
            "system": "testsys",
            "tag_latency": 20,
            "tags": {
                "type": "BaseSetAssoc",
                "cxx_class": "gem5::BaseSetAssoc",
                "name": "tags",
                "path": "testsys.l3.tags",
                "assoc": 16,
                "block_size": 64,
                "clk_domain": "testsys.cpu_clk_domain",
                "entry_size": 64,
                "eventq_index": 0,
                "indexing_policy": {
                    "type": "SetAssociative",
                    "cxx_class": "gem5::SetAssociative",
                    "name": "indexing_policy",
                    "path": "testsys.l3.tags.indexing_policy",
                    "assoc": 16,
                    "entry_size": 64,
                    "eventq_index": 0,
                    "size": 33554432
                },
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "testsys.l3.tags.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "replacement_policy": "testsys.l3.replacement_policy",
                "sequential_access": false,
                "size": 33554432,
                "system": "testsys",
                "tag_latency": 20,
                "warmup_percentage": 0
            },
            "tgts_per_mshr": 24,
            "warmup_percentage": 0,
            "write_allocator": null,
            "write_buffers": 16,
            "writeback_clean": false,
            "repl_policy": {
                "type": "LRURP",
                "cxx_class": "gem5::replacement_policy::LRU",
                "name": "repl_policy",
                "path": "testsys.l3.repl_policy",
                "eventq_index": 0
            },
            "cpu_side": {
                "role": "GEM5 RESPONDER",
                "peer": "testsys.tol3bus.mem_side_ports[0]",
                "is_source": "False"
            },
            "mem_side": {
                "role": "GEM5 REQUESTOR",
                "peer": "testsys.membus.cpu_side_ports[2]",
                "is_source": "True"
            }
        },
        "mem_ctrls": [
            {
                "type": "MemCtrl",
                "cxx_class": "gem5::memory::MemCtrl",
                "name": "mem_ctrls",
                "path": "testsys.mem_ctrls",
                "clk_domain": "testsys.clk_domain",
                "command_window": 10000,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "gem5::memory::DRAMInterface",
                    "name": "dram",
                    "path": "testsys.mem_ctrls.dram",
                    "IDD0": 0.043000000000000003,
                    "IDD02": 0.003,
                    "IDD2N": 0.034,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.025,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.038,
                    "IDD3N2": 0.003,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.032,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.11,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.10300000000000001,
                    "IDD4W2": 0.0,
                    "IDD5": 0.25,
                    "IDD52": 0.0,
                    "IDD6": 0.03,
                    "IDD62": 0.0,
                    "VDD": 1.2,
                    "VDD2": 2.5,
                    "activation_limit": 4,
                    "addr_mapping": "RoRaBaCoCh",
                    "bank_groups_per_rank": 4,
                    "banks_per_rank": 16,
                    "beats_per_clock": 2,
                    "burst_length": 8,
                    "clk_domain": "testsys.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 4,
                    "device_rowbuffer_size": 512,
                    "device_size": 1073741824,
                    "devices_per_rank": 16,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": true,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": false,
                    "page_policy": "open_adaptive",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "testsys.mem_ctrls.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:536870912",
                    "ranks_per_channel": 2,
                    "read_buffer_size": 64,
                    "tAAD": 833,
                    "tBURST": 3332,
                    "tBURST_MAX": 3332,
                    "tBURST_MIN": 3332,
                    "tCCD_L": 5000,
                    "tCCD_L_WR": 5000,
                    "tCK": 833,
                    "tCL": 14160,
                    "tCS": 1666,
                    "tPPD": 0,
                    "tRAS": 32000,
                    "tRCD": 14160,
                    "tREFI": 7800000,
                    "tRFC": 350000,
                    "tRP": 14160,
                    "tRRD": 3332,
                    "tRRD_L": 4900,
                    "tRTP": 7500,
                    "tRTW": 1666,
                    "tWR": 15000,
                    "tWTR": 5000,
                    "tWTR_L": 5000,
                    "tXAW": 13328,
                    "tXP": 6000,
                    "tXPDLL": 0,
                    "tXS": 340000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 128
                },
                "eventq_index": 0,
                "mem_sched_policy": "frfcfs",
                "min_writes_per_switch": 16,
                "nvm": null,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "testsys.mem_ctrls.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "testsys",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "testsys.membus.mem_side_ports[3]",
                    "is_source": "False"
                }
            }
        ],
        "membus": {
            "type": "CoherentXBar",
            "cxx_class": "gem5::CoherentXBar",
            "name": "membus",
            "path": "testsys.membus",
            "clk_domain": "testsys.clk_domain",
            "eventq_index": 0,
            "forward_latency": 4,
            "frontend_latency": 3,
            "header_latency": 1,
            "max_outstanding_snoops": 512,
            "max_routing_table_size": 512,
            "point_of_coherency": true,
            "point_of_unification": true,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "gem5::PowerState",
                "name": "power_state",
                "path": "testsys.membus.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "response_latency": 2,
            "snoop_filter": {
                "type": "SnoopFilter",
                "cxx_class": "gem5::SnoopFilter",
                "name": "snoop_filter",
                "path": "testsys.membus.snoop_filter",
                "eventq_index": 0,
                "lookup_latency": 1,
                "max_capacity": 8388608,
                "system": "testsys"
            },
            "snoop_response_latency": 4,
            "system": "testsys",
            "use_default_range": false,
            "width": 16,
            "badaddr_responder": {
                "type": "IsaFake",
                "cxx_class": "gem5::IsaFake",
                "name": "badaddr_responder",
                "path": "testsys.membus.badaddr_responder",
                "clk_domain": "testsys.clk_domain",
                "eventq_index": 0,
                "fake_mem": false,
                "pio_addr": 0,
                "pio_latency": 100000,
                "pio_size": 8,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "testsys.membus.badaddr_responder.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "ret_bad_addr": true,
                "ret_data16": 65535,
                "ret_data32": 4294967295,
                "ret_data64": 18446744073709551615,
                "ret_data8": 255,
                "system": "testsys",
                "update_data": false,
                "warn_access": "",
                "pio": {
                    "role": "GEM5 RESPONDER",
                    "peer": "testsys.membus.default",
                    "is_source": "False"
                }
            },
            "cpu_side_ports": {
                "role": "GEM5 RESPONDER",
                "peer": [
                    "testsys.apicbridge.mem_side_port",
                    "testsys.system_port",
                    "testsys.l3.mem_side",
                    "testsys.cpu.interrupts.int_requestor"
                ],
                "is_source": "False"
            },
            "default": {
                "role": "GEM5 REQUESTOR",
                "peer": "testsys.membus.badaddr_responder.pio",
                "is_source": "True"
            },
            "mem_side_ports": {
                "role": "GEM5 REQUESTOR",
                "peer": [
                    "testsys.bridge.cpu_side_port",
                    "testsys.cpu.interrupts.pio",
                    "testsys.cpu.interrupts.int_responder",
                    "testsys.mem_ctrls.port"
                ],
                "is_source": "True"
            }
        },
        "pc": {
            "type": "Pc",
            "cxx_class": "gem5::Pc",
            "name": "pc",
            "path": "testsys.pc",
            "eventq_index": 0,
            "south_bridge": {
                "type": "SouthBridge",
                "cxx_class": "gem5::SouthBridge",
                "name": "south_bridge",
                "path": "testsys.pc.south_bridge",
                "cmos": {
                    "type": "Cmos",
                    "cxx_class": "gem5::X86ISA::Cmos",
                    "name": "cmos",
                    "path": "testsys.pc.south_bridge.cmos",
                    "clk_domain": "testsys.clk_domain",
                    "eventq_index": 0,
                    "pio_addr": 9223372036854775920,
                    "pio_latency": 100000,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "testsys.pc.south_bridge.cmos.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "system": "testsys",
                    "time": "Sun Jan  1 00:00:00 2012",
                    "int_pin": {
                        "role": "Int Source Pin",
                        "peer": [
                            "testsys.pc.south_bridge.pic2.inputs[0]"
                        ],
                        "is_source": "True"
                    },
                    "pio": {
                        "role": "GEM5 RESPONDER",
                        "peer": "testsys.iobus.mem_side_ports[1]",
                        "is_source": "False"
                    }
                },
                "dma1": {
                    "type": "I8237",
                    "cxx_class": "gem5::X86ISA::I8237",
                    "name": "dma1",
                    "path": "testsys.pc.south_bridge.dma1",
                    "clk_domain": "testsys.clk_domain",
                    "eventq_index": 0,
                    "pio_addr": 9223372036854775808,
                    "pio_latency": 100000,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "testsys.pc.south_bridge.dma1.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "system": "testsys",
                    "pio": {
                        "role": "GEM5 RESPONDER",
                        "peer": "testsys.iobus.mem_side_ports[2]",
                        "is_source": "False"
                    }
                },
                "eventq_index": 0,
                "io_apic": {
                    "type": "I82094AA",
                    "cxx_class": "gem5::X86ISA::I82094AA",
                    "name": "io_apic",
                    "path": "testsys.pc.south_bridge.io_apic",
                    "apic_id": 1,
                    "clk_domain": "testsys.clk_domain",
                    "eventq_index": 0,
                    "external_int_pic": "testsys.pc.south_bridge.pic1",
                    "int_latency": 1000,
                    "pio_addr": 4273995776,
                    "pio_latency": 100000,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "testsys.pc.south_bridge.io_apic.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "system": "testsys",
                    "inputs": {
                        "role": "Int Sink Pin",
                        "peer": [
                            "testsys.pc.south_bridge.pic1.output[0]",
                            "testsys.pc.south_bridge.keyboard.keyboard_int_pin[0]",
                            "testsys.pc.south_bridge.pit.int_pin[1]",
                            "None",
                            "None",
                            "None",
                            "None",
                            "None",
                            "None",
                            "None",
                            "None",
                            "None",
                            "testsys.pc.south_bridge.keyboard.mouse_int_pin[0]"
                        ],
                        "is_source": "False"
                    },
                    "int_requestor": {
                        "role": "GEM5 REQUESTOR",
                        "peer": "testsys.iobus.cpu_side_ports[2]",
                        "is_source": "True"
                    },
                    "pio": {
                        "role": "GEM5 RESPONDER",
                        "peer": "testsys.iobus.mem_side_ports[9]",
                        "is_source": "False"
                    }
                },
                "keyboard": {
                    "type": "I8042",
                    "cxx_class": "gem5::X86ISA::I8042",
                    "name": "keyboard",
                    "path": "testsys.pc.south_bridge.keyboard",
                    "clk_domain": "testsys.clk_domain",
                    "command_port": 9223372036854775908,
                    "data_port": 9223372036854775904,
                    "eventq_index": 0,
                    "keyboard": {
                        "type": "PS2Keyboard",
                        "cxx_class": "gem5::ps2::PS2Keyboard",
                        "name": "keyboard",
                        "path": "testsys.pc.south_bridge.keyboard.keyboard",
                        "eventq_index": 0,
                        "vnc": null
                    },
                    "mouse": {
                        "type": "PS2Mouse",
                        "cxx_class": "gem5::ps2::PS2Mouse",
                        "name": "mouse",
                        "path": "testsys.pc.south_bridge.keyboard.mouse",
                        "eventq_index": 0
                    },
                    "pio_addr": 0,
                    "pio_latency": 100000,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "testsys.pc.south_bridge.keyboard.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "system": "testsys",
                    "keyboard_int_pin": {
                        "role": "Int Source Pin",
                        "peer": [
                            "testsys.pc.south_bridge.io_apic.inputs[1]"
                        ],
                        "is_source": "True"
                    },
                    "mouse_int_pin": {
                        "role": "Int Source Pin",
                        "peer": [
                            "testsys.pc.south_bridge.io_apic.inputs[12]"
                        ],
                        "is_source": "True"
                    },
                    "pio": {
                        "role": "GEM5 RESPONDER",
                        "peer": "testsys.iobus.mem_side_ports[4]",
                        "is_source": "False"
                    }
                },
                "pic1": {
                    "type": "I8259",
                    "cxx_class": "gem5::X86ISA::I8259",
                    "name": "pic1",
                    "path": "testsys.pc.south_bridge.pic1",
                    "clk_domain": "testsys.clk_domain",
                    "eventq_index": 0,
                    "mode": "I8259Master",
                    "pio_addr": 9223372036854775840,
                    "pio_latency": 100000,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "testsys.pc.south_bridge.pic1.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "slave": "testsys.pc.south_bridge.pic2",
                    "system": "testsys",
                    "inputs": {
                        "role": "Int Sink Pin",
                        "peer": [
                            "testsys.pc.south_bridge.pit.int_pin[0]",
                            "None",
                            "testsys.pc.south_bridge.pic2.output[0]"
                        ],
                        "is_source": "False"
                    },
                    "output": {
                        "role": "Int Source Pin",
                        "peer": [
                            "testsys.pc.south_bridge.io_apic.inputs[0]"
                        ],
                        "is_source": "True"
                    },
                    "pio": {
                        "role": "GEM5 RESPONDER",
                        "peer": "testsys.iobus.mem_side_ports[5]",
                        "is_source": "False"
                    }
                },
                "pic2": {
                    "type": "I8259",
                    "cxx_class": "gem5::X86ISA::I8259",
                    "name": "pic2",
                    "path": "testsys.pc.south_bridge.pic2",
                    "clk_domain": "testsys.clk_domain",
                    "eventq_index": 0,
                    "mode": "I8259Slave",
                    "pio_addr": 9223372036854775968,
                    "pio_latency": 100000,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "testsys.pc.south_bridge.pic2.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "slave": null,
                    "system": "testsys",
                    "inputs": {
                        "role": "Int Sink Pin",
                        "peer": [
                            "testsys.pc.south_bridge.cmos.int_pin[0]"
                        ],
                        "is_source": "False"
                    },
                    "output": {
                        "role": "Int Source Pin",
                        "peer": [
                            "testsys.pc.south_bridge.pic1.inputs[2]"
                        ],
                        "is_source": "True"
                    },
                    "pio": {
                        "role": "GEM5 RESPONDER",
                        "peer": "testsys.iobus.mem_side_ports[6]",
                        "is_source": "False"
                    }
                },
                "pit": {
                    "type": "I8254",
                    "cxx_class": "gem5::X86ISA::I8254",
                    "name": "pit",
                    "path": "testsys.pc.south_bridge.pit",
                    "clk_domain": "testsys.clk_domain",
                    "eventq_index": 0,
                    "pio_addr": 9223372036854775872,
                    "pio_latency": 100000,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "testsys.pc.south_bridge.pit.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "system": "testsys",
                    "int_pin": {
                        "role": "Int Source Pin",
                        "peer": [
                            "testsys.pc.south_bridge.pic1.inputs[0]",
                            "testsys.pc.south_bridge.io_apic.inputs[2]"
                        ],
                        "is_source": "True"
                    },
                    "pio": {
                        "role": "GEM5 RESPONDER",
                        "peer": "testsys.iobus.mem_side_ports[7]",
                        "is_source": "False"
                    }
                },
                "speaker": {
                    "type": "PcSpeaker",
                    "cxx_class": "gem5::X86ISA::Speaker",
                    "name": "speaker",
                    "path": "testsys.pc.south_bridge.speaker",
                    "clk_domain": "testsys.clk_domain",
                    "eventq_index": 0,
                    "i8254": "testsys.pc.south_bridge.pit",
                    "pio_addr": 9223372036854775905,
                    "pio_latency": 100000,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "testsys.pc.south_bridge.speaker.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "system": "testsys",
                    "pio": {
                        "role": "GEM5 RESPONDER",
                        "peer": "testsys.iobus.mem_side_ports[8]",
                        "is_source": "False"
                    }
                },
                "ide": {
                    "type": "IdeController",
                    "cxx_class": "gem5::IdeController",
                    "name": "ide",
                    "path": "testsys.pc.south_bridge.ide",
                    "BAR0": {
                        "type": "PciLegacyIoBar",
                        "cxx_class": "gem5::PciLegacyIoBar",
                        "name": "BAR0",
                        "path": "testsys.pc.south_bridge.ide.BAR0",
                        "addr": 496,
                        "eventq_index": 0,
                        "size": 8
                    },
                    "BAR1": {
                        "type": "PciLegacyIoBar",
                        "cxx_class": "gem5::PciLegacyIoBar",
                        "name": "BAR1",
                        "path": "testsys.pc.south_bridge.ide.BAR1",
                        "addr": 1012,
                        "eventq_index": 0,
                        "size": 3
                    },
                    "BAR2": {
                        "type": "PciLegacyIoBar",
                        "cxx_class": "gem5::PciLegacyIoBar",
                        "name": "BAR2",
                        "path": "testsys.pc.south_bridge.ide.BAR2",
                        "addr": 368,
                        "eventq_index": 0,
                        "size": 8
                    },
                    "BAR3": {
                        "type": "PciLegacyIoBar",
                        "cxx_class": "gem5::PciLegacyIoBar",
                        "name": "BAR3",
                        "path": "testsys.pc.south_bridge.ide.BAR3",
                        "addr": 884,
                        "eventq_index": 0,
                        "size": 3
                    },
                    "BAR4": {
                        "type": "PciIoBar",
                        "cxx_class": "gem5::PciIoBar",
                        "name": "BAR4",
                        "path": "testsys.pc.south_bridge.ide.BAR4",
                        "eventq_index": 0,
                        "size": 16
                    },
                    "BAR5": {
                        "type": "PciBarNone",
                        "cxx_class": "gem5::PciBarNone",
                        "name": "BAR5",
                        "path": "testsys.pc.south_bridge.ide.BAR5",
                        "eventq_index": 0
                    },
                    "BIST": 0,
                    "CacheLineSize": 0,
                    "CapabilityPtr": 0,
                    "CardbusCIS": 0,
                    "ClassCode": 1,
                    "Command": 0,
                    "DeviceID": 28945,
                    "ExpansionROM": 0,
                    "HeaderType": 0,
                    "InterruptLine": 14,
                    "InterruptPin": 1,
                    "LatencyTimer": 0,
                    "MSICAPBaseOffset": 0,
                    "MSICAPCapId": 0,
                    "MSICAPMaskBits": 0,
                    "MSICAPMsgAddr": 0,
                    "MSICAPMsgCtrl": 0,
                    "MSICAPMsgData": 0,
                    "MSICAPMsgUpperAddr": 0,
                    "MSICAPNextCapability": 0,
                    "MSICAPPendingBits": 0,
                    "MSIXCAPBaseOffset": 0,
                    "MSIXCAPCapId": 0,
                    "MSIXCAPNextCapability": 0,
                    "MSIXMsgCtrl": 0,
                    "MSIXPbaOffset": 0,
                    "MSIXTableOffset": 0,
                    "MaximumLatency": 0,
                    "MinimumGrant": 0,
                    "PMCAPBaseOffset": 0,
                    "PMCAPCapId": 0,
                    "PMCAPCapabilities": 0,
                    "PMCAPCtrlStatus": 0,
                    "PMCAPNextCapability": 0,
                    "PXCAPBaseOffset": 0,
                    "PXCAPCapId": 0,
                    "PXCAPCapabilities": 0,
                    "PXCAPDevCap2": 0,
                    "PXCAPDevCapabilities": 0,
                    "PXCAPDevCtrl": 0,
                    "PXCAPDevCtrl2": 0,
                    "PXCAPDevStatus": 0,
                    "PXCAPLinkCap": 0,
                    "PXCAPLinkCtrl": 0,
                    "PXCAPLinkStatus": 0,
                    "PXCAPNextCapability": 0,
                    "ProgIF": 128,
                    "Revision": 0,
                    "Status": 640,
                    "SubClassCode": 1,
                    "SubsystemID": 0,
                    "SubsystemVendorID": 0,
                    "VendorID": 32902,
                    "clk_domain": "testsys.clk_domain",
                    "config_latency": 20000,
                    "ctrl_offset": 0,
                    "disks": [
                        {
                            "type": "IdeDisk",
                            "cxx_class": "gem5::IdeDisk",
                            "name": "disks0",
                            "path": "testsys.pc.south_bridge.ide.disks0",
                            "delay": 1000000,
                            "driveID": "device0",
                            "eventq_index": 0,
                            "image": {
                                "type": "CowDiskImage",
                                "cxx_class": "gem5::CowDiskImage",
                                "name": "image",
                                "path": "testsys.pc.south_bridge.ide.disks0.image",
                                "child": {
                                    "type": "RawDiskImage",
                                    "cxx_class": "gem5::RawDiskImage",
                                    "name": "child",
                                    "path": "testsys.pc.south_bridge.ide.disks0.image.child",
                                    "eventq_index": 0,
                                    "image_file": "/DS/endhost-networking/work/sim/hejing/simbricks/images/output-base/base.raw",
                                    "read_only": true
                                },
                                "eventq_index": 0,
                                "image_file": "",
                                "read_only": false,
                                "table_size": 65536
                            }
                        },
                        {
                            "type": "IdeDisk",
                            "cxx_class": "gem5::IdeDisk",
                            "name": "disks1",
                            "path": "testsys.pc.south_bridge.ide.disks1",
                            "delay": 1000000,
                            "driveID": "device0",
                            "eventq_index": 0,
                            "image": {
                                "type": "CowDiskImage",
                                "cxx_class": "gem5::CowDiskImage",
                                "name": "image",
                                "path": "testsys.pc.south_bridge.ide.disks1.image",
                                "child": {
                                    "type": "RawDiskImage",
                                    "cxx_class": "gem5::RawDiskImage",
                                    "name": "child",
                                    "path": "testsys.pc.south_bridge.ide.disks1.image.child",
                                    "eventq_index": 0,
                                    "image_file": "/DS/endhost-networking/work/sim/hejing/dist-gem5/gem5/util/dist/test/./../../../util/dist/test/cfg.client.0.tar",
                                    "read_only": true
                                },
                                "eventq_index": 0,
                                "image_file": "",
                                "read_only": false,
                                "table_size": 65536
                            }
                        }
                    ],
                    "eventq_index": 0,
                    "host": "testsys.pc.pci_host",
                    "io_shift": 0,
                    "pci_bus": 0,
                    "pci_dev": 4,
                    "pci_func": 0,
                    "pio_latency": 30000,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "gem5::PowerState",
                        "name": "power_state",
                        "path": "testsys.pc.south_bridge.ide.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "sid": 0,
                    "ssid": 0,
                    "system": "testsys",
                    "dma": {
                        "role": "GEM5 REQUESTOR",
                        "peer": "testsys.iobus.cpu_side_ports[1]",
                        "is_source": "True"
                    },
                    "pio": {
                        "role": "GEM5 RESPONDER",
                        "peer": "testsys.iobus.mem_side_ports[3]",
                        "is_source": "False"
                    }
                }
            },
            "system": "testsys",
            "bad_addr": {
                "type": "IsaFake",
                "cxx_class": "gem5::IsaFake",
                "name": "bad_addr",
                "path": "testsys.pc.bad_addr",
                "clk_domain": "testsys.clk_domain",
                "eventq_index": 0,
                "fake_mem": false,
                "pio_addr": 0,
                "pio_latency": 100000,
                "pio_size": 8,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "testsys.pc.bad_addr.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "ret_bad_addr": true,
                "ret_data16": 65535,
                "ret_data32": 4294967295,
                "ret_data64": 18446744073709551615,
                "ret_data8": 255,
                "system": "testsys",
                "update_data": false,
                "warn_access": "",
                "pio": {
                    "role": "GEM5 RESPONDER",
                    "peer": "testsys.pc.default_bus.default",
                    "is_source": "False"
                }
            },
            "com_1": {
                "type": "Uart8250",
                "cxx_class": "gem5::Uart8250",
                "name": "com_1",
                "path": "testsys.pc.com_1",
                "clk_domain": "testsys.clk_domain",
                "device": {
                    "type": "Terminal",
                    "cxx_class": "gem5::Terminal",
                    "name": "device",
                    "path": "testsys.pc.com_1.device",
                    "eventq_index": 0,
                    "number": 0,
                    "outfile": "file",
                    "port": 3456
                },
                "eventq_index": 0,
                "pio_addr": 9223372036854776824,
                "pio_latency": 100000,
                "pio_size": 8,
                "platform": "testsys.pc",
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "testsys.pc.com_1.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "system": "testsys",
                "pio": {
                    "role": "GEM5 RESPONDER",
                    "peer": "testsys.iobus.mem_side_ports[10]",
                    "is_source": "False"
                }
            },
            "default_bus": {
                "type": "NoncoherentXBar",
                "cxx_class": "gem5::NoncoherentXBar",
                "name": "default_bus",
                "path": "testsys.pc.default_bus",
                "clk_domain": "testsys.clk_domain",
                "eventq_index": 0,
                "forward_latency": 1,
                "frontend_latency": 2,
                "header_latency": 1,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "testsys.pc.default_bus.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "response_latency": 2,
                "use_default_range": false,
                "width": 16,
                "cpu_side_ports": {
                    "role": "GEM5 RESPONDER",
                    "peer": [
                        "testsys.iobus.default"
                    ],
                    "is_source": "False"
                },
                "default": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "testsys.pc.bad_addr.pio",
                    "is_source": "True"
                },
                "mem_side_ports": {
                    "role": "GEM5 REQUESTOR",
                    "peer": [
                        "testsys.pc.empty_isa.pio"
                    ],
                    "is_source": "True"
                }
            },
            "empty_isa": {
                "type": "IsaFake",
                "cxx_class": "gem5::IsaFake",
                "name": "empty_isa",
                "path": "testsys.pc.empty_isa",
                "clk_domain": "testsys.clk_domain",
                "eventq_index": 0,
                "fake_mem": false,
                "pio_addr": 9223372036854775808,
                "pio_latency": 100000,
                "pio_size": 65536,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "testsys.pc.empty_isa.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "ret_bad_addr": false,
                "ret_data16": 0,
                "ret_data32": 0,
                "ret_data64": 0,
                "ret_data8": 0,
                "system": "testsys",
                "update_data": false,
                "warn_access": "",
                "pio": {
                    "role": "GEM5 RESPONDER",
                    "peer": "testsys.pc.default_bus.mem_side_ports[0]",
                    "is_source": "False"
                }
            },
            "ethernet": {
                "type": "IGbE",
                "cxx_class": "gem5::IGbE",
                "name": "ethernet",
                "path": "testsys.pc.ethernet",
                "BAR0": {
                    "type": "PciMemBar",
                    "cxx_class": "gem5::PciMemBar",
                    "name": "BAR0",
                    "path": "testsys.pc.ethernet.BAR0",
                    "eventq_index": 0,
                    "size": 131072
                },
                "BAR1": {
                    "type": "PciBarNone",
                    "cxx_class": "gem5::PciBarNone",
                    "name": "BAR1",
                    "path": "testsys.pc.ethernet.BAR1",
                    "eventq_index": 0
                },
                "BAR2": {
                    "type": "PciBarNone",
                    "cxx_class": "gem5::PciBarNone",
                    "name": "BAR2",
                    "path": "testsys.pc.ethernet.BAR2",
                    "eventq_index": 0
                },
                "BAR3": {
                    "type": "PciBarNone",
                    "cxx_class": "gem5::PciBarNone",
                    "name": "BAR3",
                    "path": "testsys.pc.ethernet.BAR3",
                    "eventq_index": 0
                },
                "BAR4": {
                    "type": "PciBarNone",
                    "cxx_class": "gem5::PciBarNone",
                    "name": "BAR4",
                    "path": "testsys.pc.ethernet.BAR4",
                    "eventq_index": 0
                },
                "BAR5": {
                    "type": "PciBarNone",
                    "cxx_class": "gem5::PciBarNone",
                    "name": "BAR5",
                    "path": "testsys.pc.ethernet.BAR5",
                    "eventq_index": 0
                },
                "BIST": 0,
                "CacheLineSize": 0,
                "CapabilityPtr": 0,
                "CardbusCIS": 0,
                "ClassCode": 2,
                "Command": 0,
                "DeviceID": 4213,
                "ExpansionROM": 0,
                "HeaderType": 0,
                "InterruptLine": 1,
                "InterruptPin": 1,
                "LatencyTimer": 0,
                "MSICAPBaseOffset": 0,
                "MSICAPCapId": 0,
                "MSICAPMaskBits": 0,
                "MSICAPMsgAddr": 0,
                "MSICAPMsgCtrl": 0,
                "MSICAPMsgData": 0,
                "MSICAPMsgUpperAddr": 0,
                "MSICAPNextCapability": 0,
                "MSICAPPendingBits": 0,
                "MSIXCAPBaseOffset": 0,
                "MSIXCAPCapId": 0,
                "MSIXCAPNextCapability": 0,
                "MSIXMsgCtrl": 0,
                "MSIXPbaOffset": 0,
                "MSIXTableOffset": 0,
                "MaximumLatency": 0,
                "MinimumGrant": 255,
                "PMCAPBaseOffset": 0,
                "PMCAPCapId": 0,
                "PMCAPCapabilities": 0,
                "PMCAPCtrlStatus": 0,
                "PMCAPNextCapability": 0,
                "PXCAPBaseOffset": 0,
                "PXCAPCapId": 0,
                "PXCAPCapabilities": 0,
                "PXCAPDevCap2": 0,
                "PXCAPDevCapabilities": 0,
                "PXCAPDevCtrl": 0,
                "PXCAPDevCtrl2": 0,
                "PXCAPDevStatus": 0,
                "PXCAPLinkCap": 0,
                "PXCAPLinkCtrl": 0,
                "PXCAPLinkStatus": 0,
                "PXCAPNextCapability": 0,
                "ProgIF": 0,
                "Revision": 0,
                "Status": 0,
                "SubClassCode": 0,
                "SubsystemID": 4104,
                "SubsystemVendorID": 32902,
                "VendorID": 32902,
                "clk_domain": "testsys.clk_domain",
                "config_latency": 20000,
                "eventq_index": 0,
                "fetch_comp_delay": 10000,
                "fetch_delay": 10000,
                "hardware_address": "00:90:00:00:00:01",
                "host": "testsys.pc.pci_host",
                "pci_bus": 0,
                "pci_dev": 0,
                "pci_func": 0,
                "phy_epid": 896,
                "phy_pid": 680,
                "pio_latency": 30000,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "testsys.pc.ethernet.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "rx_desc_cache_size": 64,
                "rx_fifo_size": 393216,
                "rx_write_delay": 0,
                "sid": 0,
                "ssid": 0,
                "system": "testsys",
                "tx_desc_cache_size": 64,
                "tx_fifo_size": 393216,
                "tx_read_delay": 0,
                "wb_comp_delay": 10000,
                "wb_delay": 10000,
                "dma": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "testsys.iobus.cpu_side_ports[3]",
                    "is_source": "True"
                },
                "interface": {
                    "role": "ETHERNET",
                    "peer": "etherlink.int0",
                    "is_source": "False"
                },
                "pio": {
                    "role": "GEM5 RESPONDER",
                    "peer": "testsys.iobus.mem_side_ports[16]",
                    "is_source": "False"
                }
            },
            "fake_com_2": {
                "type": "IsaFake",
                "cxx_class": "gem5::IsaFake",
                "name": "fake_com_2",
                "path": "testsys.pc.fake_com_2",
                "clk_domain": "testsys.clk_domain",
                "eventq_index": 0,
                "fake_mem": false,
                "pio_addr": 9223372036854776568,
                "pio_latency": 100000,
                "pio_size": 8,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "testsys.pc.fake_com_2.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "ret_bad_addr": false,
                "ret_data16": 65535,
                "ret_data32": 4294967295,
                "ret_data64": 18446744073709551615,
                "ret_data8": 255,
                "system": "testsys",
                "update_data": false,
                "warn_access": "",
                "pio": {
                    "role": "GEM5 RESPONDER",
                    "peer": "testsys.iobus.mem_side_ports[11]",
                    "is_source": "False"
                }
            },
            "fake_com_3": {
                "type": "IsaFake",
                "cxx_class": "gem5::IsaFake",
                "name": "fake_com_3",
                "path": "testsys.pc.fake_com_3",
                "clk_domain": "testsys.clk_domain",
                "eventq_index": 0,
                "fake_mem": false,
                "pio_addr": 9223372036854776808,
                "pio_latency": 100000,
                "pio_size": 8,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "testsys.pc.fake_com_3.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "ret_bad_addr": false,
                "ret_data16": 65535,
                "ret_data32": 4294967295,
                "ret_data64": 18446744073709551615,
                "ret_data8": 255,
                "system": "testsys",
                "update_data": false,
                "warn_access": "",
                "pio": {
                    "role": "GEM5 RESPONDER",
                    "peer": "testsys.iobus.mem_side_ports[12]",
                    "is_source": "False"
                }
            },
            "fake_com_4": {
                "type": "IsaFake",
                "cxx_class": "gem5::IsaFake",
                "name": "fake_com_4",
                "path": "testsys.pc.fake_com_4",
                "clk_domain": "testsys.clk_domain",
                "eventq_index": 0,
                "fake_mem": false,
                "pio_addr": 9223372036854776552,
                "pio_latency": 100000,
                "pio_size": 8,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "testsys.pc.fake_com_4.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "ret_bad_addr": false,
                "ret_data16": 65535,
                "ret_data32": 4294967295,
                "ret_data64": 18446744073709551615,
                "ret_data8": 255,
                "system": "testsys",
                "update_data": false,
                "warn_access": "",
                "pio": {
                    "role": "GEM5 RESPONDER",
                    "peer": "testsys.iobus.mem_side_ports[13]",
                    "is_source": "False"
                }
            },
            "fake_floppy": {
                "type": "IsaFake",
                "cxx_class": "gem5::IsaFake",
                "name": "fake_floppy",
                "path": "testsys.pc.fake_floppy",
                "clk_domain": "testsys.clk_domain",
                "eventq_index": 0,
                "fake_mem": false,
                "pio_addr": 9223372036854776818,
                "pio_latency": 100000,
                "pio_size": 2,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "testsys.pc.fake_floppy.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "ret_bad_addr": false,
                "ret_data16": 65535,
                "ret_data32": 4294967295,
                "ret_data64": 18446744073709551615,
                "ret_data8": 255,
                "system": "testsys",
                "update_data": false,
                "warn_access": "",
                "pio": {
                    "role": "GEM5 RESPONDER",
                    "peer": "testsys.iobus.mem_side_ports[14]",
                    "is_source": "False"
                }
            },
            "pci_host": {
                "type": "GenericPciHost",
                "cxx_class": "gem5::GenericPciHost",
                "name": "pci_host",
                "path": "testsys.pc.pci_host",
                "clk_domain": "testsys.clk_domain",
                "conf_base": 13835058055282163712,
                "conf_device_bits": 8,
                "conf_size": 16777216,
                "eventq_index": 0,
                "pci_dma_base": 0,
                "pci_mem_base": 0,
                "pci_pio_base": 9223372036854775808,
                "platform": "testsys.pc",
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "testsys.pc.pci_host.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "system": "testsys",
                "pio": {
                    "role": "GEM5 RESPONDER",
                    "peer": "testsys.iobus.mem_side_ports[15]",
                    "is_source": "False"
                }
            }
        },
        "tol2bus": {
            "type": "CoherentXBar",
            "cxx_class": "gem5::CoherentXBar",
            "name": "tol2bus",
            "path": "testsys.tol2bus",
            "clk_domain": "testsys.cpu_clk_domain",
            "eventq_index": 0,
            "forward_latency": 0,
            "frontend_latency": 1,
            "header_latency": 1,
            "max_outstanding_snoops": 512,
            "max_routing_table_size": 512,
            "point_of_coherency": false,
            "point_of_unification": true,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "gem5::PowerState",
                "name": "power_state",
                "path": "testsys.tol2bus.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "response_latency": 1,
            "snoop_filter": {
                "type": "SnoopFilter",
                "cxx_class": "gem5::SnoopFilter",
                "name": "snoop_filter",
                "path": "testsys.tol2bus.snoop_filter",
                "eventq_index": 0,
                "lookup_latency": 0,
                "max_capacity": 8388608,
                "system": "testsys"
            },
            "snoop_response_latency": 1,
            "system": "testsys",
            "use_default_range": false,
            "width": 32,
            "cpu_side_ports": {
                "role": "GEM5 RESPONDER",
                "peer": [
                    "testsys.cpu.icache.mem_side",
                    "testsys.cpu.dcache.mem_side",
                    "testsys.cpu.itb_walker_cache.mem_side",
                    "testsys.cpu.dtb_walker_cache.mem_side"
                ],
                "is_source": "False"
            },
            "mem_side_ports": {
                "role": "GEM5 REQUESTOR",
                "peer": [
                    "testsys.l2.cpu_side"
                ],
                "is_source": "True"
            }
        },
        "tol3bus": {
            "type": "CoherentXBar",
            "cxx_class": "gem5::CoherentXBar",
            "name": "tol3bus",
            "path": "testsys.tol3bus",
            "clk_domain": "testsys.cpu_clk_domain",
            "eventq_index": 0,
            "forward_latency": 0,
            "frontend_latency": 1,
            "header_latency": 1,
            "max_outstanding_snoops": 512,
            "max_routing_table_size": 512,
            "point_of_coherency": false,
            "point_of_unification": true,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "gem5::PowerState",
                "name": "power_state",
                "path": "testsys.tol3bus.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "response_latency": 1,
            "snoop_filter": {
                "type": "SnoopFilter",
                "cxx_class": "gem5::SnoopFilter",
                "name": "snoop_filter",
                "path": "testsys.tol3bus.snoop_filter",
                "eventq_index": 0,
                "lookup_latency": 0,
                "max_capacity": 8388608,
                "system": "testsys"
            },
            "snoop_response_latency": 1,
            "system": "testsys",
            "use_default_range": false,
            "width": 32,
            "cpu_side_ports": {
                "role": "GEM5 RESPONDER",
                "peer": [
                    "testsys.l2.mem_side",
                    "testsys.iocache.mem_side"
                ],
                "is_source": "False"
            },
            "mem_side_ports": {
                "role": "GEM5 REQUESTOR",
                "peer": [
                    "testsys.l3.cpu_side"
                ],
                "is_source": "True"
            }
        },
        "voltage_domain": {
            "type": "VoltageDomain",
            "cxx_class": "gem5::VoltageDomain",
            "name": "voltage_domain",
            "path": "testsys.voltage_domain",
            "eventq_index": 0,
            "voltage": [
                1.0
            ]
        },
        "system_port": {
            "role": "GEM5 REQUESTOR",
            "peer": "testsys.membus.cpu_side_ports[1]",
            "is_source": "True"
        }
    }
}