--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 9.400 ns
From           : UART_RX1
To             : uartRx:instRX1|syncRx[0]
From Clock     : --
To Clock       : clk80MHz
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 21.300 ns
From           : UARTTXBIG:instTX1|tx
To             : UART_TX1
From Clock     : clk100MHz
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -6.200 ns
From           : UART_RX2
To             : uartRx:instRX2|syncRx[0]
From Clock     : --
To Clock       : clk80MHz
Failed Paths   : 0

Type           : Clock Setup: 'clk100MHz'
Slack          : N/A
Required Time  : None
Actual Time    : 50.00 MHz ( period = 20.000 ns )
From           : UARTTXBIG:instTX1|serialize[3]
To             : UARTTXBIG:instTX1|delay[1]
From Clock     : clk100MHz
To Clock       : clk100MHz
Failed Paths   : 0

Type           : Clock Setup: 'clk80MHz'
Slack          : N/A
Required Time  : None
Actual Time    : 66.67 MHz ( period = 15.000 ns )
From           : globalReset:instRST|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]
To             : globalReset:instRST|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[31]
From Clock     : clk80MHz
To Clock       : clk80MHz
Failed Paths   : 0

Type           : Clock Hold: 'clk100MHz'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : M16:instM16|RqFast
To             : UARTTXBIG:instTX2|rqsync[0]
From Clock     : clk100MHz
To Clock       : clk100MHz
Failed Paths   : 49

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 49

--------------------------------------------------------------------------------------

