

================================================================
== Synthesis Summary Report of 'divisible'
================================================================
+ General Information: 
    * Date:           Wed Jan 28 15:31:31 2026
    * Version:        2024.1 (Build 5069499 on May 21 2024)
    * Project:        divisible
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu3eg-sfvc784-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |   Modules   | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |    |           |           |     |
    |   & Loops   | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +-------------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ divisible  |     -|  4.03|       35|  350.000|         -|       36|     -|        no|     -|   -|  536 (~0%)|  584 (~0%)|    -|
    +-------------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 5             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+---------------------+------------+
| Interface     | Register | Offset | Width | Access | Description         | Bit Fields |
+---------------+----------+--------+-------+--------+---------------------+------------+
| s_axi_control | a        | 0x10   | 32    | W      | Data signal of a    |            |
| s_axi_control | c        | 0x18   | 32    | R      | Data signal of c    |            |
| s_axi_control | c_ctrl   | 0x1c   | 32    | R      | Control signal of c | 0=c_ap_vld |
+---------------+----------+--------+-------+--------+---------------------+------------+

* TOP LEVEL CONTROL
+-----------+--------------+----------+
| Interface | Type         | Ports    |
+-----------+--------------+----------+
| ap_clk    | clock        | ap_clk   |
| ap_rst_n  | reset        | ap_rst_n |
| ap_ctrl   | ap_ctrl_none |          |
+-----------+--------------+----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| a        | in        | int      |
| c        | out       | int&     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+----------+----------------------------------+
| Argument | HW Interface  | HW Type  | HW Info                          |
+----------+---------------+----------+----------------------------------+
| a        | s_axi_control | register | name=a offset=0x10 range=32      |
| c        | s_axi_control | register | name=c offset=0x18 range=32      |
| c        | s_axi_control | register | name=c_ctrl offset=0x1c range=32 |
+----------+---------------+----------+----------------------------------+


================================================================
== Bind Op Report
================================================================
+-------------------------------+-----+--------+----------+-------+----------+---------+
| Name                          | DSP | Pragma | Variable | Op    | Impl     | Latency |
+-------------------------------+-----+--------+----------+-------+----------+---------+
| + divisible                   | 0   |        |          |       |          |         |
|   srem_32ns_5ns_5_36_seq_1_U1 |     |        | srem_ln6 | srem  | auto_seq | 35      |
|   icmp_ln6_fu_63_p2           |     |        | icmp_ln6 | seteq | auto     | 0       |
+-------------------------------+-----+--------+----------+-------+----------+---------+


================================================================
== Storage Report
================================================================
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name              | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                   |           |           |      |      |        |          |      |         | Banks            |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + divisible       |           |           | 0    | 0    |        |          |      |         |                  |
|   control_s_axi_U | interface | s_axilite |      |      |        |          |      |         |                  |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+--------------------------+--------------------------------------+
| Type      | Options                  | Location                             |
+-----------+--------------------------+--------------------------------------+
| interface | ap_ctrl_none port=return | divisible.cpp:2 in divisible, return |
| interface | s_axilite port=a         | divisible.cpp:3 in divisible, a      |
| interface | s_axilite port=c         | divisible.cpp:4 in divisible, c      |
+-----------+--------------------------+--------------------------------------+


