vhdl fsl_v20_v2_11_a "../../../../../../../../../../../../opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/fsl_v20_v2_11_a/hdl/vhdl/gen_sync_dpram.vhd"
vhdl fsl_v20_v2_11_a "../../../../../../../../../../../../opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/fsl_v20_v2_11_a/hdl/vhdl/gen_sync_bram.vhd"
vhdl fsl_v20_v2_11_a "../../../../../../../../../../../../opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/fsl_v20_v2_11_a/hdl/vhdl/gen_srlfifo.vhd"
vhdl work "../../../hdl/vhdl/INTC.vhd"
vhdl fsl_v20_v2_11_a "../../../../../../../../../../../../opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/fsl_v20_v2_11_a/hdl/vhdl/sync_fifo.vhd"
vhdl fsl_v20_v2_11_a "../../../../../../../../../../../../opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/fsl_v20_v2_11_a/hdl/vhdl/async_fifo_bram.vhd"
vhdl fsl_v20_v2_11_a "../../../../../../../../../../../../opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/fsl_v20_v2_11_a/hdl/vhdl/async_fifo.vhd"
vhdl work "../../../hdl/vhdl/PIC.vhd"
vhdl fsl_v20_v2_11_a "../../../../../../../../../../../../opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/fsl_v20_v2_11_a/hdl/vhdl/fsl_v20.vhd"
vhdl work "../../../hdl/vhdl/complete_pic.vhd"
vhdl work "../../../hdl/vhdl/user_logic.vhd"
