-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

-- DATE "12/06/2022 14:42:26"

-- 
-- Device: Altera 5CEBA4F23C7 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	projetoMIPS IS
    PORT (
	CLOCK_50 : IN std_logic;
	FPGA_RESET_N : IN std_logic;
	KEY : IN std_logic_vector(3 DOWNTO 0);
	SW : IN std_logic_vector(9 DOWNTO 0);
	LEDR : OUT std_logic_vector(9 DOWNTO 0);
	HEX0 : OUT std_logic_vector(6 DOWNTO 0);
	HEX1 : OUT std_logic_vector(6 DOWNTO 0);
	HEX2 : OUT std_logic_vector(6 DOWNTO 0);
	HEX3 : OUT std_logic_vector(6 DOWNTO 0);
	HEX4 : OUT std_logic_vector(6 DOWNTO 0);
	HEX5 : OUT std_logic_vector(6 DOWNTO 0);
	ULAA_OUT : OUT std_logic_vector(31 DOWNTO 0);
	decoder_OUTT : OUT std_logic_vector(13 DOWNTO 0);
	MEM_OUTT : OUT std_logic_vector(31 DOWNTO 0);
	RS_OUTT : OUT std_logic_vector(31 DOWNTO 0);
	RT_OUTT : OUT std_logic_vector(31 DOWNTO 0);
	Rt_End : OUT std_logic_vector(4 DOWNTO 0);
	Rd_End : OUT std_logic_vector(4 DOWNTO 0);
	Rs_End : OUT std_logic_vector(4 DOWNTO 0);
	PC_OUTT : OUT std_logic_vector(31 DOWNTO 0);
	imediato_OUT : OUT std_logic_vector(31 DOWNTO 0);
	operacao : OUT std_logic_vector(2 DOWNTO 0);
	flagEqual : OUT std_logic;
	mux_BEQ_BNE : OUT std_logic;
	escrita_WB : OUT std_logic_vector(31 DOWNTO 0);
	destino_end : OUT std_logic_vector(4 DOWNTO 0);
	habEscritaReg : OUT std_logic;
	SOMADOR_CONSTANTE_MEM : OUT std_logic_vector(31 DOWNTO 0)
	);
END projetoMIPS;

ARCHITECTURE structure OF projetoMIPS IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_FPGA_RESET_N : std_logic;
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_SW : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_LEDR : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX5 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_ULAA_OUT : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_decoder_OUTT : std_logic_vector(13 DOWNTO 0);
SIGNAL ww_MEM_OUTT : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_RS_OUTT : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_RT_OUTT : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Rt_End : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_Rd_End : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_Rs_End : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_PC_OUTT : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_imediato_OUT : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_operacao : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_flagEqual : std_logic;
SIGNAL ww_mux_BEQ_BNE : std_logic;
SIGNAL ww_escrita_WB : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_destino_end : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_habEscritaReg : std_logic;
SIGNAL ww_SOMADOR_CONSTANTE_MEM : std_logic_vector(31 DOWNTO 0);
SIGNAL \FPGA_RESET_N~input_o\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \KEY[3]~input_o\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \SW[8]~input_o\ : std_logic;
SIGNAL \SW[9]~input_o\ : std_logic;
SIGNAL \MEM_OUTT[0]~output_o\ : std_logic;
SIGNAL \MEM_OUTT[1]~output_o\ : std_logic;
SIGNAL \MEM_OUTT[2]~output_o\ : std_logic;
SIGNAL \MEM_OUTT[3]~output_o\ : std_logic;
SIGNAL \MEM_OUTT[4]~output_o\ : std_logic;
SIGNAL \MEM_OUTT[5]~output_o\ : std_logic;
SIGNAL \MEM_OUTT[6]~output_o\ : std_logic;
SIGNAL \MEM_OUTT[7]~output_o\ : std_logic;
SIGNAL \MEM_OUTT[8]~output_o\ : std_logic;
SIGNAL \MEM_OUTT[9]~output_o\ : std_logic;
SIGNAL \MEM_OUTT[10]~output_o\ : std_logic;
SIGNAL \MEM_OUTT[11]~output_o\ : std_logic;
SIGNAL \MEM_OUTT[12]~output_o\ : std_logic;
SIGNAL \MEM_OUTT[13]~output_o\ : std_logic;
SIGNAL \MEM_OUTT[14]~output_o\ : std_logic;
SIGNAL \MEM_OUTT[15]~output_o\ : std_logic;
SIGNAL \MEM_OUTT[16]~output_o\ : std_logic;
SIGNAL \MEM_OUTT[17]~output_o\ : std_logic;
SIGNAL \MEM_OUTT[18]~output_o\ : std_logic;
SIGNAL \MEM_OUTT[19]~output_o\ : std_logic;
SIGNAL \MEM_OUTT[20]~output_o\ : std_logic;
SIGNAL \MEM_OUTT[21]~output_o\ : std_logic;
SIGNAL \MEM_OUTT[22]~output_o\ : std_logic;
SIGNAL \MEM_OUTT[23]~output_o\ : std_logic;
SIGNAL \MEM_OUTT[24]~output_o\ : std_logic;
SIGNAL \MEM_OUTT[25]~output_o\ : std_logic;
SIGNAL \MEM_OUTT[26]~output_o\ : std_logic;
SIGNAL \MEM_OUTT[27]~output_o\ : std_logic;
SIGNAL \MEM_OUTT[28]~output_o\ : std_logic;
SIGNAL \MEM_OUTT[29]~output_o\ : std_logic;
SIGNAL \MEM_OUTT[30]~output_o\ : std_logic;
SIGNAL \MEM_OUTT[31]~output_o\ : std_logic;
SIGNAL \LEDR[0]~output_o\ : std_logic;
SIGNAL \LEDR[1]~output_o\ : std_logic;
SIGNAL \LEDR[2]~output_o\ : std_logic;
SIGNAL \LEDR[3]~output_o\ : std_logic;
SIGNAL \LEDR[4]~output_o\ : std_logic;
SIGNAL \LEDR[5]~output_o\ : std_logic;
SIGNAL \LEDR[6]~output_o\ : std_logic;
SIGNAL \LEDR[7]~output_o\ : std_logic;
SIGNAL \LEDR[8]~output_o\ : std_logic;
SIGNAL \LEDR[9]~output_o\ : std_logic;
SIGNAL \HEX0[0]~output_o\ : std_logic;
SIGNAL \HEX0[1]~output_o\ : std_logic;
SIGNAL \HEX0[2]~output_o\ : std_logic;
SIGNAL \HEX0[3]~output_o\ : std_logic;
SIGNAL \HEX0[4]~output_o\ : std_logic;
SIGNAL \HEX0[5]~output_o\ : std_logic;
SIGNAL \HEX0[6]~output_o\ : std_logic;
SIGNAL \HEX1[0]~output_o\ : std_logic;
SIGNAL \HEX1[1]~output_o\ : std_logic;
SIGNAL \HEX1[2]~output_o\ : std_logic;
SIGNAL \HEX1[3]~output_o\ : std_logic;
SIGNAL \HEX1[4]~output_o\ : std_logic;
SIGNAL \HEX1[5]~output_o\ : std_logic;
SIGNAL \HEX1[6]~output_o\ : std_logic;
SIGNAL \HEX2[0]~output_o\ : std_logic;
SIGNAL \HEX2[1]~output_o\ : std_logic;
SIGNAL \HEX2[2]~output_o\ : std_logic;
SIGNAL \HEX2[3]~output_o\ : std_logic;
SIGNAL \HEX2[4]~output_o\ : std_logic;
SIGNAL \HEX2[5]~output_o\ : std_logic;
SIGNAL \HEX2[6]~output_o\ : std_logic;
SIGNAL \HEX3[0]~output_o\ : std_logic;
SIGNAL \HEX3[1]~output_o\ : std_logic;
SIGNAL \HEX3[2]~output_o\ : std_logic;
SIGNAL \HEX3[3]~output_o\ : std_logic;
SIGNAL \HEX3[4]~output_o\ : std_logic;
SIGNAL \HEX3[5]~output_o\ : std_logic;
SIGNAL \HEX3[6]~output_o\ : std_logic;
SIGNAL \HEX4[0]~output_o\ : std_logic;
SIGNAL \HEX4[1]~output_o\ : std_logic;
SIGNAL \HEX4[2]~output_o\ : std_logic;
SIGNAL \HEX4[3]~output_o\ : std_logic;
SIGNAL \HEX4[4]~output_o\ : std_logic;
SIGNAL \HEX4[5]~output_o\ : std_logic;
SIGNAL \HEX4[6]~output_o\ : std_logic;
SIGNAL \HEX5[0]~output_o\ : std_logic;
SIGNAL \HEX5[1]~output_o\ : std_logic;
SIGNAL \HEX5[2]~output_o\ : std_logic;
SIGNAL \HEX5[3]~output_o\ : std_logic;
SIGNAL \HEX5[4]~output_o\ : std_logic;
SIGNAL \HEX5[5]~output_o\ : std_logic;
SIGNAL \HEX5[6]~output_o\ : std_logic;
SIGNAL \ULAA_OUT[0]~output_o\ : std_logic;
SIGNAL \ULAA_OUT[1]~output_o\ : std_logic;
SIGNAL \ULAA_OUT[2]~output_o\ : std_logic;
SIGNAL \ULAA_OUT[3]~output_o\ : std_logic;
SIGNAL \ULAA_OUT[4]~output_o\ : std_logic;
SIGNAL \ULAA_OUT[5]~output_o\ : std_logic;
SIGNAL \ULAA_OUT[6]~output_o\ : std_logic;
SIGNAL \ULAA_OUT[7]~output_o\ : std_logic;
SIGNAL \ULAA_OUT[8]~output_o\ : std_logic;
SIGNAL \ULAA_OUT[9]~output_o\ : std_logic;
SIGNAL \ULAA_OUT[10]~output_o\ : std_logic;
SIGNAL \ULAA_OUT[11]~output_o\ : std_logic;
SIGNAL \ULAA_OUT[12]~output_o\ : std_logic;
SIGNAL \ULAA_OUT[13]~output_o\ : std_logic;
SIGNAL \ULAA_OUT[14]~output_o\ : std_logic;
SIGNAL \ULAA_OUT[15]~output_o\ : std_logic;
SIGNAL \ULAA_OUT[16]~output_o\ : std_logic;
SIGNAL \ULAA_OUT[17]~output_o\ : std_logic;
SIGNAL \ULAA_OUT[18]~output_o\ : std_logic;
SIGNAL \ULAA_OUT[19]~output_o\ : std_logic;
SIGNAL \ULAA_OUT[20]~output_o\ : std_logic;
SIGNAL \ULAA_OUT[21]~output_o\ : std_logic;
SIGNAL \ULAA_OUT[22]~output_o\ : std_logic;
SIGNAL \ULAA_OUT[23]~output_o\ : std_logic;
SIGNAL \ULAA_OUT[24]~output_o\ : std_logic;
SIGNAL \ULAA_OUT[25]~output_o\ : std_logic;
SIGNAL \ULAA_OUT[26]~output_o\ : std_logic;
SIGNAL \ULAA_OUT[27]~output_o\ : std_logic;
SIGNAL \ULAA_OUT[28]~output_o\ : std_logic;
SIGNAL \ULAA_OUT[29]~output_o\ : std_logic;
SIGNAL \ULAA_OUT[30]~output_o\ : std_logic;
SIGNAL \ULAA_OUT[31]~output_o\ : std_logic;
SIGNAL \decoder_OUTT[0]~output_o\ : std_logic;
SIGNAL \decoder_OUTT[1]~output_o\ : std_logic;
SIGNAL \decoder_OUTT[2]~output_o\ : std_logic;
SIGNAL \decoder_OUTT[3]~output_o\ : std_logic;
SIGNAL \decoder_OUTT[4]~output_o\ : std_logic;
SIGNAL \decoder_OUTT[5]~output_o\ : std_logic;
SIGNAL \decoder_OUTT[6]~output_o\ : std_logic;
SIGNAL \decoder_OUTT[7]~output_o\ : std_logic;
SIGNAL \decoder_OUTT[8]~output_o\ : std_logic;
SIGNAL \decoder_OUTT[9]~output_o\ : std_logic;
SIGNAL \decoder_OUTT[10]~output_o\ : std_logic;
SIGNAL \decoder_OUTT[11]~output_o\ : std_logic;
SIGNAL \decoder_OUTT[12]~output_o\ : std_logic;
SIGNAL \decoder_OUTT[13]~output_o\ : std_logic;
SIGNAL \RS_OUTT[0]~output_o\ : std_logic;
SIGNAL \RS_OUTT[1]~output_o\ : std_logic;
SIGNAL \RS_OUTT[2]~output_o\ : std_logic;
SIGNAL \RS_OUTT[3]~output_o\ : std_logic;
SIGNAL \RS_OUTT[4]~output_o\ : std_logic;
SIGNAL \RS_OUTT[5]~output_o\ : std_logic;
SIGNAL \RS_OUTT[6]~output_o\ : std_logic;
SIGNAL \RS_OUTT[7]~output_o\ : std_logic;
SIGNAL \RS_OUTT[8]~output_o\ : std_logic;
SIGNAL \RS_OUTT[9]~output_o\ : std_logic;
SIGNAL \RS_OUTT[10]~output_o\ : std_logic;
SIGNAL \RS_OUTT[11]~output_o\ : std_logic;
SIGNAL \RS_OUTT[12]~output_o\ : std_logic;
SIGNAL \RS_OUTT[13]~output_o\ : std_logic;
SIGNAL \RS_OUTT[14]~output_o\ : std_logic;
SIGNAL \RS_OUTT[15]~output_o\ : std_logic;
SIGNAL \RS_OUTT[16]~output_o\ : std_logic;
SIGNAL \RS_OUTT[17]~output_o\ : std_logic;
SIGNAL \RS_OUTT[18]~output_o\ : std_logic;
SIGNAL \RS_OUTT[19]~output_o\ : std_logic;
SIGNAL \RS_OUTT[20]~output_o\ : std_logic;
SIGNAL \RS_OUTT[21]~output_o\ : std_logic;
SIGNAL \RS_OUTT[22]~output_o\ : std_logic;
SIGNAL \RS_OUTT[23]~output_o\ : std_logic;
SIGNAL \RS_OUTT[24]~output_o\ : std_logic;
SIGNAL \RS_OUTT[25]~output_o\ : std_logic;
SIGNAL \RS_OUTT[26]~output_o\ : std_logic;
SIGNAL \RS_OUTT[27]~output_o\ : std_logic;
SIGNAL \RS_OUTT[28]~output_o\ : std_logic;
SIGNAL \RS_OUTT[29]~output_o\ : std_logic;
SIGNAL \RS_OUTT[30]~output_o\ : std_logic;
SIGNAL \RS_OUTT[31]~output_o\ : std_logic;
SIGNAL \RT_OUTT[0]~output_o\ : std_logic;
SIGNAL \RT_OUTT[1]~output_o\ : std_logic;
SIGNAL \RT_OUTT[2]~output_o\ : std_logic;
SIGNAL \RT_OUTT[3]~output_o\ : std_logic;
SIGNAL \RT_OUTT[4]~output_o\ : std_logic;
SIGNAL \RT_OUTT[5]~output_o\ : std_logic;
SIGNAL \RT_OUTT[6]~output_o\ : std_logic;
SIGNAL \RT_OUTT[7]~output_o\ : std_logic;
SIGNAL \RT_OUTT[8]~output_o\ : std_logic;
SIGNAL \RT_OUTT[9]~output_o\ : std_logic;
SIGNAL \RT_OUTT[10]~output_o\ : std_logic;
SIGNAL \RT_OUTT[11]~output_o\ : std_logic;
SIGNAL \RT_OUTT[12]~output_o\ : std_logic;
SIGNAL \RT_OUTT[13]~output_o\ : std_logic;
SIGNAL \RT_OUTT[14]~output_o\ : std_logic;
SIGNAL \RT_OUTT[15]~output_o\ : std_logic;
SIGNAL \RT_OUTT[16]~output_o\ : std_logic;
SIGNAL \RT_OUTT[17]~output_o\ : std_logic;
SIGNAL \RT_OUTT[18]~output_o\ : std_logic;
SIGNAL \RT_OUTT[19]~output_o\ : std_logic;
SIGNAL \RT_OUTT[20]~output_o\ : std_logic;
SIGNAL \RT_OUTT[21]~output_o\ : std_logic;
SIGNAL \RT_OUTT[22]~output_o\ : std_logic;
SIGNAL \RT_OUTT[23]~output_o\ : std_logic;
SIGNAL \RT_OUTT[24]~output_o\ : std_logic;
SIGNAL \RT_OUTT[25]~output_o\ : std_logic;
SIGNAL \RT_OUTT[26]~output_o\ : std_logic;
SIGNAL \RT_OUTT[27]~output_o\ : std_logic;
SIGNAL \RT_OUTT[28]~output_o\ : std_logic;
SIGNAL \RT_OUTT[29]~output_o\ : std_logic;
SIGNAL \RT_OUTT[30]~output_o\ : std_logic;
SIGNAL \RT_OUTT[31]~output_o\ : std_logic;
SIGNAL \Rt_End[0]~output_o\ : std_logic;
SIGNAL \Rt_End[1]~output_o\ : std_logic;
SIGNAL \Rt_End[2]~output_o\ : std_logic;
SIGNAL \Rt_End[3]~output_o\ : std_logic;
SIGNAL \Rt_End[4]~output_o\ : std_logic;
SIGNAL \Rd_End[0]~output_o\ : std_logic;
SIGNAL \Rd_End[1]~output_o\ : std_logic;
SIGNAL \Rd_End[2]~output_o\ : std_logic;
SIGNAL \Rd_End[3]~output_o\ : std_logic;
SIGNAL \Rd_End[4]~output_o\ : std_logic;
SIGNAL \Rs_End[0]~output_o\ : std_logic;
SIGNAL \Rs_End[1]~output_o\ : std_logic;
SIGNAL \Rs_End[2]~output_o\ : std_logic;
SIGNAL \Rs_End[3]~output_o\ : std_logic;
SIGNAL \Rs_End[4]~output_o\ : std_logic;
SIGNAL \PC_OUTT[0]~output_o\ : std_logic;
SIGNAL \PC_OUTT[1]~output_o\ : std_logic;
SIGNAL \PC_OUTT[2]~output_o\ : std_logic;
SIGNAL \PC_OUTT[3]~output_o\ : std_logic;
SIGNAL \PC_OUTT[4]~output_o\ : std_logic;
SIGNAL \PC_OUTT[5]~output_o\ : std_logic;
SIGNAL \PC_OUTT[6]~output_o\ : std_logic;
SIGNAL \PC_OUTT[7]~output_o\ : std_logic;
SIGNAL \PC_OUTT[8]~output_o\ : std_logic;
SIGNAL \PC_OUTT[9]~output_o\ : std_logic;
SIGNAL \PC_OUTT[10]~output_o\ : std_logic;
SIGNAL \PC_OUTT[11]~output_o\ : std_logic;
SIGNAL \PC_OUTT[12]~output_o\ : std_logic;
SIGNAL \PC_OUTT[13]~output_o\ : std_logic;
SIGNAL \PC_OUTT[14]~output_o\ : std_logic;
SIGNAL \PC_OUTT[15]~output_o\ : std_logic;
SIGNAL \PC_OUTT[16]~output_o\ : std_logic;
SIGNAL \PC_OUTT[17]~output_o\ : std_logic;
SIGNAL \PC_OUTT[18]~output_o\ : std_logic;
SIGNAL \PC_OUTT[19]~output_o\ : std_logic;
SIGNAL \PC_OUTT[20]~output_o\ : std_logic;
SIGNAL \PC_OUTT[21]~output_o\ : std_logic;
SIGNAL \PC_OUTT[22]~output_o\ : std_logic;
SIGNAL \PC_OUTT[23]~output_o\ : std_logic;
SIGNAL \PC_OUTT[24]~output_o\ : std_logic;
SIGNAL \PC_OUTT[25]~output_o\ : std_logic;
SIGNAL \PC_OUTT[26]~output_o\ : std_logic;
SIGNAL \PC_OUTT[27]~output_o\ : std_logic;
SIGNAL \PC_OUTT[28]~output_o\ : std_logic;
SIGNAL \PC_OUTT[29]~output_o\ : std_logic;
SIGNAL \PC_OUTT[30]~output_o\ : std_logic;
SIGNAL \PC_OUTT[31]~output_o\ : std_logic;
SIGNAL \imediato_OUT[0]~output_o\ : std_logic;
SIGNAL \imediato_OUT[1]~output_o\ : std_logic;
SIGNAL \imediato_OUT[2]~output_o\ : std_logic;
SIGNAL \imediato_OUT[3]~output_o\ : std_logic;
SIGNAL \imediato_OUT[4]~output_o\ : std_logic;
SIGNAL \imediato_OUT[5]~output_o\ : std_logic;
SIGNAL \imediato_OUT[6]~output_o\ : std_logic;
SIGNAL \imediato_OUT[7]~output_o\ : std_logic;
SIGNAL \imediato_OUT[8]~output_o\ : std_logic;
SIGNAL \imediato_OUT[9]~output_o\ : std_logic;
SIGNAL \imediato_OUT[10]~output_o\ : std_logic;
SIGNAL \imediato_OUT[11]~output_o\ : std_logic;
SIGNAL \imediato_OUT[12]~output_o\ : std_logic;
SIGNAL \imediato_OUT[13]~output_o\ : std_logic;
SIGNAL \imediato_OUT[14]~output_o\ : std_logic;
SIGNAL \imediato_OUT[15]~output_o\ : std_logic;
SIGNAL \imediato_OUT[16]~output_o\ : std_logic;
SIGNAL \imediato_OUT[17]~output_o\ : std_logic;
SIGNAL \imediato_OUT[18]~output_o\ : std_logic;
SIGNAL \imediato_OUT[19]~output_o\ : std_logic;
SIGNAL \imediato_OUT[20]~output_o\ : std_logic;
SIGNAL \imediato_OUT[21]~output_o\ : std_logic;
SIGNAL \imediato_OUT[22]~output_o\ : std_logic;
SIGNAL \imediato_OUT[23]~output_o\ : std_logic;
SIGNAL \imediato_OUT[24]~output_o\ : std_logic;
SIGNAL \imediato_OUT[25]~output_o\ : std_logic;
SIGNAL \imediato_OUT[26]~output_o\ : std_logic;
SIGNAL \imediato_OUT[27]~output_o\ : std_logic;
SIGNAL \imediato_OUT[28]~output_o\ : std_logic;
SIGNAL \imediato_OUT[29]~output_o\ : std_logic;
SIGNAL \imediato_OUT[30]~output_o\ : std_logic;
SIGNAL \imediato_OUT[31]~output_o\ : std_logic;
SIGNAL \operacao[0]~output_o\ : std_logic;
SIGNAL \operacao[1]~output_o\ : std_logic;
SIGNAL \operacao[2]~output_o\ : std_logic;
SIGNAL \flagEqual~output_o\ : std_logic;
SIGNAL \mux_BEQ_BNE~output_o\ : std_logic;
SIGNAL \escrita_WB[0]~output_o\ : std_logic;
SIGNAL \escrita_WB[1]~output_o\ : std_logic;
SIGNAL \escrita_WB[2]~output_o\ : std_logic;
SIGNAL \escrita_WB[3]~output_o\ : std_logic;
SIGNAL \escrita_WB[4]~output_o\ : std_logic;
SIGNAL \escrita_WB[5]~output_o\ : std_logic;
SIGNAL \escrita_WB[6]~output_o\ : std_logic;
SIGNAL \escrita_WB[7]~output_o\ : std_logic;
SIGNAL \escrita_WB[8]~output_o\ : std_logic;
SIGNAL \escrita_WB[9]~output_o\ : std_logic;
SIGNAL \escrita_WB[10]~output_o\ : std_logic;
SIGNAL \escrita_WB[11]~output_o\ : std_logic;
SIGNAL \escrita_WB[12]~output_o\ : std_logic;
SIGNAL \escrita_WB[13]~output_o\ : std_logic;
SIGNAL \escrita_WB[14]~output_o\ : std_logic;
SIGNAL \escrita_WB[15]~output_o\ : std_logic;
SIGNAL \escrita_WB[16]~output_o\ : std_logic;
SIGNAL \escrita_WB[17]~output_o\ : std_logic;
SIGNAL \escrita_WB[18]~output_o\ : std_logic;
SIGNAL \escrita_WB[19]~output_o\ : std_logic;
SIGNAL \escrita_WB[20]~output_o\ : std_logic;
SIGNAL \escrita_WB[21]~output_o\ : std_logic;
SIGNAL \escrita_WB[22]~output_o\ : std_logic;
SIGNAL \escrita_WB[23]~output_o\ : std_logic;
SIGNAL \escrita_WB[24]~output_o\ : std_logic;
SIGNAL \escrita_WB[25]~output_o\ : std_logic;
SIGNAL \escrita_WB[26]~output_o\ : std_logic;
SIGNAL \escrita_WB[27]~output_o\ : std_logic;
SIGNAL \escrita_WB[28]~output_o\ : std_logic;
SIGNAL \escrita_WB[29]~output_o\ : std_logic;
SIGNAL \escrita_WB[30]~output_o\ : std_logic;
SIGNAL \escrita_WB[31]~output_o\ : std_logic;
SIGNAL \destino_end[0]~output_o\ : std_logic;
SIGNAL \destino_end[1]~output_o\ : std_logic;
SIGNAL \destino_end[2]~output_o\ : std_logic;
SIGNAL \destino_end[3]~output_o\ : std_logic;
SIGNAL \destino_end[4]~output_o\ : std_logic;
SIGNAL \habEscritaReg~output_o\ : std_logic;
SIGNAL \SOMADOR_CONSTANTE_MEM[0]~output_o\ : std_logic;
SIGNAL \SOMADOR_CONSTANTE_MEM[1]~output_o\ : std_logic;
SIGNAL \SOMADOR_CONSTANTE_MEM[2]~output_o\ : std_logic;
SIGNAL \SOMADOR_CONSTANTE_MEM[3]~output_o\ : std_logic;
SIGNAL \SOMADOR_CONSTANTE_MEM[4]~output_o\ : std_logic;
SIGNAL \SOMADOR_CONSTANTE_MEM[5]~output_o\ : std_logic;
SIGNAL \SOMADOR_CONSTANTE_MEM[6]~output_o\ : std_logic;
SIGNAL \SOMADOR_CONSTANTE_MEM[7]~output_o\ : std_logic;
SIGNAL \SOMADOR_CONSTANTE_MEM[8]~output_o\ : std_logic;
SIGNAL \SOMADOR_CONSTANTE_MEM[9]~output_o\ : std_logic;
SIGNAL \SOMADOR_CONSTANTE_MEM[10]~output_o\ : std_logic;
SIGNAL \SOMADOR_CONSTANTE_MEM[11]~output_o\ : std_logic;
SIGNAL \SOMADOR_CONSTANTE_MEM[12]~output_o\ : std_logic;
SIGNAL \SOMADOR_CONSTANTE_MEM[13]~output_o\ : std_logic;
SIGNAL \SOMADOR_CONSTANTE_MEM[14]~output_o\ : std_logic;
SIGNAL \SOMADOR_CONSTANTE_MEM[15]~output_o\ : std_logic;
SIGNAL \SOMADOR_CONSTANTE_MEM[16]~output_o\ : std_logic;
SIGNAL \SOMADOR_CONSTANTE_MEM[17]~output_o\ : std_logic;
SIGNAL \SOMADOR_CONSTANTE_MEM[18]~output_o\ : std_logic;
SIGNAL \SOMADOR_CONSTANTE_MEM[19]~output_o\ : std_logic;
SIGNAL \SOMADOR_CONSTANTE_MEM[20]~output_o\ : std_logic;
SIGNAL \SOMADOR_CONSTANTE_MEM[21]~output_o\ : std_logic;
SIGNAL \SOMADOR_CONSTANTE_MEM[22]~output_o\ : std_logic;
SIGNAL \SOMADOR_CONSTANTE_MEM[23]~output_o\ : std_logic;
SIGNAL \SOMADOR_CONSTANTE_MEM[24]~output_o\ : std_logic;
SIGNAL \SOMADOR_CONSTANTE_MEM[25]~output_o\ : std_logic;
SIGNAL \SOMADOR_CONSTANTE_MEM[26]~output_o\ : std_logic;
SIGNAL \SOMADOR_CONSTANTE_MEM[27]~output_o\ : std_logic;
SIGNAL \SOMADOR_CONSTANTE_MEM[28]~output_o\ : std_logic;
SIGNAL \SOMADOR_CONSTANTE_MEM[29]~output_o\ : std_logic;
SIGNAL \SOMADOR_CONSTANTE_MEM[30]~output_o\ : std_logic;
SIGNAL \SOMADOR_CONSTANTE_MEM[31]~output_o\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|Add0~37_sumout\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|Add0~34\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|Add0~41_sumout\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|Add0~42\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|Add0~49_sumout\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|Add0~50\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|Add0~53_sumout\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|Add0~54\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|Add0~45_sumout\ : std_logic;
SIGNAL \BLOCO_IF|ROM1|Mux24~0_combout\ : std_logic;
SIGNAL \BLOCO_IF|ROM1|Mux28~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|Add0~38\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|Add0~34\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|Add0~42\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|Add0~50\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|Add0~54\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|Add0~45_sumout\ : std_logic;
SIGNAL \BLOCO_IF|ROM1|Mux3~0_combout\ : std_logic;
SIGNAL \BLOCO_IF|ROM1|Mux26~0_combout\ : std_logic;
SIGNAL \BLOCO_IF|ROM1|Mux6~0_combout\ : std_logic;
SIGNAL \BLOCO_IF|ROM1|Mux9~0_combout\ : std_logic;
SIGNAL \BLOCO_IF|ROM1|Mux8~0_combout\ : std_logic;
SIGNAL \BLOCO_IF|ROM1|Mux7~0_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\ : std_logic;
SIGNAL \BLOCO_IF|ROM1|Mux1~0_combout\ : std_logic;
SIGNAL \BLOCO_IF|ROM1|Mux2~0_combout\ : std_logic;
SIGNAL \BLOCO_IF|ROM1|Mux3~1_combout\ : std_logic;
SIGNAL \BLOCO_IF|ROM1|Mux4~0_combout\ : std_logic;
SIGNAL \BLOCO_ID|decoderInstru1|OUTPUT[5]~10_combout\ : std_logic;
SIGNAL \BLOCO_ID|decoderOPCODE|Equal9~0_combout\ : std_logic;
SIGNAL \BLOCO_IF|ROM1|Mux18~0_combout\ : std_logic;
SIGNAL \BLOCO_ID|decoderInstru1|OUTPUT~0_combout\ : std_logic;
SIGNAL \BLOCO_ID|decoderInstru1|OUTPUT~1_combout\ : std_logic;
SIGNAL \BLOCO_ID|decoderOPCODE|Equal4~0_combout\ : std_logic;
SIGNAL \BLOCO_IF|ROM1|Mux13~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|MUX_RD_RT|MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_IF|ROM1|Mux17~0_combout\ : std_logic;
SIGNAL \BLOCO_IF|ROM1|Mux12~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|MUX_RD_RT|MUX_OUT[1]~1_combout\ : std_logic;
SIGNAL \BLOCO_IF|ROM1|Mux16~0_combout\ : std_logic;
SIGNAL \BLOCO_IF|ROM1|Mux11~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|MUX_RD_RT|MUX_OUT[2]~2_combout\ : std_logic;
SIGNAL \BLOCO_IF|ROM1|Mux15~0_combout\ : std_logic;
SIGNAL \BLOCO_IF|ROM1|Mux10~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|MUX_RD_RT|MUX_OUT[3]~3_combout\ : std_logic;
SIGNAL \BLOCO_IF|ROM1|Mux14~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|MUX_RD_RT|MUX_OUT[4]~4_combout\ : std_logic;
SIGNAL \BLOCO_ID|decoderInstru1|OUTPUT[8]~8_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|Decoder0~8_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[0][7]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|Decoder0~4_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[4][7]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|Decoder0~28_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[8][7]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[7]~35_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|Decoder0~9_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[1][7]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|Decoder0~5_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[5][7]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|Decoder0~29_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[9][7]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|Decoder0~1_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[13][7]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[7]~36_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|Decoder0~10_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[2][7]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|Decoder0~6_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[6][7]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|Decoder0~30_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[10][7]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|Decoder0~2_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[14][7]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[7]~37_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|Decoder0~11_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[3][7]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|Decoder0~7_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[7][7]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|Decoder0~31_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[11][7]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|Decoder0~3_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[15][7]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[7]~38_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[7]~39_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|Equal0~0_combout\ : std_logic;
SIGNAL \BLOCO_ID|decoderInstru1|Equal0~0_combout\ : std_logic;
SIGNAL \BLOCO_ID|decoderInstru1|OUTPUT~2_combout\ : std_logic;
SIGNAL \BLOCO_ID|decoderInstru1|OUTPUT[6]~3_combout\ : std_logic;
SIGNAL \BLOCO_ID|decoderInstru1|OUTPUT[6]~4_combout\ : std_logic;
SIGNAL \BLOCO_ID|decoderFUNCT|Equal2~0_combout\ : std_logic;
SIGNAL \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[1]~2_combout\ : std_logic;
SIGNAL \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[1]~3_combout\ : std_logic;
SIGNAL \BLOCO_ID|decoderFUNCT|Equal1~0_combout\ : std_logic;
SIGNAL \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[0]~5_combout\ : std_logic;
SIGNAL \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[0]~7_combout\ : std_logic;
SIGNAL \BLOCO_ID|decoderOPCODE|Equal0~0_combout\ : std_logic;
SIGNAL \BLOCO_ID|decoderOPCODE|Equal6~0_combout\ : std_logic;
SIGNAL \BLOCO_ID|decoderFUNCT|Equal4~0_combout\ : std_logic;
SIGNAL \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[0]~6_combout\ : std_logic;
SIGNAL \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[0]~1_combout\ : std_logic;
SIGNAL \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[2]~4_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[12][0]~0_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|Decoder0~0_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[12][0]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[13][0]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[14][0]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[15][0]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[4][0]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[5][0]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[6][0]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[7][0]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[0]~1_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[1][0]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[2][0]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[3][0]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[0]~2_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[0]~3_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|Decoder0~12_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[16][0]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|Decoder0~13_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[20][0]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|Decoder0~14_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[24][0]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|Decoder0~15_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[28][0]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[0]~5_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|Decoder0~16_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[17][0]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|Decoder0~17_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[21][0]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|Decoder0~18_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[25][0]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|Decoder0~19_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[29][0]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[0]~6_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|Decoder0~20_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[18][0]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|Decoder0~21_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[22][0]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|Decoder0~22_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[26][0]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|Decoder0~23_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[30][0]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[0]~7_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|Decoder0~24_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[19][0]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|Decoder0~25_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[23][0]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|Decoder0~26_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[27][0]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|Decoder0~27_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[31][0]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[0]~8_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[0]~9_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[8][0]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[9][0]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[10][0]~1_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[10][0]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[11][0]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[0]~10_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[0]~12_combout\ : std_logic;
SIGNAL \BLOCO_ID|decoderInstru1|OUTPUT[7]~5_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA1|Somador|cOut~combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[0][1]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[4][1]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[8][1]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[1]~5_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[1][1]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[5][1]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[9][1]~3_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[9][1]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[13][1]~2_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[13][1]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[1]~6_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[2][1]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[6][1]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[10][1]~4_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[10][1]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[14][1]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[1]~7_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[3][1]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[7][1]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[11][1]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[15][1]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[1]~8_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[1]~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[0][1]~q\ : std_logic;
SIGNAL \BLOCO_ID|decoderOPCODE|Equal8~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA2|InverterOuNao|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA2|Somador|cOut~combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[0][2]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[1][2]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[2][2]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[3][2]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[2]~10_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[4][2]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[5][2]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[6][2]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[7][2]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[2]~11_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[8][2]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[9][2]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[10][2]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[11][2]~7_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[11][2]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[2]~12_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[13][2]~6_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[13][2]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[14][2]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[15][2]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[2]~13_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[2]~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[0][2]~q\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA3|InverterOuNao|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA3|Somador|cOut~combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[0][3]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[4][3]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[8][3]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[3]~15_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[1][3]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[5][3]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[9][3]~9_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[9][3]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[13][3]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[3]~16_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[2][3]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[6][3]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[10][3]~10_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[10][3]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[14][3]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[3]~17_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[3][3]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[7][3]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[11][3]~11_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[11][3]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[15][3]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[3]~18_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[3]~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[0][3]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[0][4]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[1][4]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[2][4]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[3][4]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[4]~20_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[4][4]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[5][4]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[6][4]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[7][4]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[4]~21_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[8][4]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[9][4]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[10][4]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[11][4]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[4]~22_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[13][4]~12_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[13][4]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[14][4]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[15][4]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[4]~23_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[4]~24_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[0][4]~q\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA5|InverterOuNao|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA4|Somador|cOut~1_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA5|Somador|cOut~combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[0][5]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[4][5]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[8][5]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[5]~25_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[1][5]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[5][5]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[9][5]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[13][5]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[5]~26_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[2][5]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[6][5]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[10][5]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[14][5]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[5]~27_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[3][5]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[7][5]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[11][5]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[15][5]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[5]~28_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[5]~29_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[0][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[8][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[4][5]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[0][6]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[1][6]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[2][6]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[3][6]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[6]~30_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[4][6]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[5][6]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[6][6]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[7][6]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[6]~31_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[8][6]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[9][6]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[10][6]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[11][6]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[6]~32_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[13][6]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[14][6]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[15][6]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[6]~33_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[6]~34_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[0][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[16][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~48_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~49_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[2][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~51_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~52_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[18][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux25~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[8][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~10_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[24][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~54_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~55_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[10][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~57_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~58_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[26][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux25~1_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[4][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~16_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[20][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~60_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~61_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[6][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~63_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~64_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[22][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux25~2_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[12][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~21_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~22_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[28][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~66_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~67_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[14][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~69_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~70_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[30][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux25~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux25~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~2_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[32][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[40][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[48][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~11_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[56][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux25~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[36][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~20_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[44][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~17_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[52][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~23_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[60][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux25~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~50_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[34][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~56_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[42][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~53_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[50][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~59_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[58][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux25~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~62_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[38][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~68_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[46][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~65_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[54][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~71_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[62][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux25~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux25~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[1][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~36_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~37_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[5][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~27_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~28_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[17][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~39_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~40_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[21][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux25~10_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~30_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~31_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[9][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~42_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~43_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[13][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~33_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~34_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[25][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~45_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~46_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[29][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux25~11_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~72_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~73_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[3][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~75_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~76_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[7][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~84_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~85_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[19][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~87_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~88_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[23][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux25~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~78_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~79_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[11][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~81_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~82_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[15][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~90_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~91_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[27][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~93_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~94_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[31][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux25~13_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux25~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~26_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[33][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~29_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[49][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~74_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[35][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~86_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[51][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux25~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~32_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[41][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~35_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[57][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~80_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[43][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~92_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[59][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux25~16_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~38_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[37][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~41_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[53][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~77_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[39][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~89_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[55][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux25~17_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~44_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[45][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~47_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[61][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~83_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[47][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~95_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[63][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux25~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux25~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux25~20_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Dado_out[6]~47_combout\ : std_logic;
SIGNAL \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[6]~15_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[12][6]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[6]~68_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[6]~69_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[6]~70_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[6]~71_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[16][6]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[20][6]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[24][6]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[28][6]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[6]~72_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[17][6]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[21][6]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[25][6]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[29][6]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[6]~73_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[18][6]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[22][6]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[26][6]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[30][6]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[6]~74_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[19][6]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[23][6]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[27][6]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[31][6]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[6]~75_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[6]~76_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[6]~77_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[6]~78_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA7|InverterOuNao|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[12][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux26~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[1][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[9][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[5][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[13][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux26~1_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[2][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[10][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[6][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[14][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux26~2_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[3][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[11][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[7][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[15][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux26~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux26~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[32][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[40][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[36][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[44][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux26~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[33][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[41][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[37][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[45][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux26~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[34][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[42][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[38][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[46][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux26~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[35][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[43][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[39][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[47][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux26~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux26~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[16][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[24][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[18][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[26][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux26~10_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[20][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[28][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[22][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[30][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux26~11_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[17][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[25][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[19][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[27][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux26~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[21][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[29][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[23][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[31][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux26~13_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux26~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[48][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[56][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[49][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[57][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux26~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[52][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[60][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[53][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[61][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux26~16_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[50][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[58][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[51][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[59][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux26~17_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[54][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[62][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[55][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[63][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux26~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux26~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux26~20_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Dado_out[5]~46_combout\ : std_logic;
SIGNAL \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[5]~14_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[12][5]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[5]~57_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[5]~58_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[5]~59_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[5]~60_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[16][5]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[20][5]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[24][5]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[28][5]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[5]~61_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[17][5]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[21][5]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[25][5]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[29][5]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[5]~62_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[18][5]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[22][5]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[26][5]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[30][5]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[5]~63_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[19][5]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[23][5]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[27][5]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[31][5]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[5]~64_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[5]~65_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[5]~66_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[5]~67_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA6|InverterOuNao|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~13_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[4][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[1][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[5][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux27~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[16][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[20][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[17][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[21][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux27~1_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[2][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[6][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[3][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[7][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux27~2_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[18][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[22][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[19][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[23][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux27~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux27~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[32][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[36][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[34][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[38][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux27~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[33][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[37][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[35][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[39][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux27~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[48][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[52][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[50][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[54][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux27~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[49][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[53][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[51][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[55][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux27~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux27~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[8][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[12][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[24][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[28][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux27~10_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[9][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[13][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[25][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[29][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux27~11_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[10][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[14][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[26][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[30][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux27~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[11][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[15][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[27][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[31][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux27~13_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux27~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[40][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[44][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[41][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[45][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux27~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[56][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[60][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[57][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[61][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux27~16_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[42][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[46][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[43][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[47][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux27~17_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[58][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[62][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[59][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[63][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux27~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux27~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux27~20_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Dado_out[4]~44_combout\ : std_logic;
SIGNAL \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[4]~12_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[12][4]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[4]~46_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[4]~47_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[4]~48_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[4]~49_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[16][4]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[20][4]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[24][4]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[28][4]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[4]~50_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[17][4]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[21][4]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[25][4]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[29][4]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[4]~51_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[18][4]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[22][4]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[26][4]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[30][4]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[4]~52_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[19][4]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[23][4]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[27][4]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[31][4]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[4]~53_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[4]~54_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[4]~55_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[4]~56_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[8][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[2][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[10][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux28~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[1][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[9][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[3][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[11][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux28~1_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[16][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[24][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[18][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[26][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux28~2_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[17][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[25][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[19][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[27][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux28~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux28~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[32][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[34][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[48][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[50][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux28~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[40][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[42][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[56][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[58][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux28~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[33][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[35][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[49][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[51][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux28~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[41][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[43][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[57][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[59][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux28~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux28~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[4][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[5][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[6][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[7][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux28~10_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[12][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[13][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[14][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[15][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux28~11_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[20][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[21][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[22][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[23][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux28~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[28][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[29][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[30][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[31][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux28~13_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux28~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[36][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[44][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[38][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[46][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux28~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[37][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[45][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[39][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[47][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux28~16_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[52][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[60][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[54][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[62][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux28~17_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[53][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[61][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[55][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[63][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux28~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux28~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux28~20_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Dado_out[3]~41_combout\ : std_logic;
SIGNAL \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[3]~9_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[12][3]~8_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[12][3]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[3]~35_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[3]~36_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[3]~37_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[3]~38_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[16][3]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[20][3]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[24][3]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[28][3]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[3]~39_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[17][3]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[21][3]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[25][3]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[29][3]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[3]~40_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[18][3]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[22][3]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[26][3]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[30][3]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[3]~41_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[19][3]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[23][3]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[27][3]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[31][3]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[3]~42_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[3]~43_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[3]~44_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[3]~45_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA4|InverterOuNao|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~24_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~25_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[1][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[16][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[17][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux29~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[8][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[9][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[24][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[25][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux29~1_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[4][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[5][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[20][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[21][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux29~2_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[12][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[13][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[28][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[29][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux29~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux29~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[32][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[40][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[33][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[41][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux29~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[36][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[44][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[37][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[45][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux29~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[48][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[56][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[49][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[57][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux29~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[52][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[60][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[53][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[61][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux29~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux29~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[2][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[6][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[3][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[7][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux29~10_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[10][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[14][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[11][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[15][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux29~11_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[18][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[22][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[19][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[23][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux29~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[26][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[30][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[27][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[31][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux29~13_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux29~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[34][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[35][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[50][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[51][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux29~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[42][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[43][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[58][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[59][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux29~16_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[38][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[39][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[54][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[55][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux29~17_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[46][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[47][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[62][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[63][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux29~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux29~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux29~20_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Dado_out[2]~43_combout\ : std_logic;
SIGNAL \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[2]~11_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[12][2]~5_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[12][2]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[2]~24_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[2]~25_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[2]~26_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[2]~27_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[16][2]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[20][2]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[24][2]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[28][2]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[2]~28_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[17][2]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[21][2]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[25][2]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[29][2]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[2]~29_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[18][2]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[22][2]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[26][2]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[30][2]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[2]~30_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[19][2]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[23][2]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[27][2]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[31][2]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[2]~31_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[2]~32_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[2]~33_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[2]~34_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA3|MuxOperacao|MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[16][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[2][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[18][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux30~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[8][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[24][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[10][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[26][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux30~1_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[4][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[20][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[6][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[22][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux30~2_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[12][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[28][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[14][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[30][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux30~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux30~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[32][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[40][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[48][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[56][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux30~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[36][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[44][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[52][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[60][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux30~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[34][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[42][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[50][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[58][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux30~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[38][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[46][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[54][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[62][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux30~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux30~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[1][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[5][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[17][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[21][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux30~10_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[9][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[13][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[25][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[29][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux30~11_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[3][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[7][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[19][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[23][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux30~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[11][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[15][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[27][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[31][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux30~13_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux30~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[33][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[49][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[35][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[51][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux30~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[41][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[57][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[43][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[59][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux30~16_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[37][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[53][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[39][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[55][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux30~17_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[45][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[61][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[47][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[63][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux30~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux30~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux30~20_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Dado_out[1]~42_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA2|MuxOperacao|MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_ID|decoderInstru1|OUTPUT[13]~11_combout\ : std_logic;
SIGNAL \BLOCO_ID|decoderInstru1|OUTPUT[13]~12_combout\ : std_logic;
SIGNAL \BLOCO_ID|decoderInstru1|OUTPUT[13]~13_combout\ : std_logic;
SIGNAL \BLOCO_ID|decoderInstru1|OUTPUT~7_combout\ : std_logic;
SIGNAL \MUX_JR|saida_MUX[1]~10_combout\ : std_logic;
SIGNAL \BLOCO_ID|decoderOPCODE|Equal7~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA8|InverterOuNao|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[0][8]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[1][8]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[2][8]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[3][8]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[8]~40_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[4][8]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[5][8]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[6][8]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[7][8]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[8]~41_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[8][8]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[9][8]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[10][8]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[11][8]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[8]~42_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[13][8]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[14][8]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[15][8]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[8]~43_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[8]~44_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[0][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[8][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[2][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[10][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux23~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[1][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[9][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[3][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[11][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux23~1_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[16][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[24][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[18][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[26][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux23~2_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[17][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[25][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[19][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[27][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux23~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux23~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[32][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[34][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[48][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[50][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux23~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[40][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[42][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[56][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[58][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux23~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[33][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[35][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[49][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[51][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux23~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[41][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[43][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[57][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[59][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux23~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux23~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[4][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[5][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[6][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[7][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux23~10_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[12][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[13][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[14][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[15][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux23~11_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[20][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[21][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[22][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[23][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux23~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[28][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[29][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[30][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[31][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux23~13_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux23~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[36][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[44][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[38][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[46][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux23~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[37][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[45][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[39][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[47][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux23~16_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[52][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[60][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[54][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[62][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux23~17_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[53][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[61][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[55][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[63][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux23~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux23~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux23~20_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Dado_out[8]~48_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA9|MuxOperacao|MUX_OUT[0]~3_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA9|MuxOperacao|MUX_OUT[0]~4_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA9|MuxOperacao|MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|Add0~46\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|Add0~57_sumout\ : std_logic;
SIGNAL \BLOCO_IF|PC_REG|DOUT[26]~0_combout\ : std_logic;
SIGNAL \BLOCO_IF|PC_REG|DOUT[0]~1_combout\ : std_logic;
SIGNAL \MUX_JR|saida_MUX[8]~16_combout\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|Add0~46\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|Add0~57_sumout\ : std_logic;
SIGNAL \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[8]~16_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[12][8]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[8]~90_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[8]~91_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[8]~92_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[8]~93_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[16][8]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[20][8]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[24][8]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[28][8]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[8]~94_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[17][8]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[21][8]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[25][8]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[29][8]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[8]~95_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[18][8]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[22][8]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[26][8]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[30][8]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[8]~96_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[19][8]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[23][8]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[27][8]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[31][8]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[8]~97_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[8]~98_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[8]~99_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[8]~100_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA9|Somador|saida~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA9|Somador|cOut~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA9|Somador|cOut~1_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[0][9]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[4][9]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[8][9]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[9]~45_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[1][9]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[5][9]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[9][9]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[13][9]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[9]~46_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[2][9]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[6][9]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[10][9]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[14][9]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[9]~47_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[3][9]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[7][9]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[11][9]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[15][9]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[9]~48_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[9]~49_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[0][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[4][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[1][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[5][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux22~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[16][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[20][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[17][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[21][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux22~1_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[2][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[6][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[3][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[7][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux22~2_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[18][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[22][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[19][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[23][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux22~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux22~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[32][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[36][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[34][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[38][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux22~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[33][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[37][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[35][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[39][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux22~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[48][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[52][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[50][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[54][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux22~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[49][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[53][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[51][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[55][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux22~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux22~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[8][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[12][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[24][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[28][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux22~10_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[9][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[13][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[25][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[29][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux22~11_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[10][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[14][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[26][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[30][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux22~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[11][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[15][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[27][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[31][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux22~13_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux22~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[40][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[44][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[41][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[45][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux22~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[56][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[60][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[57][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[61][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux22~16_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[42][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[46][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[43][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[47][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux22~17_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[58][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[62][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[59][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[63][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux22~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux22~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux22~20_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Dado_out[9]~50_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA10|InverterOuNao|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA10|MuxOperacao|MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|Add0~58\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|Add0~65_sumout\ : std_logic;
SIGNAL \MUX_JR|saida_MUX[9]~18_combout\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|Add0~58\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|Add0~65_sumout\ : std_logic;
SIGNAL \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[9]~18_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[12][9]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[9]~101_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[9]~102_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[9]~103_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[9]~104_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[16][9]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[20][9]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[24][9]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[28][9]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[9]~105_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[17][9]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[21][9]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[25][9]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[29][9]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[9]~106_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[18][9]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[22][9]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[26][9]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[30][9]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[9]~107_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[19][9]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[23][9]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[27][9]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[31][9]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[9]~108_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[9]~109_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[9]~110_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[9]~111_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[0][10]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[1][10]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[2][10]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[3][10]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[10]~50_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[4][10]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[5][10]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[6][10]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[7][10]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[10]~51_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[8][10]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[9][10]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[10][10]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[11][10]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[10]~52_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[13][10]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[14][10]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[15][10]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[10]~53_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[10]~54_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[0][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[8][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[4][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[12][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux21~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[1][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[9][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[5][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[13][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux21~1_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[2][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[10][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[6][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[14][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux21~2_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[3][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[11][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[7][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[15][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux21~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux21~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[32][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[40][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[36][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[44][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux21~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[33][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[41][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[37][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[45][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux21~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[34][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[42][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[38][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[46][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux21~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[35][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[43][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[39][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[47][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux21~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux21~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[16][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[24][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[18][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[26][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux21~10_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[20][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[28][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[22][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[30][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux21~11_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[17][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[25][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[19][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[27][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux21~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[21][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[29][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[23][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[31][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux21~13_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux21~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[48][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[56][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[49][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[57][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux21~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[52][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[60][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[53][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[61][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux21~16_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[50][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[58][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[51][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[59][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux21~17_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[54][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[62][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[55][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[63][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux21~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux21~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux21~20_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Dado_out[10]~51_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA11|InverterOuNao|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA11|MuxOperacao|MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA11|MuxOperacao|MUX_OUT[0]~2_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA11|MuxOperacao|MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|Add0~66\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|Add0~69_sumout\ : std_logic;
SIGNAL \MUX_JR|saida_MUX[10]~19_combout\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|Add0~66\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|Add0~69_sumout\ : std_logic;
SIGNAL \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[10]~19_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[12][10]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[10]~112_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[10]~113_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[10]~114_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[10]~115_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[16][10]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[20][10]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[24][10]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[28][10]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[10]~116_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[17][10]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[21][10]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[25][10]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[29][10]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[10]~117_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[18][10]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[22][10]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[26][10]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[30][10]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[10]~118_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[19][10]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[23][10]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[27][10]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[31][10]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[10]~119_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[10]~120_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[10]~121_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[10]~122_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA11|Somador|cOut~combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[0][11]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[4][11]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[8][11]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[11]~55_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[1][11]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[5][11]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[9][11]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[13][11]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[11]~56_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[2][11]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[6][11]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[10][11]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[14][11]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[11]~57_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[3][11]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[7][11]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[11][11]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[15][11]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[11]~58_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[11]~59_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[0][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[16][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[2][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[18][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux20~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[8][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[24][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[10][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[26][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux20~1_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[4][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[20][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[6][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[22][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux20~2_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[12][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[28][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[14][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[30][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux20~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux20~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[32][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[40][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[48][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[56][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux20~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[36][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[44][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[52][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[60][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux20~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[34][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[42][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[50][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[58][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux20~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[38][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[46][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[54][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[62][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux20~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux20~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[1][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[5][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[17][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[21][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux20~10_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[9][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[13][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[25][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[29][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux20~11_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[3][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[7][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[19][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[23][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux20~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[11][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[15][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[27][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[31][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux20~13_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux20~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[33][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[49][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[35][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[51][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux20~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[41][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[57][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[43][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[59][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux20~16_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[37][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[53][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[39][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[55][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux20~17_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[45][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[61][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[47][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[63][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux20~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux20~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux20~20_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Dado_out[11]~49_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA12|InverterOuNao|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA12|MuxOperacao|MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|Add0~70\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|Add0~61_sumout\ : std_logic;
SIGNAL \MUX_JR|saida_MUX[11]~17_combout\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|Add0~70\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|Add0~61_sumout\ : std_logic;
SIGNAL \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[11]~17_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[12][11]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[11]~123_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[11]~124_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[11]~125_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[11]~126_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[16][11]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[20][11]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[24][11]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[28][11]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[11]~127_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[17][11]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[21][11]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[25][11]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[29][11]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[11]~128_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[18][11]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[22][11]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[26][11]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[30][11]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[11]~129_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[19][11]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[23][11]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[27][11]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[31][11]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[11]~130_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[11]~131_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[11]~132_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[11]~133_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[0][12]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[1][12]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[2][12]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[3][12]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[12]~60_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[4][12]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[5][12]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[6][12]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[7][12]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[12]~61_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[8][12]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[9][12]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[10][12]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[11][12]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[12]~62_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[13][12]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[14][12]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[15][12]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[12]~63_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[12]~64_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[0][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[1][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[16][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[17][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux19~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[8][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[9][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[24][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[25][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux19~1_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[4][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[5][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[20][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[21][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux19~2_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[12][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[13][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[28][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[29][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux19~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux19~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[32][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[40][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[33][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[41][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux19~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[36][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[44][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[37][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[45][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux19~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[48][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[56][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[49][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[57][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux19~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[52][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[60][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[53][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[61][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux19~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux19~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[2][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[6][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[3][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[7][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux19~10_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[10][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[14][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[11][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[15][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux19~11_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[18][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[22][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[19][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[23][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux19~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[26][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[30][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[27][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[31][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux19~13_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux19~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[34][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[35][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[50][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[51][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux19~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[42][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[43][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[58][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[59][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux19~16_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[38][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[39][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[54][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[55][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux19~17_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[46][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[47][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[62][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[63][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux19~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux19~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux19~20_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Dado_out[12]~52_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA13|InverterOuNao|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA13|Somador|saida~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA11|MuxOperacao|Equal2~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA13|MuxOperacao|MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA13|MuxOperacao|MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|Add0~62\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|Add0~73_sumout\ : std_logic;
SIGNAL \MUX_JR|saida_MUX[12]~20_combout\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|Add0~62\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|Add0~73_sumout\ : std_logic;
SIGNAL \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[12]~20_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[12][12]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[12]~134_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[12]~135_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[12]~136_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[12]~137_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[16][12]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[20][12]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[24][12]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[28][12]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[12]~138_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[17][12]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[21][12]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[25][12]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[29][12]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[12]~139_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[18][12]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[22][12]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[26][12]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[30][12]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[12]~140_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[19][12]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[23][12]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[27][12]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[31][12]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[12]~141_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[12]~142_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[12]~143_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[12]~144_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[0][13]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[4][13]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[8][13]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[13]~65_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[1][13]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[5][13]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[9][13]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[13][13]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[13]~66_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[2][13]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[6][13]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[10][13]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[14][13]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[13]~67_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[3][13]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[7][13]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[11][13]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[15][13]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[13]~68_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[13]~69_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[0][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[32][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[2][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[34][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux18~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[1][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[33][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[3][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[35][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux18~1_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[16][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[48][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[18][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[50][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux18~2_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[17][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[49][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[19][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[51][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux18~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux18~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[4][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[36][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[6][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[38][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux18~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[5][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[37][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[7][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[39][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux18~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[20][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[52][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[22][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[54][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux18~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[21][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[53][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[23][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[55][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux18~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux18~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[8][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[40][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[10][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[42][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux18~10_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[9][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[41][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[11][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[43][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux18~11_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[24][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[56][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[26][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[58][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux18~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[25][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[57][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[27][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[59][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux18~13_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux18~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[12][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[44][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[28][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[60][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux18~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[13][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[45][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[29][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[61][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux18~16_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[14][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[46][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[30][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[62][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux18~17_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[15][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[47][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[31][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[63][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux18~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux18~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux18~20_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Dado_out[13]~54_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA14|MuxOperacao|MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA14|MuxOperacao|MUX_OUT[0]~2_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA14|MuxOperacao|MUX_OUT[0]~3_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA14|MuxOperacao|MUX_OUT[0]~4_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA14|MuxOperacao|MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|Add0~74\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|Add0~81_sumout\ : std_logic;
SIGNAL \MUX_JR|saida_MUX[13]~22_combout\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|Add0~74\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|Add0~81_sumout\ : std_logic;
SIGNAL \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[13]~22_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[12][13]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[13]~145_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[13]~146_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[13]~147_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[13]~148_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[16][13]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[20][13]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[24][13]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[28][13]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[13]~149_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[17][13]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[21][13]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[25][13]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[29][13]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[13]~150_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[18][13]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[22][13]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[26][13]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[30][13]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[13]~151_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[19][13]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[23][13]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[27][13]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[31][13]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[13]~152_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[13]~153_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[13]~154_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[13]~155_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA14|Somador|saida~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA14|Somador|cOut~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA14|Somador|cOut~1_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[0][14]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[1][14]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[2][14]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[3][14]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[14]~70_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[4][14]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[5][14]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[6][14]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[7][14]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[14]~71_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[8][14]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[9][14]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[10][14]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[11][14]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[14]~72_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[13][14]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[14][14]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[15][14]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[14]~73_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[14]~74_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[0][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[8][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[4][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[12][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux17~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[1][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[9][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[5][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[13][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux17~1_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[2][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[10][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[6][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[14][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux17~2_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[3][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[11][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[7][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[15][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux17~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux17~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[32][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[36][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[33][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[37][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux17~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[40][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[44][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[41][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[45][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux17~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[34][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[38][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[35][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[39][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux17~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[42][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[46][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[43][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[47][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux17~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux17~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[16][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[24][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[20][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[28][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux17~10_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[17][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[25][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[21][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[29][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux17~11_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[18][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[26][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[22][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[30][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux17~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[19][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[27][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[23][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[31][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux17~13_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux17~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[48][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[56][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[50][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[58][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux17~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[52][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[60][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[54][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[62][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux17~16_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[49][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[57][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[51][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[59][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux17~17_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[53][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[61][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[55][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[63][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux17~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux17~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux17~20_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Dado_out[14]~55_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA15|InverterOuNao|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA15|MuxOperacao|MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|Add0~82\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|Add0~85_sumout\ : std_logic;
SIGNAL \MUX_JR|saida_MUX[14]~23_combout\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|Add0~82\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|Add0~85_sumout\ : std_logic;
SIGNAL \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[14]~23_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[12][14]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[14]~156_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[14]~157_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[14]~158_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[14]~159_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[16][14]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[20][14]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[24][14]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[28][14]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[14]~160_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[17][14]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[21][14]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[25][14]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[29][14]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[14]~161_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[18][14]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[22][14]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[26][14]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[30][14]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[14]~162_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[19][14]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[23][14]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[27][14]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[31][14]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[14]~163_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[14]~164_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[14]~165_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[14]~166_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[0][15]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[4][15]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[8][15]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[15]~75_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[1][15]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[5][15]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[9][15]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[13][15]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[15]~76_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[2][15]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[6][15]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[10][15]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[14][15]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[15]~77_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[3][15]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[7][15]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[11][15]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[15][15]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[15]~78_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[15]~79_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[0][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[32][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[16][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[48][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux16~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[8][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[40][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[24][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[56][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux16~1_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[4][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[36][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[20][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[52][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux16~2_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[12][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[44][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[28][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[60][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux16~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux16~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[1][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[33][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[17][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[49][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux16~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[9][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[41][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[25][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[57][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux16~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[5][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[37][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[21][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[53][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux16~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[13][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[45][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[29][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[61][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux16~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux16~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[2][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[34][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[6][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[38][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux16~10_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[10][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[42][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[14][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[46][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux16~11_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[18][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[50][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[22][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[54][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux16~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[26][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[58][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[30][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[62][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux16~13_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux16~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[3][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[11][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[35][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[43][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux16~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[7][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[15][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[39][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[47][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux16~16_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[19][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[27][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[51][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[59][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux16~17_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[23][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[31][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[55][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[63][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux16~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux16~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux16~20_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Dado_out[15]~53_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA16|InverterOuNao|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA16|MuxOperacao|MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA16|MuxOperacao|MUX_OUT[0]~2_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA16|MuxOperacao|MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|Add0~86\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|Add0~77_sumout\ : std_logic;
SIGNAL \MUX_JR|saida_MUX[15]~21_combout\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|Add0~86\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|Add0~77_sumout\ : std_logic;
SIGNAL \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[15]~21_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[12][15]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[15]~167_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[15]~168_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[15]~169_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[15]~170_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[16][15]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[20][15]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[24][15]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[28][15]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[15]~171_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[17][15]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[21][15]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[25][15]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[29][15]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[15]~172_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[18][15]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[22][15]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[26][15]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[30][15]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[15]~173_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[19][15]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[23][15]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[27][15]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[31][15]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[15]~174_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[15]~175_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[15]~176_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[15]~177_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA16|Somador|cOut~combout\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|Add0~78\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|Add0~89_sumout\ : std_logic;
SIGNAL \MUX_JR|saida_MUX[16]~24_combout\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|Add0~78\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|Add0~89_sumout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[0][16]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[1][16]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[2][16]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[3][16]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[16]~80_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[4][16]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[5][16]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[6][16]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[7][16]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[16]~81_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[8][16]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[9][16]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[10][16]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[11][16]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[16]~82_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[13][16]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[14][16]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[15][16]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[16]~83_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[16]~84_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[0][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[32][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[1][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[33][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux15~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[2][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[34][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[3][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[35][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux15~1_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[16][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[48][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[17][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[49][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux15~2_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[18][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[50][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[19][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[51][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux15~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux15~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[4][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[36][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[6][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[38][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux15~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[5][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[37][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[7][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[39][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux15~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[20][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[52][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[22][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[54][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux15~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[21][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[53][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[23][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[55][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux15~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux15~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[8][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[40][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[9][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[41][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux15~10_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[24][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[56][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[25][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[57][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux15~11_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[10][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[42][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[11][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[43][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux15~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[26][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[58][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[27][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[59][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux15~13_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux15~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[12][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[44][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[14][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[46][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux15~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[13][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[45][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[15][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[47][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux15~16_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[28][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[60][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[30][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[62][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux15~17_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[29][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[61][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[31][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[63][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux15~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux15~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux15~20_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Dado_out[16]~56_combout\ : std_logic;
SIGNAL \BLOCO_ID|decoderInstru1|OUTPUT~6_combout\ : std_logic;
SIGNAL \BLOCO_ID|MUX_ORI_ANDI_IMEDIATO|saida_MUX[16]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA17|InverterOuNao|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA17|MuxOperacao|MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[16]~24_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[12][16]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[16]~178_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[16]~179_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[16]~180_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[16]~181_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[16][16]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[20][16]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[24][16]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[28][16]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[16]~182_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[17][16]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[21][16]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[25][16]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[29][16]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[16]~183_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[18][16]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[22][16]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[26][16]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[30][16]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[16]~184_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[19][16]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[23][16]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[27][16]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[31][16]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[16]~185_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[16]~186_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[16]~187_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[16]~188_combout\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|Add0~90\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|Add0~97_sumout\ : std_logic;
SIGNAL \MUX_JR|saida_MUX[17]~26_combout\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|Add0~90\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|Add0~97_sumout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[0][17]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[4][17]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[8][17]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[17]~85_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[1][17]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[5][17]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[9][17]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[13][17]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[17]~86_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[2][17]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[6][17]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[10][17]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[14][17]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[17]~87_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[3][17]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[7][17]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[11][17]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[15][17]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[17]~88_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[17]~89_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[0][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[8][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[4][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[12][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux14~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[1][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[9][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[5][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[13][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux14~1_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[2][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[10][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[6][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[14][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux14~2_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[3][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[11][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[7][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[15][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux14~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux14~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[32][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[40][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[34][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[42][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux14~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[36][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[44][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[38][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[46][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux14~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[33][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[41][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[35][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[43][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux14~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[37][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[45][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[39][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[47][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux14~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux14~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[16][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[20][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[17][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[21][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux14~10_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[24][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[28][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[25][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[29][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux14~11_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[18][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[22][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[19][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[23][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux14~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[26][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[30][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[27][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[31][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux14~13_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux14~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[48][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[52][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[49][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[53][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux14~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[56][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[60][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[57][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[61][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux14~16_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[50][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[54][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[51][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[55][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux14~17_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[58][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[62][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[59][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[63][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux14~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux14~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux14~20_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Dado_out[17]~58_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA18|Somador|saida~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA18|InverterOuNao|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA18|MuxOperacao|MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA18|MuxOperacao|MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[17]~26_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[12][17]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[17]~189_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[17]~190_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[17]~191_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[17]~192_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[16][17]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[20][17]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[24][17]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[28][17]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[17]~193_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[17][17]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[21][17]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[25][17]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[29][17]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[17]~194_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[18][17]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[22][17]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[26][17]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[30][17]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[17]~195_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[19][17]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[23][17]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[27][17]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[31][17]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[17]~196_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[17]~197_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[17]~198_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[17]~199_combout\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|Add0~98\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|Add0~101_sumout\ : std_logic;
SIGNAL \MUX_JR|saida_MUX[18]~27_combout\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|Add0~98\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|Add0~101_sumout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[0][18]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[1][18]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[2][18]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[3][18]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[18]~90_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[4][18]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[5][18]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[6][18]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[7][18]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[18]~91_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[8][18]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[9][18]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[10][18]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[11][18]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[18]~92_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[13][18]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[14][18]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[15][18]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[18]~93_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[18]~94_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[0][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[32][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[16][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[48][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux13~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[8][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[40][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[24][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[56][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux13~1_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[4][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[36][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[20][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[52][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux13~2_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[12][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[44][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[28][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[60][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux13~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux13~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[1][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[33][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[17][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[49][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux13~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[9][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[41][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[25][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[57][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux13~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[5][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[37][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[21][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[53][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux13~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[13][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[45][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[29][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[61][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux13~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux13~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[2][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[34][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[18][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[50][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux13~10_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[10][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[42][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[26][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[58][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux13~11_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[6][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[38][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[22][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[54][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux13~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[14][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[46][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[30][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[62][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux13~13_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux13~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[3][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[11][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[35][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[43][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux13~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[7][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[15][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[39][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[47][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux13~16_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[19][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[27][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[51][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[59][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux13~17_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[23][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[31][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[55][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[63][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux13~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux13~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux13~20_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Dado_out[18]~59_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA18|Somador|cOut~combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA19|InverterOuNao|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA19|MuxOperacao|MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[18]~27_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[12][18]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[18]~200_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[18]~201_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[18]~202_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[18]~203_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[16][18]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[20][18]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[24][18]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[28][18]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[18]~204_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[17][18]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[21][18]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[25][18]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[29][18]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[18]~205_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[18][18]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[22][18]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[26][18]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[30][18]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[18]~206_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[19][18]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[23][18]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[27][18]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[31][18]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[18]~207_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[18]~208_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[18]~209_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[18]~210_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA19|Somador|saida~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA19|Somador|cOut~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA19|Somador|cOut~1_combout\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|Add0~102\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|Add0~93_sumout\ : std_logic;
SIGNAL \MUX_JR|saida_MUX[19]~25_combout\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|Add0~102\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|Add0~93_sumout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[0][19]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[4][19]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[8][19]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[19]~95_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[1][19]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[5][19]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[9][19]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[13][19]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[19]~96_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[2][19]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[6][19]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[10][19]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[14][19]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[19]~97_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[3][19]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[7][19]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[11][19]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[15][19]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[19]~98_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[19]~99_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[0][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[32][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[2][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[34][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux12~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[1][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[33][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[3][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[35][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux12~1_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[16][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[48][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[18][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[50][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux12~2_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[17][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[49][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[19][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[51][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux12~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux12~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[4][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[36][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[5][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[37][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux12~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[20][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[52][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[21][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[53][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux12~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[6][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[38][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[7][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[39][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux12~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[22][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[54][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[23][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[55][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux12~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux12~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[8][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[40][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[10][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[42][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux12~10_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[9][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[41][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[11][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[43][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux12~11_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[24][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[56][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[26][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[58][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux12~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[25][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[57][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[27][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[59][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux12~13_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux12~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[12][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[44][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[28][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[60][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux12~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[13][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[45][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[29][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[61][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux12~16_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[14][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[46][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[30][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[62][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux12~17_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[15][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[47][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[31][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[63][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux12~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux12~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux12~20_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Dado_out[19]~57_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA20|InverterOuNao|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA20|MuxOperacao|MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[19]~25_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[12][19]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[19]~211_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[19]~212_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[19]~213_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[19]~214_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[16][19]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[20][19]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[24][19]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[28][19]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[19]~215_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[17][19]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[21][19]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[25][19]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[29][19]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[19]~216_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[18][19]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[22][19]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[26][19]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[30][19]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[19]~217_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[19][19]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[23][19]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[27][19]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[31][19]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[19]~218_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[19]~219_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[19]~220_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[19]~221_combout\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|Add0~94\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|Add0~105_sumout\ : std_logic;
SIGNAL \MUX_JR|saida_MUX[20]~28_combout\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|Add0~94\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|Add0~105_sumout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[0][20]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[1][20]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[2][20]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[3][20]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[20]~100_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[4][20]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[5][20]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[6][20]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[7][20]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[20]~101_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[8][20]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[9][20]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[10][20]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[11][20]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[20]~102_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[13][20]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[14][20]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[15][20]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[20]~103_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[20]~104_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[0][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[8][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[4][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[12][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux11~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[1][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[9][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[5][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[13][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux11~1_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[2][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[10][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[6][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[14][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux11~2_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[3][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[11][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[7][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[15][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux11~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux11~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[32][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[40][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[34][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[42][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux11~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[36][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[44][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[38][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[46][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux11~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[33][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[41][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[35][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[43][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux11~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[37][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[45][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[39][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[47][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux11~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux11~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[16][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[20][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[17][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[21][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux11~10_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[24][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[28][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[25][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[29][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux11~11_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[18][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[22][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[19][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[23][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux11~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[26][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[30][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[27][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[31][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux11~13_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux11~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[48][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[52][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[49][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[53][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux11~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[56][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[60][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[57][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[61][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux11~16_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[50][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[54][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[51][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[55][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux11~17_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[58][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[62][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[59][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[63][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux11~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux11~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux11~20_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Dado_out[20]~60_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA21|InverterOuNao|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA21|MuxOperacao|MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA21|MuxOperacao|MUX_OUT[0]~2_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA21|MuxOperacao|MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[20]~28_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[12][20]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[20]~222_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[20]~223_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[20]~224_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[20]~225_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[16][20]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[20][20]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[24][20]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[28][20]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[20]~226_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[17][20]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[21][20]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[25][20]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[29][20]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[20]~227_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[18][20]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[22][20]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[26][20]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[30][20]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[20]~228_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[19][20]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[23][20]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[27][20]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[31][20]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[20]~229_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[20]~230_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[20]~231_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[20]~232_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA21|Somador|cOut~combout\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|Add0~106\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|Add0~113_sumout\ : std_logic;
SIGNAL \MUX_JR|saida_MUX[21]~30_combout\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|Add0~106\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|Add0~113_sumout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[0][21]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[4][21]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[8][21]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[21]~105_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[1][21]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[5][21]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[9][21]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[13][21]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[21]~106_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[2][21]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[6][21]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[10][21]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[14][21]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[21]~107_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[3][21]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[7][21]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[11][21]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[15][21]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[21]~108_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[21]~109_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[0][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[32][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[16][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[48][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux10~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[8][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[40][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[24][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[56][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux10~1_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[4][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[36][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[20][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[52][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux10~2_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[12][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[44][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[28][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[60][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux10~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux10~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[1][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[33][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[17][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[49][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux10~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[9][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[41][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[25][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[57][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux10~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[5][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[37][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[21][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[53][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux10~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[13][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[45][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[29][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[61][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux10~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux10~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[2][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[10][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[34][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[42][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux10~10_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[6][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[14][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[38][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[46][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux10~11_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[18][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[26][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[50][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[58][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux10~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[22][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[30][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[54][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[62][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux10~13_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux10~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[3][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[35][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[19][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[51][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux10~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[11][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[43][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[27][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[59][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux10~16_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[7][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[39][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[23][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[55][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux10~17_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[15][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[47][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[31][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[63][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux10~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux10~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux10~20_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Dado_out[21]~62_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA22|InverterOuNao|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA22|MuxOperacao|MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[21]~30_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[12][21]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[21]~233_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[21]~234_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[21]~235_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[21]~236_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[16][21]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[20][21]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[24][21]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[28][21]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[21]~237_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[17][21]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[21][21]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[25][21]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[29][21]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[21]~238_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[18][21]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[22][21]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[26][21]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[30][21]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[21]~239_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[19][21]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[23][21]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[27][21]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[31][21]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[21]~240_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[21]~241_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[21]~242_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[21]~243_combout\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|Add0~114\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|Add0~117_sumout\ : std_logic;
SIGNAL \MUX_JR|saida_MUX[22]~31_combout\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|Add0~114\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|Add0~117_sumout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[0][22]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[1][22]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[2][22]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[3][22]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[22]~110_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[4][22]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[5][22]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[6][22]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[7][22]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[22]~111_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[8][22]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[9][22]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[10][22]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[11][22]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[22]~112_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[13][22]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[14][22]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[15][22]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[22]~113_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[22]~114_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[0][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[32][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[2][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[34][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux9~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[1][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[33][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[3][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[35][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux9~1_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[16][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[48][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[18][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[50][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux9~2_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[17][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[49][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[19][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[51][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux9~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux9~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[4][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[36][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[5][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[37][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux9~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[6][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[38][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[7][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[39][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux9~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[20][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[52][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[21][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[53][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux9~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[22][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[54][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[23][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[55][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux9~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux9~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[8][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[40][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[10][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[42][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux9~10_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[9][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[41][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[11][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[43][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux9~11_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[24][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[56][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[26][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[58][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux9~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[25][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[57][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[27][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[59][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux9~13_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux9~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[12][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[44][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[13][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[45][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux9~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[28][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[60][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[29][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[61][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux9~16_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[14][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[46][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[15][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[47][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux9~17_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[30][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[62][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[31][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[63][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux9~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux9~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux9~20_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Dado_out[22]~63_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA23|Somador|saida~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA23|InverterOuNao|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA23|MuxOperacao|MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA23|MuxOperacao|MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[22]~31_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[12][22]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[22]~244_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[22]~245_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[22]~246_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[22]~247_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[16][22]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[20][22]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[24][22]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[28][22]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[22]~248_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[17][22]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[21][22]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[25][22]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[29][22]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[22]~249_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[18][22]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[22][22]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[26][22]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[30][22]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[22]~250_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[19][22]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[23][22]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[27][22]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[31][22]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[22]~251_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[22]~252_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[22]~253_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[22]~254_combout\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|Add0~118\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|Add0~109_sumout\ : std_logic;
SIGNAL \MUX_JR|saida_MUX[23]~29_combout\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|Add0~118\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|Add0~109_sumout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[0][23]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[4][23]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[8][23]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[23]~115_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[1][23]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[5][23]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[9][23]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[13][23]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[23]~116_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[2][23]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[6][23]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[10][23]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[14][23]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[23]~117_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[3][23]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[7][23]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[11][23]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[15][23]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[23]~118_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[23]~119_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[0][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[8][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[4][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[12][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux8~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[1][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[9][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[5][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[13][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux8~1_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[2][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[10][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[6][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[14][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux8~2_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[3][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[11][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[7][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[15][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux8~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux8~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[32][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[33][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[34][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[35][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux8~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[40][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[41][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[42][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[43][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux8~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[36][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[37][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[38][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[39][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux8~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[44][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[45][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[46][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[47][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux8~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux8~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[16][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[24][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[20][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[28][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux8~10_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[17][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[25][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[21][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[29][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux8~11_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[18][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[26][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[22][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[30][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux8~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[19][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[27][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[23][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[31][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux8~13_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux8~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[48][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[56][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[52][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[60][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux8~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[49][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[57][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[53][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[61][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux8~16_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[50][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[58][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[54][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[62][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux8~17_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[51][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[59][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[55][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[63][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux8~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux8~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux8~20_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Dado_out[23]~61_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA23|Somador|cOut~combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA24|InverterOuNao|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA24|MuxOperacao|MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[23]~29_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[12][23]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[23]~255_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[23]~256_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[23]~257_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[23]~258_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[16][23]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[20][23]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[24][23]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[28][23]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[23]~259_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[17][23]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[21][23]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[25][23]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[29][23]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[23]~260_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[18][23]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[22][23]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[26][23]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[30][23]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[23]~261_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[19][23]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[23][23]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[27][23]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[31][23]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[23]~262_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[23]~263_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[23]~264_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[23]~265_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA24|Somador|saida~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA24|Somador|cOut~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA24|Somador|cOut~1_combout\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|Add0~110\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|Add0~1_sumout\ : std_logic;
SIGNAL \MUX_JR|saida_MUX[24]~0_combout\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|Add0~110\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|Add0~1_sumout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[0][24]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[1][24]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[2][24]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[3][24]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[24]~120_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[4][24]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[5][24]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[6][24]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[7][24]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[24]~121_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[8][24]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[9][24]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[10][24]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[11][24]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[24]~122_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[13][24]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[14][24]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[15][24]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[24]~123_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[24]~124_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[0][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[32][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[16][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[48][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux7~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[8][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[40][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[24][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[56][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux7~1_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[4][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[36][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[20][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[52][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux7~2_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[12][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[44][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[28][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[60][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux7~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux7~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[1][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[33][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[17][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[49][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux7~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[9][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[41][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[25][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[57][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux7~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[5][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[37][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[21][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[53][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux7~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[13][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[45][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[29][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[61][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux7~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux7~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[2][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[34][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[18][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[50][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux7~10_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[10][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[42][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[26][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[58][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux7~11_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[6][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[38][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[22][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[54][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux7~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[14][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[46][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[30][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[62][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux7~13_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux7~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[3][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[35][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[7][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[39][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux7~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[11][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[43][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[15][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[47][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux7~16_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[19][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[51][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[23][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[55][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux7~17_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[27][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[59][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[31][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[63][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux7~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux7~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux7~20_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Dado_out[24]~32_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA25|InverterOuNao|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA25|MuxOperacao|MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[24]~0_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[12][24]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[24]~266_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[24]~267_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[24]~268_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[24]~269_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[16][24]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[20][24]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[24][24]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[28][24]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[24]~270_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[17][24]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[21][24]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[25][24]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[29][24]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[24]~271_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[18][24]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[22][24]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[26][24]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[30][24]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[24]~272_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[19][24]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[23][24]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[27][24]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[31][24]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[24]~273_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[24]~274_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[24]~275_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[24]~276_combout\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|Add0~2\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|Add0~5_sumout\ : std_logic;
SIGNAL \MUX_JR|saida_MUX[25]~1_combout\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|Add0~2\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|Add0~5_sumout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[0][25]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[4][25]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[8][25]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[25]~125_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[1][25]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[5][25]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[9][25]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[13][25]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[25]~126_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[2][25]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[6][25]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[10][25]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[14][25]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[25]~127_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[3][25]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[7][25]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[11][25]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[15][25]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[25]~128_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[25]~129_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[0][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[32][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[2][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[34][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux6~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[1][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[33][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[3][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[35][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux6~1_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[16][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[48][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[18][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[50][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux6~2_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[17][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[49][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[19][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[51][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux6~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux6~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[8][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[40][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[10][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[42][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux6~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[9][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[41][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[11][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[43][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux6~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[24][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[56][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[26][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[58][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux6~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[25][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[57][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[27][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[59][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux6~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux6~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[4][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[36][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[5][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[37][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux6~10_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[6][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[38][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[7][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[39][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux6~11_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[20][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[52][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[21][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[53][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux6~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[22][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[54][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[23][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[55][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux6~13_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux6~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[12][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[44][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[13][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[45][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux6~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[28][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[60][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[29][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[61][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux6~16_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[14][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[46][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[15][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[47][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux6~17_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[30][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[62][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[31][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[63][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux6~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux6~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux6~20_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Dado_out[25]~33_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA26|InverterOuNao|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA26|MuxOperacao|MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA26|MuxOperacao|MUX_OUT[0]~2_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA26|MuxOperacao|MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[25]~1_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[12][25]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[25]~277_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[25]~278_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[25]~279_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[25]~280_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[16][25]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[20][25]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[24][25]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[28][25]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[25]~281_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[17][25]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[21][25]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[25][25]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[29][25]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[25]~282_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[18][25]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[22][25]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[26][25]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[30][25]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[25]~283_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[19][25]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[23][25]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[27][25]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[31][25]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[25]~284_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[25]~285_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[25]~286_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[25]~287_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA26|Somador|cOut~combout\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|Add0~6\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|Add0~9_sumout\ : std_logic;
SIGNAL \MUX_JR|saida_MUX[26]~2_combout\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|Add0~6\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|Add0~9_sumout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[0][26]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[1][26]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[2][26]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[3][26]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[26]~130_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[4][26]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[5][26]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[6][26]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[7][26]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[26]~131_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[8][26]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[9][26]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[10][26]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[11][26]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[26]~132_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[13][26]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[14][26]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[15][26]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[26]~133_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[26]~134_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[0][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[8][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[4][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[12][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux5~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[1][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[9][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[5][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[13][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux5~1_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[2][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[10][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[6][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[14][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux5~2_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[3][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[11][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[7][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[15][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux5~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux5~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[32][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[36][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[33][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[37][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux5~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[40][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[44][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[41][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[45][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux5~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[34][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[38][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[35][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[39][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux5~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[42][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[46][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[43][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[47][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux5~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux5~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[16][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[24][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[18][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[26][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux5~10_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[20][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[28][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[22][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[30][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux5~11_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[17][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[25][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[19][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[27][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux5~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[21][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[29][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[23][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[31][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux5~13_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux5~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[48][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[56][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[50][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[58][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux5~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[52][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[60][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[54][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[62][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux5~16_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[49][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[57][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[51][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[59][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux5~17_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[53][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[61][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[55][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[63][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux5~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux5~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux5~20_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Dado_out[26]~34_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA27|InverterOuNao|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA27|MuxOperacao|MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[26]~2_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[12][26]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[26]~288_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[26]~289_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[26]~290_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[26]~291_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[16][26]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[20][26]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[24][26]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[28][26]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[26]~292_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[17][26]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[21][26]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[25][26]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[29][26]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[26]~293_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[18][26]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[22][26]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[26][26]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[30][26]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[26]~294_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[19][26]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[23][26]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[27][26]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[31][26]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[26]~295_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[26]~296_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[26]~297_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[26]~298_combout\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|Add0~10\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|Add0~13_sumout\ : std_logic;
SIGNAL \MUX_JR|saida_MUX[27]~3_combout\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|Add0~10\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|Add0~13_sumout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[0][27]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[4][27]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[8][27]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[27]~135_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[1][27]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[5][27]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[9][27]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[13][27]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[27]~136_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[2][27]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[6][27]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[10][27]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[14][27]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[27]~137_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[3][27]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[7][27]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[11][27]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[15][27]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[27]~138_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[27]~139_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[0][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[32][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[16][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[48][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux4~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[8][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[40][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[24][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[56][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux4~1_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[4][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[36][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[20][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[52][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux4~2_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[12][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[44][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[28][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[60][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux4~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux4~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[1][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[33][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[17][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[49][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux4~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[9][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[41][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[25][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[57][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux4~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[5][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[37][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[21][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[53][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux4~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[13][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[45][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[29][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[61][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux4~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux4~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[2][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[34][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[18][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[50][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux4~10_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[10][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[42][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[26][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[58][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux4~11_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[6][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[38][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[22][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[54][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux4~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[14][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[46][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[30][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[62][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux4~13_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux4~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[3][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[35][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[7][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[39][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux4~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[11][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[43][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[15][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[47][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux4~16_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[19][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[51][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[23][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[55][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux4~17_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[27][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[59][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[31][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[63][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux4~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux4~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux4~20_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Dado_out[27]~35_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA28|Somador|saida~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA28|InverterOuNao|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA28|MuxOperacao|MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA28|MuxOperacao|MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[27]~3_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[12][27]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[27]~299_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[27]~300_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[27]~301_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[27]~302_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[16][27]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[20][27]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[24][27]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[28][27]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[27]~303_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[17][27]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[21][27]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[25][27]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[29][27]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[27]~304_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[18][27]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[22][27]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[26][27]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[30][27]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[27]~305_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[19][27]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[23][27]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[27][27]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[31][27]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[27]~306_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[27]~307_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[27]~308_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[27]~309_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA28|Somador|cOut~combout\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|Add0~14\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|Add0~17_sumout\ : std_logic;
SIGNAL \MUX_JR|saida_MUX[28]~4_combout\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|Add0~14\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|Add0~17_sumout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[0][28]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[1][28]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[2][28]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[3][28]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[28]~140_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[4][28]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[5][28]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[6][28]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[7][28]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[28]~141_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[8][28]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[9][28]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[10][28]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[11][28]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[28]~142_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[13][28]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[14][28]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[15][28]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[28]~143_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[28]~144_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[0][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[32][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[1][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[33][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux3~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[2][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[34][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[3][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[35][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux3~1_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[16][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[48][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[17][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[49][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux3~2_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[18][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[50][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[19][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[51][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux3~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux3~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[8][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[40][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[9][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[41][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux3~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[24][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[56][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[25][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[57][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux3~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[10][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[42][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[11][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[43][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux3~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[26][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[58][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[27][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[59][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux3~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux3~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[4][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[36][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[6][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[38][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux3~10_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[5][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[37][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[7][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[39][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux3~11_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[20][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[52][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[22][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[54][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux3~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[21][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[53][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[23][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[55][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux3~13_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux3~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[12][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[44][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[14][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[46][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux3~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[13][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[45][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[15][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[47][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux3~16_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[28][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[60][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[30][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[62][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux3~17_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[29][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[61][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[31][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[63][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux3~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux3~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux3~20_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Dado_out[28]~36_combout\ : std_logic;
SIGNAL \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[28]~4_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[12][28]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[28]~310_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[28]~311_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[28]~312_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[28]~313_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[16][28]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[20][28]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[24][28]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[28][28]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[28]~314_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[17][28]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[21][28]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[25][28]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[29][28]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[28]~315_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[18][28]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[22][28]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[26][28]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[30][28]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[28]~316_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[19][28]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[23][28]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[27][28]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[31][28]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[28]~317_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[28]~318_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[28]~319_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[28]~320_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA29|InverterOuNao|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA29|MuxOperacao|MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|Add0~18\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|Add0~21_sumout\ : std_logic;
SIGNAL \MUX_JR|saida_MUX[29]~5_combout\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|Add0~18\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|Add0~21_sumout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[0][29]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[4][29]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[8][29]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[29]~145_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[1][29]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[5][29]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[9][29]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[13][29]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[29]~146_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[2][29]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[6][29]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[10][29]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[14][29]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[29]~147_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[3][29]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[7][29]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[11][29]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[15][29]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[29]~148_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[29]~149_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[0][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[8][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[4][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[12][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux2~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[1][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[9][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[5][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[13][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux2~1_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[2][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[10][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[6][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[14][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux2~2_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[3][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[11][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[7][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[15][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux2~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux2~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[32][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[40][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[33][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[41][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux2~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[36][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[44][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[37][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[45][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux2~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[34][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[42][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[35][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[43][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux2~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[38][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[46][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[39][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[47][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux2~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux2~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[16][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[24][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[20][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[28][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux2~10_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[17][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[25][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[21][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[29][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux2~11_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[18][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[26][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[22][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[30][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux2~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[19][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[27][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[23][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[31][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux2~13_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux2~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[48][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[49][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[50][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[51][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux2~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[56][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[57][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[58][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[59][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux2~16_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[52][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[53][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[54][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[55][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux2~17_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[60][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[61][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[62][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[63][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux2~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux2~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux2~20_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Dado_out[29]~37_combout\ : std_logic;
SIGNAL \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[29]~5_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[12][29]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[29]~321_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[29]~322_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[29]~323_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[29]~324_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[16][29]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[20][29]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[24][29]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[28][29]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[29]~325_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[17][29]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[21][29]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[25][29]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[29][29]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[29]~326_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[18][29]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[22][29]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[26][29]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[30][29]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[29]~327_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[19][29]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[23][29]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[27][29]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[31][29]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[29]~328_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[29]~329_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[29]~330_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[29]~331_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA30|InverterOuNao|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA30|Somador|saida~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA30|MuxOperacao|MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA30|MuxOperacao|MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA30|Somador|cOut~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA30|Somador|cOut~1_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA30|Somador|cOut~combout\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|Add0~22\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|Add0~25_sumout\ : std_logic;
SIGNAL \MUX_JR|saida_MUX[30]~6_combout\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|Add0~22\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|Add0~25_sumout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[0][30]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[1][30]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[2][30]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[3][30]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[30]~150_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[4][30]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[5][30]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[6][30]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[7][30]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[30]~151_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[8][30]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[9][30]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[10][30]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[11][30]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[30]~152_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[13][30]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[14][30]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[15][30]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[30]~153_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[30]~154_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[0][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[32][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[16][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[48][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux1~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[8][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[40][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[24][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[56][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux1~1_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[4][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[36][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[20][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[52][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux1~2_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[12][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[44][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[28][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[60][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux1~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux1~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[1][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[33][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[17][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[49][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux1~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[9][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[41][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[25][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[57][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux1~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[5][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[37][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[21][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[53][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux1~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[13][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[45][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[29][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[61][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux1~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux1~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[2][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[34][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[18][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[50][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux1~10_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[10][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[42][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[26][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[58][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux1~11_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[6][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[38][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[22][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[54][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux1~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[14][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[46][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[30][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[62][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux1~13_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux1~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[3][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[35][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[7][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[39][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux1~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[11][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[43][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[15][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[47][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux1~16_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[19][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[51][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[23][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[55][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux1~17_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[27][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[59][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[31][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[63][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux1~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux1~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux1~20_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Dado_out[30]~38_combout\ : std_logic;
SIGNAL \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[30]~6_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[12][30]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[30]~332_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[30]~333_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[30]~334_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[30]~335_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[16][30]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[20][30]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[24][30]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[28][30]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[30]~336_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[17][30]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[21][30]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[25][30]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[29][30]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[30]~337_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[18][30]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[22][30]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[26][30]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[30][30]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[30]~338_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[19][30]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[23][30]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[27][30]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[31][30]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[30]~339_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[30]~340_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[30]~341_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[30]~342_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA31|InverterOuNao|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA31|MuxOperacao|MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|Add0~26\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|Add0~29_sumout\ : std_logic;
SIGNAL \MUX_JR|saida_MUX[31]~7_combout\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|Add0~26\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|Add0~29_sumout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[0][31]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[4][31]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[8][31]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[31]~155_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[1][31]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[5][31]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[9][31]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[13][31]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[31]~156_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[2][31]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[6][31]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[10][31]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[14][31]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[31]~157_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[3][31]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[7][31]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[11][31]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[15][31]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[31]~158_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[31]~159_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[0][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[32][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[2][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[34][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux0~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[1][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[33][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[3][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[35][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux0~1_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[16][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[48][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[18][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[50][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux0~2_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[17][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[49][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[19][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[51][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux0~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux0~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[8][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[40][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[10][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[42][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux0~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[9][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[41][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[11][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[43][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux0~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[24][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[56][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[26][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[58][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux0~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[25][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[57][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[27][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[59][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux0~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux0~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[4][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[36][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[5][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[37][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux0~10_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[20][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[52][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[21][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[53][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux0~11_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[6][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[38][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[7][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[39][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux0~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[22][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[54][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[23][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[55][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux0~13_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux0~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[12][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[44][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[28][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[60][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux0~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[13][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[45][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[29][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[61][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux0~16_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[14][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[46][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[30][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[62][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux0~17_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[15][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[47][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[31][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[63][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux0~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux0~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux0~20_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Dado_out[31]~39_combout\ : std_logic;
SIGNAL \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[31]~7_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[12][31]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[31]~343_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[31]~344_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[31]~345_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[31]~346_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[16][31]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[20][31]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[24][31]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[28][31]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[31]~347_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[17][31]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[21][31]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[25][31]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[29][31]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[31]~348_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[18][31]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[22][31]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[26][31]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[30][31]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[31]~349_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[19][31]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[23][31]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[27][31]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[31][31]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[31]~350_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[31]~351_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[31]~352_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[31]~353_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA32|InverterOuNao|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA32|Somador|saida~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA32|MuxOperacao|MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA32|MuxOperacao|MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA1|MuxOperacao|MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA1|MuxOperacao|MUX_OUT[0]~3_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA1|MuxOperacao|MUX_OUT[0]~4_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA1|MuxOperacao|MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA1|MuxOperacao|MUX_OUT[0]~2_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|Equal0~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|Equal0~1_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|Equal0~2_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|Equal0~3_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|Equal0~4_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|Equal0~5_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|Equal0~6_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|Equal0~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|MUXULA_BEQBNE|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \MEM_WB|DOUT[78]~0_combout\ : std_logic;
SIGNAL \comb~0_combout\ : std_logic;
SIGNAL \BLOCO_IF|PC_REG|DOUT[0]~2_combout\ : std_logic;
SIGNAL \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[1]~10_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[12][1]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[1]~13_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[1]~14_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[1]~15_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[1]~16_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[16][1]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[20][1]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[24][1]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[28][1]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[1]~17_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[17][1]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[21][1]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[25][1]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[29][1]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[1]~18_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[18][1]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[22][1]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[26][1]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[30][1]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[1]~19_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[19][1]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[23][1]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[27][1]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[31][1]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[1]~20_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[1]~21_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[1]~22_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[1]~23_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA4|Somador|saida~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA4|Somador|cOut~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA6|Somador|cOut~combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA8|MuxOperacao|MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Decoder0~1_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[0][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[1][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[16][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[17][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux24~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[8][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[9][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[24][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[25][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux24~1_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[4][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[5][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[20][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[21][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux24~2_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[12][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[13][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[28][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[29][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux24~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux24~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[32][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[40][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[33][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[41][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux24~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[36][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[44][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[37][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[45][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux24~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[48][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[56][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[49][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[57][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux24~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[52][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[60][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[53][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[61][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux24~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux24~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[2][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[6][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[3][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[7][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux24~10_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[10][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[14][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[11][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[15][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux24~11_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[18][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[22][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[19][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[23][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux24~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[26][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[30][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[27][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[31][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux24~13_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux24~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[34][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[35][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[50][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[51][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux24~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[42][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[43][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[58][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[59][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux24~16_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[38][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[39][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[54][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[55][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux24~17_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[46][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[47][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[62][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[63][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux24~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux24~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux24~20_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Dado_out[7]~45_combout\ : std_logic;
SIGNAL \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[7]~13_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[12][7]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[7]~79_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[7]~80_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[7]~81_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[7]~82_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[16][7]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[20][7]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[24][7]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[28][7]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[7]~83_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[17][7]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[21][7]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[25][7]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[29][7]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[7]~84_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[18][7]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[22][7]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[26][7]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[30][7]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[7]~85_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[19][7]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[23][7]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[27][7]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[31][7]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[7]~86_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[7]~87_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[7]~88_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaA[7]~89_combout\ : std_logic;
SIGNAL \MUX_JR|saida_MUX[7]~13_combout\ : std_logic;
SIGNAL \BLOCO_IF|ROM1|Mux19~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|Add0~53_sumout\ : std_logic;
SIGNAL \MUX_JR|saida_MUX[6]~15_combout\ : std_logic;
SIGNAL \BLOCO_IF|ROM1|Mux26~1_combout\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|Add0~49_sumout\ : std_logic;
SIGNAL \MUX_JR|saida_MUX[5]~14_combout\ : std_logic;
SIGNAL \BLOCO_IF|ROM1|Mux27~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|Add0~41_sumout\ : std_logic;
SIGNAL \MUX_JR|saida_MUX[4]~12_combout\ : std_logic;
SIGNAL \BLOCO_IF|ROM1|Mux29~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|Add0~37_sumout\ : std_logic;
SIGNAL \MUX_JR|saida_MUX[2]~11_combout\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|Add0~38\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|Add0~33_sumout\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|Add0~33_sumout\ : std_logic;
SIGNAL \MUX_JR|saida_MUX[3]~9_combout\ : std_logic;
SIGNAL \BLOCO_IF|ROM1|Mux0~0_combout\ : std_logic;
SIGNAL \BLOCO_ID|decoderInstru1|OUTPUT[4]~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Dado_out[0]~40_combout\ : std_logic;
SIGNAL \MUX_JR|saida_MUX[0]~8_combout\ : std_logic;
SIGNAL \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[0]~8_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|registrador[0][0]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[0]~1_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[0]~2_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[0]~3_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|saidaB[0]~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[0][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[1][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[2][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[3][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux31~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[8][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[9][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[10][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[11][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux31~1_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[4][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[5][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[6][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[7][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux31~2_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[12][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[13][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[14][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[15][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux31~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux31~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[16][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[24][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[20][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[28][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux31~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[17][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[25][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[21][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[29][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux31~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[18][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[26][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[22][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[30][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux31~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[19][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[27][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[23][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[31][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux31~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux31~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[32][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[33][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[34][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[35][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux31~10_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[40][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[41][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[42][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[43][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux31~11_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[36][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[37][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[38][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[39][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux31~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[44][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[45][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[46][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[47][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux31~13_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux31~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[48][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[56][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[52][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[60][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux31~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[49][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[57][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[53][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[61][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux31~16_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[50][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[58][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[54][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[62][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux31~17_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[51][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[59][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[55][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|memRAM[63][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux31~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux31~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|Mux31~20_combout\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \MUX_INFO|MUX_OUT[24]~0_combout\ : std_logic;
SIGNAL \MUX_INFO|MUX_OUT[25]~1_combout\ : std_logic;
SIGNAL \MUX_INFO|MUX_OUT[26]~2_combout\ : std_logic;
SIGNAL \MUX_INFO|MUX_OUT[27]~3_combout\ : std_logic;
SIGNAL \MUX_INFO|MUX_OUT[28]~4_combout\ : std_logic;
SIGNAL \MUX_INFO|MUX_OUT[29]~5_combout\ : std_logic;
SIGNAL \MUX_INFO|MUX_OUT[30]~6_combout\ : std_logic;
SIGNAL \MUX_INFO|MUX_OUT[31]~7_combout\ : std_logic;
SIGNAL \MUX_INFO|MUX_OUT[0]~8_combout\ : std_logic;
SIGNAL \MUX_INFO|MUX_OUT[3]~9_combout\ : std_logic;
SIGNAL \MUX_INFO|MUX_OUT[1]~10_combout\ : std_logic;
SIGNAL \MUX_INFO|MUX_OUT[2]~11_combout\ : std_logic;
SIGNAL \HEX_0|HEX|rascSaida7seg[0]~0_combout\ : std_logic;
SIGNAL \HEX_0|HEX|rascSaida7seg[1]~1_combout\ : std_logic;
SIGNAL \HEX_0|HEX|rascSaida7seg[2]~2_combout\ : std_logic;
SIGNAL \HEX_0|HEX|rascSaida7seg[3]~3_combout\ : std_logic;
SIGNAL \HEX_0|HEX|rascSaida7seg[4]~4_combout\ : std_logic;
SIGNAL \HEX_0|HEX|rascSaida7seg[5]~5_combout\ : std_logic;
SIGNAL \HEX_0|HEX|rascSaida7seg[6]~6_combout\ : std_logic;
SIGNAL \MUX_INFO|MUX_OUT[4]~12_combout\ : std_logic;
SIGNAL \MUX_INFO|MUX_OUT[7]~13_combout\ : std_logic;
SIGNAL \MUX_INFO|MUX_OUT[5]~14_combout\ : std_logic;
SIGNAL \MUX_INFO|MUX_OUT[6]~15_combout\ : std_logic;
SIGNAL \HEX_1|HEX|rascSaida7seg[0]~0_combout\ : std_logic;
SIGNAL \HEX_1|HEX|rascSaida7seg[1]~1_combout\ : std_logic;
SIGNAL \HEX_1|HEX|rascSaida7seg[2]~2_combout\ : std_logic;
SIGNAL \HEX_1|HEX|rascSaida7seg[3]~3_combout\ : std_logic;
SIGNAL \HEX_1|HEX|rascSaida7seg[4]~4_combout\ : std_logic;
SIGNAL \HEX_1|HEX|rascSaida7seg[5]~5_combout\ : std_logic;
SIGNAL \HEX_1|HEX|rascSaida7seg[6]~6_combout\ : std_logic;
SIGNAL \MUX_INFO|MUX_OUT[8]~16_combout\ : std_logic;
SIGNAL \MUX_INFO|MUX_OUT[11]~17_combout\ : std_logic;
SIGNAL \MUX_INFO|MUX_OUT[9]~18_combout\ : std_logic;
SIGNAL \MUX_INFO|MUX_OUT[10]~19_combout\ : std_logic;
SIGNAL \HEX_2|HEX|rascSaida7seg[0]~0_combout\ : std_logic;
SIGNAL \HEX_2|HEX|rascSaida7seg[1]~1_combout\ : std_logic;
SIGNAL \HEX_2|HEX|rascSaida7seg[2]~2_combout\ : std_logic;
SIGNAL \HEX_2|HEX|rascSaida7seg[3]~3_combout\ : std_logic;
SIGNAL \HEX_2|HEX|rascSaida7seg[4]~4_combout\ : std_logic;
SIGNAL \HEX_2|HEX|rascSaida7seg[5]~5_combout\ : std_logic;
SIGNAL \HEX_2|HEX|rascSaida7seg[6]~6_combout\ : std_logic;
SIGNAL \MUX_INFO|MUX_OUT[12]~20_combout\ : std_logic;
SIGNAL \MUX_INFO|MUX_OUT[15]~21_combout\ : std_logic;
SIGNAL \MUX_INFO|MUX_OUT[13]~22_combout\ : std_logic;
SIGNAL \MUX_INFO|MUX_OUT[14]~23_combout\ : std_logic;
SIGNAL \HEX_3|HEX|rascSaida7seg[0]~0_combout\ : std_logic;
SIGNAL \HEX_3|HEX|rascSaida7seg[1]~1_combout\ : std_logic;
SIGNAL \HEX_3|HEX|rascSaida7seg[2]~2_combout\ : std_logic;
SIGNAL \HEX_3|HEX|rascSaida7seg[3]~3_combout\ : std_logic;
SIGNAL \HEX_3|HEX|rascSaida7seg[4]~4_combout\ : std_logic;
SIGNAL \HEX_3|HEX|rascSaida7seg[5]~5_combout\ : std_logic;
SIGNAL \HEX_3|HEX|rascSaida7seg[6]~6_combout\ : std_logic;
SIGNAL \MUX_INFO|MUX_OUT[16]~24_combout\ : std_logic;
SIGNAL \MUX_INFO|MUX_OUT[19]~25_combout\ : std_logic;
SIGNAL \MUX_INFO|MUX_OUT[17]~26_combout\ : std_logic;
SIGNAL \MUX_INFO|MUX_OUT[18]~27_combout\ : std_logic;
SIGNAL \HEX_4|HEX|rascSaida7seg[0]~0_combout\ : std_logic;
SIGNAL \HEX_4|HEX|rascSaida7seg[1]~1_combout\ : std_logic;
SIGNAL \HEX_4|HEX|rascSaida7seg[2]~2_combout\ : std_logic;
SIGNAL \HEX_4|HEX|rascSaida7seg[3]~3_combout\ : std_logic;
SIGNAL \HEX_4|HEX|rascSaida7seg[4]~4_combout\ : std_logic;
SIGNAL \HEX_4|HEX|rascSaida7seg[5]~5_combout\ : std_logic;
SIGNAL \HEX_4|HEX|rascSaida7seg[6]~6_combout\ : std_logic;
SIGNAL \MUX_INFO|MUX_OUT[20]~28_combout\ : std_logic;
SIGNAL \MUX_INFO|MUX_OUT[23]~29_combout\ : std_logic;
SIGNAL \MUX_INFO|MUX_OUT[21]~30_combout\ : std_logic;
SIGNAL \MUX_INFO|MUX_OUT[22]~31_combout\ : std_logic;
SIGNAL \HEX_5|HEX|rascSaida7seg[0]~0_combout\ : std_logic;
SIGNAL \HEX_5|HEX|rascSaida7seg[1]~1_combout\ : std_logic;
SIGNAL \HEX_5|HEX|rascSaida7seg[2]~2_combout\ : std_logic;
SIGNAL \HEX_5|HEX|rascSaida7seg[3]~3_combout\ : std_logic;
SIGNAL \HEX_5|HEX|rascSaida7seg[4]~4_combout\ : std_logic;
SIGNAL \HEX_5|HEX|rascSaida7seg[5]~5_combout\ : std_logic;
SIGNAL \HEX_5|HEX|rascSaida7seg[6]~6_combout\ : std_logic;
SIGNAL \BLOCO_ID|decoderOPCODE|Equal6~1_combout\ : std_logic;
SIGNAL \ID_EX|DOUT\ : std_logic_vector(191 DOWNTO 0);
SIGNAL \IF_ID|DOUT\ : std_logic_vector(95 DOWNTO 0);
SIGNAL \MEM_WB|DOUT\ : std_logic_vector(147 DOWNTO 0);
SIGNAL \BLOCO_IF|PC_REG|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \EX_MEM|DOUT\ : std_logic_vector(211 DOWNTO 0);
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux30~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux30~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux30~2_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux30~1_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux30~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux28~20_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux28~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux28~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux28~17_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux28~16_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux28~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux28~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux28~13_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux28~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux28~11_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux28~10_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux28~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux28~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux28~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux28~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux28~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux28~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux28~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux28~2_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux28~1_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux28~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][3]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux31~20_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux31~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux31~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux31~17_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux31~16_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux31~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux31~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux31~13_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux31~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux31~11_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux31~10_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux31~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux31~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux31~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux31~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux31~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux31~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux31~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux31~2_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux31~1_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux31~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][0]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][0]~q\ : std_logic;
SIGNAL \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[8]~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux0~20_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux0~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux0~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux0~17_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux0~16_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux0~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux0~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux0~13_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux0~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux0~11_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux0~10_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux0~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux0~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux0~7_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[0]~3_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[0]~2_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[0]~1_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~12_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~11_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~10_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][0]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][0]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][0]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][0]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~9_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~8_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][0]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][0]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][0]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][0]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~7_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][0]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][0]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][0]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][0]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~6_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][0]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][0]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][0]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][0]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~5_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][0]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][0]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][0]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][0]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~4_combout\ : std_logic;
SIGNAL \IF_ID|ALT_INV_DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~3_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~2_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][0]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][0]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][0]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][0]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~1_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][0]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][0]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][0]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][0]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][0]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][0]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][0]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][0]~q\ : std_logic;
SIGNAL \MEM_WB|ALT_INV_DOUT\ : std_logic_vector(147 DOWNTO 0);
SIGNAL \BLOCO_MEM|MUXULA_BEQBNE|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \EX_MEM|ALT_INV_DOUT\ : std_logic_vector(164 DOWNTO 96);
SIGNAL \BLOCO_ID|decoderFUNCT|ALT_INV_Equal4~0_combout\ : std_logic;
SIGNAL \BLOCO_ID|decoderOPCODE|ALT_INV_Equal6~0_combout\ : std_logic;
SIGNAL \BLOCO_ID|MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[1]~2_combout\ : std_logic;
SIGNAL \BLOCO_ID|MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[0]~1_combout\ : std_logic;
SIGNAL \BLOCO_ID|MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[6]~4_combout\ : std_logic;
SIGNAL \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[6]~3_combout\ : std_logic;
SIGNAL \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT~2_combout\ : std_logic;
SIGNAL \BLOCO_ID|decoderInstru1|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT~1_combout\ : std_logic;
SIGNAL \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT~0_combout\ : std_logic;
SIGNAL \BLOCO_ID|decoderOPCODE|ALT_INV_Equal9~0_combout\ : std_logic;
SIGNAL \BLOCO_ID|decoderFUNCT|ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \BLOCO_ID|decoderFUNCT|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \BLOCO_ID|decoderOPCODE|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \ID_EX|ALT_INV_DOUT\ : std_logic_vector(184 DOWNTO 0);
SIGNAL \MUX_INFO|ALT_INV_MUX_OUT[22]~31_combout\ : std_logic;
SIGNAL \BLOCO_IF|PC_REG|ALT_INV_DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[22]~31_combout\ : std_logic;
SIGNAL \MUX_INFO|ALT_INV_MUX_OUT[21]~30_combout\ : std_logic;
SIGNAL \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[21]~30_combout\ : std_logic;
SIGNAL \MUX_INFO|ALT_INV_MUX_OUT[23]~29_combout\ : std_logic;
SIGNAL \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[23]~29_combout\ : std_logic;
SIGNAL \MUX_INFO|ALT_INV_MUX_OUT[20]~28_combout\ : std_logic;
SIGNAL \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[20]~28_combout\ : std_logic;
SIGNAL \MUX_INFO|ALT_INV_MUX_OUT[18]~27_combout\ : std_logic;
SIGNAL \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[18]~27_combout\ : std_logic;
SIGNAL \MUX_INFO|ALT_INV_MUX_OUT[17]~26_combout\ : std_logic;
SIGNAL \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[17]~26_combout\ : std_logic;
SIGNAL \MUX_INFO|ALT_INV_MUX_OUT[19]~25_combout\ : std_logic;
SIGNAL \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[19]~25_combout\ : std_logic;
SIGNAL \MUX_INFO|ALT_INV_MUX_OUT[16]~24_combout\ : std_logic;
SIGNAL \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[16]~24_combout\ : std_logic;
SIGNAL \MUX_INFO|ALT_INV_MUX_OUT[14]~23_combout\ : std_logic;
SIGNAL \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[14]~23_combout\ : std_logic;
SIGNAL \MUX_INFO|ALT_INV_MUX_OUT[13]~22_combout\ : std_logic;
SIGNAL \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[13]~22_combout\ : std_logic;
SIGNAL \MUX_INFO|ALT_INV_MUX_OUT[15]~21_combout\ : std_logic;
SIGNAL \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[15]~21_combout\ : std_logic;
SIGNAL \MUX_INFO|ALT_INV_MUX_OUT[12]~20_combout\ : std_logic;
SIGNAL \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[12]~20_combout\ : std_logic;
SIGNAL \MUX_INFO|ALT_INV_MUX_OUT[10]~19_combout\ : std_logic;
SIGNAL \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[10]~19_combout\ : std_logic;
SIGNAL \MUX_INFO|ALT_INV_MUX_OUT[9]~18_combout\ : std_logic;
SIGNAL \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[9]~18_combout\ : std_logic;
SIGNAL \MUX_INFO|ALT_INV_MUX_OUT[11]~17_combout\ : std_logic;
SIGNAL \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[11]~17_combout\ : std_logic;
SIGNAL \MUX_INFO|ALT_INV_MUX_OUT[8]~16_combout\ : std_logic;
SIGNAL \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[8]~16_combout\ : std_logic;
SIGNAL \MUX_INFO|ALT_INV_MUX_OUT[6]~15_combout\ : std_logic;
SIGNAL \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[6]~15_combout\ : std_logic;
SIGNAL \MUX_INFO|ALT_INV_MUX_OUT[5]~14_combout\ : std_logic;
SIGNAL \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[5]~14_combout\ : std_logic;
SIGNAL \MUX_INFO|ALT_INV_MUX_OUT[7]~13_combout\ : std_logic;
SIGNAL \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[7]~13_combout\ : std_logic;
SIGNAL \MUX_INFO|ALT_INV_MUX_OUT[4]~12_combout\ : std_logic;
SIGNAL \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[4]~12_combout\ : std_logic;
SIGNAL \MUX_INFO|ALT_INV_MUX_OUT[2]~11_combout\ : std_logic;
SIGNAL \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[2]~11_combout\ : std_logic;
SIGNAL \MUX_INFO|ALT_INV_MUX_OUT[1]~10_combout\ : std_logic;
SIGNAL \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[1]~10_combout\ : std_logic;
SIGNAL \MUX_INFO|ALT_INV_MUX_OUT[3]~9_combout\ : std_logic;
SIGNAL \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[3]~9_combout\ : std_logic;
SIGNAL \MUX_INFO|ALT_INV_MUX_OUT[0]~8_combout\ : std_logic;
SIGNAL \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[0]~8_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ALT_INV_Equal0~6_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ALT_INV_Equal0~5_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ALT_INV_Equal0~4_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA2|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA4|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA3|Somador|ALT_INV_cOut~combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA2|Somador|ALT_INV_cOut~combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA5|Somador|ALT_INV_cOut~combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA10|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA11|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA12|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA13|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA13|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA13|Somador|ALT_INV_saida~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA14|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA18|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA18|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA18|Somador|ALT_INV_saida~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA15|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA17|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA19|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA18|Somador|ALT_INV_cOut~combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA16|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA20|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA21|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA24|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA23|Somador|ALT_INV_cOut~combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA22|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA23|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA23|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA23|Somador|ALT_INV_saida~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[31]~7_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA32|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA32|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA32|Somador|ALT_INV_saida~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA32|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[30]~6_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA31|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA31|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA30|Somador|ALT_INV_cOut~combout\ : std_logic;
SIGNAL \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[29]~5_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA30|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA30|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA30|Somador|ALT_INV_saida~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA30|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[28]~4_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA29|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA29|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA28|Somador|ALT_INV_cOut~combout\ : std_logic;
SIGNAL \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[27]~3_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA28|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA28|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA28|Somador|ALT_INV_saida~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA28|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA11|MuxOperacao|ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[26]~2_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA27|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA27|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA26|Somador|ALT_INV_cOut~combout\ : std_logic;
SIGNAL \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[25]~1_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA26|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA26|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[24]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA25|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA25|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA24|Somador|ALT_INV_cOut~1_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA24|Somador|ALT_INV_cOut~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA24|Somador|ALT_INV_saida~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA24|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA23|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA22|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA21|Somador|ALT_INV_cOut~combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA21|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA20|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA19|Somador|ALT_INV_cOut~1_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA19|Somador|ALT_INV_cOut~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA19|Somador|ALT_INV_saida~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA19|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA18|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA17|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA16|Somador|ALT_INV_cOut~combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA16|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA15|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA14|Somador|ALT_INV_cOut~1_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA14|Somador|ALT_INV_cOut~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA14|Somador|ALT_INV_saida~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA13|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA12|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA11|Somador|ALT_INV_cOut~combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA11|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA10|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA9|Somador|ALT_INV_cOut~1_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA9|Somador|ALT_INV_cOut~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA9|Somador|ALT_INV_saida~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA8|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA7|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA6|Somador|ALT_INV_cOut~combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA6|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA5|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA4|Somador|ALT_INV_cOut~1_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA4|Somador|ALT_INV_cOut~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA4|Somador|ALT_INV_saida~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA3|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA2|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA1|Somador|ALT_INV_cOut~combout\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|ALT_INV_Add0~117_sumout\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|ALT_INV_Add0~117_sumout\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|ALT_INV_Add0~113_sumout\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|ALT_INV_Add0~113_sumout\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|ALT_INV_Add0~109_sumout\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|ALT_INV_Add0~109_sumout\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|ALT_INV_Add0~105_sumout\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|ALT_INV_Add0~105_sumout\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|ALT_INV_Add0~101_sumout\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|ALT_INV_Add0~101_sumout\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|ALT_INV_Add0~97_sumout\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|ALT_INV_Add0~97_sumout\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|ALT_INV_Add0~93_sumout\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|ALT_INV_Add0~93_sumout\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|ALT_INV_Add0~89_sumout\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|ALT_INV_Add0~89_sumout\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|ALT_INV_Add0~85_sumout\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|ALT_INV_Add0~85_sumout\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|ALT_INV_Add0~81_sumout\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|ALT_INV_Add0~81_sumout\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|ALT_INV_Add0~77_sumout\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|ALT_INV_Add0~77_sumout\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|ALT_INV_Add0~73_sumout\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|ALT_INV_Add0~73_sumout\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|ALT_INV_Add0~69_sumout\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|ALT_INV_Add0~69_sumout\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|ALT_INV_Add0~65_sumout\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|ALT_INV_Add0~65_sumout\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \BLOCO_EX|Somador2|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \BLOCO_IF|Somador1|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \ALT_INV_SW[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[0]~input_o\ : std_logic;
SIGNAL \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[13]~13_combout\ : std_logic;
SIGNAL \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[13]~12_combout\ : std_logic;
SIGNAL \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[13]~11_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA14|MuxOperacao|ALT_INV_MUX_OUT[0]~4_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA14|MuxOperacao|ALT_INV_MUX_OUT[0]~3_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA14|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA14|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~4_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~3_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA30|Somador|ALT_INV_cOut~1_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA30|Somador|ALT_INV_cOut~0_combout\ : std_logic;
SIGNAL \BLOCO_ID|MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[0]~6_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA21|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA21|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA11|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA11|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA16|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA16|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA26|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA26|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~4_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~3_combout\ : std_logic;
SIGNAL \BLOCO_EX|ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ : std_logic;
SIGNAL \BLOCO_ID|MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[0]~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Decoder0~93_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Decoder0~90_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Decoder0~87_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Decoder0~84_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Decoder0~81_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Decoder0~78_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Decoder0~75_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Decoder0~72_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Decoder0~69_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Decoder0~66_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Decoder0~63_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Decoder0~60_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Decoder0~57_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Decoder0~54_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Decoder0~51_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Decoder0~48_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Decoder0~45_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Decoder0~42_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Decoder0~39_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Decoder0~36_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Decoder0~33_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Decoder0~30_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Decoder0~27_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Decoder0~24_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Decoder0~21_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Decoder0~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Decoder0~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Decoder0~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Decoder0~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Decoder0~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Decoder0~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Decoder0~0_combout\ : std_logic;
SIGNAL \BLOCO_IF|ROM1|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux9~20_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux9~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux9~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux9~17_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux9~16_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux9~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux9~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux9~13_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux9~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux9~11_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux9~10_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux9~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux9~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux9~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux9~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux9~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux9~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux9~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux9~2_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux9~1_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][22]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux10~20_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux10~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux10~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux10~17_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux10~16_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux10~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux10~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux10~13_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux10~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux10~11_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux10~10_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux10~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux10~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux10~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux10~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux10~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux10~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux10~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux10~2_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux10~1_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][21]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux8~20_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux8~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux8~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux8~17_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux8~16_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux8~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux8~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux8~13_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux8~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux8~11_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux8~10_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux8~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux8~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux8~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux8~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux8~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux8~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux8~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux8~2_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux8~1_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][23]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux11~20_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux11~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux11~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux11~17_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux11~16_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux11~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux11~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux11~13_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux11~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux11~11_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux11~10_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux11~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux11~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux11~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux11~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux11~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux11~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux11~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux11~2_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux11~1_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][20]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux13~20_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux13~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux13~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux13~17_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux13~16_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux13~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux13~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux13~13_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux13~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux13~11_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux13~10_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux13~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux13~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux13~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux13~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux13~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux13~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux13~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux13~2_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux13~1_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][18]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux14~20_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux14~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux14~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux14~17_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux14~16_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux14~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux14~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux14~13_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux14~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux14~11_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux14~10_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux14~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux14~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux14~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux14~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux14~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux14~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux14~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux14~2_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux14~1_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][17]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux12~20_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux12~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux12~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux12~17_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux12~16_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux12~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux12~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux12~13_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux12~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux12~11_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux12~10_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux12~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux12~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux12~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux12~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux12~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux12~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux12~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux12~2_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux12~1_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][19]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux15~20_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux15~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux15~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux15~17_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux15~16_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux15~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux15~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux15~13_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux15~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux15~11_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux15~10_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux15~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux15~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux15~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux15~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux15~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux15~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux15~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux15~2_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux15~1_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][16]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux17~20_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux17~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux17~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux17~17_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux17~16_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux17~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux17~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux17~13_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux17~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux17~11_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux17~10_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux17~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux17~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux17~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux17~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux17~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux17~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux17~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux17~2_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux17~1_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux17~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][14]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux18~20_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux18~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux18~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux18~17_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux18~16_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux18~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux18~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux18~13_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux18~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux18~11_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux18~10_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux18~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux18~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux18~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux18~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux18~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux18~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux18~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux18~2_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux18~1_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux18~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][13]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux16~20_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux16~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux16~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux16~17_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux16~16_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux16~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux16~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux16~13_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux16~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux16~11_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux16~10_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux16~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux16~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux16~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux16~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux16~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux16~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux16~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux16~2_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux16~1_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux16~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][15]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux19~20_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux19~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux19~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux19~17_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux19~16_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux19~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux19~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux19~13_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux19~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux19~11_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux19~10_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux19~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux19~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux19~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux19~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux19~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux19~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux19~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux19~2_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux19~1_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux19~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][12]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux21~20_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux21~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux21~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux21~17_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux21~16_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux21~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux21~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux21~13_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux21~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux21~11_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux21~10_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux21~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux21~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux21~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux21~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux21~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux21~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux21~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux21~2_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux21~1_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux21~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][10]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux22~20_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux22~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux22~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux22~17_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux22~16_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux22~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux22~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux22~13_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux22~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux22~11_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux22~10_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux22~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux22~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux22~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux22~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux22~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux22~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux22~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux22~2_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux22~1_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux22~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][9]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux20~20_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux20~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux20~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux20~17_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux20~16_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux20~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux20~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux20~13_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux20~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux20~11_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux20~10_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux20~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux20~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux20~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux20~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux20~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux20~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux20~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux20~2_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux20~1_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux20~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][11]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux23~20_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux23~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux23~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux23~17_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux23~16_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux23~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux23~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux23~13_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux23~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux23~11_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux23~10_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux23~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux23~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux23~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux23~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux23~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux23~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux23~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux23~2_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux23~1_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux23~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][8]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux25~20_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux25~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux25~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux25~17_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux25~16_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux25~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux25~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux25~13_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux25~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux25~11_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux25~10_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux25~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux25~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux25~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux25~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux25~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux25~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux25~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux25~2_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux25~1_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux25~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][6]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux26~20_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux26~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux26~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux26~17_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux26~16_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux26~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux26~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux26~13_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux26~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux26~11_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux26~10_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux26~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux26~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux26~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux26~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux26~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux26~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux26~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux26~2_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux26~1_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux26~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][5]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux24~20_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux24~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux24~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux24~17_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux24~16_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux24~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux24~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux24~13_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux24~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux24~11_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux24~10_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux24~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux24~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux24~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux24~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux24~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux24~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux24~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux24~2_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux24~1_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux24~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][7]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux27~20_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux27~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux27~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux27~17_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux27~16_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux27~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux27~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux27~13_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux27~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux27~11_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux27~10_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux27~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux27~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux27~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux27~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux27~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux27~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux27~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux27~2_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux27~1_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux27~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][4]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux29~20_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux29~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux29~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux29~17_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux29~16_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux29~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux29~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux29~13_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux29~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux29~11_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux29~10_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux29~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux29~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux29~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux29~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux29~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux29~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux29~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux29~2_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux29~1_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux29~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][2]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux30~20_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux30~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux30~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux30~17_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux30~16_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux30~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux30~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux30~13_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux30~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux30~11_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux30~10_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux30~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux30~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux30~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux30~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux30~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][1]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux0~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux0~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux0~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux0~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux0~2_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][31]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[31]~158_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[31]~157_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[31]~156_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[31]~155_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[31]~353_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[31]~352_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][31]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][31]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][31]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][31]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[31]~351_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[31]~350_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][31]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][31]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][31]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][31]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[31]~349_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][31]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][31]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][31]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][31]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[31]~348_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][31]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][31]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][31]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][31]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[31]~347_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][31]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][31]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][31]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][31]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[31]~346_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[31]~345_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][31]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][31]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][31]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][31]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[31]~344_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][31]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][31]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][31]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][31]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[31]~343_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][31]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][31]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][31]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][31]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux1~20_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux1~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux1~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux1~17_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux1~16_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux1~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux1~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux1~13_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux1~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux1~11_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux1~10_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux1~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux1~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux1~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux1~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux1~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux1~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux1~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux1~2_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][30]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[30]~153_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[30]~152_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[30]~151_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[30]~150_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[30]~342_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[30]~341_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][30]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][30]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][30]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][30]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[30]~340_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[30]~339_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][30]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][30]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][30]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][30]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[30]~338_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][30]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][30]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][30]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][30]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[30]~337_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][30]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][30]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][30]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][30]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[30]~336_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][30]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][30]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][30]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][30]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[30]~335_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[30]~334_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][30]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][30]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][30]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][30]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[30]~333_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][30]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][30]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][30]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][30]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[30]~332_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][30]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][30]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][30]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][30]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux2~20_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux2~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux2~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux2~17_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux2~16_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux2~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux2~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux2~13_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux2~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux2~11_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux2~10_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux2~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux2~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux2~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux2~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux2~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux2~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux2~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux2~2_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][29]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[29]~148_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[29]~147_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[29]~146_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[29]~145_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[29]~331_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[29]~330_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][29]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][29]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][29]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][29]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[29]~329_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[29]~328_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][29]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][29]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][29]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][29]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[29]~327_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][29]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][29]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][29]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][29]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[29]~326_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][29]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][29]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][29]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][29]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[29]~325_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][29]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][29]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][29]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][29]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[29]~324_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[29]~323_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][29]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][29]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][29]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][29]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[29]~322_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][29]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][29]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][29]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][29]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[29]~321_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][29]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][29]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][29]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][29]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux3~20_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux3~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux3~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux3~17_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux3~16_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux3~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux3~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux3~13_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux3~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux3~11_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux3~10_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux3~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux3~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux3~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux3~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux3~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux3~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux3~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux3~2_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux3~1_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][28]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[28]~143_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[28]~142_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[28]~141_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[28]~140_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[28]~320_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[28]~319_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][28]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][28]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][28]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][28]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[28]~318_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[28]~317_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][28]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][28]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][28]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][28]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[28]~316_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][28]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][28]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][28]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][28]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[28]~315_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][28]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][28]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][28]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][28]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[28]~314_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][28]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][28]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][28]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][28]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[28]~313_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[28]~312_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][28]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][28]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][28]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][28]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[28]~311_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][28]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][28]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][28]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][28]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[28]~310_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][28]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][28]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][28]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][28]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux4~20_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux4~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux4~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux4~17_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux4~16_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux4~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux4~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux4~13_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux4~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux4~11_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux4~10_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux4~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux4~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux4~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux4~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux4~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux4~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux4~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux4~2_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux4~1_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][27]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[27]~138_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[27]~137_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[27]~136_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[27]~135_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[27]~309_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[27]~308_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][27]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][27]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][27]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][27]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[27]~307_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[27]~306_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][27]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][27]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][27]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][27]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[27]~305_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][27]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][27]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][27]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][27]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[27]~304_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][27]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][27]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][27]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][27]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[27]~303_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][27]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][27]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][27]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][27]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[27]~302_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[27]~301_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][27]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][27]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][27]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][27]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[27]~300_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][27]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][27]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][27]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][27]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[27]~299_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][27]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][27]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][27]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][27]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux5~20_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux5~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux5~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux5~17_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux5~16_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux5~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux5~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux5~13_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux5~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux5~11_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux5~10_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux5~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux5~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux5~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux5~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux5~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux5~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux5~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux5~2_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux5~1_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][26]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[26]~133_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[26]~132_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[26]~131_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[26]~130_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[26]~298_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[26]~297_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][26]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][26]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][26]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][26]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[26]~296_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[26]~295_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][26]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][26]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][26]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][26]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[26]~294_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][26]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][26]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][26]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][26]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[26]~293_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][26]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][26]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][26]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][26]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[26]~292_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][26]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][26]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][26]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][26]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[26]~291_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[26]~290_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][26]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][26]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][26]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][26]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[26]~289_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][26]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][26]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][26]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][26]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[26]~288_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][26]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][26]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][26]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][26]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux6~20_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux6~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux6~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux6~17_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux6~16_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux6~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux6~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux6~13_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux6~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux6~11_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux6~10_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux6~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux6~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux6~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux6~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux6~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux6~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux6~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux6~2_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux6~1_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][25]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][25]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[25]~128_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[25]~127_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[25]~126_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[25]~125_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[25]~287_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[25]~286_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][25]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][25]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][25]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][25]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[25]~285_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[25]~284_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][25]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][25]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][25]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][25]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[25]~283_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][25]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][25]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][25]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][25]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[25]~282_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][25]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][25]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][25]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][25]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[25]~281_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][25]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][25]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][25]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][25]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[25]~280_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[25]~279_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][25]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][25]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][25]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][25]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[25]~278_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][25]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][25]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][25]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][25]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[25]~277_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][25]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][25]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][25]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][25]~q\ : std_logic;
SIGNAL \BLOCO_IF|PC_REG|ALT_INV_DOUT[0]~1_combout\ : std_logic;
SIGNAL \BLOCO_IF|PC_REG|ALT_INV_DOUT[26]~0_combout\ : std_logic;
SIGNAL \ALT_INV_comb~0_combout\ : std_logic;
SIGNAL \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux7~20_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux7~19_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux7~18_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux7~17_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux7~16_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux7~15_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux7~14_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux7~13_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux7~12_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux7~11_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux7~10_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux7~9_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux7~8_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux7~7_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux7~6_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux7~5_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux7~4_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux7~3_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux7~2_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux7~1_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][24]~q\ : std_logic;
SIGNAL \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][24]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[24]~123_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[24]~122_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[24]~121_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[24]~120_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~276_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~275_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][24]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][24]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][24]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][24]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~274_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~273_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][24]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][24]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][24]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][24]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~272_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][24]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][24]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][24]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][24]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~271_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][24]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][24]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][24]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][24]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~270_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][24]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][24]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][24]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][24]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~269_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~268_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][24]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][24]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][24]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][24]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~267_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][24]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][24]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][24]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][24]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~266_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][24]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][24]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][24]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][24]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[23]~118_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[23]~117_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[23]~116_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[23]~115_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[23]~265_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[23]~264_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][23]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][23]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][23]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][23]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[23]~263_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[23]~262_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][23]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][23]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][23]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][23]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[23]~261_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][23]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][23]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][23]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][23]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[23]~260_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][23]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][23]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][23]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][23]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[23]~259_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][23]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][23]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][23]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][23]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[23]~258_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[23]~257_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][23]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][23]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][23]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][23]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[23]~256_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][23]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][23]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][23]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][23]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[23]~255_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][23]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][23]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][23]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][23]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[22]~113_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[22]~112_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[22]~111_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[22]~110_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[22]~254_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[22]~253_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][22]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][22]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][22]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][22]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[22]~252_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[22]~251_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][22]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][22]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][22]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][22]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[22]~250_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][22]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][22]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][22]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][22]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[22]~249_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][22]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][22]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][22]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][22]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[22]~248_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][22]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][22]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][22]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][22]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[22]~247_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[22]~246_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][22]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][22]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][22]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][22]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[22]~245_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][22]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][22]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][22]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][22]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[22]~244_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][22]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][22]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][22]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][22]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[21]~108_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[21]~107_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[21]~106_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[21]~105_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[21]~243_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[21]~242_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][21]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][21]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][21]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][21]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[21]~241_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[21]~240_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][21]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][21]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][21]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][21]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[21]~239_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][21]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][21]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][21]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][21]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[21]~238_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][21]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][21]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][21]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][21]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[21]~237_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][21]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][21]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][21]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][21]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[21]~236_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[21]~235_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][21]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][21]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][21]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][21]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[21]~234_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][21]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][21]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][21]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][21]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[21]~233_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][21]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][21]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][21]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][21]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[20]~103_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[20]~102_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[20]~101_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[20]~100_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[20]~232_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[20]~231_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][20]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][20]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][20]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][20]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[20]~230_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[20]~229_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][20]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][20]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][20]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][20]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[20]~228_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][20]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][20]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][20]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][20]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[20]~227_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][20]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][20]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][20]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][20]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[20]~226_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][20]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][20]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][20]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][20]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[20]~225_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[20]~224_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][20]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][20]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][20]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][20]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[20]~223_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][20]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][20]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][20]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][20]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[20]~222_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][20]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][20]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][20]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][20]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[19]~98_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[19]~97_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[19]~96_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[19]~95_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[19]~221_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[19]~220_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][19]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][19]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][19]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][19]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[19]~219_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[19]~218_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][19]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][19]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][19]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][19]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[19]~217_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][19]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][19]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][19]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][19]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[19]~216_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][19]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][19]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][19]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][19]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[19]~215_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][19]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][19]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][19]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][19]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[19]~214_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[19]~213_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][19]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][19]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][19]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][19]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[19]~212_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][19]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][19]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][19]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][19]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[19]~211_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][19]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][19]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][19]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][19]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[18]~93_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[18]~92_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[18]~91_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[18]~90_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[18]~210_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[18]~209_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][18]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][18]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][18]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][18]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[18]~208_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[18]~207_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][18]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][18]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][18]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][18]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[18]~206_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][18]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][18]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][18]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][18]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[18]~205_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][18]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][18]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][18]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][18]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[18]~204_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][18]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][18]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][18]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][18]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[18]~203_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[18]~202_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][18]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][18]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][18]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][18]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[18]~201_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][18]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][18]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][18]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][18]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[18]~200_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][18]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][18]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][18]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][18]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[17]~88_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[17]~87_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[17]~86_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[17]~85_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[17]~199_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[17]~198_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][17]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][17]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][17]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][17]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[17]~197_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[17]~196_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][17]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][17]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][17]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][17]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[17]~195_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][17]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][17]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][17]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][17]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[17]~194_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][17]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][17]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][17]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][17]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[17]~193_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][17]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][17]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][17]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][17]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[17]~192_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[17]~191_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][17]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][17]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][17]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][17]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[17]~190_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][17]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][17]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][17]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][17]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[17]~189_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][17]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][17]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][17]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][17]~q\ : std_logic;
SIGNAL \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT~6_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[16]~83_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[16]~82_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[16]~81_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[16]~80_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[16]~188_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[16]~187_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][16]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][16]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][16]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][16]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[16]~186_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[16]~185_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][16]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][16]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][16]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][16]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[16]~184_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][16]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][16]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][16]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][16]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[16]~183_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][16]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][16]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][16]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][16]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[16]~182_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][16]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][16]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][16]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][16]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[16]~181_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[16]~180_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][16]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][16]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][16]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][16]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[16]~179_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][16]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][16]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][16]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][16]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[16]~178_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][16]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][16]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][16]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][16]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[15]~78_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[15]~77_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[15]~76_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[15]~75_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[15]~177_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[15]~176_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][15]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][15]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][15]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][15]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[15]~175_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[15]~174_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][15]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][15]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][15]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][15]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[15]~173_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][15]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][15]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][15]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][15]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[15]~172_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][15]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][15]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][15]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][15]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[15]~171_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][15]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][15]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][15]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][15]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[15]~170_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[15]~169_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][15]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][15]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][15]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][15]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[15]~168_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][15]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][15]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][15]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][15]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[15]~167_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][15]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][15]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][15]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][15]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[14]~73_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[14]~72_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[14]~71_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[14]~70_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[14]~166_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[14]~165_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][14]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][14]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][14]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][14]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[14]~164_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[14]~163_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][14]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][14]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][14]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][14]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[14]~162_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][14]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][14]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][14]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][14]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[14]~161_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][14]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][14]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][14]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][14]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[14]~160_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][14]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][14]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][14]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][14]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[14]~159_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[14]~158_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][14]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][14]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][14]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][14]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[14]~157_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][14]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][14]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][14]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][14]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[14]~156_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][14]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][14]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][14]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][14]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[13]~68_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[13]~67_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[13]~66_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[13]~65_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[13]~155_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[13]~154_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][13]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][13]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][13]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][13]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[13]~153_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[13]~152_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][13]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][13]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][13]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][13]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[13]~151_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][13]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][13]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][13]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][13]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[13]~150_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][13]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][13]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][13]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][13]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[13]~149_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][13]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][13]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][13]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][13]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[13]~148_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[13]~147_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][13]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][13]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][13]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][13]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[13]~146_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][13]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][13]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][13]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][13]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[13]~145_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][13]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][13]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][13]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][13]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[12]~63_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[12]~62_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[12]~61_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[12]~60_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[12]~144_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[12]~143_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][12]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][12]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][12]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][12]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[12]~142_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[12]~141_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][12]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][12]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][12]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][12]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[12]~140_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][12]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][12]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][12]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][12]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[12]~139_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][12]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][12]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][12]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][12]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[12]~138_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][12]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][12]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][12]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][12]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[12]~137_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[12]~136_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][12]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][12]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][12]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][12]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[12]~135_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][12]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][12]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][12]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][12]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[12]~134_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][12]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][12]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][12]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][12]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[11]~58_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[11]~57_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[11]~56_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[11]~55_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[11]~133_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[11]~132_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][11]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][11]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][11]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][11]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[11]~131_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[11]~130_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][11]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][11]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][11]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][11]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[11]~129_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][11]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][11]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][11]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][11]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[11]~128_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][11]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][11]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][11]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][11]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[11]~127_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][11]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][11]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][11]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][11]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[11]~126_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[11]~125_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][11]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][11]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][11]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][11]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[11]~124_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][11]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][11]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][11]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][11]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[11]~123_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][11]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][11]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][11]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][11]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[10]~53_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[10]~52_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[10]~51_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[10]~50_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[10]~122_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[10]~121_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][10]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][10]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][10]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][10]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[10]~120_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[10]~119_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][10]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][10]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][10]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][10]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[10]~118_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][10]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][10]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][10]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][10]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[10]~117_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][10]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][10]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][10]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][10]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[10]~116_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][10]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][10]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][10]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][10]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[10]~115_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[10]~114_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][10]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][10]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][10]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][10]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[10]~113_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][10]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][10]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][10]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][10]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[10]~112_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][10]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][10]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][10]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][10]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[9]~48_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[9]~47_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[9]~46_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[9]~45_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[9]~111_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[9]~110_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][9]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][9]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][9]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][9]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[9]~109_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[9]~108_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][9]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][9]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][9]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][9]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[9]~107_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][9]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][9]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][9]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][9]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[9]~106_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][9]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][9]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][9]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][9]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[9]~105_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][9]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][9]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][9]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][9]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[9]~104_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[9]~103_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][9]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][9]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][9]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][9]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[9]~102_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][9]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][9]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][9]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][9]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[9]~101_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][9]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][9]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][9]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][9]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[8]~43_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[8]~42_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[8]~41_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[8]~40_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[8]~100_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[8]~99_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][8]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][8]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][8]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][8]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[8]~98_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[8]~97_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][8]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][8]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][8]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][8]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[8]~96_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][8]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][8]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][8]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][8]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[8]~95_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][8]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][8]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][8]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][8]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[8]~94_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][8]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][8]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][8]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][8]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[8]~93_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[8]~92_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][8]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][8]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][8]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][8]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[8]~91_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][8]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][8]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][8]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][8]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[8]~90_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][8]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][8]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][8]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][8]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[7]~38_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[7]~37_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[7]~36_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[7]~35_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[7]~89_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[7]~88_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][7]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][7]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][7]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][7]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[7]~87_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[7]~86_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][7]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][7]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][7]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][7]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[7]~85_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][7]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][7]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][7]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][7]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[7]~84_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][7]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][7]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][7]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][7]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[7]~83_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][7]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][7]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][7]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][7]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[7]~82_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[7]~81_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][7]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][7]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][7]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][7]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[7]~80_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][7]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][7]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][7]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][7]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[7]~79_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][7]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][7]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][7]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][7]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[6]~33_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[6]~32_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[6]~31_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[6]~30_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[6]~78_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[6]~77_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][6]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][6]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][6]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][6]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[6]~76_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[6]~75_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][6]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][6]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][6]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][6]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[6]~74_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][6]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][6]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][6]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][6]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[6]~73_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][6]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][6]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][6]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][6]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[6]~72_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][6]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][6]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][6]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][6]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[6]~71_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[6]~70_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][6]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][6]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][6]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][6]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[6]~69_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][6]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][6]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][6]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][6]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[6]~68_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][6]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][6]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][6]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][6]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[5]~28_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[5]~27_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[5]~26_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[5]~25_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[5]~67_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[5]~66_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][5]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][5]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][5]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][5]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[5]~65_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[5]~64_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][5]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][5]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][5]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][5]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[5]~63_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][5]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][5]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][5]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][5]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[5]~62_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][5]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][5]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][5]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][5]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[5]~61_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][5]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][5]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][5]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][5]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[5]~60_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[5]~59_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][5]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][5]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][5]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][5]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[5]~58_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][5]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][5]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][5]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][5]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[5]~57_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][5]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][5]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][5]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][5]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[4]~23_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[4]~22_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[4]~21_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[4]~20_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[4]~56_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[4]~55_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][4]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][4]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][4]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][4]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[4]~54_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[4]~53_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][4]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][4]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][4]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][4]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[4]~52_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][4]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][4]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][4]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][4]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[4]~51_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][4]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][4]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][4]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][4]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[4]~50_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][4]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][4]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][4]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][4]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[4]~49_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[4]~48_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][4]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][4]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][4]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][4]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[4]~47_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][4]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][4]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][4]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][4]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[4]~46_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][4]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][4]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][4]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][4]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[3]~18_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[3]~17_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[3]~16_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[3]~15_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[3]~45_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[3]~44_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][3]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][3]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][3]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][3]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[3]~43_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[3]~42_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][3]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][3]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][3]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][3]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[3]~41_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][3]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][3]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][3]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][3]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[3]~40_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][3]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][3]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][3]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][3]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[3]~39_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][3]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][3]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][3]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][3]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[3]~38_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[3]~37_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][3]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][3]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][3]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][3]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[3]~36_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][3]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][3]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][3]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][3]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[3]~35_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][3]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][3]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][3]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][3]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[2]~13_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[2]~12_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[2]~11_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[2]~10_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[2]~34_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[2]~33_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][2]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][2]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][2]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][2]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[2]~32_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[2]~31_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][2]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][2]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][2]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][2]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[2]~30_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][2]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][2]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][2]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][2]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[2]~29_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][2]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][2]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][2]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][2]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[2]~28_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][2]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][2]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][2]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][2]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[2]~27_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[2]~26_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][2]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][2]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][2]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][2]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[2]~25_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][2]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][2]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][2]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][2]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[2]~24_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][2]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][2]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][2]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][2]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[1]~8_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[1]~7_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[1]~6_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[1]~5_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[1]~23_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[1]~22_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][1]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][1]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][1]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][1]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[1]~21_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[1]~20_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][1]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][1]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][1]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][1]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[1]~19_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][1]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][1]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][1]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][1]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[1]~18_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][1]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][1]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][1]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][1]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[1]~17_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][1]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][1]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][1]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][1]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[1]~16_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[1]~15_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][1]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][1]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][1]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][1]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[1]~14_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][1]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][1]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][1]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][1]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[1]~13_combout\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][1]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][1]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][1]~q\ : std_logic;
SIGNAL \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][1]~q\ : std_logic;

BEGIN

ww_CLOCK_50 <= CLOCK_50;
ww_FPGA_RESET_N <= FPGA_RESET_N;
ww_KEY <= KEY;
ww_SW <= SW;
LEDR <= ww_LEDR;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
HEX4 <= ww_HEX4;
HEX5 <= ww_HEX5;
ULAA_OUT <= ww_ULAA_OUT;
decoder_OUTT <= ww_decoder_OUTT;
MEM_OUTT <= ww_MEM_OUTT;
RS_OUTT <= ww_RS_OUTT;
RT_OUTT <= ww_RT_OUTT;
Rt_End <= ww_Rt_End;
Rd_End <= ww_Rd_End;
Rs_End <= ww_Rs_End;
PC_OUTT <= ww_PC_OUTT;
imediato_OUT <= ww_imediato_OUT;
operacao <= ww_operacao;
flagEqual <= ww_flagEqual;
mux_BEQ_BNE <= ww_mux_BEQ_BNE;
escrita_WB <= ww_escrita_WB;
destino_end <= ww_destino_end;
habEscritaReg <= ww_habEscritaReg;
SOMADOR_CONSTANTE_MEM <= ww_SOMADOR_CONSTANTE_MEM;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[40][1]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[40][1]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[32][1]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[32][1]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux30~4_combout\ <= NOT \BLOCO_MEM|RAM1|Mux30~4_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux30~3_combout\ <= NOT \BLOCO_MEM|RAM1|Mux30~3_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[30][1]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[30][1]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[14][1]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[14][1]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[28][1]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[28][1]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[12][1]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[12][1]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux30~2_combout\ <= NOT \BLOCO_MEM|RAM1|Mux30~2_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[22][1]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[22][1]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[6][1]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[6][1]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[20][1]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[20][1]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[4][1]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[4][1]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux30~1_combout\ <= NOT \BLOCO_MEM|RAM1|Mux30~1_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[26][1]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[26][1]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[10][1]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[10][1]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[24][1]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[24][1]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[8][1]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[8][1]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux30~0_combout\ <= NOT \BLOCO_MEM|RAM1|Mux30~0_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[18][1]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[18][1]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[2][1]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[2][1]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[16][1]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[16][1]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[0][1]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[0][1]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux28~20_combout\ <= NOT \BLOCO_MEM|RAM1|Mux28~20_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux28~19_combout\ <= NOT \BLOCO_MEM|RAM1|Mux28~19_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux28~18_combout\ <= NOT \BLOCO_MEM|RAM1|Mux28~18_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[63][3]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[63][3]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[55][3]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[55][3]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[61][3]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[61][3]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[53][3]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[53][3]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux28~17_combout\ <= NOT \BLOCO_MEM|RAM1|Mux28~17_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[62][3]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[62][3]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[54][3]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[54][3]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[60][3]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[60][3]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[52][3]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[52][3]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux28~16_combout\ <= NOT \BLOCO_MEM|RAM1|Mux28~16_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[47][3]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[47][3]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[39][3]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[39][3]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[45][3]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[45][3]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[37][3]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[37][3]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux28~15_combout\ <= NOT \BLOCO_MEM|RAM1|Mux28~15_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[46][3]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[46][3]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[38][3]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[38][3]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[44][3]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[44][3]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[36][3]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[36][3]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux28~14_combout\ <= NOT \BLOCO_MEM|RAM1|Mux28~14_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux28~13_combout\ <= NOT \BLOCO_MEM|RAM1|Mux28~13_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[31][3]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[31][3]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[30][3]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[30][3]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[29][3]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[29][3]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[28][3]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[28][3]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux28~12_combout\ <= NOT \BLOCO_MEM|RAM1|Mux28~12_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[23][3]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[23][3]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[22][3]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[22][3]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[21][3]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[21][3]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[20][3]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[20][3]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux28~11_combout\ <= NOT \BLOCO_MEM|RAM1|Mux28~11_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[15][3]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[15][3]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[14][3]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[14][3]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[13][3]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[13][3]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[12][3]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[12][3]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux28~10_combout\ <= NOT \BLOCO_MEM|RAM1|Mux28~10_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[7][3]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[7][3]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[6][3]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[6][3]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[5][3]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[5][3]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[4][3]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[4][3]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux28~9_combout\ <= NOT \BLOCO_MEM|RAM1|Mux28~9_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux28~8_combout\ <= NOT \BLOCO_MEM|RAM1|Mux28~8_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[59][3]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[59][3]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[57][3]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[57][3]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[43][3]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[43][3]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[41][3]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[41][3]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux28~7_combout\ <= NOT \BLOCO_MEM|RAM1|Mux28~7_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[51][3]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[51][3]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[49][3]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[49][3]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[35][3]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[35][3]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[33][3]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[33][3]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux28~6_combout\ <= NOT \BLOCO_MEM|RAM1|Mux28~6_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[58][3]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[58][3]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[56][3]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[56][3]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[42][3]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[42][3]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[40][3]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[40][3]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux28~5_combout\ <= NOT \BLOCO_MEM|RAM1|Mux28~5_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[50][3]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[50][3]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[48][3]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[48][3]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[34][3]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[34][3]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[32][3]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[32][3]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux28~4_combout\ <= NOT \BLOCO_MEM|RAM1|Mux28~4_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux28~3_combout\ <= NOT \BLOCO_MEM|RAM1|Mux28~3_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[27][3]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[27][3]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[19][3]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[19][3]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[25][3]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[25][3]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[17][3]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[17][3]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux28~2_combout\ <= NOT \BLOCO_MEM|RAM1|Mux28~2_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[26][3]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[26][3]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[18][3]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[18][3]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[24][3]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[24][3]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[16][3]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[16][3]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux28~1_combout\ <= NOT \BLOCO_MEM|RAM1|Mux28~1_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[11][3]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[11][3]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[3][3]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[3][3]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[9][3]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[9][3]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[1][3]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[1][3]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux28~0_combout\ <= NOT \BLOCO_MEM|RAM1|Mux28~0_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[10][3]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[10][3]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[2][3]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[2][3]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[8][3]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[8][3]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[0][3]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[0][3]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux31~20_combout\ <= NOT \BLOCO_MEM|RAM1|Mux31~20_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux31~19_combout\ <= NOT \BLOCO_MEM|RAM1|Mux31~19_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux31~18_combout\ <= NOT \BLOCO_MEM|RAM1|Mux31~18_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[63][0]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[63][0]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[55][0]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[55][0]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[59][0]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[59][0]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[51][0]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[51][0]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux31~17_combout\ <= NOT \BLOCO_MEM|RAM1|Mux31~17_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[62][0]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[62][0]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[54][0]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[54][0]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[58][0]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[58][0]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[50][0]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[50][0]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux31~16_combout\ <= NOT \BLOCO_MEM|RAM1|Mux31~16_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[61][0]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[61][0]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[53][0]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[53][0]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[57][0]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[57][0]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[49][0]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[49][0]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux31~15_combout\ <= NOT \BLOCO_MEM|RAM1|Mux31~15_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[60][0]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[60][0]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[52][0]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[52][0]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[56][0]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[56][0]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[48][0]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[48][0]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux31~14_combout\ <= NOT \BLOCO_MEM|RAM1|Mux31~14_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux31~13_combout\ <= NOT \BLOCO_MEM|RAM1|Mux31~13_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[47][0]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[47][0]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[46][0]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[46][0]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[45][0]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[45][0]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[44][0]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[44][0]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux31~12_combout\ <= NOT \BLOCO_MEM|RAM1|Mux31~12_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[39][0]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[39][0]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[38][0]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[38][0]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[37][0]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[37][0]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[36][0]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[36][0]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux31~11_combout\ <= NOT \BLOCO_MEM|RAM1|Mux31~11_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[43][0]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[43][0]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[42][0]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[42][0]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[41][0]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[41][0]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[40][0]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[40][0]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux31~10_combout\ <= NOT \BLOCO_MEM|RAM1|Mux31~10_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[35][0]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[35][0]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[34][0]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[34][0]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[33][0]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[33][0]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[32][0]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[32][0]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux31~9_combout\ <= NOT \BLOCO_MEM|RAM1|Mux31~9_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux31~8_combout\ <= NOT \BLOCO_MEM|RAM1|Mux31~8_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[31][0]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[31][0]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[23][0]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[23][0]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[27][0]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[27][0]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[19][0]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[19][0]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux31~7_combout\ <= NOT \BLOCO_MEM|RAM1|Mux31~7_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[30][0]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[30][0]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[22][0]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[22][0]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[26][0]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[26][0]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[18][0]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[18][0]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux31~6_combout\ <= NOT \BLOCO_MEM|RAM1|Mux31~6_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[29][0]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[29][0]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[21][0]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[21][0]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[25][0]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[25][0]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[17][0]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[17][0]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux31~5_combout\ <= NOT \BLOCO_MEM|RAM1|Mux31~5_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[28][0]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[28][0]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[20][0]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[20][0]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[24][0]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[24][0]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[16][0]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[16][0]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux31~4_combout\ <= NOT \BLOCO_MEM|RAM1|Mux31~4_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux31~3_combout\ <= NOT \BLOCO_MEM|RAM1|Mux31~3_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[15][0]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[15][0]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[14][0]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[14][0]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[13][0]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[13][0]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[12][0]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[12][0]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux31~2_combout\ <= NOT \BLOCO_MEM|RAM1|Mux31~2_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[7][0]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[7][0]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[6][0]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[6][0]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[5][0]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[5][0]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[4][0]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[4][0]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux31~1_combout\ <= NOT \BLOCO_MEM|RAM1|Mux31~1_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[11][0]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[11][0]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[10][0]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[10][0]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[9][0]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[9][0]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[8][0]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[8][0]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux31~0_combout\ <= NOT \BLOCO_MEM|RAM1|Mux31~0_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[3][0]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[3][0]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[2][0]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[2][0]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[1][0]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[1][0]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[0][0]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[0][0]~q\;
\BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[8]~8_combout\ <= NOT \BLOCO_ID|decoderInstru1|OUTPUT[8]~8_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux0~20_combout\ <= NOT \BLOCO_MEM|RAM1|Mux0~20_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux0~19_combout\ <= NOT \BLOCO_MEM|RAM1|Mux0~19_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux0~18_combout\ <= NOT \BLOCO_MEM|RAM1|Mux0~18_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[63][31]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[63][31]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[31][31]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[31][31]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[47][31]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[47][31]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[15][31]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[15][31]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux0~17_combout\ <= NOT \BLOCO_MEM|RAM1|Mux0~17_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[62][31]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[62][31]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[30][31]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[30][31]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[46][31]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[46][31]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[14][31]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[14][31]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux0~16_combout\ <= NOT \BLOCO_MEM|RAM1|Mux0~16_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[61][31]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[61][31]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[29][31]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[29][31]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[45][31]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[45][31]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[13][31]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[13][31]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux0~15_combout\ <= NOT \BLOCO_MEM|RAM1|Mux0~15_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[60][31]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[60][31]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[28][31]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[28][31]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[44][31]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[44][31]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[12][31]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[12][31]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux0~14_combout\ <= NOT \BLOCO_MEM|RAM1|Mux0~14_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux0~13_combout\ <= NOT \BLOCO_MEM|RAM1|Mux0~13_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[55][31]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[55][31]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[23][31]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[23][31]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[54][31]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[54][31]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[22][31]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[22][31]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux0~12_combout\ <= NOT \BLOCO_MEM|RAM1|Mux0~12_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[39][31]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[39][31]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[7][31]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[7][31]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[38][31]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[38][31]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[6][31]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[6][31]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux0~11_combout\ <= NOT \BLOCO_MEM|RAM1|Mux0~11_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[53][31]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[53][31]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[21][31]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[21][31]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[52][31]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[52][31]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[20][31]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[20][31]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux0~10_combout\ <= NOT \BLOCO_MEM|RAM1|Mux0~10_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[37][31]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[37][31]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[5][31]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[5][31]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[36][31]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[36][31]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[4][31]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[4][31]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux0~9_combout\ <= NOT \BLOCO_MEM|RAM1|Mux0~9_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux0~8_combout\ <= NOT \BLOCO_MEM|RAM1|Mux0~8_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[59][31]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[59][31]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[27][31]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[27][31]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[57][31]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[57][31]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[25][31]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[25][31]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux0~7_combout\ <= NOT \BLOCO_MEM|RAM1|Mux0~7_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[0]~3_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[0]~3_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[0]~2_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[0]~2_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[0]~1_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[0]~1_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[0]~0_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[0]~0_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~12_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[0]~12_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~11_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~10_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[0]~10_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][0]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[11][0]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][0]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[10][0]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][0]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[9][0]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][0]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[8][0]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~9_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[0]~9_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~8_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[0]~8_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][0]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[31][0]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][0]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[27][0]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][0]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[23][0]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][0]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[19][0]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~7_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[0]~7_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][0]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[30][0]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][0]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[26][0]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][0]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[22][0]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][0]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[18][0]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~6_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[0]~6_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][0]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[29][0]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][0]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[25][0]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][0]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[21][0]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][0]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[17][0]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~5_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[0]~5_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][0]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[28][0]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][0]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[24][0]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][0]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[20][0]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][0]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[16][0]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~4_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\;
\IF_ID|ALT_INV_DOUT\(25) <= NOT \IF_ID|DOUT\(25);
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~3_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[0]~3_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~2_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[0]~2_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][0]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[3][0]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][0]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[2][0]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][0]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[1][0]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][0]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[0][0]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~1_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[0]~1_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][0]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[7][0]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][0]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[6][0]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][0]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[5][0]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][0]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[4][0]~q\;
\IF_ID|ALT_INV_DOUT\(23) <= NOT \IF_ID|DOUT\(23);
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~0_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[0]~0_combout\;
\IF_ID|ALT_INV_DOUT\(21) <= NOT \IF_ID|DOUT\(21);
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][0]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[15][0]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][0]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[14][0]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][0]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[13][0]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][0]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[12][0]~q\;
\IF_ID|ALT_INV_DOUT\(24) <= NOT \IF_ID|DOUT\(24);
\MEM_WB|ALT_INV_DOUT\(83) <= NOT \MEM_WB|DOUT\(83);
\MEM_WB|ALT_INV_DOUT\(82) <= NOT \MEM_WB|DOUT\(82);
\MEM_WB|ALT_INV_DOUT\(81) <= NOT \MEM_WB|DOUT\(81);
\MEM_WB|ALT_INV_DOUT\(80) <= NOT \MEM_WB|DOUT\(80);
\MEM_WB|ALT_INV_DOUT\(79) <= NOT \MEM_WB|DOUT\(79);
\BLOCO_MEM|MUXULA_BEQBNE|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \BLOCO_MEM|MUXULA_BEQBNE|saida_MUX[0]~0_combout\;
\EX_MEM|ALT_INV_DOUT\(96) <= NOT \EX_MEM|DOUT\(96);
\EX_MEM|ALT_INV_DOUT\(164) <= NOT \EX_MEM|DOUT\(164);
\BLOCO_ID|decoderFUNCT|ALT_INV_Equal4~0_combout\ <= NOT \BLOCO_ID|decoderFUNCT|Equal4~0_combout\;
\BLOCO_ID|decoderOPCODE|ALT_INV_Equal6~0_combout\ <= NOT \BLOCO_ID|decoderOPCODE|Equal6~0_combout\;
\BLOCO_ID|MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[1]~2_combout\ <= NOT \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[1]~2_combout\;
\BLOCO_ID|MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[0]~1_combout\ <= NOT \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[0]~1_combout\;
\BLOCO_ID|MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[0]~0_combout\;
\BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[6]~4_combout\ <= NOT \BLOCO_ID|decoderInstru1|OUTPUT[6]~4_combout\;
\BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[6]~3_combout\ <= NOT \BLOCO_ID|decoderInstru1|OUTPUT[6]~3_combout\;
\BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT~2_combout\ <= NOT \BLOCO_ID|decoderInstru1|OUTPUT~2_combout\;
\BLOCO_ID|decoderInstru1|ALT_INV_Equal0~0_combout\ <= NOT \BLOCO_ID|decoderInstru1|Equal0~0_combout\;
\BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT~1_combout\ <= NOT \BLOCO_ID|decoderInstru1|OUTPUT~1_combout\;
\BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT~0_combout\ <= NOT \BLOCO_ID|decoderInstru1|OUTPUT~0_combout\;
\BLOCO_ID|decoderOPCODE|ALT_INV_Equal9~0_combout\ <= NOT \BLOCO_ID|decoderOPCODE|Equal9~0_combout\;
\BLOCO_ID|decoderFUNCT|ALT_INV_Equal2~0_combout\ <= NOT \BLOCO_ID|decoderFUNCT|Equal2~0_combout\;
\BLOCO_ID|decoderFUNCT|ALT_INV_Equal1~0_combout\ <= NOT \BLOCO_ID|decoderFUNCT|Equal1~0_combout\;
\IF_ID|ALT_INV_DOUT\(0) <= NOT \IF_ID|DOUT\(0);
\IF_ID|ALT_INV_DOUT\(2) <= NOT \IF_ID|DOUT\(2);
\IF_ID|ALT_INV_DOUT\(3) <= NOT \IF_ID|DOUT\(3);
\IF_ID|ALT_INV_DOUT\(10) <= NOT \IF_ID|DOUT\(10);
\IF_ID|ALT_INV_DOUT\(1) <= NOT \IF_ID|DOUT\(1);
\IF_ID|ALT_INV_DOUT\(5) <= NOT \IF_ID|DOUT\(5);
\BLOCO_ID|decoderOPCODE|ALT_INV_Equal0~0_combout\ <= NOT \BLOCO_ID|decoderOPCODE|Equal0~0_combout\;
\IF_ID|ALT_INV_DOUT\(27) <= NOT \IF_ID|DOUT\(27);
\IF_ID|ALT_INV_DOUT\(29) <= NOT \IF_ID|DOUT\(29);
\IF_ID|ALT_INV_DOUT\(31) <= NOT \IF_ID|DOUT\(31);
\ID_EX|ALT_INV_DOUT\(11) <= NOT \ID_EX|DOUT\(11);
\ID_EX|ALT_INV_DOUT\(10) <= NOT \ID_EX|DOUT\(10);
\ID_EX|ALT_INV_DOUT\(9) <= NOT \ID_EX|DOUT\(9);
\ID_EX|ALT_INV_DOUT\(8) <= NOT \ID_EX|DOUT\(8);
\ID_EX|ALT_INV_DOUT\(184) <= NOT \ID_EX|DOUT\(184);
\ID_EX|ALT_INV_DOUT\(183) <= NOT \ID_EX|DOUT\(183);
\MUX_INFO|ALT_INV_MUX_OUT[22]~31_combout\ <= NOT \MUX_INFO|MUX_OUT[22]~31_combout\;
\BLOCO_IF|PC_REG|ALT_INV_DOUT\(22) <= NOT \BLOCO_IF|PC_REG|DOUT\(22);
\ID_EX|ALT_INV_DOUT\(163) <= NOT \ID_EX|DOUT\(163);
\BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[22]~31_combout\ <= NOT \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[22]~31_combout\;
\MEM_WB|ALT_INV_DOUT\(22) <= NOT \MEM_WB|DOUT\(22);
\MEM_WB|ALT_INV_DOUT\(54) <= NOT \MEM_WB|DOUT\(54);
\MEM_WB|ALT_INV_DOUT\(138) <= NOT \MEM_WB|DOUT\(138);
\MUX_INFO|ALT_INV_MUX_OUT[21]~30_combout\ <= NOT \MUX_INFO|MUX_OUT[21]~30_combout\;
\BLOCO_IF|PC_REG|ALT_INV_DOUT\(21) <= NOT \BLOCO_IF|PC_REG|DOUT\(21);
\ID_EX|ALT_INV_DOUT\(162) <= NOT \ID_EX|DOUT\(162);
\BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[21]~30_combout\ <= NOT \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[21]~30_combout\;
\MEM_WB|ALT_INV_DOUT\(21) <= NOT \MEM_WB|DOUT\(21);
\MEM_WB|ALT_INV_DOUT\(53) <= NOT \MEM_WB|DOUT\(53);
\MEM_WB|ALT_INV_DOUT\(105) <= NOT \MEM_WB|DOUT\(105);
\MEM_WB|ALT_INV_DOUT\(137) <= NOT \MEM_WB|DOUT\(137);
\MUX_INFO|ALT_INV_MUX_OUT[23]~29_combout\ <= NOT \MUX_INFO|MUX_OUT[23]~29_combout\;
\BLOCO_IF|PC_REG|ALT_INV_DOUT\(23) <= NOT \BLOCO_IF|PC_REG|DOUT\(23);
\ID_EX|ALT_INV_DOUT\(164) <= NOT \ID_EX|DOUT\(164);
\BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[23]~29_combout\ <= NOT \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[23]~29_combout\;
\MEM_WB|ALT_INV_DOUT\(23) <= NOT \MEM_WB|DOUT\(23);
\MEM_WB|ALT_INV_DOUT\(55) <= NOT \MEM_WB|DOUT\(55);
\MEM_WB|ALT_INV_DOUT\(139) <= NOT \MEM_WB|DOUT\(139);
\MUX_INFO|ALT_INV_MUX_OUT[20]~28_combout\ <= NOT \MUX_INFO|MUX_OUT[20]~28_combout\;
\BLOCO_IF|PC_REG|ALT_INV_DOUT\(20) <= NOT \BLOCO_IF|PC_REG|DOUT\(20);
\ID_EX|ALT_INV_DOUT\(161) <= NOT \ID_EX|DOUT\(161);
\BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[20]~28_combout\ <= NOT \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[20]~28_combout\;
\MEM_WB|ALT_INV_DOUT\(20) <= NOT \MEM_WB|DOUT\(20);
\MEM_WB|ALT_INV_DOUT\(52) <= NOT \MEM_WB|DOUT\(52);
\MEM_WB|ALT_INV_DOUT\(136) <= NOT \MEM_WB|DOUT\(136);
\MUX_INFO|ALT_INV_MUX_OUT[18]~27_combout\ <= NOT \MUX_INFO|MUX_OUT[18]~27_combout\;
\BLOCO_IF|PC_REG|ALT_INV_DOUT\(18) <= NOT \BLOCO_IF|PC_REG|DOUT\(18);
\ID_EX|ALT_INV_DOUT\(159) <= NOT \ID_EX|DOUT\(159);
\BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[18]~27_combout\ <= NOT \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[18]~27_combout\;
\MEM_WB|ALT_INV_DOUT\(18) <= NOT \MEM_WB|DOUT\(18);
\MEM_WB|ALT_INV_DOUT\(50) <= NOT \MEM_WB|DOUT\(50);
\MEM_WB|ALT_INV_DOUT\(102) <= NOT \MEM_WB|DOUT\(102);
\MEM_WB|ALT_INV_DOUT\(134) <= NOT \MEM_WB|DOUT\(134);
\MUX_INFO|ALT_INV_MUX_OUT[17]~26_combout\ <= NOT \MUX_INFO|MUX_OUT[17]~26_combout\;
\BLOCO_IF|PC_REG|ALT_INV_DOUT\(17) <= NOT \BLOCO_IF|PC_REG|DOUT\(17);
\ID_EX|ALT_INV_DOUT\(158) <= NOT \ID_EX|DOUT\(158);
\BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[17]~26_combout\ <= NOT \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[17]~26_combout\;
\MEM_WB|ALT_INV_DOUT\(17) <= NOT \MEM_WB|DOUT\(17);
\MEM_WB|ALT_INV_DOUT\(49) <= NOT \MEM_WB|DOUT\(49);
\MEM_WB|ALT_INV_DOUT\(101) <= NOT \MEM_WB|DOUT\(101);
\MEM_WB|ALT_INV_DOUT\(133) <= NOT \MEM_WB|DOUT\(133);
\MUX_INFO|ALT_INV_MUX_OUT[19]~25_combout\ <= NOT \MUX_INFO|MUX_OUT[19]~25_combout\;
\BLOCO_IF|PC_REG|ALT_INV_DOUT\(19) <= NOT \BLOCO_IF|PC_REG|DOUT\(19);
\ID_EX|ALT_INV_DOUT\(160) <= NOT \ID_EX|DOUT\(160);
\BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[19]~25_combout\ <= NOT \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[19]~25_combout\;
\MEM_WB|ALT_INV_DOUT\(19) <= NOT \MEM_WB|DOUT\(19);
\MEM_WB|ALT_INV_DOUT\(51) <= NOT \MEM_WB|DOUT\(51);
\MEM_WB|ALT_INV_DOUT\(103) <= NOT \MEM_WB|DOUT\(103);
\MEM_WB|ALT_INV_DOUT\(135) <= NOT \MEM_WB|DOUT\(135);
\MUX_INFO|ALT_INV_MUX_OUT[16]~24_combout\ <= NOT \MUX_INFO|MUX_OUT[16]~24_combout\;
\BLOCO_IF|PC_REG|ALT_INV_DOUT\(16) <= NOT \BLOCO_IF|PC_REG|DOUT\(16);
\ID_EX|ALT_INV_DOUT\(157) <= NOT \ID_EX|DOUT\(157);
\BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[16]~24_combout\ <= NOT \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[16]~24_combout\;
\MEM_WB|ALT_INV_DOUT\(16) <= NOT \MEM_WB|DOUT\(16);
\MEM_WB|ALT_INV_DOUT\(48) <= NOT \MEM_WB|DOUT\(48);
\MEM_WB|ALT_INV_DOUT\(100) <= NOT \MEM_WB|DOUT\(100);
\MEM_WB|ALT_INV_DOUT\(132) <= NOT \MEM_WB|DOUT\(132);
\MUX_INFO|ALT_INV_MUX_OUT[14]~23_combout\ <= NOT \MUX_INFO|MUX_OUT[14]~23_combout\;
\BLOCO_IF|PC_REG|ALT_INV_DOUT\(14) <= NOT \BLOCO_IF|PC_REG|DOUT\(14);
\ID_EX|ALT_INV_DOUT\(155) <= NOT \ID_EX|DOUT\(155);
\BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[14]~23_combout\ <= NOT \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[14]~23_combout\;
\MEM_WB|ALT_INV_DOUT\(130) <= NOT \MEM_WB|DOUT\(130);
\MEM_WB|ALT_INV_DOUT\(14) <= NOT \MEM_WB|DOUT\(14);
\MEM_WB|ALT_INV_DOUT\(46) <= NOT \MEM_WB|DOUT\(46);
\MUX_INFO|ALT_INV_MUX_OUT[13]~22_combout\ <= NOT \MUX_INFO|MUX_OUT[13]~22_combout\;
\BLOCO_IF|PC_REG|ALT_INV_DOUT\(13) <= NOT \BLOCO_IF|PC_REG|DOUT\(13);
\ID_EX|ALT_INV_DOUT\(154) <= NOT \ID_EX|DOUT\(154);
\BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[13]~22_combout\ <= NOT \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[13]~22_combout\;
\MEM_WB|ALT_INV_DOUT\(129) <= NOT \MEM_WB|DOUT\(129);
\MEM_WB|ALT_INV_DOUT\(13) <= NOT \MEM_WB|DOUT\(13);
\MEM_WB|ALT_INV_DOUT\(45) <= NOT \MEM_WB|DOUT\(45);
\MUX_INFO|ALT_INV_MUX_OUT[15]~21_combout\ <= NOT \MUX_INFO|MUX_OUT[15]~21_combout\;
\BLOCO_IF|PC_REG|ALT_INV_DOUT\(15) <= NOT \BLOCO_IF|PC_REG|DOUT\(15);
\ID_EX|ALT_INV_DOUT\(156) <= NOT \ID_EX|DOUT\(156);
\BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[15]~21_combout\ <= NOT \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[15]~21_combout\;
\MEM_WB|ALT_INV_DOUT\(131) <= NOT \MEM_WB|DOUT\(131);
\MEM_WB|ALT_INV_DOUT\(15) <= NOT \MEM_WB|DOUT\(15);
\MEM_WB|ALT_INV_DOUT\(47) <= NOT \MEM_WB|DOUT\(47);
\MUX_INFO|ALT_INV_MUX_OUT[12]~20_combout\ <= NOT \MUX_INFO|MUX_OUT[12]~20_combout\;
\BLOCO_IF|PC_REG|ALT_INV_DOUT\(12) <= NOT \BLOCO_IF|PC_REG|DOUT\(12);
\ID_EX|ALT_INV_DOUT\(153) <= NOT \ID_EX|DOUT\(153);
\BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[12]~20_combout\ <= NOT \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[12]~20_combout\;
\MEM_WB|ALT_INV_DOUT\(128) <= NOT \MEM_WB|DOUT\(128);
\MEM_WB|ALT_INV_DOUT\(12) <= NOT \MEM_WB|DOUT\(12);
\MEM_WB|ALT_INV_DOUT\(44) <= NOT \MEM_WB|DOUT\(44);
\MUX_INFO|ALT_INV_MUX_OUT[10]~19_combout\ <= NOT \MUX_INFO|MUX_OUT[10]~19_combout\;
\BLOCO_IF|PC_REG|ALT_INV_DOUT\(10) <= NOT \BLOCO_IF|PC_REG|DOUT\(10);
\ID_EX|ALT_INV_DOUT\(151) <= NOT \ID_EX|DOUT\(151);
\BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[10]~19_combout\ <= NOT \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[10]~19_combout\;
\MEM_WB|ALT_INV_DOUT\(126) <= NOT \MEM_WB|DOUT\(126);
\MEM_WB|ALT_INV_DOUT\(10) <= NOT \MEM_WB|DOUT\(10);
\MEM_WB|ALT_INV_DOUT\(42) <= NOT \MEM_WB|DOUT\(42);
\MUX_INFO|ALT_INV_MUX_OUT[9]~18_combout\ <= NOT \MUX_INFO|MUX_OUT[9]~18_combout\;
\BLOCO_IF|PC_REG|ALT_INV_DOUT\(9) <= NOT \BLOCO_IF|PC_REG|DOUT\(9);
\ID_EX|ALT_INV_DOUT\(150) <= NOT \ID_EX|DOUT\(150);
\BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[9]~18_combout\ <= NOT \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[9]~18_combout\;
\MEM_WB|ALT_INV_DOUT\(125) <= NOT \MEM_WB|DOUT\(125);
\MEM_WB|ALT_INV_DOUT\(9) <= NOT \MEM_WB|DOUT\(9);
\MEM_WB|ALT_INV_DOUT\(41) <= NOT \MEM_WB|DOUT\(41);
\MUX_INFO|ALT_INV_MUX_OUT[11]~17_combout\ <= NOT \MUX_INFO|MUX_OUT[11]~17_combout\;
\BLOCO_IF|PC_REG|ALT_INV_DOUT\(11) <= NOT \BLOCO_IF|PC_REG|DOUT\(11);
\ID_EX|ALT_INV_DOUT\(152) <= NOT \ID_EX|DOUT\(152);
\BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[11]~17_combout\ <= NOT \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[11]~17_combout\;
\MEM_WB|ALT_INV_DOUT\(127) <= NOT \MEM_WB|DOUT\(127);
\MEM_WB|ALT_INV_DOUT\(11) <= NOT \MEM_WB|DOUT\(11);
\MEM_WB|ALT_INV_DOUT\(43) <= NOT \MEM_WB|DOUT\(43);
\MUX_INFO|ALT_INV_MUX_OUT[8]~16_combout\ <= NOT \MUX_INFO|MUX_OUT[8]~16_combout\;
\BLOCO_IF|PC_REG|ALT_INV_DOUT\(8) <= NOT \BLOCO_IF|PC_REG|DOUT\(8);
\ID_EX|ALT_INV_DOUT\(149) <= NOT \ID_EX|DOUT\(149);
\BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[8]~16_combout\ <= NOT \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[8]~16_combout\;
\MEM_WB|ALT_INV_DOUT\(124) <= NOT \MEM_WB|DOUT\(124);
\MEM_WB|ALT_INV_DOUT\(8) <= NOT \MEM_WB|DOUT\(8);
\MEM_WB|ALT_INV_DOUT\(40) <= NOT \MEM_WB|DOUT\(40);
\MUX_INFO|ALT_INV_MUX_OUT[6]~15_combout\ <= NOT \MUX_INFO|MUX_OUT[6]~15_combout\;
\BLOCO_IF|PC_REG|ALT_INV_DOUT\(6) <= NOT \BLOCO_IF|PC_REG|DOUT\(6);
\ID_EX|ALT_INV_DOUT\(147) <= NOT \ID_EX|DOUT\(147);
\BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[6]~15_combout\ <= NOT \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[6]~15_combout\;
\MEM_WB|ALT_INV_DOUT\(122) <= NOT \MEM_WB|DOUT\(122);
\MEM_WB|ALT_INV_DOUT\(6) <= NOT \MEM_WB|DOUT\(6);
\MEM_WB|ALT_INV_DOUT\(38) <= NOT \MEM_WB|DOUT\(38);
\MUX_INFO|ALT_INV_MUX_OUT[5]~14_combout\ <= NOT \MUX_INFO|MUX_OUT[5]~14_combout\;
\BLOCO_IF|PC_REG|ALT_INV_DOUT\(5) <= NOT \BLOCO_IF|PC_REG|DOUT\(5);
\ID_EX|ALT_INV_DOUT\(146) <= NOT \ID_EX|DOUT\(146);
\BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[5]~14_combout\ <= NOT \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[5]~14_combout\;
\MEM_WB|ALT_INV_DOUT\(121) <= NOT \MEM_WB|DOUT\(121);
\MEM_WB|ALT_INV_DOUT\(5) <= NOT \MEM_WB|DOUT\(5);
\MEM_WB|ALT_INV_DOUT\(37) <= NOT \MEM_WB|DOUT\(37);
\MUX_INFO|ALT_INV_MUX_OUT[7]~13_combout\ <= NOT \MUX_INFO|MUX_OUT[7]~13_combout\;
\BLOCO_IF|PC_REG|ALT_INV_DOUT\(7) <= NOT \BLOCO_IF|PC_REG|DOUT\(7);
\ID_EX|ALT_INV_DOUT\(148) <= NOT \ID_EX|DOUT\(148);
\BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[7]~13_combout\ <= NOT \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[7]~13_combout\;
\MEM_WB|ALT_INV_DOUT\(123) <= NOT \MEM_WB|DOUT\(123);
\MEM_WB|ALT_INV_DOUT\(7) <= NOT \MEM_WB|DOUT\(7);
\MEM_WB|ALT_INV_DOUT\(39) <= NOT \MEM_WB|DOUT\(39);
\MUX_INFO|ALT_INV_MUX_OUT[4]~12_combout\ <= NOT \MUX_INFO|MUX_OUT[4]~12_combout\;
\BLOCO_IF|PC_REG|ALT_INV_DOUT\(4) <= NOT \BLOCO_IF|PC_REG|DOUT\(4);
\ID_EX|ALT_INV_DOUT\(145) <= NOT \ID_EX|DOUT\(145);
\BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[4]~12_combout\ <= NOT \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[4]~12_combout\;
\MEM_WB|ALT_INV_DOUT\(120) <= NOT \MEM_WB|DOUT\(120);
\MEM_WB|ALT_INV_DOUT\(4) <= NOT \MEM_WB|DOUT\(4);
\MEM_WB|ALT_INV_DOUT\(36) <= NOT \MEM_WB|DOUT\(36);
\MUX_INFO|ALT_INV_MUX_OUT[2]~11_combout\ <= NOT \MUX_INFO|MUX_OUT[2]~11_combout\;
\BLOCO_IF|PC_REG|ALT_INV_DOUT\(2) <= NOT \BLOCO_IF|PC_REG|DOUT\(2);
\ID_EX|ALT_INV_DOUT\(143) <= NOT \ID_EX|DOUT\(143);
\BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[2]~11_combout\ <= NOT \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[2]~11_combout\;
\MEM_WB|ALT_INV_DOUT\(118) <= NOT \MEM_WB|DOUT\(118);
\MEM_WB|ALT_INV_DOUT\(2) <= NOT \MEM_WB|DOUT\(2);
\MEM_WB|ALT_INV_DOUT\(34) <= NOT \MEM_WB|DOUT\(34);
\MUX_INFO|ALT_INV_MUX_OUT[1]~10_combout\ <= NOT \MUX_INFO|MUX_OUT[1]~10_combout\;
\BLOCO_IF|PC_REG|ALT_INV_DOUT\(1) <= NOT \BLOCO_IF|PC_REG|DOUT\(1);
\ID_EX|ALT_INV_DOUT\(142) <= NOT \ID_EX|DOUT\(142);
\BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[1]~10_combout\ <= NOT \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[1]~10_combout\;
\MEM_WB|ALT_INV_DOUT\(117) <= NOT \MEM_WB|DOUT\(117);
\MEM_WB|ALT_INV_DOUT\(1) <= NOT \MEM_WB|DOUT\(1);
\MEM_WB|ALT_INV_DOUT\(33) <= NOT \MEM_WB|DOUT\(33);
\MUX_INFO|ALT_INV_MUX_OUT[3]~9_combout\ <= NOT \MUX_INFO|MUX_OUT[3]~9_combout\;
\BLOCO_IF|PC_REG|ALT_INV_DOUT\(3) <= NOT \BLOCO_IF|PC_REG|DOUT\(3);
\ID_EX|ALT_INV_DOUT\(144) <= NOT \ID_EX|DOUT\(144);
\BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[3]~9_combout\ <= NOT \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[3]~9_combout\;
\MEM_WB|ALT_INV_DOUT\(119) <= NOT \MEM_WB|DOUT\(119);
\MEM_WB|ALT_INV_DOUT\(3) <= NOT \MEM_WB|DOUT\(3);
\MEM_WB|ALT_INV_DOUT\(35) <= NOT \MEM_WB|DOUT\(35);
\MUX_INFO|ALT_INV_MUX_OUT[0]~8_combout\ <= NOT \MUX_INFO|MUX_OUT[0]~8_combout\;
\BLOCO_IF|PC_REG|ALT_INV_DOUT\(0) <= NOT \BLOCO_IF|PC_REG|DOUT\(0);
\ID_EX|ALT_INV_DOUT\(141) <= NOT \ID_EX|DOUT\(141);
\BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[0]~8_combout\ <= NOT \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[0]~8_combout\;
\MEM_WB|ALT_INV_DOUT\(116) <= NOT \MEM_WB|DOUT\(116);
\MEM_WB|ALT_INV_DOUT\(0) <= NOT \MEM_WB|DOUT\(0);
\MEM_WB|ALT_INV_DOUT\(32) <= NOT \MEM_WB|DOUT\(32);
\BLOCO_EX|ULA1|ALT_INV_Equal0~6_combout\ <= NOT \BLOCO_EX|ULA1|Equal0~6_combout\;
\BLOCO_EX|ULA1|ALT_INV_Equal0~5_combout\ <= NOT \BLOCO_EX|ULA1|Equal0~5_combout\;
\BLOCO_EX|ULA1|ALT_INV_Equal0~4_combout\ <= NOT \BLOCO_EX|ULA1|Equal0~4_combout\;
\BLOCO_EX|ULA1|ALT_INV_Equal0~3_combout\ <= NOT \BLOCO_EX|ULA1|Equal0~3_combout\;
\BLOCO_EX|ULA1|ALT_INV_Equal0~2_combout\ <= NOT \BLOCO_EX|ULA1|Equal0~2_combout\;
\BLOCO_EX|ULA1|ALT_INV_Equal0~1_combout\ <= NOT \BLOCO_EX|ULA1|Equal0~1_combout\;
\BLOCO_EX|ULA1|ALT_INV_Equal0~0_combout\ <= NOT \BLOCO_EX|ULA1|Equal0~0_combout\;
\BLOCO_EX|ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA3|MuxOperacao|MUX_OUT[0]~0_combout\;
\BLOCO_EX|ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\;
\BLOCO_EX|ULA1|ULA2|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA2|MuxOperacao|MUX_OUT[0]~0_combout\;
\BLOCO_EX|ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\;
\BLOCO_EX|ULA1|ULA4|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA4|InverterOuNao|saida_MUX[0]~0_combout\;
\BLOCO_EX|ULA1|ULA3|Somador|ALT_INV_cOut~combout\ <= NOT \BLOCO_EX|ULA1|ULA3|Somador|cOut~combout\;
\BLOCO_EX|ULA1|ULA2|Somador|ALT_INV_cOut~combout\ <= NOT \BLOCO_EX|ULA1|ULA2|Somador|cOut~combout\;
\BLOCO_EX|ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\;
\BLOCO_EX|ULA1|ULA5|Somador|ALT_INV_cOut~combout\ <= NOT \BLOCO_EX|ULA1|ULA5|Somador|cOut~combout\;
\BLOCO_EX|ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\;
\BLOCO_EX|ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA8|MuxOperacao|MUX_OUT[0]~0_combout\;
\BLOCO_EX|ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA9|MuxOperacao|MUX_OUT[0]~0_combout\;
\BLOCO_EX|ULA1|ULA10|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA10|MuxOperacao|MUX_OUT[0]~0_combout\;
\BLOCO_EX|ULA1|ULA11|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA11|MuxOperacao|MUX_OUT[0]~0_combout\;
\BLOCO_EX|ULA1|ULA12|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA12|MuxOperacao|MUX_OUT[0]~0_combout\;
\BLOCO_EX|ULA1|ULA13|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ <= NOT \BLOCO_EX|ULA1|ULA13|MuxOperacao|MUX_OUT[0]~1_combout\;
\BLOCO_EX|ULA1|ULA13|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA13|MuxOperacao|MUX_OUT[0]~0_combout\;
\BLOCO_EX|ULA1|ULA13|Somador|ALT_INV_saida~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA13|Somador|saida~0_combout\;
\BLOCO_EX|ULA1|ULA14|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA14|MuxOperacao|MUX_OUT[0]~0_combout\;
\BLOCO_EX|ULA1|ULA18|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ <= NOT \BLOCO_EX|ULA1|ULA18|MuxOperacao|MUX_OUT[0]~1_combout\;
\BLOCO_EX|ULA1|ULA18|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA18|MuxOperacao|MUX_OUT[0]~0_combout\;
\BLOCO_EX|ULA1|ULA18|Somador|ALT_INV_saida~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA18|Somador|saida~0_combout\;
\BLOCO_EX|ULA1|ULA15|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA15|MuxOperacao|MUX_OUT[0]~0_combout\;
\BLOCO_EX|ULA1|ULA17|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA17|MuxOperacao|MUX_OUT[0]~0_combout\;
\BLOCO_EX|ULA1|ULA19|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA19|MuxOperacao|MUX_OUT[0]~0_combout\;
\BLOCO_EX|ULA1|ULA18|Somador|ALT_INV_cOut~combout\ <= NOT \BLOCO_EX|ULA1|ULA18|Somador|cOut~combout\;
\BLOCO_EX|ULA1|ULA16|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA16|MuxOperacao|MUX_OUT[0]~0_combout\;
\BLOCO_EX|ULA1|ULA20|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA20|MuxOperacao|MUX_OUT[0]~0_combout\;
\BLOCO_EX|ULA1|ULA21|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA21|MuxOperacao|MUX_OUT[0]~0_combout\;
\BLOCO_EX|ULA1|ULA24|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA24|MuxOperacao|MUX_OUT[0]~0_combout\;
\BLOCO_EX|ULA1|ULA23|Somador|ALT_INV_cOut~combout\ <= NOT \BLOCO_EX|ULA1|ULA23|Somador|cOut~combout\;
\BLOCO_EX|ULA1|ULA22|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA22|MuxOperacao|MUX_OUT[0]~0_combout\;
\BLOCO_EX|ULA1|ULA23|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ <= NOT \BLOCO_EX|ULA1|ULA23|MuxOperacao|MUX_OUT[0]~1_combout\;
\BLOCO_EX|ULA1|ULA23|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA23|MuxOperacao|MUX_OUT[0]~0_combout\;
\BLOCO_EX|ULA1|ULA23|Somador|ALT_INV_saida~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA23|Somador|saida~0_combout\;
\BLOCO_EX|ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\ <= NOT \BLOCO_EX|ULA1|ULA1|MuxOperacao|MUX_OUT[0]~2_combout\;
\BLOCO_EX|ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ <= NOT \BLOCO_EX|ULA1|ULA1|MuxOperacao|MUX_OUT[0]~1_combout\;
\BLOCO_EX|ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA1|MuxOperacao|MUX_OUT[0]~0_combout\;
\BLOCO_IF|PC_REG|ALT_INV_DOUT\(31) <= NOT \BLOCO_IF|PC_REG|DOUT\(31);
\ID_EX|ALT_INV_DOUT\(172) <= NOT \ID_EX|DOUT\(172);
\BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[31]~7_combout\ <= NOT \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[31]~7_combout\;
\MEM_WB|ALT_INV_DOUT\(31) <= NOT \MEM_WB|DOUT\(31);
\MEM_WB|ALT_INV_DOUT\(63) <= NOT \MEM_WB|DOUT\(63);
\MEM_WB|ALT_INV_DOUT\(147) <= NOT \MEM_WB|DOUT\(147);
\BLOCO_EX|ULA1|ULA32|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ <= NOT \BLOCO_EX|ULA1|ULA32|MuxOperacao|MUX_OUT[0]~1_combout\;
\BLOCO_EX|ULA1|ULA32|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA32|MuxOperacao|MUX_OUT[0]~0_combout\;
\BLOCO_EX|ULA1|ULA32|Somador|ALT_INV_saida~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA32|Somador|saida~0_combout\;
\BLOCO_EX|ULA1|ULA32|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA32|InverterOuNao|saida_MUX[0]~0_combout\;
\ID_EX|ALT_INV_DOUT\(76) <= NOT \ID_EX|DOUT\(76);
\BLOCO_IF|PC_REG|ALT_INV_DOUT\(30) <= NOT \BLOCO_IF|PC_REG|DOUT\(30);
\ID_EX|ALT_INV_DOUT\(171) <= NOT \ID_EX|DOUT\(171);
\BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[30]~6_combout\ <= NOT \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[30]~6_combout\;
\MEM_WB|ALT_INV_DOUT\(30) <= NOT \MEM_WB|DOUT\(30);
\MEM_WB|ALT_INV_DOUT\(62) <= NOT \MEM_WB|DOUT\(62);
\MEM_WB|ALT_INV_DOUT\(114) <= NOT \MEM_WB|DOUT\(114);
\MEM_WB|ALT_INV_DOUT\(146) <= NOT \MEM_WB|DOUT\(146);
\BLOCO_EX|ULA1|ULA31|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA31|MuxOperacao|MUX_OUT[0]~0_combout\;
\BLOCO_EX|ULA1|ULA31|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA31|InverterOuNao|saida_MUX[0]~0_combout\;
\ID_EX|ALT_INV_DOUT\(75) <= NOT \ID_EX|DOUT\(75);
\BLOCO_EX|ULA1|ULA30|Somador|ALT_INV_cOut~combout\ <= NOT \BLOCO_EX|ULA1|ULA30|Somador|cOut~combout\;
\BLOCO_IF|PC_REG|ALT_INV_DOUT\(29) <= NOT \BLOCO_IF|PC_REG|DOUT\(29);
\ID_EX|ALT_INV_DOUT\(170) <= NOT \ID_EX|DOUT\(170);
\BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[29]~5_combout\ <= NOT \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[29]~5_combout\;
\MEM_WB|ALT_INV_DOUT\(29) <= NOT \MEM_WB|DOUT\(29);
\MEM_WB|ALT_INV_DOUT\(61) <= NOT \MEM_WB|DOUT\(61);
\MEM_WB|ALT_INV_DOUT\(113) <= NOT \MEM_WB|DOUT\(113);
\MEM_WB|ALT_INV_DOUT\(145) <= NOT \MEM_WB|DOUT\(145);
\BLOCO_EX|ULA1|ULA30|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ <= NOT \BLOCO_EX|ULA1|ULA30|MuxOperacao|MUX_OUT[0]~1_combout\;
\BLOCO_EX|ULA1|ULA30|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA30|MuxOperacao|MUX_OUT[0]~0_combout\;
\BLOCO_EX|ULA1|ULA30|Somador|ALT_INV_saida~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA30|Somador|saida~0_combout\;
\BLOCO_EX|ULA1|ULA30|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA30|InverterOuNao|saida_MUX[0]~0_combout\;
\ID_EX|ALT_INV_DOUT\(74) <= NOT \ID_EX|DOUT\(74);
\BLOCO_IF|PC_REG|ALT_INV_DOUT\(28) <= NOT \BLOCO_IF|PC_REG|DOUT\(28);
\ID_EX|ALT_INV_DOUT\(169) <= NOT \ID_EX|DOUT\(169);
\BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[28]~4_combout\ <= NOT \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[28]~4_combout\;
\MEM_WB|ALT_INV_DOUT\(28) <= NOT \MEM_WB|DOUT\(28);
\MEM_WB|ALT_INV_DOUT\(60) <= NOT \MEM_WB|DOUT\(60);
\MEM_WB|ALT_INV_DOUT\(112) <= NOT \MEM_WB|DOUT\(112);
\MEM_WB|ALT_INV_DOUT\(144) <= NOT \MEM_WB|DOUT\(144);
\BLOCO_EX|ULA1|ULA29|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA29|MuxOperacao|MUX_OUT[0]~0_combout\;
\BLOCO_EX|ULA1|ULA29|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA29|InverterOuNao|saida_MUX[0]~0_combout\;
\ID_EX|ALT_INV_DOUT\(73) <= NOT \ID_EX|DOUT\(73);
\BLOCO_EX|ULA1|ULA28|Somador|ALT_INV_cOut~combout\ <= NOT \BLOCO_EX|ULA1|ULA28|Somador|cOut~combout\;
\BLOCO_IF|PC_REG|ALT_INV_DOUT\(27) <= NOT \BLOCO_IF|PC_REG|DOUT\(27);
\ID_EX|ALT_INV_DOUT\(168) <= NOT \ID_EX|DOUT\(168);
\BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[27]~3_combout\ <= NOT \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[27]~3_combout\;
\MEM_WB|ALT_INV_DOUT\(27) <= NOT \MEM_WB|DOUT\(27);
\MEM_WB|ALT_INV_DOUT\(59) <= NOT \MEM_WB|DOUT\(59);
\MEM_WB|ALT_INV_DOUT\(111) <= NOT \MEM_WB|DOUT\(111);
\MEM_WB|ALT_INV_DOUT\(143) <= NOT \MEM_WB|DOUT\(143);
\BLOCO_EX|ULA1|ULA28|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ <= NOT \BLOCO_EX|ULA1|ULA28|MuxOperacao|MUX_OUT[0]~1_combout\;
\BLOCO_EX|ULA1|ULA28|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA28|MuxOperacao|MUX_OUT[0]~0_combout\;
\BLOCO_EX|ULA1|ULA28|Somador|ALT_INV_saida~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA28|Somador|saida~0_combout\;
\BLOCO_EX|ULA1|ULA28|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA28|InverterOuNao|saida_MUX[0]~0_combout\;
\ID_EX|ALT_INV_DOUT\(72) <= NOT \ID_EX|DOUT\(72);
\BLOCO_EX|ULA1|ULA11|MuxOperacao|ALT_INV_Equal2~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA11|MuxOperacao|Equal2~0_combout\;
\BLOCO_IF|PC_REG|ALT_INV_DOUT\(26) <= NOT \BLOCO_IF|PC_REG|DOUT\(26);
\ID_EX|ALT_INV_DOUT\(167) <= NOT \ID_EX|DOUT\(167);
\BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[26]~2_combout\ <= NOT \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[26]~2_combout\;
\MEM_WB|ALT_INV_DOUT\(26) <= NOT \MEM_WB|DOUT\(26);
\MEM_WB|ALT_INV_DOUT\(58) <= NOT \MEM_WB|DOUT\(58);
\MEM_WB|ALT_INV_DOUT\(142) <= NOT \MEM_WB|DOUT\(142);
\BLOCO_EX|ULA1|ULA27|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA27|MuxOperacao|MUX_OUT[0]~0_combout\;
\BLOCO_EX|ULA1|ULA27|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA27|InverterOuNao|saida_MUX[0]~0_combout\;
\ID_EX|ALT_INV_DOUT\(71) <= NOT \ID_EX|DOUT\(71);
\BLOCO_EX|ULA1|ULA26|Somador|ALT_INV_cOut~combout\ <= NOT \BLOCO_EX|ULA1|ULA26|Somador|cOut~combout\;
\BLOCO_IF|PC_REG|ALT_INV_DOUT\(25) <= NOT \BLOCO_IF|PC_REG|DOUT\(25);
\ID_EX|ALT_INV_DOUT\(166) <= NOT \ID_EX|DOUT\(166);
\BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[25]~1_combout\ <= NOT \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[25]~1_combout\;
\MEM_WB|ALT_INV_DOUT\(25) <= NOT \MEM_WB|DOUT\(25);
\MEM_WB|ALT_INV_DOUT\(57) <= NOT \MEM_WB|DOUT\(57);
\MEM_WB|ALT_INV_DOUT\(107) <= NOT \MEM_WB|DOUT\(107);
\MEM_WB|ALT_INV_DOUT\(141) <= NOT \MEM_WB|DOUT\(141);
\BLOCO_EX|ULA1|ULA26|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA26|MuxOperacao|MUX_OUT[0]~0_combout\;
\BLOCO_EX|ULA1|ULA26|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA26|InverterOuNao|saida_MUX[0]~0_combout\;
\ID_EX|ALT_INV_DOUT\(70) <= NOT \ID_EX|DOUT\(70);
\BLOCO_IF|PC_REG|ALT_INV_DOUT\(24) <= NOT \BLOCO_IF|PC_REG|DOUT\(24);
\ID_EX|ALT_INV_DOUT\(165) <= NOT \ID_EX|DOUT\(165);
\BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[24]~0_combout\ <= NOT \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[24]~0_combout\;
\MEM_WB|ALT_INV_DOUT\(24) <= NOT \MEM_WB|DOUT\(24);
\MEM_WB|ALT_INV_DOUT\(56) <= NOT \MEM_WB|DOUT\(56);
\MEM_WB|ALT_INV_DOUT\(104) <= NOT \MEM_WB|DOUT\(104);
\MEM_WB|ALT_INV_DOUT\(140) <= NOT \MEM_WB|DOUT\(140);
\MEM_WB|ALT_INV_DOUT\(69) <= NOT \MEM_WB|DOUT\(69);
\MEM_WB|ALT_INV_DOUT\(68) <= NOT \MEM_WB|DOUT\(68);
\BLOCO_EX|ULA1|ULA25|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA25|MuxOperacao|MUX_OUT[0]~0_combout\;
\ID_EX|ALT_INV_DOUT\(0) <= NOT \ID_EX|DOUT\(0);
\ID_EX|ALT_INV_DOUT\(1) <= NOT \ID_EX|DOUT\(1);
\BLOCO_EX|ULA1|ULA25|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA25|InverterOuNao|saida_MUX[0]~0_combout\;
\ID_EX|ALT_INV_DOUT\(69) <= NOT \ID_EX|DOUT\(69);
\BLOCO_EX|ULA1|ULA24|Somador|ALT_INV_cOut~1_combout\ <= NOT \BLOCO_EX|ULA1|ULA24|Somador|cOut~1_combout\;
\BLOCO_EX|ULA1|ULA24|Somador|ALT_INV_cOut~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA24|Somador|cOut~0_combout\;
\BLOCO_EX|ULA1|ULA24|Somador|ALT_INV_saida~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA24|Somador|saida~0_combout\;
\BLOCO_EX|ULA1|ULA24|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA24|InverterOuNao|saida_MUX[0]~0_combout\;
\ID_EX|ALT_INV_DOUT\(68) <= NOT \ID_EX|DOUT\(68);
\BLOCO_EX|ULA1|ULA23|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA23|InverterOuNao|saida_MUX[0]~0_combout\;
\ID_EX|ALT_INV_DOUT\(67) <= NOT \ID_EX|DOUT\(67);
\BLOCO_EX|ULA1|ULA22|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA22|InverterOuNao|saida_MUX[0]~0_combout\;
\ID_EX|ALT_INV_DOUT\(66) <= NOT \ID_EX|DOUT\(66);
\BLOCO_EX|ULA1|ULA21|Somador|ALT_INV_cOut~combout\ <= NOT \BLOCO_EX|ULA1|ULA21|Somador|cOut~combout\;
\BLOCO_EX|ULA1|ULA21|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA21|InverterOuNao|saida_MUX[0]~0_combout\;
\ID_EX|ALT_INV_DOUT\(65) <= NOT \ID_EX|DOUT\(65);
\BLOCO_EX|ULA1|ULA20|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA20|InverterOuNao|saida_MUX[0]~0_combout\;
\ID_EX|ALT_INV_DOUT\(64) <= NOT \ID_EX|DOUT\(64);
\BLOCO_EX|ULA1|ULA19|Somador|ALT_INV_cOut~1_combout\ <= NOT \BLOCO_EX|ULA1|ULA19|Somador|cOut~1_combout\;
\BLOCO_EX|ULA1|ULA19|Somador|ALT_INV_cOut~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA19|Somador|cOut~0_combout\;
\BLOCO_EX|ULA1|ULA19|Somador|ALT_INV_saida~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA19|Somador|saida~0_combout\;
\BLOCO_EX|ULA1|ULA19|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA19|InverterOuNao|saida_MUX[0]~0_combout\;
\ID_EX|ALT_INV_DOUT\(63) <= NOT \ID_EX|DOUT\(63);
\BLOCO_EX|ULA1|ULA18|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA18|InverterOuNao|saida_MUX[0]~0_combout\;
\ID_EX|ALT_INV_DOUT\(62) <= NOT \ID_EX|DOUT\(62);
\BLOCO_EX|ULA1|ULA17|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA17|InverterOuNao|saida_MUX[0]~0_combout\;
\ID_EX|ALT_INV_DOUT\(125) <= NOT \ID_EX|DOUT\(125);
\ID_EX|ALT_INV_DOUT\(61) <= NOT \ID_EX|DOUT\(61);
\BLOCO_EX|ULA1|ULA16|Somador|ALT_INV_cOut~combout\ <= NOT \BLOCO_EX|ULA1|ULA16|Somador|cOut~combout\;
\BLOCO_EX|ULA1|ULA16|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA16|InverterOuNao|saida_MUX[0]~0_combout\;
\ID_EX|ALT_INV_DOUT\(60) <= NOT \ID_EX|DOUT\(60);
\BLOCO_EX|ULA1|ULA15|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA15|InverterOuNao|saida_MUX[0]~0_combout\;
\ID_EX|ALT_INV_DOUT\(123) <= NOT \ID_EX|DOUT\(123);
\ID_EX|ALT_INV_DOUT\(59) <= NOT \ID_EX|DOUT\(59);
\BLOCO_EX|ULA1|ULA14|Somador|ALT_INV_cOut~1_combout\ <= NOT \BLOCO_EX|ULA1|ULA14|Somador|cOut~1_combout\;
\BLOCO_EX|ULA1|ULA14|Somador|ALT_INV_cOut~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA14|Somador|cOut~0_combout\;
\BLOCO_EX|ULA1|ULA14|Somador|ALT_INV_saida~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA14|Somador|saida~0_combout\;
\ID_EX|ALT_INV_DOUT\(122) <= NOT \ID_EX|DOUT\(122);
\ID_EX|ALT_INV_DOUT\(58) <= NOT \ID_EX|DOUT\(58);
\BLOCO_EX|ULA1|ULA13|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA13|InverterOuNao|saida_MUX[0]~0_combout\;
\ID_EX|ALT_INV_DOUT\(121) <= NOT \ID_EX|DOUT\(121);
\ID_EX|ALT_INV_DOUT\(57) <= NOT \ID_EX|DOUT\(57);
\BLOCO_EX|ULA1|ULA12|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA12|InverterOuNao|saida_MUX[0]~0_combout\;
\ID_EX|ALT_INV_DOUT\(120) <= NOT \ID_EX|DOUT\(120);
\ID_EX|ALT_INV_DOUT\(56) <= NOT \ID_EX|DOUT\(56);
\BLOCO_EX|ULA1|ULA11|Somador|ALT_INV_cOut~combout\ <= NOT \BLOCO_EX|ULA1|ULA11|Somador|cOut~combout\;
\BLOCO_EX|ULA1|ULA11|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA11|InverterOuNao|saida_MUX[0]~0_combout\;
\ID_EX|ALT_INV_DOUT\(55) <= NOT \ID_EX|DOUT\(55);
\BLOCO_EX|ULA1|ULA10|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA10|InverterOuNao|saida_MUX[0]~0_combout\;
\ID_EX|ALT_INV_DOUT\(54) <= NOT \ID_EX|DOUT\(54);
\BLOCO_EX|ULA1|ULA9|Somador|ALT_INV_cOut~1_combout\ <= NOT \BLOCO_EX|ULA1|ULA9|Somador|cOut~1_combout\;
\BLOCO_EX|ULA1|ULA9|Somador|ALT_INV_cOut~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA9|Somador|cOut~0_combout\;
\BLOCO_EX|ULA1|ULA9|Somador|ALT_INV_saida~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA9|Somador|saida~0_combout\;
\ID_EX|ALT_INV_DOUT\(53) <= NOT \ID_EX|DOUT\(53);
\BLOCO_EX|ULA1|ULA8|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA8|InverterOuNao|saida_MUX[0]~0_combout\;
\ID_EX|ALT_INV_DOUT\(116) <= NOT \ID_EX|DOUT\(116);
\ID_EX|ALT_INV_DOUT\(52) <= NOT \ID_EX|DOUT\(52);
\BLOCO_EX|ULA1|ULA7|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA7|InverterOuNao|saida_MUX[0]~0_combout\;
\ID_EX|ALT_INV_DOUT\(51) <= NOT \ID_EX|DOUT\(51);
\BLOCO_EX|ULA1|ULA6|Somador|ALT_INV_cOut~combout\ <= NOT \BLOCO_EX|ULA1|ULA6|Somador|cOut~combout\;
\BLOCO_EX|ULA1|ULA6|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA6|InverterOuNao|saida_MUX[0]~0_combout\;
\ID_EX|ALT_INV_DOUT\(114) <= NOT \ID_EX|DOUT\(114);
\ID_EX|ALT_INV_DOUT\(50) <= NOT \ID_EX|DOUT\(50);
\BLOCO_EX|ULA1|ULA5|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA5|InverterOuNao|saida_MUX[0]~0_combout\;
\ID_EX|ALT_INV_DOUT\(113) <= NOT \ID_EX|DOUT\(113);
\ID_EX|ALT_INV_DOUT\(49) <= NOT \ID_EX|DOUT\(49);
\BLOCO_EX|ULA1|ULA4|Somador|ALT_INV_cOut~1_combout\ <= NOT \BLOCO_EX|ULA1|ULA4|Somador|cOut~1_combout\;
\BLOCO_EX|ULA1|ULA4|Somador|ALT_INV_cOut~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA4|Somador|cOut~0_combout\;
\BLOCO_EX|ULA1|ULA4|Somador|ALT_INV_saida~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA4|Somador|saida~0_combout\;
\ID_EX|ALT_INV_DOUT\(112) <= NOT \ID_EX|DOUT\(112);
\ID_EX|ALT_INV_DOUT\(48) <= NOT \ID_EX|DOUT\(48);
\BLOCO_EX|ULA1|ULA3|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA3|InverterOuNao|saida_MUX[0]~0_combout\;
\ID_EX|ALT_INV_DOUT\(111) <= NOT \ID_EX|DOUT\(111);
\ID_EX|ALT_INV_DOUT\(47) <= NOT \ID_EX|DOUT\(47);
\BLOCO_EX|ULA1|ULA2|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA2|InverterOuNao|saida_MUX[0]~0_combout\;
\ID_EX|ALT_INV_DOUT\(110) <= NOT \ID_EX|DOUT\(110);
\ID_EX|ALT_INV_DOUT\(46) <= NOT \ID_EX|DOUT\(46);
\BLOCO_EX|ULA1|ULA1|Somador|ALT_INV_cOut~combout\ <= NOT \BLOCO_EX|ULA1|ULA1|Somador|cOut~combout\;
\ID_EX|ALT_INV_DOUT\(109) <= NOT \ID_EX|DOUT\(109);
\ID_EX|ALT_INV_DOUT\(180) <= NOT \ID_EX|DOUT\(180);
\ID_EX|ALT_INV_DOUT\(45) <= NOT \ID_EX|DOUT\(45);
\ID_EX|ALT_INV_DOUT\(2) <= NOT \ID_EX|DOUT\(2);
\BLOCO_EX|Somador2|ALT_INV_Add0~117_sumout\ <= NOT \BLOCO_EX|Somador2|Add0~117_sumout\;
\BLOCO_IF|Somador1|ALT_INV_Add0~117_sumout\ <= NOT \BLOCO_IF|Somador1|Add0~117_sumout\;
\BLOCO_EX|Somador2|ALT_INV_Add0~113_sumout\ <= NOT \BLOCO_EX|Somador2|Add0~113_sumout\;
\BLOCO_IF|Somador1|ALT_INV_Add0~113_sumout\ <= NOT \BLOCO_IF|Somador1|Add0~113_sumout\;
\BLOCO_EX|Somador2|ALT_INV_Add0~109_sumout\ <= NOT \BLOCO_EX|Somador2|Add0~109_sumout\;
\BLOCO_IF|Somador1|ALT_INV_Add0~109_sumout\ <= NOT \BLOCO_IF|Somador1|Add0~109_sumout\;
\BLOCO_EX|Somador2|ALT_INV_Add0~105_sumout\ <= NOT \BLOCO_EX|Somador2|Add0~105_sumout\;
\BLOCO_IF|Somador1|ALT_INV_Add0~105_sumout\ <= NOT \BLOCO_IF|Somador1|Add0~105_sumout\;
\BLOCO_EX|Somador2|ALT_INV_Add0~101_sumout\ <= NOT \BLOCO_EX|Somador2|Add0~101_sumout\;
\ID_EX|ALT_INV_DOUT\(28) <= NOT \ID_EX|DOUT\(28);
\ID_EX|ALT_INV_DOUT\(27) <= NOT \ID_EX|DOUT\(27);
\ID_EX|ALT_INV_DOUT\(26) <= NOT \ID_EX|DOUT\(26);
\ID_EX|ALT_INV_DOUT\(25) <= NOT \ID_EX|DOUT\(25);
\ID_EX|ALT_INV_DOUT\(24) <= NOT \ID_EX|DOUT\(24);
\ID_EX|ALT_INV_DOUT\(23) <= NOT \ID_EX|DOUT\(23);
\ID_EX|ALT_INV_DOUT\(22) <= NOT \ID_EX|DOUT\(22);
\ID_EX|ALT_INV_DOUT\(21) <= NOT \ID_EX|DOUT\(21);
\ID_EX|ALT_INV_DOUT\(20) <= NOT \ID_EX|DOUT\(20);
\ID_EX|ALT_INV_DOUT\(19) <= NOT \ID_EX|DOUT\(19);
\ID_EX|ALT_INV_DOUT\(18) <= NOT \ID_EX|DOUT\(18);
\ID_EX|ALT_INV_DOUT\(17) <= NOT \ID_EX|DOUT\(17);
\ID_EX|ALT_INV_DOUT\(16) <= NOT \ID_EX|DOUT\(16);
\ID_EX|ALT_INV_DOUT\(15) <= NOT \ID_EX|DOUT\(15);
\ID_EX|ALT_INV_DOUT\(14) <= NOT \ID_EX|DOUT\(14);
\ID_EX|ALT_INV_DOUT\(13) <= NOT \ID_EX|DOUT\(13);
\BLOCO_IF|Somador1|ALT_INV_Add0~101_sumout\ <= NOT \BLOCO_IF|Somador1|Add0~101_sumout\;
\BLOCO_EX|Somador2|ALT_INV_Add0~97_sumout\ <= NOT \BLOCO_EX|Somador2|Add0~97_sumout\;
\BLOCO_IF|Somador1|ALT_INV_Add0~97_sumout\ <= NOT \BLOCO_IF|Somador1|Add0~97_sumout\;
\BLOCO_EX|Somador2|ALT_INV_Add0~93_sumout\ <= NOT \BLOCO_EX|Somador2|Add0~93_sumout\;
\BLOCO_IF|Somador1|ALT_INV_Add0~93_sumout\ <= NOT \BLOCO_IF|Somador1|Add0~93_sumout\;
\BLOCO_EX|Somador2|ALT_INV_Add0~89_sumout\ <= NOT \BLOCO_EX|Somador2|Add0~89_sumout\;
\BLOCO_IF|Somador1|ALT_INV_Add0~89_sumout\ <= NOT \BLOCO_IF|Somador1|Add0~89_sumout\;
\BLOCO_EX|Somador2|ALT_INV_Add0~85_sumout\ <= NOT \BLOCO_EX|Somador2|Add0~85_sumout\;
\BLOCO_IF|Somador1|ALT_INV_Add0~85_sumout\ <= NOT \BLOCO_IF|Somador1|Add0~85_sumout\;
\BLOCO_EX|Somador2|ALT_INV_Add0~81_sumout\ <= NOT \BLOCO_EX|Somador2|Add0~81_sumout\;
\BLOCO_IF|Somador1|ALT_INV_Add0~81_sumout\ <= NOT \BLOCO_IF|Somador1|Add0~81_sumout\;
\BLOCO_EX|Somador2|ALT_INV_Add0~77_sumout\ <= NOT \BLOCO_EX|Somador2|Add0~77_sumout\;
\BLOCO_IF|Somador1|ALT_INV_Add0~77_sumout\ <= NOT \BLOCO_IF|Somador1|Add0~77_sumout\;
\BLOCO_EX|Somador2|ALT_INV_Add0~73_sumout\ <= NOT \BLOCO_EX|Somador2|Add0~73_sumout\;
\BLOCO_IF|Somador1|ALT_INV_Add0~73_sumout\ <= NOT \BLOCO_IF|Somador1|Add0~73_sumout\;
\BLOCO_EX|Somador2|ALT_INV_Add0~69_sumout\ <= NOT \BLOCO_EX|Somador2|Add0~69_sumout\;
\BLOCO_IF|Somador1|ALT_INV_Add0~69_sumout\ <= NOT \BLOCO_IF|Somador1|Add0~69_sumout\;
\BLOCO_EX|Somador2|ALT_INV_Add0~65_sumout\ <= NOT \BLOCO_EX|Somador2|Add0~65_sumout\;
\BLOCO_IF|Somador1|ALT_INV_Add0~65_sumout\ <= NOT \BLOCO_IF|Somador1|Add0~65_sumout\;
\BLOCO_EX|Somador2|ALT_INV_Add0~61_sumout\ <= NOT \BLOCO_EX|Somador2|Add0~61_sumout\;
\BLOCO_IF|Somador1|ALT_INV_Add0~61_sumout\ <= NOT \BLOCO_IF|Somador1|Add0~61_sumout\;
\BLOCO_EX|Somador2|ALT_INV_Add0~57_sumout\ <= NOT \BLOCO_EX|Somador2|Add0~57_sumout\;
\BLOCO_IF|Somador1|ALT_INV_Add0~57_sumout\ <= NOT \BLOCO_IF|Somador1|Add0~57_sumout\;
\BLOCO_EX|Somador2|ALT_INV_Add0~53_sumout\ <= NOT \BLOCO_EX|Somador2|Add0~53_sumout\;
\BLOCO_IF|Somador1|ALT_INV_Add0~53_sumout\ <= NOT \BLOCO_IF|Somador1|Add0~53_sumout\;
\BLOCO_EX|Somador2|ALT_INV_Add0~49_sumout\ <= NOT \BLOCO_EX|Somador2|Add0~49_sumout\;
\BLOCO_IF|Somador1|ALT_INV_Add0~49_sumout\ <= NOT \BLOCO_IF|Somador1|Add0~49_sumout\;
\BLOCO_EX|Somador2|ALT_INV_Add0~45_sumout\ <= NOT \BLOCO_EX|Somador2|Add0~45_sumout\;
\BLOCO_IF|Somador1|ALT_INV_Add0~45_sumout\ <= NOT \BLOCO_IF|Somador1|Add0~45_sumout\;
\BLOCO_EX|Somador2|ALT_INV_Add0~41_sumout\ <= NOT \BLOCO_EX|Somador2|Add0~41_sumout\;
\BLOCO_IF|Somador1|ALT_INV_Add0~41_sumout\ <= NOT \BLOCO_IF|Somador1|Add0~41_sumout\;
\BLOCO_EX|Somador2|ALT_INV_Add0~37_sumout\ <= NOT \BLOCO_EX|Somador2|Add0~37_sumout\;
\BLOCO_IF|Somador1|ALT_INV_Add0~37_sumout\ <= NOT \BLOCO_IF|Somador1|Add0~37_sumout\;
\BLOCO_EX|Somador2|ALT_INV_Add0~33_sumout\ <= NOT \BLOCO_EX|Somador2|Add0~33_sumout\;
\BLOCO_IF|Somador1|ALT_INV_Add0~33_sumout\ <= NOT \BLOCO_IF|Somador1|Add0~33_sumout\;
\BLOCO_EX|Somador2|ALT_INV_Add0~29_sumout\ <= NOT \BLOCO_EX|Somador2|Add0~29_sumout\;
\BLOCO_IF|Somador1|ALT_INV_Add0~29_sumout\ <= NOT \BLOCO_IF|Somador1|Add0~29_sumout\;
\BLOCO_EX|Somador2|ALT_INV_Add0~25_sumout\ <= NOT \BLOCO_EX|Somador2|Add0~25_sumout\;
\BLOCO_IF|Somador1|ALT_INV_Add0~25_sumout\ <= NOT \BLOCO_IF|Somador1|Add0~25_sumout\;
\BLOCO_EX|Somador2|ALT_INV_Add0~21_sumout\ <= NOT \BLOCO_EX|Somador2|Add0~21_sumout\;
\BLOCO_IF|Somador1|ALT_INV_Add0~21_sumout\ <= NOT \BLOCO_IF|Somador1|Add0~21_sumout\;
\BLOCO_EX|Somador2|ALT_INV_Add0~17_sumout\ <= NOT \BLOCO_EX|Somador2|Add0~17_sumout\;
\BLOCO_IF|Somador1|ALT_INV_Add0~17_sumout\ <= NOT \BLOCO_IF|Somador1|Add0~17_sumout\;
\BLOCO_EX|Somador2|ALT_INV_Add0~13_sumout\ <= NOT \BLOCO_EX|Somador2|Add0~13_sumout\;
\BLOCO_IF|Somador1|ALT_INV_Add0~13_sumout\ <= NOT \BLOCO_IF|Somador1|Add0~13_sumout\;
\BLOCO_EX|Somador2|ALT_INV_Add0~9_sumout\ <= NOT \BLOCO_EX|Somador2|Add0~9_sumout\;
\BLOCO_IF|Somador1|ALT_INV_Add0~9_sumout\ <= NOT \BLOCO_IF|Somador1|Add0~9_sumout\;
\BLOCO_EX|Somador2|ALT_INV_Add0~5_sumout\ <= NOT \BLOCO_EX|Somador2|Add0~5_sumout\;
\BLOCO_IF|Somador1|ALT_INV_Add0~5_sumout\ <= NOT \BLOCO_IF|Somador1|Add0~5_sumout\;
\BLOCO_EX|Somador2|ALT_INV_Add0~1_sumout\ <= NOT \BLOCO_EX|Somador2|Add0~1_sumout\;
\BLOCO_IF|Somador1|ALT_INV_Add0~1_sumout\ <= NOT \BLOCO_IF|Somador1|Add0~1_sumout\;
\IF_ID|ALT_INV_DOUT\(14) <= NOT \IF_ID|DOUT\(14);
\IF_ID|ALT_INV_DOUT\(13) <= NOT \IF_ID|DOUT\(13);
\IF_ID|ALT_INV_DOUT\(11) <= NOT \IF_ID|DOUT\(11);
\IF_ID|ALT_INV_DOUT\(19) <= NOT \IF_ID|DOUT\(19);
\IF_ID|ALT_INV_DOUT\(18) <= NOT \IF_ID|DOUT\(18);
\IF_ID|ALT_INV_DOUT\(17) <= NOT \IF_ID|DOUT\(17);
\IF_ID|ALT_INV_DOUT\(16) <= NOT \IF_ID|DOUT\(16);
\IF_ID|ALT_INV_DOUT\(22) <= NOT \IF_ID|DOUT\(22);
\IF_ID|ALT_INV_DOUT\(26) <= NOT \IF_ID|DOUT\(26);
\IF_ID|ALT_INV_DOUT\(28) <= NOT \IF_ID|DOUT\(28);
\ID_EX|ALT_INV_DOUT\(44) <= NOT \ID_EX|DOUT\(44);
\ID_EX|ALT_INV_DOUT\(43) <= NOT \ID_EX|DOUT\(43);
\ID_EX|ALT_INV_DOUT\(42) <= NOT \ID_EX|DOUT\(42);
\ID_EX|ALT_INV_DOUT\(41) <= NOT \ID_EX|DOUT\(41);
\ID_EX|ALT_INV_DOUT\(40) <= NOT \ID_EX|DOUT\(40);
\ID_EX|ALT_INV_DOUT\(39) <= NOT \ID_EX|DOUT\(39);
\ID_EX|ALT_INV_DOUT\(38) <= NOT \ID_EX|DOUT\(38);
\ID_EX|ALT_INV_DOUT\(37) <= NOT \ID_EX|DOUT\(37);
\ID_EX|ALT_INV_DOUT\(36) <= NOT \ID_EX|DOUT\(36);
\ID_EX|ALT_INV_DOUT\(35) <= NOT \ID_EX|DOUT\(35);
\ID_EX|ALT_INV_DOUT\(34) <= NOT \ID_EX|DOUT\(34);
\ID_EX|ALT_INV_DOUT\(33) <= NOT \ID_EX|DOUT\(33);
\ID_EX|ALT_INV_DOUT\(32) <= NOT \ID_EX|DOUT\(32);
\ID_EX|ALT_INV_DOUT\(31) <= NOT \ID_EX|DOUT\(31);
\ID_EX|ALT_INV_DOUT\(30) <= NOT \ID_EX|DOUT\(30);
\ID_EX|ALT_INV_DOUT\(29) <= NOT \ID_EX|DOUT\(29);
\ALT_INV_SW[1]~input_o\ <= NOT \SW[1]~input_o\;
\ALT_INV_SW[0]~input_o\ <= NOT \SW[0]~input_o\;
\BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[13]~13_combout\ <= NOT \BLOCO_ID|decoderInstru1|OUTPUT[13]~13_combout\;
\BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[13]~12_combout\ <= NOT \BLOCO_ID|decoderInstru1|OUTPUT[13]~12_combout\;
\BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[13]~11_combout\ <= NOT \BLOCO_ID|decoderInstru1|OUTPUT[13]~11_combout\;
\BLOCO_EX|ULA1|ULA14|MuxOperacao|ALT_INV_MUX_OUT[0]~4_combout\ <= NOT \BLOCO_EX|ULA1|ULA14|MuxOperacao|MUX_OUT[0]~4_combout\;
\BLOCO_EX|ULA1|ULA14|MuxOperacao|ALT_INV_MUX_OUT[0]~3_combout\ <= NOT \BLOCO_EX|ULA1|ULA14|MuxOperacao|MUX_OUT[0]~3_combout\;
\BLOCO_EX|ULA1|ULA14|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\ <= NOT \BLOCO_EX|ULA1|ULA14|MuxOperacao|MUX_OUT[0]~2_combout\;
\BLOCO_EX|ULA1|ULA14|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ <= NOT \BLOCO_EX|ULA1|ULA14|MuxOperacao|MUX_OUT[0]~1_combout\;
\BLOCO_EX|ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~4_combout\ <= NOT \BLOCO_EX|ULA1|ULA9|MuxOperacao|MUX_OUT[0]~4_combout\;
\BLOCO_EX|ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~3_combout\ <= NOT \BLOCO_EX|ULA1|ULA9|MuxOperacao|MUX_OUT[0]~3_combout\;
\BLOCO_EX|ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\ <= NOT \BLOCO_EX|ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\;
\BLOCO_EX|ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ <= NOT \BLOCO_EX|ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\;
\BLOCO_EX|ULA1|ULA30|Somador|ALT_INV_cOut~1_combout\ <= NOT \BLOCO_EX|ULA1|ULA30|Somador|cOut~1_combout\;
\BLOCO_EX|ULA1|ULA30|Somador|ALT_INV_cOut~0_combout\ <= NOT \BLOCO_EX|ULA1|ULA30|Somador|cOut~0_combout\;
\BLOCO_ID|MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[0]~6_combout\ <= NOT \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[0]~6_combout\;
\BLOCO_EX|ULA1|ULA21|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\ <= NOT \BLOCO_EX|ULA1|ULA21|MuxOperacao|MUX_OUT[0]~2_combout\;
\BLOCO_EX|ULA1|ULA21|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ <= NOT \BLOCO_EX|ULA1|ULA21|MuxOperacao|MUX_OUT[0]~1_combout\;
\BLOCO_EX|ULA1|ULA11|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\ <= NOT \BLOCO_EX|ULA1|ULA11|MuxOperacao|MUX_OUT[0]~2_combout\;
\BLOCO_EX|ULA1|ULA11|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ <= NOT \BLOCO_EX|ULA1|ULA11|MuxOperacao|MUX_OUT[0]~1_combout\;
\BLOCO_EX|ULA1|ULA16|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\ <= NOT \BLOCO_EX|ULA1|ULA16|MuxOperacao|MUX_OUT[0]~2_combout\;
\BLOCO_EX|ULA1|ULA16|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ <= NOT \BLOCO_EX|ULA1|ULA16|MuxOperacao|MUX_OUT[0]~1_combout\;
\BLOCO_EX|ULA1|ULA26|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\ <= NOT \BLOCO_EX|ULA1|ULA26|MuxOperacao|MUX_OUT[0]~2_combout\;
\BLOCO_EX|ULA1|ULA26|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ <= NOT \BLOCO_EX|ULA1|ULA26|MuxOperacao|MUX_OUT[0]~1_combout\;
\BLOCO_EX|ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~4_combout\ <= NOT \BLOCO_EX|ULA1|ULA1|MuxOperacao|MUX_OUT[0]~4_combout\;
\BLOCO_EX|ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~3_combout\ <= NOT \BLOCO_EX|ULA1|ULA1|MuxOperacao|MUX_OUT[0]~3_combout\;
\BLOCO_EX|ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\ <= NOT \BLOCO_EX|ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\;
\BLOCO_ID|MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[0]~5_combout\ <= NOT \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[0]~5_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Decoder0~93_combout\ <= NOT \BLOCO_MEM|RAM1|Decoder0~93_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Decoder0~90_combout\ <= NOT \BLOCO_MEM|RAM1|Decoder0~90_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Decoder0~87_combout\ <= NOT \BLOCO_MEM|RAM1|Decoder0~87_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Decoder0~84_combout\ <= NOT \BLOCO_MEM|RAM1|Decoder0~84_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Decoder0~81_combout\ <= NOT \BLOCO_MEM|RAM1|Decoder0~81_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Decoder0~78_combout\ <= NOT \BLOCO_MEM|RAM1|Decoder0~78_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Decoder0~75_combout\ <= NOT \BLOCO_MEM|RAM1|Decoder0~75_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Decoder0~72_combout\ <= NOT \BLOCO_MEM|RAM1|Decoder0~72_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Decoder0~69_combout\ <= NOT \BLOCO_MEM|RAM1|Decoder0~69_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Decoder0~66_combout\ <= NOT \BLOCO_MEM|RAM1|Decoder0~66_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Decoder0~63_combout\ <= NOT \BLOCO_MEM|RAM1|Decoder0~63_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Decoder0~60_combout\ <= NOT \BLOCO_MEM|RAM1|Decoder0~60_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Decoder0~57_combout\ <= NOT \BLOCO_MEM|RAM1|Decoder0~57_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Decoder0~54_combout\ <= NOT \BLOCO_MEM|RAM1|Decoder0~54_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Decoder0~51_combout\ <= NOT \BLOCO_MEM|RAM1|Decoder0~51_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Decoder0~48_combout\ <= NOT \BLOCO_MEM|RAM1|Decoder0~48_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Decoder0~45_combout\ <= NOT \BLOCO_MEM|RAM1|Decoder0~45_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Decoder0~42_combout\ <= NOT \BLOCO_MEM|RAM1|Decoder0~42_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Decoder0~39_combout\ <= NOT \BLOCO_MEM|RAM1|Decoder0~39_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Decoder0~36_combout\ <= NOT \BLOCO_MEM|RAM1|Decoder0~36_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Decoder0~33_combout\ <= NOT \BLOCO_MEM|RAM1|Decoder0~33_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Decoder0~30_combout\ <= NOT \BLOCO_MEM|RAM1|Decoder0~30_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Decoder0~27_combout\ <= NOT \BLOCO_MEM|RAM1|Decoder0~27_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Decoder0~24_combout\ <= NOT \BLOCO_MEM|RAM1|Decoder0~24_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Decoder0~21_combout\ <= NOT \BLOCO_MEM|RAM1|Decoder0~21_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Decoder0~18_combout\ <= NOT \BLOCO_MEM|RAM1|Decoder0~18_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Decoder0~15_combout\ <= NOT \BLOCO_MEM|RAM1|Decoder0~15_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Decoder0~12_combout\ <= NOT \BLOCO_MEM|RAM1|Decoder0~12_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Decoder0~9_combout\ <= NOT \BLOCO_MEM|RAM1|Decoder0~9_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Decoder0~6_combout\ <= NOT \BLOCO_MEM|RAM1|Decoder0~6_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Decoder0~3_combout\ <= NOT \BLOCO_MEM|RAM1|Decoder0~3_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Decoder0~0_combout\ <= NOT \BLOCO_MEM|RAM1|Decoder0~0_combout\;
\EX_MEM|ALT_INV_DOUT\(161) <= NOT \EX_MEM|DOUT\(161);
\BLOCO_IF|ROM1|ALT_INV_Mux3~0_combout\ <= NOT \BLOCO_IF|ROM1|Mux3~0_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux9~20_combout\ <= NOT \BLOCO_MEM|RAM1|Mux9~20_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux9~19_combout\ <= NOT \BLOCO_MEM|RAM1|Mux9~19_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux9~18_combout\ <= NOT \BLOCO_MEM|RAM1|Mux9~18_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[63][22]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[63][22]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[31][22]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[31][22]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[62][22]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[62][22]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[30][22]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[30][22]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux9~17_combout\ <= NOT \BLOCO_MEM|RAM1|Mux9~17_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[47][22]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[47][22]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[15][22]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[15][22]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[46][22]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[46][22]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[14][22]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[14][22]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux9~16_combout\ <= NOT \BLOCO_MEM|RAM1|Mux9~16_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[61][22]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[61][22]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[29][22]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[29][22]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[60][22]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[60][22]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[28][22]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[28][22]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux9~15_combout\ <= NOT \BLOCO_MEM|RAM1|Mux9~15_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[45][22]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[45][22]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[13][22]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[13][22]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[44][22]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[44][22]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[12][22]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[12][22]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux9~14_combout\ <= NOT \BLOCO_MEM|RAM1|Mux9~14_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux9~13_combout\ <= NOT \BLOCO_MEM|RAM1|Mux9~13_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[59][22]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[59][22]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[27][22]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[27][22]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[57][22]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[57][22]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[25][22]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[25][22]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux9~12_combout\ <= NOT \BLOCO_MEM|RAM1|Mux9~12_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[58][22]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[58][22]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[26][22]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[26][22]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[56][22]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[56][22]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[24][22]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[24][22]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux9~11_combout\ <= NOT \BLOCO_MEM|RAM1|Mux9~11_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[43][22]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[43][22]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[11][22]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[11][22]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[41][22]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[41][22]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[9][22]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[9][22]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux9~10_combout\ <= NOT \BLOCO_MEM|RAM1|Mux9~10_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[42][22]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[42][22]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[10][22]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[10][22]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[40][22]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[40][22]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[8][22]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[8][22]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux9~9_combout\ <= NOT \BLOCO_MEM|RAM1|Mux9~9_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux9~8_combout\ <= NOT \BLOCO_MEM|RAM1|Mux9~8_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[55][22]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[55][22]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[23][22]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[23][22]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[54][22]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[54][22]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[22][22]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[22][22]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux9~7_combout\ <= NOT \BLOCO_MEM|RAM1|Mux9~7_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[53][22]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[53][22]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[21][22]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[21][22]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[52][22]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[52][22]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[20][22]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[20][22]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux9~6_combout\ <= NOT \BLOCO_MEM|RAM1|Mux9~6_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[39][22]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[39][22]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[7][22]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[7][22]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[38][22]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[38][22]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[6][22]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[6][22]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux9~5_combout\ <= NOT \BLOCO_MEM|RAM1|Mux9~5_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[37][22]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[37][22]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[5][22]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[5][22]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[36][22]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[36][22]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[4][22]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[4][22]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux9~4_combout\ <= NOT \BLOCO_MEM|RAM1|Mux9~4_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux9~3_combout\ <= NOT \BLOCO_MEM|RAM1|Mux9~3_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[51][22]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[51][22]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[19][22]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[19][22]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[49][22]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[49][22]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[17][22]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[17][22]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux9~2_combout\ <= NOT \BLOCO_MEM|RAM1|Mux9~2_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[50][22]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[50][22]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[18][22]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[18][22]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[48][22]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[48][22]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[16][22]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[16][22]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux9~1_combout\ <= NOT \BLOCO_MEM|RAM1|Mux9~1_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[35][22]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[35][22]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[3][22]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[3][22]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[33][22]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[33][22]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[1][22]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[1][22]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux9~0_combout\ <= NOT \BLOCO_MEM|RAM1|Mux9~0_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[34][22]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[34][22]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[2][22]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[2][22]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[32][22]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[32][22]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[0][22]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[0][22]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux10~20_combout\ <= NOT \BLOCO_MEM|RAM1|Mux10~20_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux10~19_combout\ <= NOT \BLOCO_MEM|RAM1|Mux10~19_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux10~18_combout\ <= NOT \BLOCO_MEM|RAM1|Mux10~18_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[63][21]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[63][21]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[31][21]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[31][21]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[47][21]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[47][21]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[15][21]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[15][21]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux10~17_combout\ <= NOT \BLOCO_MEM|RAM1|Mux10~17_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[55][21]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[55][21]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[23][21]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[23][21]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[39][21]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[39][21]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[7][21]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[7][21]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux10~16_combout\ <= NOT \BLOCO_MEM|RAM1|Mux10~16_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[59][21]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[59][21]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[27][21]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[27][21]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[43][21]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[43][21]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[11][21]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[11][21]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux10~15_combout\ <= NOT \BLOCO_MEM|RAM1|Mux10~15_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[51][21]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[51][21]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[19][21]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[19][21]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[35][21]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[35][21]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[3][21]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[3][21]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux10~14_combout\ <= NOT \BLOCO_MEM|RAM1|Mux10~14_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux10~13_combout\ <= NOT \BLOCO_MEM|RAM1|Mux10~13_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[62][21]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[62][21]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[54][21]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[54][21]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[30][21]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[30][21]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[22][21]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[22][21]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux10~12_combout\ <= NOT \BLOCO_MEM|RAM1|Mux10~12_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[58][21]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[58][21]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[50][21]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[50][21]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[26][21]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[26][21]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[18][21]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[18][21]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux10~11_combout\ <= NOT \BLOCO_MEM|RAM1|Mux10~11_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[46][21]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[46][21]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[38][21]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[38][21]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[14][21]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[14][21]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[6][21]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[6][21]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux10~10_combout\ <= NOT \BLOCO_MEM|RAM1|Mux10~10_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[42][21]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[42][21]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[34][21]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[34][21]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[10][21]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[10][21]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[2][21]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[2][21]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux10~9_combout\ <= NOT \BLOCO_MEM|RAM1|Mux10~9_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux10~8_combout\ <= NOT \BLOCO_MEM|RAM1|Mux10~8_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[61][21]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[61][21]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[29][21]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[29][21]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[45][21]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[45][21]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[13][21]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[13][21]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux10~7_combout\ <= NOT \BLOCO_MEM|RAM1|Mux10~7_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[53][21]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[53][21]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[21][21]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[21][21]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[37][21]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[37][21]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[5][21]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[5][21]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux10~6_combout\ <= NOT \BLOCO_MEM|RAM1|Mux10~6_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[57][21]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[57][21]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[25][21]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[25][21]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[41][21]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[41][21]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[9][21]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[9][21]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux10~5_combout\ <= NOT \BLOCO_MEM|RAM1|Mux10~5_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[49][21]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[49][21]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[17][21]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[17][21]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[33][21]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[33][21]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[1][21]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[1][21]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux10~4_combout\ <= NOT \BLOCO_MEM|RAM1|Mux10~4_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux10~3_combout\ <= NOT \BLOCO_MEM|RAM1|Mux10~3_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[60][21]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[60][21]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[28][21]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[28][21]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[44][21]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[44][21]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[12][21]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[12][21]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux10~2_combout\ <= NOT \BLOCO_MEM|RAM1|Mux10~2_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[52][21]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[52][21]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[20][21]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[20][21]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[36][21]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[36][21]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[4][21]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[4][21]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux10~1_combout\ <= NOT \BLOCO_MEM|RAM1|Mux10~1_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[56][21]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[56][21]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[24][21]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[24][21]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[40][21]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[40][21]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[8][21]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[8][21]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux10~0_combout\ <= NOT \BLOCO_MEM|RAM1|Mux10~0_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[48][21]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[48][21]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[16][21]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[16][21]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[32][21]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[32][21]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[0][21]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[0][21]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux8~20_combout\ <= NOT \BLOCO_MEM|RAM1|Mux8~20_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux8~19_combout\ <= NOT \BLOCO_MEM|RAM1|Mux8~19_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux8~18_combout\ <= NOT \BLOCO_MEM|RAM1|Mux8~18_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[63][23]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[63][23]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[55][23]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[55][23]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[59][23]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[59][23]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[51][23]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[51][23]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux8~17_combout\ <= NOT \BLOCO_MEM|RAM1|Mux8~17_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[62][23]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[62][23]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[54][23]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[54][23]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[58][23]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[58][23]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[50][23]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[50][23]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux8~16_combout\ <= NOT \BLOCO_MEM|RAM1|Mux8~16_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[61][23]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[61][23]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[53][23]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[53][23]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[57][23]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[57][23]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[49][23]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[49][23]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux8~15_combout\ <= NOT \BLOCO_MEM|RAM1|Mux8~15_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[60][23]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[60][23]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[52][23]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[52][23]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[56][23]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[56][23]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[48][23]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[48][23]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux8~14_combout\ <= NOT \BLOCO_MEM|RAM1|Mux8~14_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux8~13_combout\ <= NOT \BLOCO_MEM|RAM1|Mux8~13_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[31][23]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[31][23]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[23][23]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[23][23]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[27][23]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[27][23]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[19][23]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[19][23]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux8~12_combout\ <= NOT \BLOCO_MEM|RAM1|Mux8~12_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[30][23]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[30][23]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[22][23]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[22][23]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[26][23]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[26][23]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[18][23]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[18][23]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux8~11_combout\ <= NOT \BLOCO_MEM|RAM1|Mux8~11_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[29][23]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[29][23]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[21][23]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[21][23]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[25][23]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[25][23]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[17][23]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[17][23]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux8~10_combout\ <= NOT \BLOCO_MEM|RAM1|Mux8~10_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[28][23]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[28][23]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[20][23]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[20][23]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[24][23]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[24][23]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[16][23]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[16][23]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux8~9_combout\ <= NOT \BLOCO_MEM|RAM1|Mux8~9_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux8~8_combout\ <= NOT \BLOCO_MEM|RAM1|Mux8~8_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[47][23]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[47][23]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[46][23]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[46][23]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[45][23]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[45][23]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[44][23]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[44][23]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux8~7_combout\ <= NOT \BLOCO_MEM|RAM1|Mux8~7_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[39][23]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[39][23]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[38][23]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[38][23]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[37][23]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[37][23]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[36][23]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[36][23]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux8~6_combout\ <= NOT \BLOCO_MEM|RAM1|Mux8~6_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[43][23]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[43][23]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[42][23]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[42][23]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[41][23]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[41][23]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[40][23]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[40][23]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux8~5_combout\ <= NOT \BLOCO_MEM|RAM1|Mux8~5_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[35][23]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[35][23]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[34][23]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[34][23]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[33][23]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[33][23]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[32][23]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[32][23]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux8~4_combout\ <= NOT \BLOCO_MEM|RAM1|Mux8~4_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux8~3_combout\ <= NOT \BLOCO_MEM|RAM1|Mux8~3_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[15][23]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[15][23]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[7][23]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[7][23]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[11][23]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[11][23]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[3][23]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[3][23]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux8~2_combout\ <= NOT \BLOCO_MEM|RAM1|Mux8~2_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[14][23]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[14][23]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[6][23]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[6][23]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[10][23]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[10][23]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[2][23]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[2][23]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux8~1_combout\ <= NOT \BLOCO_MEM|RAM1|Mux8~1_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[13][23]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[13][23]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[5][23]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[5][23]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[9][23]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[9][23]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[1][23]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[1][23]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux8~0_combout\ <= NOT \BLOCO_MEM|RAM1|Mux8~0_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[12][23]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[12][23]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[4][23]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[4][23]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[8][23]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[8][23]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[0][23]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[0][23]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux11~20_combout\ <= NOT \BLOCO_MEM|RAM1|Mux11~20_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux11~19_combout\ <= NOT \BLOCO_MEM|RAM1|Mux11~19_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux11~18_combout\ <= NOT \BLOCO_MEM|RAM1|Mux11~18_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[63][20]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[63][20]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[59][20]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[59][20]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[62][20]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[62][20]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[58][20]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[58][20]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux11~17_combout\ <= NOT \BLOCO_MEM|RAM1|Mux11~17_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[55][20]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[55][20]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[51][20]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[51][20]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[54][20]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[54][20]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[50][20]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[50][20]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux11~16_combout\ <= NOT \BLOCO_MEM|RAM1|Mux11~16_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[61][20]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[61][20]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[57][20]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[57][20]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[60][20]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[60][20]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[56][20]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[56][20]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux11~15_combout\ <= NOT \BLOCO_MEM|RAM1|Mux11~15_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[53][20]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[53][20]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[49][20]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[49][20]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[52][20]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[52][20]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[48][20]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[48][20]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux11~14_combout\ <= NOT \BLOCO_MEM|RAM1|Mux11~14_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux11~13_combout\ <= NOT \BLOCO_MEM|RAM1|Mux11~13_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[31][20]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[31][20]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[27][20]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[27][20]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[30][20]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[30][20]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[26][20]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[26][20]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux11~12_combout\ <= NOT \BLOCO_MEM|RAM1|Mux11~12_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[23][20]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[23][20]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[19][20]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[19][20]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[22][20]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[22][20]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[18][20]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[18][20]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux11~11_combout\ <= NOT \BLOCO_MEM|RAM1|Mux11~11_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[29][20]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[29][20]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[25][20]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[25][20]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[28][20]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[28][20]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[24][20]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[24][20]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux11~10_combout\ <= NOT \BLOCO_MEM|RAM1|Mux11~10_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[21][20]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[21][20]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[17][20]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[17][20]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[20][20]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[20][20]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[16][20]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[16][20]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux11~9_combout\ <= NOT \BLOCO_MEM|RAM1|Mux11~9_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux11~8_combout\ <= NOT \BLOCO_MEM|RAM1|Mux11~8_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[47][20]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[47][20]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[39][20]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[39][20]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[45][20]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[45][20]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[37][20]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[37][20]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux11~7_combout\ <= NOT \BLOCO_MEM|RAM1|Mux11~7_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[43][20]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[43][20]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[35][20]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[35][20]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[41][20]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[41][20]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[33][20]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[33][20]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux11~6_combout\ <= NOT \BLOCO_MEM|RAM1|Mux11~6_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[46][20]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[46][20]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[38][20]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[38][20]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[44][20]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[44][20]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[36][20]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[36][20]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux11~5_combout\ <= NOT \BLOCO_MEM|RAM1|Mux11~5_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[42][20]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[42][20]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[34][20]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[34][20]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[40][20]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[40][20]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[32][20]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[32][20]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux11~4_combout\ <= NOT \BLOCO_MEM|RAM1|Mux11~4_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux11~3_combout\ <= NOT \BLOCO_MEM|RAM1|Mux11~3_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[15][20]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[15][20]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[7][20]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[7][20]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[11][20]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[11][20]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[3][20]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[3][20]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux11~2_combout\ <= NOT \BLOCO_MEM|RAM1|Mux11~2_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[14][20]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[14][20]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[6][20]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[6][20]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[10][20]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[10][20]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[2][20]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[2][20]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux11~1_combout\ <= NOT \BLOCO_MEM|RAM1|Mux11~1_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[13][20]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[13][20]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[5][20]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[5][20]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[9][20]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[9][20]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[1][20]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[1][20]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux11~0_combout\ <= NOT \BLOCO_MEM|RAM1|Mux11~0_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[12][20]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[12][20]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[4][20]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[4][20]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[8][20]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[8][20]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[0][20]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[0][20]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux13~20_combout\ <= NOT \BLOCO_MEM|RAM1|Mux13~20_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux13~19_combout\ <= NOT \BLOCO_MEM|RAM1|Mux13~19_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux13~18_combout\ <= NOT \BLOCO_MEM|RAM1|Mux13~18_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[63][18]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[63][18]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[55][18]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[55][18]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[31][18]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[31][18]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[23][18]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[23][18]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux13~17_combout\ <= NOT \BLOCO_MEM|RAM1|Mux13~17_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[59][18]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[59][18]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[51][18]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[51][18]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[27][18]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[27][18]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[19][18]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[19][18]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux13~16_combout\ <= NOT \BLOCO_MEM|RAM1|Mux13~16_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[47][18]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[47][18]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[39][18]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[39][18]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[15][18]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[15][18]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[7][18]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[7][18]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux13~15_combout\ <= NOT \BLOCO_MEM|RAM1|Mux13~15_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[43][18]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[43][18]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[35][18]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[35][18]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[11][18]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[11][18]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[3][18]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[3][18]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux13~14_combout\ <= NOT \BLOCO_MEM|RAM1|Mux13~14_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux13~13_combout\ <= NOT \BLOCO_MEM|RAM1|Mux13~13_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[62][18]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[62][18]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[30][18]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[30][18]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[46][18]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[46][18]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[14][18]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[14][18]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux13~12_combout\ <= NOT \BLOCO_MEM|RAM1|Mux13~12_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[54][18]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[54][18]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[22][18]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[22][18]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[38][18]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[38][18]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[6][18]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[6][18]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux13~11_combout\ <= NOT \BLOCO_MEM|RAM1|Mux13~11_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[58][18]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[58][18]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[26][18]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[26][18]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[42][18]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[42][18]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[10][18]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[10][18]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux13~10_combout\ <= NOT \BLOCO_MEM|RAM1|Mux13~10_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[50][18]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[50][18]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[18][18]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[18][18]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[34][18]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[34][18]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[2][18]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[2][18]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux13~9_combout\ <= NOT \BLOCO_MEM|RAM1|Mux13~9_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux13~8_combout\ <= NOT \BLOCO_MEM|RAM1|Mux13~8_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[61][18]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[61][18]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[29][18]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[29][18]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[45][18]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[45][18]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[13][18]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[13][18]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux13~7_combout\ <= NOT \BLOCO_MEM|RAM1|Mux13~7_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[53][18]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[53][18]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[21][18]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[21][18]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[37][18]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[37][18]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[5][18]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[5][18]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux13~6_combout\ <= NOT \BLOCO_MEM|RAM1|Mux13~6_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[57][18]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[57][18]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[25][18]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[25][18]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[41][18]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[41][18]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[9][18]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[9][18]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux13~5_combout\ <= NOT \BLOCO_MEM|RAM1|Mux13~5_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[49][18]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[49][18]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[17][18]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[17][18]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[33][18]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[33][18]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[1][18]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[1][18]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux13~4_combout\ <= NOT \BLOCO_MEM|RAM1|Mux13~4_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux13~3_combout\ <= NOT \BLOCO_MEM|RAM1|Mux13~3_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[60][18]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[60][18]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[28][18]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[28][18]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[44][18]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[44][18]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[12][18]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[12][18]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux13~2_combout\ <= NOT \BLOCO_MEM|RAM1|Mux13~2_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[52][18]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[52][18]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[20][18]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[20][18]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[36][18]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[36][18]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[4][18]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[4][18]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux13~1_combout\ <= NOT \BLOCO_MEM|RAM1|Mux13~1_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[56][18]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[56][18]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[24][18]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[24][18]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[40][18]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[40][18]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[8][18]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[8][18]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux13~0_combout\ <= NOT \BLOCO_MEM|RAM1|Mux13~0_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[48][18]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[48][18]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[16][18]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[16][18]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[32][18]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[32][18]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[0][18]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[0][18]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux14~20_combout\ <= NOT \BLOCO_MEM|RAM1|Mux14~20_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux14~19_combout\ <= NOT \BLOCO_MEM|RAM1|Mux14~19_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux14~18_combout\ <= NOT \BLOCO_MEM|RAM1|Mux14~18_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[63][17]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[63][17]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[59][17]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[59][17]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[62][17]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[62][17]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[58][17]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[58][17]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux14~17_combout\ <= NOT \BLOCO_MEM|RAM1|Mux14~17_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[55][17]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[55][17]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[51][17]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[51][17]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[54][17]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[54][17]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[50][17]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[50][17]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux14~16_combout\ <= NOT \BLOCO_MEM|RAM1|Mux14~16_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[61][17]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[61][17]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[57][17]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[57][17]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[60][17]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[60][17]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[56][17]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[56][17]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux14~15_combout\ <= NOT \BLOCO_MEM|RAM1|Mux14~15_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[53][17]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[53][17]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[49][17]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[49][17]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[52][17]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[52][17]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[48][17]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[48][17]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux14~14_combout\ <= NOT \BLOCO_MEM|RAM1|Mux14~14_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux14~13_combout\ <= NOT \BLOCO_MEM|RAM1|Mux14~13_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[31][17]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[31][17]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[27][17]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[27][17]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[30][17]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[30][17]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[26][17]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[26][17]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux14~12_combout\ <= NOT \BLOCO_MEM|RAM1|Mux14~12_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[23][17]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[23][17]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[19][17]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[19][17]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[22][17]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[22][17]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[18][17]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[18][17]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux14~11_combout\ <= NOT \BLOCO_MEM|RAM1|Mux14~11_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[29][17]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[29][17]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[25][17]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[25][17]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[28][17]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[28][17]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[24][17]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[24][17]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux14~10_combout\ <= NOT \BLOCO_MEM|RAM1|Mux14~10_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[21][17]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[21][17]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[17][17]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[17][17]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[20][17]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[20][17]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[16][17]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[16][17]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux14~9_combout\ <= NOT \BLOCO_MEM|RAM1|Mux14~9_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux14~8_combout\ <= NOT \BLOCO_MEM|RAM1|Mux14~8_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[47][17]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[47][17]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[39][17]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[39][17]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[45][17]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[45][17]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[37][17]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[37][17]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux14~7_combout\ <= NOT \BLOCO_MEM|RAM1|Mux14~7_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[43][17]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[43][17]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[35][17]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[35][17]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[41][17]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[41][17]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[33][17]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[33][17]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux14~6_combout\ <= NOT \BLOCO_MEM|RAM1|Mux14~6_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[46][17]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[46][17]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[38][17]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[38][17]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[44][17]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[44][17]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[36][17]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[36][17]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux14~5_combout\ <= NOT \BLOCO_MEM|RAM1|Mux14~5_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[42][17]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[42][17]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[34][17]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[34][17]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[40][17]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[40][17]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[32][17]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[32][17]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux14~4_combout\ <= NOT \BLOCO_MEM|RAM1|Mux14~4_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux14~3_combout\ <= NOT \BLOCO_MEM|RAM1|Mux14~3_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[15][17]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[15][17]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[7][17]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[7][17]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[11][17]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[11][17]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[3][17]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[3][17]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux14~2_combout\ <= NOT \BLOCO_MEM|RAM1|Mux14~2_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[14][17]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[14][17]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[6][17]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[6][17]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[10][17]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[10][17]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[2][17]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[2][17]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux14~1_combout\ <= NOT \BLOCO_MEM|RAM1|Mux14~1_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[13][17]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[13][17]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[5][17]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[5][17]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[9][17]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[9][17]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[1][17]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[1][17]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux14~0_combout\ <= NOT \BLOCO_MEM|RAM1|Mux14~0_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[12][17]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[12][17]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[4][17]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[4][17]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[8][17]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[8][17]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[0][17]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[0][17]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux12~20_combout\ <= NOT \BLOCO_MEM|RAM1|Mux12~20_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux12~19_combout\ <= NOT \BLOCO_MEM|RAM1|Mux12~19_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux12~18_combout\ <= NOT \BLOCO_MEM|RAM1|Mux12~18_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[63][19]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[63][19]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[31][19]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[31][19]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[47][19]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[47][19]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[15][19]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[15][19]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux12~17_combout\ <= NOT \BLOCO_MEM|RAM1|Mux12~17_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[62][19]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[62][19]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[30][19]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[30][19]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[46][19]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[46][19]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[14][19]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[14][19]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux12~16_combout\ <= NOT \BLOCO_MEM|RAM1|Mux12~16_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[61][19]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[61][19]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[29][19]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[29][19]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[45][19]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[45][19]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[13][19]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[13][19]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux12~15_combout\ <= NOT \BLOCO_MEM|RAM1|Mux12~15_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[60][19]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[60][19]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[28][19]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[28][19]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[44][19]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[44][19]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[12][19]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[12][19]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux12~14_combout\ <= NOT \BLOCO_MEM|RAM1|Mux12~14_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux12~13_combout\ <= NOT \BLOCO_MEM|RAM1|Mux12~13_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[59][19]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[59][19]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[27][19]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[27][19]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[57][19]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[57][19]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[25][19]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[25][19]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux12~12_combout\ <= NOT \BLOCO_MEM|RAM1|Mux12~12_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[58][19]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[58][19]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[26][19]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[26][19]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[56][19]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[56][19]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[24][19]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[24][19]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux12~11_combout\ <= NOT \BLOCO_MEM|RAM1|Mux12~11_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[43][19]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[43][19]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[11][19]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[11][19]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[41][19]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[41][19]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[9][19]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[9][19]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux12~10_combout\ <= NOT \BLOCO_MEM|RAM1|Mux12~10_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[42][19]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[42][19]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[10][19]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[10][19]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[40][19]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[40][19]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[8][19]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[8][19]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux12~9_combout\ <= NOT \BLOCO_MEM|RAM1|Mux12~9_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux12~8_combout\ <= NOT \BLOCO_MEM|RAM1|Mux12~8_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[55][19]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[55][19]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[23][19]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[23][19]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[54][19]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[54][19]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[22][19]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[22][19]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux12~7_combout\ <= NOT \BLOCO_MEM|RAM1|Mux12~7_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[39][19]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[39][19]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[7][19]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[7][19]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[38][19]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[38][19]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[6][19]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[6][19]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux12~6_combout\ <= NOT \BLOCO_MEM|RAM1|Mux12~6_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[53][19]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[53][19]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[21][19]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[21][19]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[52][19]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[52][19]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[20][19]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[20][19]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux12~5_combout\ <= NOT \BLOCO_MEM|RAM1|Mux12~5_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[37][19]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[37][19]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[5][19]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[5][19]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[36][19]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[36][19]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[4][19]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[4][19]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux12~4_combout\ <= NOT \BLOCO_MEM|RAM1|Mux12~4_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux12~3_combout\ <= NOT \BLOCO_MEM|RAM1|Mux12~3_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[51][19]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[51][19]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[19][19]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[19][19]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[49][19]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[49][19]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[17][19]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[17][19]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux12~2_combout\ <= NOT \BLOCO_MEM|RAM1|Mux12~2_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[50][19]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[50][19]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[18][19]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[18][19]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[48][19]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[48][19]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[16][19]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[16][19]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux12~1_combout\ <= NOT \BLOCO_MEM|RAM1|Mux12~1_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[35][19]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[35][19]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[3][19]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[3][19]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[33][19]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[33][19]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[1][19]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[1][19]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux12~0_combout\ <= NOT \BLOCO_MEM|RAM1|Mux12~0_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[34][19]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[34][19]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[2][19]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[2][19]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[32][19]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[32][19]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[0][19]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[0][19]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux15~20_combout\ <= NOT \BLOCO_MEM|RAM1|Mux15~20_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux15~19_combout\ <= NOT \BLOCO_MEM|RAM1|Mux15~19_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux15~18_combout\ <= NOT \BLOCO_MEM|RAM1|Mux15~18_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[63][16]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[63][16]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[31][16]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[31][16]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[61][16]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[61][16]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[29][16]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[29][16]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux15~17_combout\ <= NOT \BLOCO_MEM|RAM1|Mux15~17_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[62][16]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[62][16]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[30][16]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[30][16]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[60][16]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[60][16]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[28][16]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[28][16]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux15~16_combout\ <= NOT \BLOCO_MEM|RAM1|Mux15~16_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[47][16]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[47][16]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[15][16]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[15][16]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[45][16]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[45][16]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[13][16]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[13][16]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux15~15_combout\ <= NOT \BLOCO_MEM|RAM1|Mux15~15_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[46][16]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[46][16]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[14][16]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[14][16]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[44][16]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[44][16]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[12][16]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[12][16]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux15~14_combout\ <= NOT \BLOCO_MEM|RAM1|Mux15~14_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux15~13_combout\ <= NOT \BLOCO_MEM|RAM1|Mux15~13_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[59][16]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[59][16]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[27][16]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[27][16]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[58][16]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[58][16]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[26][16]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[26][16]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux15~12_combout\ <= NOT \BLOCO_MEM|RAM1|Mux15~12_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[43][16]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[43][16]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[11][16]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[11][16]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[42][16]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[42][16]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[10][16]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[10][16]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux15~11_combout\ <= NOT \BLOCO_MEM|RAM1|Mux15~11_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[57][16]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[57][16]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[25][16]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[25][16]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[56][16]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[56][16]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[24][16]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[24][16]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux15~10_combout\ <= NOT \BLOCO_MEM|RAM1|Mux15~10_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[41][16]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[41][16]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[9][16]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[9][16]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[40][16]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[40][16]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[8][16]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[8][16]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux15~9_combout\ <= NOT \BLOCO_MEM|RAM1|Mux15~9_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux15~8_combout\ <= NOT \BLOCO_MEM|RAM1|Mux15~8_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[55][16]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[55][16]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[23][16]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[23][16]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[53][16]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[53][16]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[21][16]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[21][16]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux15~7_combout\ <= NOT \BLOCO_MEM|RAM1|Mux15~7_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[54][16]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[54][16]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[22][16]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[22][16]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[52][16]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[52][16]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[20][16]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[20][16]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux15~6_combout\ <= NOT \BLOCO_MEM|RAM1|Mux15~6_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[39][16]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[39][16]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[7][16]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[7][16]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[37][16]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[37][16]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[5][16]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[5][16]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux15~5_combout\ <= NOT \BLOCO_MEM|RAM1|Mux15~5_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[38][16]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[38][16]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[6][16]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[6][16]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[36][16]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[36][16]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[4][16]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[4][16]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux15~4_combout\ <= NOT \BLOCO_MEM|RAM1|Mux15~4_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux15~3_combout\ <= NOT \BLOCO_MEM|RAM1|Mux15~3_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[51][16]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[51][16]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[19][16]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[19][16]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[50][16]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[50][16]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[18][16]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[18][16]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux15~2_combout\ <= NOT \BLOCO_MEM|RAM1|Mux15~2_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[49][16]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[49][16]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[17][16]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[17][16]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[48][16]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[48][16]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[16][16]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[16][16]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux15~1_combout\ <= NOT \BLOCO_MEM|RAM1|Mux15~1_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[35][16]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[35][16]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[3][16]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[3][16]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[34][16]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[34][16]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[2][16]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[2][16]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux15~0_combout\ <= NOT \BLOCO_MEM|RAM1|Mux15~0_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[33][16]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[33][16]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[1][16]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[1][16]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[32][16]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[32][16]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[0][16]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[0][16]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux17~20_combout\ <= NOT \BLOCO_MEM|RAM1|Mux17~20_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux17~19_combout\ <= NOT \BLOCO_MEM|RAM1|Mux17~19_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux17~18_combout\ <= NOT \BLOCO_MEM|RAM1|Mux17~18_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[63][14]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[63][14]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[55][14]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[55][14]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[61][14]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[61][14]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[53][14]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[53][14]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux17~17_combout\ <= NOT \BLOCO_MEM|RAM1|Mux17~17_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[59][14]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[59][14]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[51][14]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[51][14]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[57][14]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[57][14]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[49][14]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[49][14]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux17~16_combout\ <= NOT \BLOCO_MEM|RAM1|Mux17~16_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[62][14]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[62][14]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[54][14]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[54][14]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[60][14]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[60][14]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[52][14]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[52][14]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux17~15_combout\ <= NOT \BLOCO_MEM|RAM1|Mux17~15_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[58][14]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[58][14]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[50][14]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[50][14]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[56][14]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[56][14]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[48][14]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[48][14]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux17~14_combout\ <= NOT \BLOCO_MEM|RAM1|Mux17~14_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux17~13_combout\ <= NOT \BLOCO_MEM|RAM1|Mux17~13_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[31][14]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[31][14]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[23][14]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[23][14]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[27][14]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[27][14]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[19][14]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[19][14]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux17~12_combout\ <= NOT \BLOCO_MEM|RAM1|Mux17~12_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[30][14]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[30][14]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[22][14]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[22][14]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[26][14]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[26][14]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[18][14]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[18][14]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux17~11_combout\ <= NOT \BLOCO_MEM|RAM1|Mux17~11_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[29][14]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[29][14]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[21][14]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[21][14]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[25][14]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[25][14]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[17][14]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[17][14]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux17~10_combout\ <= NOT \BLOCO_MEM|RAM1|Mux17~10_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[28][14]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[28][14]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[20][14]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[20][14]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[24][14]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[24][14]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[16][14]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[16][14]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux17~9_combout\ <= NOT \BLOCO_MEM|RAM1|Mux17~9_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux17~8_combout\ <= NOT \BLOCO_MEM|RAM1|Mux17~8_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[47][14]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[47][14]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[43][14]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[43][14]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[46][14]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[46][14]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[42][14]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[42][14]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux17~7_combout\ <= NOT \BLOCO_MEM|RAM1|Mux17~7_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[39][14]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[39][14]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[35][14]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[35][14]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[38][14]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[38][14]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[34][14]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[34][14]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux17~6_combout\ <= NOT \BLOCO_MEM|RAM1|Mux17~6_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[45][14]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[45][14]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[41][14]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[41][14]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[44][14]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[44][14]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[40][14]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[40][14]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux17~5_combout\ <= NOT \BLOCO_MEM|RAM1|Mux17~5_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[37][14]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[37][14]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[33][14]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[33][14]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[36][14]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[36][14]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[32][14]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[32][14]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux17~4_combout\ <= NOT \BLOCO_MEM|RAM1|Mux17~4_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux17~3_combout\ <= NOT \BLOCO_MEM|RAM1|Mux17~3_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[15][14]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[15][14]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[7][14]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[7][14]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[11][14]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[11][14]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[3][14]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[3][14]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux17~2_combout\ <= NOT \BLOCO_MEM|RAM1|Mux17~2_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[14][14]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[14][14]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[6][14]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[6][14]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[10][14]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[10][14]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[2][14]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[2][14]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux17~1_combout\ <= NOT \BLOCO_MEM|RAM1|Mux17~1_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[13][14]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[13][14]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[5][14]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[5][14]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[9][14]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[9][14]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[1][14]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[1][14]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux17~0_combout\ <= NOT \BLOCO_MEM|RAM1|Mux17~0_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[12][14]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[12][14]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[4][14]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[4][14]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[8][14]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[8][14]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[0][14]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[0][14]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux18~20_combout\ <= NOT \BLOCO_MEM|RAM1|Mux18~20_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux18~19_combout\ <= NOT \BLOCO_MEM|RAM1|Mux18~19_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux18~18_combout\ <= NOT \BLOCO_MEM|RAM1|Mux18~18_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[63][13]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[63][13]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[31][13]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[31][13]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[47][13]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[47][13]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[15][13]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[15][13]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux18~17_combout\ <= NOT \BLOCO_MEM|RAM1|Mux18~17_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[62][13]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[62][13]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[30][13]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[30][13]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[46][13]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[46][13]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[14][13]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[14][13]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux18~16_combout\ <= NOT \BLOCO_MEM|RAM1|Mux18~16_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[61][13]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[61][13]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[29][13]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[29][13]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[45][13]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[45][13]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[13][13]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[13][13]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux18~15_combout\ <= NOT \BLOCO_MEM|RAM1|Mux18~15_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[60][13]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[60][13]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[28][13]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[28][13]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[44][13]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[44][13]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[12][13]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[12][13]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux18~14_combout\ <= NOT \BLOCO_MEM|RAM1|Mux18~14_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux18~13_combout\ <= NOT \BLOCO_MEM|RAM1|Mux18~13_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[59][13]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[59][13]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[27][13]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[27][13]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[57][13]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[57][13]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[25][13]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[25][13]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux18~12_combout\ <= NOT \BLOCO_MEM|RAM1|Mux18~12_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[58][13]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[58][13]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[26][13]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[26][13]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[56][13]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[56][13]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[24][13]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[24][13]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux18~11_combout\ <= NOT \BLOCO_MEM|RAM1|Mux18~11_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[43][13]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[43][13]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[11][13]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[11][13]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[41][13]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[41][13]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[9][13]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[9][13]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux18~10_combout\ <= NOT \BLOCO_MEM|RAM1|Mux18~10_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[42][13]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[42][13]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[10][13]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[10][13]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[40][13]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[40][13]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[8][13]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[8][13]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux18~9_combout\ <= NOT \BLOCO_MEM|RAM1|Mux18~9_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux18~8_combout\ <= NOT \BLOCO_MEM|RAM1|Mux18~8_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[55][13]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[55][13]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[23][13]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[23][13]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[53][13]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[53][13]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[21][13]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[21][13]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux18~7_combout\ <= NOT \BLOCO_MEM|RAM1|Mux18~7_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[54][13]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[54][13]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[22][13]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[22][13]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[52][13]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[52][13]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[20][13]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[20][13]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux18~6_combout\ <= NOT \BLOCO_MEM|RAM1|Mux18~6_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[39][13]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[39][13]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[7][13]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[7][13]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[37][13]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[37][13]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[5][13]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[5][13]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux18~5_combout\ <= NOT \BLOCO_MEM|RAM1|Mux18~5_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[38][13]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[38][13]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[6][13]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[6][13]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[36][13]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[36][13]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[4][13]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[4][13]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux18~4_combout\ <= NOT \BLOCO_MEM|RAM1|Mux18~4_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux18~3_combout\ <= NOT \BLOCO_MEM|RAM1|Mux18~3_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[51][13]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[51][13]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[19][13]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[19][13]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[49][13]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[49][13]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[17][13]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[17][13]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux18~2_combout\ <= NOT \BLOCO_MEM|RAM1|Mux18~2_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[50][13]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[50][13]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[18][13]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[18][13]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[48][13]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[48][13]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[16][13]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[16][13]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux18~1_combout\ <= NOT \BLOCO_MEM|RAM1|Mux18~1_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[35][13]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[35][13]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[3][13]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[3][13]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[33][13]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[33][13]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[1][13]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[1][13]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux18~0_combout\ <= NOT \BLOCO_MEM|RAM1|Mux18~0_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[34][13]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[34][13]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[2][13]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[2][13]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[32][13]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[32][13]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[0][13]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[0][13]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux16~20_combout\ <= NOT \BLOCO_MEM|RAM1|Mux16~20_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux16~19_combout\ <= NOT \BLOCO_MEM|RAM1|Mux16~19_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux16~18_combout\ <= NOT \BLOCO_MEM|RAM1|Mux16~18_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[63][15]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[63][15]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[55][15]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[55][15]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[31][15]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[31][15]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[23][15]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[23][15]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux16~17_combout\ <= NOT \BLOCO_MEM|RAM1|Mux16~17_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[59][15]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[59][15]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[51][15]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[51][15]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[27][15]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[27][15]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[19][15]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[19][15]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux16~16_combout\ <= NOT \BLOCO_MEM|RAM1|Mux16~16_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[47][15]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[47][15]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[39][15]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[39][15]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[15][15]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[15][15]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[7][15]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[7][15]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux16~15_combout\ <= NOT \BLOCO_MEM|RAM1|Mux16~15_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[43][15]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[43][15]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[35][15]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[35][15]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[11][15]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[11][15]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[3][15]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[3][15]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux16~14_combout\ <= NOT \BLOCO_MEM|RAM1|Mux16~14_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux16~13_combout\ <= NOT \BLOCO_MEM|RAM1|Mux16~13_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[62][15]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[62][15]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[30][15]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[30][15]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[58][15]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[58][15]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[26][15]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[26][15]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux16~12_combout\ <= NOT \BLOCO_MEM|RAM1|Mux16~12_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[54][15]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[54][15]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[22][15]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[22][15]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[50][15]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[50][15]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[18][15]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[18][15]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux16~11_combout\ <= NOT \BLOCO_MEM|RAM1|Mux16~11_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[46][15]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[46][15]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[14][15]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[14][15]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[42][15]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[42][15]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[10][15]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[10][15]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux16~10_combout\ <= NOT \BLOCO_MEM|RAM1|Mux16~10_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[38][15]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[38][15]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[6][15]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[6][15]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[34][15]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[34][15]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[2][15]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[2][15]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux16~9_combout\ <= NOT \BLOCO_MEM|RAM1|Mux16~9_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux16~8_combout\ <= NOT \BLOCO_MEM|RAM1|Mux16~8_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[61][15]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[61][15]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[29][15]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[29][15]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[45][15]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[45][15]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[13][15]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[13][15]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux16~7_combout\ <= NOT \BLOCO_MEM|RAM1|Mux16~7_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[53][15]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[53][15]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[21][15]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[21][15]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[37][15]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[37][15]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[5][15]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[5][15]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux16~6_combout\ <= NOT \BLOCO_MEM|RAM1|Mux16~6_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[57][15]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[57][15]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[25][15]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[25][15]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[41][15]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[41][15]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[9][15]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[9][15]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux16~5_combout\ <= NOT \BLOCO_MEM|RAM1|Mux16~5_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[49][15]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[49][15]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[17][15]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[17][15]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[33][15]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[33][15]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[1][15]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[1][15]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux16~4_combout\ <= NOT \BLOCO_MEM|RAM1|Mux16~4_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux16~3_combout\ <= NOT \BLOCO_MEM|RAM1|Mux16~3_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[60][15]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[60][15]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[28][15]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[28][15]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[44][15]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[44][15]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[12][15]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[12][15]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux16~2_combout\ <= NOT \BLOCO_MEM|RAM1|Mux16~2_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[52][15]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[52][15]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[20][15]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[20][15]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[36][15]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[36][15]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[4][15]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[4][15]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux16~1_combout\ <= NOT \BLOCO_MEM|RAM1|Mux16~1_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[56][15]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[56][15]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[24][15]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[24][15]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[40][15]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[40][15]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[8][15]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[8][15]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux16~0_combout\ <= NOT \BLOCO_MEM|RAM1|Mux16~0_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[48][15]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[48][15]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[16][15]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[16][15]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[32][15]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[32][15]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[0][15]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[0][15]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux19~20_combout\ <= NOT \BLOCO_MEM|RAM1|Mux19~20_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux19~19_combout\ <= NOT \BLOCO_MEM|RAM1|Mux19~19_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux19~18_combout\ <= NOT \BLOCO_MEM|RAM1|Mux19~18_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[63][12]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[63][12]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[62][12]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[62][12]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[47][12]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[47][12]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[46][12]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[46][12]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux19~17_combout\ <= NOT \BLOCO_MEM|RAM1|Mux19~17_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[55][12]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[55][12]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[54][12]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[54][12]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[39][12]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[39][12]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[38][12]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[38][12]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux19~16_combout\ <= NOT \BLOCO_MEM|RAM1|Mux19~16_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[59][12]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[59][12]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[58][12]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[58][12]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[43][12]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[43][12]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[42][12]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[42][12]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux19~15_combout\ <= NOT \BLOCO_MEM|RAM1|Mux19~15_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[51][12]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[51][12]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[50][12]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[50][12]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[35][12]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[35][12]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[34][12]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[34][12]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux19~14_combout\ <= NOT \BLOCO_MEM|RAM1|Mux19~14_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux19~13_combout\ <= NOT \BLOCO_MEM|RAM1|Mux19~13_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[31][12]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[31][12]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[27][12]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[27][12]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[30][12]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[30][12]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[26][12]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[26][12]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux19~12_combout\ <= NOT \BLOCO_MEM|RAM1|Mux19~12_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[23][12]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[23][12]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[19][12]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[19][12]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[22][12]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[22][12]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[18][12]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[18][12]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux19~11_combout\ <= NOT \BLOCO_MEM|RAM1|Mux19~11_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[15][12]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[15][12]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[11][12]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[11][12]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[14][12]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[14][12]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[10][12]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[10][12]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux19~10_combout\ <= NOT \BLOCO_MEM|RAM1|Mux19~10_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[7][12]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[7][12]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[3][12]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[3][12]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[6][12]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[6][12]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[2][12]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[2][12]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux19~9_combout\ <= NOT \BLOCO_MEM|RAM1|Mux19~9_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux19~8_combout\ <= NOT \BLOCO_MEM|RAM1|Mux19~8_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[61][12]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[61][12]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[53][12]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[53][12]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[60][12]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[60][12]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[52][12]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[52][12]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux19~7_combout\ <= NOT \BLOCO_MEM|RAM1|Mux19~7_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[57][12]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[57][12]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[49][12]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[49][12]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[56][12]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[56][12]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[48][12]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[48][12]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux19~6_combout\ <= NOT \BLOCO_MEM|RAM1|Mux19~6_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[45][12]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[45][12]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[37][12]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[37][12]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[44][12]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[44][12]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[36][12]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[36][12]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux19~5_combout\ <= NOT \BLOCO_MEM|RAM1|Mux19~5_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[41][12]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[41][12]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[33][12]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[33][12]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[40][12]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[40][12]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[32][12]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[32][12]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux19~4_combout\ <= NOT \BLOCO_MEM|RAM1|Mux19~4_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux19~3_combout\ <= NOT \BLOCO_MEM|RAM1|Mux19~3_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[29][12]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[29][12]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[28][12]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[28][12]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[13][12]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[13][12]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[12][12]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[12][12]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux19~2_combout\ <= NOT \BLOCO_MEM|RAM1|Mux19~2_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[21][12]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[21][12]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[20][12]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[20][12]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[5][12]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[5][12]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[4][12]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[4][12]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux19~1_combout\ <= NOT \BLOCO_MEM|RAM1|Mux19~1_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[25][12]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[25][12]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[24][12]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[24][12]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[9][12]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[9][12]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[8][12]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[8][12]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux19~0_combout\ <= NOT \BLOCO_MEM|RAM1|Mux19~0_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[17][12]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[17][12]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[16][12]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[16][12]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[1][12]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[1][12]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[0][12]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[0][12]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux21~20_combout\ <= NOT \BLOCO_MEM|RAM1|Mux21~20_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux21~19_combout\ <= NOT \BLOCO_MEM|RAM1|Mux21~19_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux21~18_combout\ <= NOT \BLOCO_MEM|RAM1|Mux21~18_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[63][10]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[63][10]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[55][10]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[55][10]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[62][10]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[62][10]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[54][10]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[54][10]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux21~17_combout\ <= NOT \BLOCO_MEM|RAM1|Mux21~17_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[59][10]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[59][10]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[51][10]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[51][10]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[58][10]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[58][10]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[50][10]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[50][10]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux21~16_combout\ <= NOT \BLOCO_MEM|RAM1|Mux21~16_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[61][10]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[61][10]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[53][10]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[53][10]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[60][10]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[60][10]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[52][10]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[52][10]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux21~15_combout\ <= NOT \BLOCO_MEM|RAM1|Mux21~15_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[57][10]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[57][10]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[49][10]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[49][10]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[56][10]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[56][10]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[48][10]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[48][10]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux21~14_combout\ <= NOT \BLOCO_MEM|RAM1|Mux21~14_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux21~13_combout\ <= NOT \BLOCO_MEM|RAM1|Mux21~13_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[31][10]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[31][10]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[23][10]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[23][10]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[29][10]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[29][10]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[21][10]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[21][10]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux21~12_combout\ <= NOT \BLOCO_MEM|RAM1|Mux21~12_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[27][10]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[27][10]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[19][10]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[19][10]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[25][10]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[25][10]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[17][10]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[17][10]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux21~11_combout\ <= NOT \BLOCO_MEM|RAM1|Mux21~11_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[30][10]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[30][10]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[22][10]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[22][10]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[28][10]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[28][10]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[20][10]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[20][10]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux21~10_combout\ <= NOT \BLOCO_MEM|RAM1|Mux21~10_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[26][10]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[26][10]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[18][10]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[18][10]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[24][10]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[24][10]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[16][10]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[16][10]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux21~9_combout\ <= NOT \BLOCO_MEM|RAM1|Mux21~9_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux21~8_combout\ <= NOT \BLOCO_MEM|RAM1|Mux21~8_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[47][10]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[47][10]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[39][10]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[39][10]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[43][10]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[43][10]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[35][10]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[35][10]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux21~7_combout\ <= NOT \BLOCO_MEM|RAM1|Mux21~7_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[46][10]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[46][10]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[38][10]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[38][10]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[42][10]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[42][10]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[34][10]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[34][10]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux21~6_combout\ <= NOT \BLOCO_MEM|RAM1|Mux21~6_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[45][10]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[45][10]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[37][10]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[37][10]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[41][10]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[41][10]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[33][10]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[33][10]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux21~5_combout\ <= NOT \BLOCO_MEM|RAM1|Mux21~5_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[44][10]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[44][10]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[36][10]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[36][10]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[40][10]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[40][10]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[32][10]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[32][10]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux21~4_combout\ <= NOT \BLOCO_MEM|RAM1|Mux21~4_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux21~3_combout\ <= NOT \BLOCO_MEM|RAM1|Mux21~3_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[15][10]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[15][10]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[7][10]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[7][10]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[11][10]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[11][10]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[3][10]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[3][10]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux21~2_combout\ <= NOT \BLOCO_MEM|RAM1|Mux21~2_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[14][10]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[14][10]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[6][10]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[6][10]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[10][10]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[10][10]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[2][10]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[2][10]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux21~1_combout\ <= NOT \BLOCO_MEM|RAM1|Mux21~1_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[13][10]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[13][10]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[5][10]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[5][10]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[9][10]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[9][10]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[1][10]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[1][10]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux21~0_combout\ <= NOT \BLOCO_MEM|RAM1|Mux21~0_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[12][10]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[12][10]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[4][10]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[4][10]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[8][10]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[8][10]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[0][10]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[0][10]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux22~20_combout\ <= NOT \BLOCO_MEM|RAM1|Mux22~20_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux22~19_combout\ <= NOT \BLOCO_MEM|RAM1|Mux22~19_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux22~18_combout\ <= NOT \BLOCO_MEM|RAM1|Mux22~18_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[63][9]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[63][9]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[59][9]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[59][9]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[62][9]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[62][9]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[58][9]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[58][9]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux22~17_combout\ <= NOT \BLOCO_MEM|RAM1|Mux22~17_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[47][9]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[47][9]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[43][9]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[43][9]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[46][9]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[46][9]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[42][9]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[42][9]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux22~16_combout\ <= NOT \BLOCO_MEM|RAM1|Mux22~16_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[61][9]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[61][9]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[57][9]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[57][9]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[60][9]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[60][9]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[56][9]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[56][9]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux22~15_combout\ <= NOT \BLOCO_MEM|RAM1|Mux22~15_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[45][9]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[45][9]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[41][9]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[41][9]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[44][9]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[44][9]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[40][9]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[40][9]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux22~14_combout\ <= NOT \BLOCO_MEM|RAM1|Mux22~14_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux22~13_combout\ <= NOT \BLOCO_MEM|RAM1|Mux22~13_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[31][9]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[31][9]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[27][9]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[27][9]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[15][9]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[15][9]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[11][9]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[11][9]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux22~12_combout\ <= NOT \BLOCO_MEM|RAM1|Mux22~12_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[30][9]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[30][9]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[26][9]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[26][9]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[14][9]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[14][9]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[10][9]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[10][9]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux22~11_combout\ <= NOT \BLOCO_MEM|RAM1|Mux22~11_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[29][9]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[29][9]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[25][9]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[25][9]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[13][9]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[13][9]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[9][9]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[9][9]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux22~10_combout\ <= NOT \BLOCO_MEM|RAM1|Mux22~10_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[28][9]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[28][9]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[24][9]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[24][9]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[12][9]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[12][9]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[8][9]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[8][9]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux22~9_combout\ <= NOT \BLOCO_MEM|RAM1|Mux22~9_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux22~8_combout\ <= NOT \BLOCO_MEM|RAM1|Mux22~8_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[55][9]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[55][9]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[51][9]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[51][9]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[53][9]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[53][9]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[49][9]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[49][9]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux22~7_combout\ <= NOT \BLOCO_MEM|RAM1|Mux22~7_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[54][9]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[54][9]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[50][9]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[50][9]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[52][9]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[52][9]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[48][9]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[48][9]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux22~6_combout\ <= NOT \BLOCO_MEM|RAM1|Mux22~6_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[39][9]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[39][9]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[35][9]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[35][9]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[37][9]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[37][9]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[33][9]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[33][9]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux22~5_combout\ <= NOT \BLOCO_MEM|RAM1|Mux22~5_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[38][9]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[38][9]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[34][9]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[34][9]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[36][9]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[36][9]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[32][9]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[32][9]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux22~4_combout\ <= NOT \BLOCO_MEM|RAM1|Mux22~4_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux22~3_combout\ <= NOT \BLOCO_MEM|RAM1|Mux22~3_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[23][9]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[23][9]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[19][9]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[19][9]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[22][9]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[22][9]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[18][9]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[18][9]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux22~2_combout\ <= NOT \BLOCO_MEM|RAM1|Mux22~2_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[7][9]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[7][9]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[3][9]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[3][9]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[6][9]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[6][9]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[2][9]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[2][9]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux22~1_combout\ <= NOT \BLOCO_MEM|RAM1|Mux22~1_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[21][9]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[21][9]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[17][9]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[17][9]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[20][9]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[20][9]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[16][9]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[16][9]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux22~0_combout\ <= NOT \BLOCO_MEM|RAM1|Mux22~0_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[5][9]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[5][9]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[1][9]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[1][9]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[4][9]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[4][9]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[0][9]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[0][9]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux20~20_combout\ <= NOT \BLOCO_MEM|RAM1|Mux20~20_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux20~19_combout\ <= NOT \BLOCO_MEM|RAM1|Mux20~19_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux20~18_combout\ <= NOT \BLOCO_MEM|RAM1|Mux20~18_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[63][11]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[63][11]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[47][11]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[47][11]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[61][11]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[61][11]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[45][11]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[45][11]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux20~17_combout\ <= NOT \BLOCO_MEM|RAM1|Mux20~17_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[55][11]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[55][11]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[39][11]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[39][11]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[53][11]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[53][11]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[37][11]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[37][11]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux20~16_combout\ <= NOT \BLOCO_MEM|RAM1|Mux20~16_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[59][11]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[59][11]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[43][11]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[43][11]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[57][11]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[57][11]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[41][11]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[41][11]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux20~15_combout\ <= NOT \BLOCO_MEM|RAM1|Mux20~15_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[51][11]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[51][11]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[35][11]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[35][11]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[49][11]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[49][11]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[33][11]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[33][11]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux20~14_combout\ <= NOT \BLOCO_MEM|RAM1|Mux20~14_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux20~13_combout\ <= NOT \BLOCO_MEM|RAM1|Mux20~13_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[31][11]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[31][11]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[27][11]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[27][11]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[15][11]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[15][11]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[11][11]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[11][11]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux20~12_combout\ <= NOT \BLOCO_MEM|RAM1|Mux20~12_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[23][11]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[23][11]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[19][11]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[19][11]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[7][11]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[7][11]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[3][11]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[3][11]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux20~11_combout\ <= NOT \BLOCO_MEM|RAM1|Mux20~11_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[29][11]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[29][11]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[25][11]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[25][11]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[13][11]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[13][11]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[9][11]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[9][11]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux20~10_combout\ <= NOT \BLOCO_MEM|RAM1|Mux20~10_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[21][11]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[21][11]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[17][11]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[17][11]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[5][11]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[5][11]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[1][11]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[1][11]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux20~9_combout\ <= NOT \BLOCO_MEM|RAM1|Mux20~9_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux20~8_combout\ <= NOT \BLOCO_MEM|RAM1|Mux20~8_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[62][11]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[62][11]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[54][11]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[54][11]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[46][11]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[46][11]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[38][11]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[38][11]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux20~7_combout\ <= NOT \BLOCO_MEM|RAM1|Mux20~7_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[58][11]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[58][11]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[50][11]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[50][11]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[42][11]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[42][11]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[34][11]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[34][11]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux20~6_combout\ <= NOT \BLOCO_MEM|RAM1|Mux20~6_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[60][11]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[60][11]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[52][11]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[52][11]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[44][11]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[44][11]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[36][11]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[36][11]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux20~5_combout\ <= NOT \BLOCO_MEM|RAM1|Mux20~5_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[56][11]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[56][11]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[48][11]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[48][11]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[40][11]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[40][11]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[32][11]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[32][11]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux20~4_combout\ <= NOT \BLOCO_MEM|RAM1|Mux20~4_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux20~3_combout\ <= NOT \BLOCO_MEM|RAM1|Mux20~3_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[30][11]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[30][11]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[14][11]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[14][11]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[28][11]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[28][11]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[12][11]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[12][11]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux20~2_combout\ <= NOT \BLOCO_MEM|RAM1|Mux20~2_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[22][11]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[22][11]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[6][11]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[6][11]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[20][11]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[20][11]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[4][11]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[4][11]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux20~1_combout\ <= NOT \BLOCO_MEM|RAM1|Mux20~1_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[26][11]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[26][11]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[10][11]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[10][11]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[24][11]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[24][11]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[8][11]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[8][11]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux20~0_combout\ <= NOT \BLOCO_MEM|RAM1|Mux20~0_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[18][11]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[18][11]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[2][11]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[2][11]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[16][11]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[16][11]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[0][11]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[0][11]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux23~20_combout\ <= NOT \BLOCO_MEM|RAM1|Mux23~20_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux23~19_combout\ <= NOT \BLOCO_MEM|RAM1|Mux23~19_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux23~18_combout\ <= NOT \BLOCO_MEM|RAM1|Mux23~18_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[63][8]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[63][8]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[55][8]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[55][8]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[61][8]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[61][8]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[53][8]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[53][8]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux23~17_combout\ <= NOT \BLOCO_MEM|RAM1|Mux23~17_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[62][8]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[62][8]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[54][8]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[54][8]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[60][8]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[60][8]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[52][8]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[52][8]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux23~16_combout\ <= NOT \BLOCO_MEM|RAM1|Mux23~16_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[47][8]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[47][8]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[39][8]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[39][8]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[45][8]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[45][8]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[37][8]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[37][8]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux23~15_combout\ <= NOT \BLOCO_MEM|RAM1|Mux23~15_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[46][8]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[46][8]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[38][8]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[38][8]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[44][8]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[44][8]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[36][8]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[36][8]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux23~14_combout\ <= NOT \BLOCO_MEM|RAM1|Mux23~14_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux23~13_combout\ <= NOT \BLOCO_MEM|RAM1|Mux23~13_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[31][8]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[31][8]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[30][8]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[30][8]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[29][8]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[29][8]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[28][8]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[28][8]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux23~12_combout\ <= NOT \BLOCO_MEM|RAM1|Mux23~12_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[23][8]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[23][8]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[22][8]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[22][8]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[21][8]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[21][8]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[20][8]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[20][8]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux23~11_combout\ <= NOT \BLOCO_MEM|RAM1|Mux23~11_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[15][8]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[15][8]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[14][8]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[14][8]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[13][8]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[13][8]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[12][8]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[12][8]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux23~10_combout\ <= NOT \BLOCO_MEM|RAM1|Mux23~10_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[7][8]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[7][8]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[6][8]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[6][8]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[5][8]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[5][8]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[4][8]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[4][8]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux23~9_combout\ <= NOT \BLOCO_MEM|RAM1|Mux23~9_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux23~8_combout\ <= NOT \BLOCO_MEM|RAM1|Mux23~8_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[59][8]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[59][8]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[57][8]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[57][8]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[43][8]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[43][8]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[41][8]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[41][8]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux23~7_combout\ <= NOT \BLOCO_MEM|RAM1|Mux23~7_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[51][8]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[51][8]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[49][8]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[49][8]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[35][8]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[35][8]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[33][8]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[33][8]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux23~6_combout\ <= NOT \BLOCO_MEM|RAM1|Mux23~6_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[58][8]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[58][8]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[56][8]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[56][8]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[42][8]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[42][8]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[40][8]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[40][8]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux23~5_combout\ <= NOT \BLOCO_MEM|RAM1|Mux23~5_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[50][8]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[50][8]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[48][8]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[48][8]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[34][8]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[34][8]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[32][8]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[32][8]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux23~4_combout\ <= NOT \BLOCO_MEM|RAM1|Mux23~4_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux23~3_combout\ <= NOT \BLOCO_MEM|RAM1|Mux23~3_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[27][8]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[27][8]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[19][8]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[19][8]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[25][8]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[25][8]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[17][8]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[17][8]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux23~2_combout\ <= NOT \BLOCO_MEM|RAM1|Mux23~2_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[26][8]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[26][8]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[18][8]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[18][8]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[24][8]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[24][8]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[16][8]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[16][8]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux23~1_combout\ <= NOT \BLOCO_MEM|RAM1|Mux23~1_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[11][8]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[11][8]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[3][8]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[3][8]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[9][8]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[9][8]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[1][8]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[1][8]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux23~0_combout\ <= NOT \BLOCO_MEM|RAM1|Mux23~0_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[10][8]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[10][8]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[2][8]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[2][8]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[8][8]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[8][8]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[0][8]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[0][8]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux25~20_combout\ <= NOT \BLOCO_MEM|RAM1|Mux25~20_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux25~19_combout\ <= NOT \BLOCO_MEM|RAM1|Mux25~19_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux25~18_combout\ <= NOT \BLOCO_MEM|RAM1|Mux25~18_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[63][6]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[63][6]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[47][6]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[47][6]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[61][6]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[61][6]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[45][6]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[45][6]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux25~17_combout\ <= NOT \BLOCO_MEM|RAM1|Mux25~17_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[55][6]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[55][6]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[39][6]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[39][6]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[53][6]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[53][6]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[37][6]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[37][6]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux25~16_combout\ <= NOT \BLOCO_MEM|RAM1|Mux25~16_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[59][6]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[59][6]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[43][6]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[43][6]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[57][6]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[57][6]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[41][6]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[41][6]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux25~15_combout\ <= NOT \BLOCO_MEM|RAM1|Mux25~15_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[51][6]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[51][6]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[35][6]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[35][6]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[49][6]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[49][6]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[33][6]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[33][6]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux25~14_combout\ <= NOT \BLOCO_MEM|RAM1|Mux25~14_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux25~13_combout\ <= NOT \BLOCO_MEM|RAM1|Mux25~13_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[31][6]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[31][6]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[27][6]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[27][6]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[15][6]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[15][6]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[11][6]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[11][6]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux25~12_combout\ <= NOT \BLOCO_MEM|RAM1|Mux25~12_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[23][6]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[23][6]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[19][6]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[19][6]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[7][6]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[7][6]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[3][6]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[3][6]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux25~11_combout\ <= NOT \BLOCO_MEM|RAM1|Mux25~11_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[29][6]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[29][6]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[25][6]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[25][6]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[13][6]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[13][6]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[9][6]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[9][6]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux25~10_combout\ <= NOT \BLOCO_MEM|RAM1|Mux25~10_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[21][6]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[21][6]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[17][6]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[17][6]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[5][6]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[5][6]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[1][6]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[1][6]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux25~9_combout\ <= NOT \BLOCO_MEM|RAM1|Mux25~9_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux25~8_combout\ <= NOT \BLOCO_MEM|RAM1|Mux25~8_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[62][6]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[62][6]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[54][6]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[54][6]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[46][6]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[46][6]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[38][6]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[38][6]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux25~7_combout\ <= NOT \BLOCO_MEM|RAM1|Mux25~7_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[58][6]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[58][6]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[50][6]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[50][6]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[42][6]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[42][6]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[34][6]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[34][6]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux25~6_combout\ <= NOT \BLOCO_MEM|RAM1|Mux25~6_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[60][6]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[60][6]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[52][6]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[52][6]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[44][6]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[44][6]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[36][6]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[36][6]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux25~5_combout\ <= NOT \BLOCO_MEM|RAM1|Mux25~5_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[56][6]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[56][6]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[48][6]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[48][6]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[40][6]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[40][6]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[32][6]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[32][6]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux25~4_combout\ <= NOT \BLOCO_MEM|RAM1|Mux25~4_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux25~3_combout\ <= NOT \BLOCO_MEM|RAM1|Mux25~3_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[30][6]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[30][6]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[14][6]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[14][6]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[28][6]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[28][6]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[12][6]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[12][6]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux25~2_combout\ <= NOT \BLOCO_MEM|RAM1|Mux25~2_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[22][6]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[22][6]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[6][6]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[6][6]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[20][6]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[20][6]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[4][6]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[4][6]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux25~1_combout\ <= NOT \BLOCO_MEM|RAM1|Mux25~1_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[26][6]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[26][6]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[10][6]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[10][6]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[24][6]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[24][6]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[8][6]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[8][6]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux25~0_combout\ <= NOT \BLOCO_MEM|RAM1|Mux25~0_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[18][6]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[18][6]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[2][6]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[2][6]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[16][6]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[16][6]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[0][6]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[0][6]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux26~20_combout\ <= NOT \BLOCO_MEM|RAM1|Mux26~20_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux26~19_combout\ <= NOT \BLOCO_MEM|RAM1|Mux26~19_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux26~18_combout\ <= NOT \BLOCO_MEM|RAM1|Mux26~18_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[63][5]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[63][5]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[55][5]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[55][5]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[62][5]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[62][5]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[54][5]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[54][5]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux26~17_combout\ <= NOT \BLOCO_MEM|RAM1|Mux26~17_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[59][5]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[59][5]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[51][5]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[51][5]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[58][5]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[58][5]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[50][5]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[50][5]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux26~16_combout\ <= NOT \BLOCO_MEM|RAM1|Mux26~16_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[61][5]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[61][5]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[53][5]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[53][5]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[60][5]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[60][5]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[52][5]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[52][5]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux26~15_combout\ <= NOT \BLOCO_MEM|RAM1|Mux26~15_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[57][5]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[57][5]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[49][5]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[49][5]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[56][5]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[56][5]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[48][5]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[48][5]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux26~14_combout\ <= NOT \BLOCO_MEM|RAM1|Mux26~14_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux26~13_combout\ <= NOT \BLOCO_MEM|RAM1|Mux26~13_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[31][5]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[31][5]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[23][5]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[23][5]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[29][5]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[29][5]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[21][5]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[21][5]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux26~12_combout\ <= NOT \BLOCO_MEM|RAM1|Mux26~12_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[27][5]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[27][5]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[19][5]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[19][5]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[25][5]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[25][5]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[17][5]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[17][5]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux26~11_combout\ <= NOT \BLOCO_MEM|RAM1|Mux26~11_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[30][5]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[30][5]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[22][5]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[22][5]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[28][5]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[28][5]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[20][5]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[20][5]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux26~10_combout\ <= NOT \BLOCO_MEM|RAM1|Mux26~10_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[26][5]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[26][5]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[18][5]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[18][5]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[24][5]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[24][5]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[16][5]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[16][5]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux26~9_combout\ <= NOT \BLOCO_MEM|RAM1|Mux26~9_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux26~8_combout\ <= NOT \BLOCO_MEM|RAM1|Mux26~8_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[47][5]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[47][5]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[39][5]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[39][5]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[43][5]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[43][5]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[35][5]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[35][5]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux26~7_combout\ <= NOT \BLOCO_MEM|RAM1|Mux26~7_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[46][5]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[46][5]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[38][5]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[38][5]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[42][5]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[42][5]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[34][5]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[34][5]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux26~6_combout\ <= NOT \BLOCO_MEM|RAM1|Mux26~6_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[45][5]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[45][5]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[37][5]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[37][5]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[41][5]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[41][5]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[33][5]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[33][5]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux26~5_combout\ <= NOT \BLOCO_MEM|RAM1|Mux26~5_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[44][5]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[44][5]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[36][5]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[36][5]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[40][5]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[40][5]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[32][5]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[32][5]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux26~4_combout\ <= NOT \BLOCO_MEM|RAM1|Mux26~4_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux26~3_combout\ <= NOT \BLOCO_MEM|RAM1|Mux26~3_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[15][5]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[15][5]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[7][5]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[7][5]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[11][5]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[11][5]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[3][5]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[3][5]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux26~2_combout\ <= NOT \BLOCO_MEM|RAM1|Mux26~2_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[14][5]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[14][5]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[6][5]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[6][5]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[10][5]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[10][5]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[2][5]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[2][5]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux26~1_combout\ <= NOT \BLOCO_MEM|RAM1|Mux26~1_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[13][5]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[13][5]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[5][5]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[5][5]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[9][5]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[9][5]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[1][5]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[1][5]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux26~0_combout\ <= NOT \BLOCO_MEM|RAM1|Mux26~0_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[12][5]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[12][5]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[4][5]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[4][5]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[8][5]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[8][5]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[0][5]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[0][5]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux24~20_combout\ <= NOT \BLOCO_MEM|RAM1|Mux24~20_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux24~19_combout\ <= NOT \BLOCO_MEM|RAM1|Mux24~19_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux24~18_combout\ <= NOT \BLOCO_MEM|RAM1|Mux24~18_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[63][7]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[63][7]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[62][7]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[62][7]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[47][7]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[47][7]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[46][7]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[46][7]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux24~17_combout\ <= NOT \BLOCO_MEM|RAM1|Mux24~17_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[55][7]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[55][7]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[54][7]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[54][7]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[39][7]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[39][7]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[38][7]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[38][7]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux24~16_combout\ <= NOT \BLOCO_MEM|RAM1|Mux24~16_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[59][7]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[59][7]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[58][7]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[58][7]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[43][7]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[43][7]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[42][7]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[42][7]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux24~15_combout\ <= NOT \BLOCO_MEM|RAM1|Mux24~15_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[51][7]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[51][7]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[50][7]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[50][7]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[35][7]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[35][7]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[34][7]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[34][7]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux24~14_combout\ <= NOT \BLOCO_MEM|RAM1|Mux24~14_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux24~13_combout\ <= NOT \BLOCO_MEM|RAM1|Mux24~13_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[31][7]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[31][7]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[27][7]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[27][7]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[30][7]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[30][7]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[26][7]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[26][7]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux24~12_combout\ <= NOT \BLOCO_MEM|RAM1|Mux24~12_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[23][7]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[23][7]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[19][7]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[19][7]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[22][7]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[22][7]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[18][7]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[18][7]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux24~11_combout\ <= NOT \BLOCO_MEM|RAM1|Mux24~11_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[15][7]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[15][7]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[11][7]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[11][7]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[14][7]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[14][7]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[10][7]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[10][7]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux24~10_combout\ <= NOT \BLOCO_MEM|RAM1|Mux24~10_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[7][7]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[7][7]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[3][7]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[3][7]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[6][7]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[6][7]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[2][7]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[2][7]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux24~9_combout\ <= NOT \BLOCO_MEM|RAM1|Mux24~9_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux24~8_combout\ <= NOT \BLOCO_MEM|RAM1|Mux24~8_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[61][7]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[61][7]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[53][7]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[53][7]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[60][7]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[60][7]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[52][7]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[52][7]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux24~7_combout\ <= NOT \BLOCO_MEM|RAM1|Mux24~7_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[57][7]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[57][7]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[49][7]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[49][7]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[56][7]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[56][7]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[48][7]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[48][7]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux24~6_combout\ <= NOT \BLOCO_MEM|RAM1|Mux24~6_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[45][7]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[45][7]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[37][7]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[37][7]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[44][7]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[44][7]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[36][7]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[36][7]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux24~5_combout\ <= NOT \BLOCO_MEM|RAM1|Mux24~5_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[41][7]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[41][7]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[33][7]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[33][7]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[40][7]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[40][7]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[32][7]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[32][7]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux24~4_combout\ <= NOT \BLOCO_MEM|RAM1|Mux24~4_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux24~3_combout\ <= NOT \BLOCO_MEM|RAM1|Mux24~3_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[29][7]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[29][7]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[28][7]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[28][7]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[13][7]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[13][7]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[12][7]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[12][7]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux24~2_combout\ <= NOT \BLOCO_MEM|RAM1|Mux24~2_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[21][7]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[21][7]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[20][7]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[20][7]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[5][7]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[5][7]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[4][7]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[4][7]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux24~1_combout\ <= NOT \BLOCO_MEM|RAM1|Mux24~1_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[25][7]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[25][7]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[24][7]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[24][7]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[9][7]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[9][7]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[8][7]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[8][7]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux24~0_combout\ <= NOT \BLOCO_MEM|RAM1|Mux24~0_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[17][7]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[17][7]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[16][7]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[16][7]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[1][7]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[1][7]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[0][7]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[0][7]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux27~20_combout\ <= NOT \BLOCO_MEM|RAM1|Mux27~20_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux27~19_combout\ <= NOT \BLOCO_MEM|RAM1|Mux27~19_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux27~18_combout\ <= NOT \BLOCO_MEM|RAM1|Mux27~18_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[63][4]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[63][4]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[59][4]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[59][4]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[62][4]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[62][4]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[58][4]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[58][4]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux27~17_combout\ <= NOT \BLOCO_MEM|RAM1|Mux27~17_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[47][4]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[47][4]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[43][4]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[43][4]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[46][4]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[46][4]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[42][4]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[42][4]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux27~16_combout\ <= NOT \BLOCO_MEM|RAM1|Mux27~16_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[61][4]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[61][4]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[57][4]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[57][4]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[60][4]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[60][4]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[56][4]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[56][4]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux27~15_combout\ <= NOT \BLOCO_MEM|RAM1|Mux27~15_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[45][4]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[45][4]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[41][4]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[41][4]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[44][4]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[44][4]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[40][4]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[40][4]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux27~14_combout\ <= NOT \BLOCO_MEM|RAM1|Mux27~14_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux27~13_combout\ <= NOT \BLOCO_MEM|RAM1|Mux27~13_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[31][4]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[31][4]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[27][4]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[27][4]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[15][4]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[15][4]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[11][4]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[11][4]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux27~12_combout\ <= NOT \BLOCO_MEM|RAM1|Mux27~12_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[30][4]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[30][4]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[26][4]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[26][4]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[14][4]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[14][4]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[10][4]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[10][4]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux27~11_combout\ <= NOT \BLOCO_MEM|RAM1|Mux27~11_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[29][4]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[29][4]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[25][4]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[25][4]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[13][4]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[13][4]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[9][4]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[9][4]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux27~10_combout\ <= NOT \BLOCO_MEM|RAM1|Mux27~10_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[28][4]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[28][4]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[24][4]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[24][4]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[12][4]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[12][4]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[8][4]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[8][4]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux27~9_combout\ <= NOT \BLOCO_MEM|RAM1|Mux27~9_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux27~8_combout\ <= NOT \BLOCO_MEM|RAM1|Mux27~8_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[55][4]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[55][4]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[51][4]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[51][4]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[53][4]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[53][4]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[49][4]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[49][4]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux27~7_combout\ <= NOT \BLOCO_MEM|RAM1|Mux27~7_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[54][4]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[54][4]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[50][4]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[50][4]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[52][4]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[52][4]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[48][4]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[48][4]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux27~6_combout\ <= NOT \BLOCO_MEM|RAM1|Mux27~6_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[39][4]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[39][4]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[35][4]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[35][4]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[37][4]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[37][4]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[33][4]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[33][4]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux27~5_combout\ <= NOT \BLOCO_MEM|RAM1|Mux27~5_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[38][4]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[38][4]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[34][4]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[34][4]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[36][4]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[36][4]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[32][4]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[32][4]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux27~4_combout\ <= NOT \BLOCO_MEM|RAM1|Mux27~4_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux27~3_combout\ <= NOT \BLOCO_MEM|RAM1|Mux27~3_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[23][4]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[23][4]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[19][4]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[19][4]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[22][4]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[22][4]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[18][4]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[18][4]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux27~2_combout\ <= NOT \BLOCO_MEM|RAM1|Mux27~2_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[7][4]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[7][4]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[3][4]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[3][4]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[6][4]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[6][4]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[2][4]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[2][4]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux27~1_combout\ <= NOT \BLOCO_MEM|RAM1|Mux27~1_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[21][4]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[21][4]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[17][4]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[17][4]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[20][4]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[20][4]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[16][4]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[16][4]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux27~0_combout\ <= NOT \BLOCO_MEM|RAM1|Mux27~0_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[5][4]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[5][4]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[1][4]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[1][4]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[4][4]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[4][4]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[0][4]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[0][4]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux29~20_combout\ <= NOT \BLOCO_MEM|RAM1|Mux29~20_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux29~19_combout\ <= NOT \BLOCO_MEM|RAM1|Mux29~19_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux29~18_combout\ <= NOT \BLOCO_MEM|RAM1|Mux29~18_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[63][2]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[63][2]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[62][2]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[62][2]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[47][2]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[47][2]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[46][2]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[46][2]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux29~17_combout\ <= NOT \BLOCO_MEM|RAM1|Mux29~17_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[55][2]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[55][2]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[54][2]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[54][2]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[39][2]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[39][2]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[38][2]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[38][2]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux29~16_combout\ <= NOT \BLOCO_MEM|RAM1|Mux29~16_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[59][2]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[59][2]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[58][2]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[58][2]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[43][2]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[43][2]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[42][2]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[42][2]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux29~15_combout\ <= NOT \BLOCO_MEM|RAM1|Mux29~15_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[51][2]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[51][2]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[50][2]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[50][2]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[35][2]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[35][2]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[34][2]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[34][2]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux29~14_combout\ <= NOT \BLOCO_MEM|RAM1|Mux29~14_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux29~13_combout\ <= NOT \BLOCO_MEM|RAM1|Mux29~13_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[31][2]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[31][2]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[27][2]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[27][2]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[30][2]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[30][2]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[26][2]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[26][2]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux29~12_combout\ <= NOT \BLOCO_MEM|RAM1|Mux29~12_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[23][2]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[23][2]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[19][2]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[19][2]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[22][2]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[22][2]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[18][2]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[18][2]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux29~11_combout\ <= NOT \BLOCO_MEM|RAM1|Mux29~11_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[15][2]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[15][2]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[11][2]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[11][2]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[14][2]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[14][2]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[10][2]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[10][2]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux29~10_combout\ <= NOT \BLOCO_MEM|RAM1|Mux29~10_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[7][2]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[7][2]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[3][2]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[3][2]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[6][2]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[6][2]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[2][2]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[2][2]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux29~9_combout\ <= NOT \BLOCO_MEM|RAM1|Mux29~9_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux29~8_combout\ <= NOT \BLOCO_MEM|RAM1|Mux29~8_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[61][2]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[61][2]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[53][2]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[53][2]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[60][2]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[60][2]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[52][2]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[52][2]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux29~7_combout\ <= NOT \BLOCO_MEM|RAM1|Mux29~7_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[57][2]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[57][2]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[49][2]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[49][2]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[56][2]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[56][2]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[48][2]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[48][2]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux29~6_combout\ <= NOT \BLOCO_MEM|RAM1|Mux29~6_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[45][2]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[45][2]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[37][2]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[37][2]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[44][2]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[44][2]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[36][2]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[36][2]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux29~5_combout\ <= NOT \BLOCO_MEM|RAM1|Mux29~5_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[41][2]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[41][2]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[33][2]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[33][2]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[40][2]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[40][2]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[32][2]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[32][2]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux29~4_combout\ <= NOT \BLOCO_MEM|RAM1|Mux29~4_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux29~3_combout\ <= NOT \BLOCO_MEM|RAM1|Mux29~3_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[29][2]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[29][2]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[28][2]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[28][2]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[13][2]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[13][2]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[12][2]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[12][2]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux29~2_combout\ <= NOT \BLOCO_MEM|RAM1|Mux29~2_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[21][2]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[21][2]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[20][2]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[20][2]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[5][2]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[5][2]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[4][2]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[4][2]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux29~1_combout\ <= NOT \BLOCO_MEM|RAM1|Mux29~1_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[25][2]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[25][2]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[24][2]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[24][2]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[9][2]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[9][2]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[8][2]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[8][2]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux29~0_combout\ <= NOT \BLOCO_MEM|RAM1|Mux29~0_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[17][2]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[17][2]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[16][2]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[16][2]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[1][2]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[1][2]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[0][2]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[0][2]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux30~20_combout\ <= NOT \BLOCO_MEM|RAM1|Mux30~20_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux30~19_combout\ <= NOT \BLOCO_MEM|RAM1|Mux30~19_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux30~18_combout\ <= NOT \BLOCO_MEM|RAM1|Mux30~18_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[63][1]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[63][1]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[47][1]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[47][1]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[61][1]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[61][1]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[45][1]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[45][1]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux30~17_combout\ <= NOT \BLOCO_MEM|RAM1|Mux30~17_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[55][1]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[55][1]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[39][1]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[39][1]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[53][1]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[53][1]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[37][1]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[37][1]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux30~16_combout\ <= NOT \BLOCO_MEM|RAM1|Mux30~16_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[59][1]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[59][1]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[43][1]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[43][1]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[57][1]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[57][1]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[41][1]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[41][1]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux30~15_combout\ <= NOT \BLOCO_MEM|RAM1|Mux30~15_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[51][1]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[51][1]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[35][1]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[35][1]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[49][1]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[49][1]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[33][1]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[33][1]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux30~14_combout\ <= NOT \BLOCO_MEM|RAM1|Mux30~14_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux30~13_combout\ <= NOT \BLOCO_MEM|RAM1|Mux30~13_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[31][1]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[31][1]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[27][1]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[27][1]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[15][1]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[15][1]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[11][1]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[11][1]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux30~12_combout\ <= NOT \BLOCO_MEM|RAM1|Mux30~12_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[23][1]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[23][1]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[19][1]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[19][1]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[7][1]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[7][1]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[3][1]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[3][1]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux30~11_combout\ <= NOT \BLOCO_MEM|RAM1|Mux30~11_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[29][1]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[29][1]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[25][1]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[25][1]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[13][1]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[13][1]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[9][1]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[9][1]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux30~10_combout\ <= NOT \BLOCO_MEM|RAM1|Mux30~10_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[21][1]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[21][1]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[17][1]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[17][1]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[5][1]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[5][1]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[1][1]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[1][1]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux30~9_combout\ <= NOT \BLOCO_MEM|RAM1|Mux30~9_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux30~8_combout\ <= NOT \BLOCO_MEM|RAM1|Mux30~8_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[62][1]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[62][1]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[54][1]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[54][1]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[46][1]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[46][1]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[38][1]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[38][1]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux30~7_combout\ <= NOT \BLOCO_MEM|RAM1|Mux30~7_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[58][1]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[58][1]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[50][1]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[50][1]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[42][1]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[42][1]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[34][1]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[34][1]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux30~6_combout\ <= NOT \BLOCO_MEM|RAM1|Mux30~6_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[60][1]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[60][1]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[52][1]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[52][1]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[44][1]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[44][1]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[36][1]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[36][1]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux30~5_combout\ <= NOT \BLOCO_MEM|RAM1|Mux30~5_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[56][1]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[56][1]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[48][1]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[48][1]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[58][31]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[58][31]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[26][31]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[26][31]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[56][31]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[56][31]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[24][31]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[24][31]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux0~6_combout\ <= NOT \BLOCO_MEM|RAM1|Mux0~6_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[43][31]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[43][31]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[11][31]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[11][31]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[41][31]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[41][31]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[9][31]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[9][31]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux0~5_combout\ <= NOT \BLOCO_MEM|RAM1|Mux0~5_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[42][31]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[42][31]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[10][31]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[10][31]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[40][31]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[40][31]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[8][31]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[8][31]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux0~4_combout\ <= NOT \BLOCO_MEM|RAM1|Mux0~4_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux0~3_combout\ <= NOT \BLOCO_MEM|RAM1|Mux0~3_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[51][31]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[51][31]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[19][31]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[19][31]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[49][31]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[49][31]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[17][31]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[17][31]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux0~2_combout\ <= NOT \BLOCO_MEM|RAM1|Mux0~2_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[50][31]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[50][31]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[18][31]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[18][31]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[48][31]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[48][31]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[16][31]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[16][31]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux0~1_combout\ <= NOT \BLOCO_MEM|RAM1|Mux0~1_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[35][31]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[35][31]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[3][31]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[3][31]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[33][31]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[33][31]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[1][31]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[1][31]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux0~0_combout\ <= NOT \BLOCO_MEM|RAM1|Mux0~0_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[34][31]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[34][31]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[2][31]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[2][31]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[32][31]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[32][31]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[0][31]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[0][31]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[31]~158_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[31]~158_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[31]~157_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[31]~157_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[31]~156_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[31]~156_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[31]~155_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[31]~155_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[31]~353_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[31]~353_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[31]~352_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[31]~352_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][31]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[11][31]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][31]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[10][31]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][31]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[9][31]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][31]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[8][31]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[31]~351_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[31]~351_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[31]~350_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[31]~350_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][31]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[31][31]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][31]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[27][31]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][31]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[23][31]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][31]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[19][31]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[31]~349_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[31]~349_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][31]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[30][31]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][31]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[26][31]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][31]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[22][31]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][31]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[18][31]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[31]~348_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[31]~348_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][31]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[29][31]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][31]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[25][31]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][31]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[21][31]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][31]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[17][31]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[31]~347_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[31]~347_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][31]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[28][31]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][31]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[24][31]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][31]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[20][31]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][31]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[16][31]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[31]~346_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[31]~346_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[31]~345_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[31]~345_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][31]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[3][31]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][31]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[2][31]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][31]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[1][31]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][31]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[0][31]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[31]~344_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[31]~344_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][31]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[7][31]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][31]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[6][31]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][31]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[5][31]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][31]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[4][31]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[31]~343_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[31]~343_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][31]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[15][31]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][31]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[14][31]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][31]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[13][31]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][31]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[12][31]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux1~20_combout\ <= NOT \BLOCO_MEM|RAM1|Mux1~20_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux1~19_combout\ <= NOT \BLOCO_MEM|RAM1|Mux1~19_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux1~18_combout\ <= NOT \BLOCO_MEM|RAM1|Mux1~18_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[63][30]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[63][30]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[31][30]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[31][30]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[59][30]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[59][30]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[27][30]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[27][30]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux1~17_combout\ <= NOT \BLOCO_MEM|RAM1|Mux1~17_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[55][30]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[55][30]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[23][30]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[23][30]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[51][30]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[51][30]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[19][30]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[19][30]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux1~16_combout\ <= NOT \BLOCO_MEM|RAM1|Mux1~16_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[47][30]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[47][30]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[15][30]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[15][30]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[43][30]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[43][30]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[11][30]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[11][30]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux1~15_combout\ <= NOT \BLOCO_MEM|RAM1|Mux1~15_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[39][30]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[39][30]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[7][30]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[7][30]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[35][30]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[35][30]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[3][30]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[3][30]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux1~14_combout\ <= NOT \BLOCO_MEM|RAM1|Mux1~14_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux1~13_combout\ <= NOT \BLOCO_MEM|RAM1|Mux1~13_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[62][30]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[62][30]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[30][30]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[30][30]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[46][30]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[46][30]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[14][30]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[14][30]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux1~12_combout\ <= NOT \BLOCO_MEM|RAM1|Mux1~12_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[54][30]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[54][30]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[22][30]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[22][30]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[38][30]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[38][30]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[6][30]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[6][30]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux1~11_combout\ <= NOT \BLOCO_MEM|RAM1|Mux1~11_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[58][30]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[58][30]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[26][30]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[26][30]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[42][30]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[42][30]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[10][30]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[10][30]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux1~10_combout\ <= NOT \BLOCO_MEM|RAM1|Mux1~10_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[50][30]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[50][30]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[18][30]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[18][30]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[34][30]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[34][30]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[2][30]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[2][30]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux1~9_combout\ <= NOT \BLOCO_MEM|RAM1|Mux1~9_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux1~8_combout\ <= NOT \BLOCO_MEM|RAM1|Mux1~8_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[61][30]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[61][30]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[29][30]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[29][30]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[45][30]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[45][30]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[13][30]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[13][30]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux1~7_combout\ <= NOT \BLOCO_MEM|RAM1|Mux1~7_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[53][30]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[53][30]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[21][30]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[21][30]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[37][30]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[37][30]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[5][30]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[5][30]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux1~6_combout\ <= NOT \BLOCO_MEM|RAM1|Mux1~6_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[57][30]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[57][30]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[25][30]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[25][30]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[41][30]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[41][30]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[9][30]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[9][30]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux1~5_combout\ <= NOT \BLOCO_MEM|RAM1|Mux1~5_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[49][30]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[49][30]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[17][30]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[17][30]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[33][30]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[33][30]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[1][30]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[1][30]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux1~4_combout\ <= NOT \BLOCO_MEM|RAM1|Mux1~4_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux1~3_combout\ <= NOT \BLOCO_MEM|RAM1|Mux1~3_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[60][30]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[60][30]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[28][30]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[28][30]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[44][30]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[44][30]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[12][30]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[12][30]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux1~2_combout\ <= NOT \BLOCO_MEM|RAM1|Mux1~2_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[52][30]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[52][30]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[20][30]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[20][30]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[36][30]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[36][30]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[4][30]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[4][30]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux1~1_combout\ <= NOT \BLOCO_MEM|RAM1|Mux1~1_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[56][30]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[56][30]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[24][30]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[24][30]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[40][30]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[40][30]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[8][30]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[8][30]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux1~0_combout\ <= NOT \BLOCO_MEM|RAM1|Mux1~0_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[48][30]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[48][30]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[16][30]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[16][30]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[32][30]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[32][30]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[0][30]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[0][30]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[30]~153_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[30]~153_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[30]~152_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[30]~152_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[30]~151_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[30]~151_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[30]~150_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[30]~150_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[30]~342_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[30]~342_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[30]~341_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[30]~341_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][30]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[11][30]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][30]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[10][30]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][30]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[9][30]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][30]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[8][30]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[30]~340_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[30]~340_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[30]~339_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[30]~339_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][30]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[31][30]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][30]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[27][30]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][30]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[23][30]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][30]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[19][30]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[30]~338_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[30]~338_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][30]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[30][30]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][30]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[26][30]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][30]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[22][30]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][30]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[18][30]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[30]~337_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[30]~337_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][30]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[29][30]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][30]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[25][30]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][30]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[21][30]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][30]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[17][30]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[30]~336_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[30]~336_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][30]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[28][30]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][30]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[24][30]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][30]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[20][30]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][30]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[16][30]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[30]~335_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[30]~335_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[30]~334_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[30]~334_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][30]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[3][30]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][30]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[2][30]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][30]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[1][30]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][30]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[0][30]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[30]~333_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[30]~333_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][30]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[7][30]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][30]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[6][30]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][30]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[5][30]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][30]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[4][30]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[30]~332_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[30]~332_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][30]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[15][30]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][30]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[14][30]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][30]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[13][30]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][30]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[12][30]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux2~20_combout\ <= NOT \BLOCO_MEM|RAM1|Mux2~20_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux2~19_combout\ <= NOT \BLOCO_MEM|RAM1|Mux2~19_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux2~18_combout\ <= NOT \BLOCO_MEM|RAM1|Mux2~18_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[63][29]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[63][29]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[62][29]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[62][29]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[61][29]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[61][29]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[60][29]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[60][29]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux2~17_combout\ <= NOT \BLOCO_MEM|RAM1|Mux2~17_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[55][29]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[55][29]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[54][29]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[54][29]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[53][29]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[53][29]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[52][29]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[52][29]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux2~16_combout\ <= NOT \BLOCO_MEM|RAM1|Mux2~16_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[59][29]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[59][29]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[58][29]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[58][29]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[57][29]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[57][29]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[56][29]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[56][29]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux2~15_combout\ <= NOT \BLOCO_MEM|RAM1|Mux2~15_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[51][29]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[51][29]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[50][29]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[50][29]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[49][29]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[49][29]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[48][29]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[48][29]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux2~14_combout\ <= NOT \BLOCO_MEM|RAM1|Mux2~14_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux2~13_combout\ <= NOT \BLOCO_MEM|RAM1|Mux2~13_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[31][29]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[31][29]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[23][29]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[23][29]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[27][29]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[27][29]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[19][29]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[19][29]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux2~12_combout\ <= NOT \BLOCO_MEM|RAM1|Mux2~12_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[30][29]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[30][29]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[22][29]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[22][29]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[26][29]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[26][29]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[18][29]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[18][29]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux2~11_combout\ <= NOT \BLOCO_MEM|RAM1|Mux2~11_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[29][29]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[29][29]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[21][29]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[21][29]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[25][29]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[25][29]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[17][29]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[17][29]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux2~10_combout\ <= NOT \BLOCO_MEM|RAM1|Mux2~10_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[28][29]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[28][29]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[20][29]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[20][29]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[24][29]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[24][29]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[16][29]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[16][29]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux2~9_combout\ <= NOT \BLOCO_MEM|RAM1|Mux2~9_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux2~8_combout\ <= NOT \BLOCO_MEM|RAM1|Mux2~8_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[47][29]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[47][29]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[39][29]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[39][29]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[46][29]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[46][29]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[38][29]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[38][29]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux2~7_combout\ <= NOT \BLOCO_MEM|RAM1|Mux2~7_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[43][29]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[43][29]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[35][29]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[35][29]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[42][29]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[42][29]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[34][29]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[34][29]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux2~6_combout\ <= NOT \BLOCO_MEM|RAM1|Mux2~6_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[45][29]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[45][29]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[37][29]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[37][29]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[44][29]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[44][29]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[36][29]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[36][29]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux2~5_combout\ <= NOT \BLOCO_MEM|RAM1|Mux2~5_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[41][29]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[41][29]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[33][29]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[33][29]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[40][29]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[40][29]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[32][29]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[32][29]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux2~4_combout\ <= NOT \BLOCO_MEM|RAM1|Mux2~4_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux2~3_combout\ <= NOT \BLOCO_MEM|RAM1|Mux2~3_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[15][29]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[15][29]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[7][29]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[7][29]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[11][29]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[11][29]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[3][29]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[3][29]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux2~2_combout\ <= NOT \BLOCO_MEM|RAM1|Mux2~2_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[14][29]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[14][29]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[6][29]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[6][29]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[10][29]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[10][29]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[2][29]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[2][29]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux2~1_combout\ <= NOT \BLOCO_MEM|RAM1|Mux2~1_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[13][29]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[13][29]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[5][29]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[5][29]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[9][29]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[9][29]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[1][29]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[1][29]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux2~0_combout\ <= NOT \BLOCO_MEM|RAM1|Mux2~0_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[12][29]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[12][29]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[4][29]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[4][29]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[8][29]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[8][29]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[0][29]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[0][29]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[29]~148_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[29]~148_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[29]~147_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[29]~147_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[29]~146_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[29]~146_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[29]~145_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[29]~145_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[29]~331_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[29]~331_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[29]~330_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[29]~330_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][29]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[11][29]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][29]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[10][29]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][29]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[9][29]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][29]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[8][29]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[29]~329_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[29]~329_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[29]~328_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[29]~328_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][29]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[31][29]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][29]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[27][29]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][29]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[23][29]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][29]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[19][29]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[29]~327_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[29]~327_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][29]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[30][29]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][29]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[26][29]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][29]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[22][29]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][29]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[18][29]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[29]~326_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[29]~326_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][29]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[29][29]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][29]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[25][29]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][29]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[21][29]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][29]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[17][29]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[29]~325_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[29]~325_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][29]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[28][29]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][29]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[24][29]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][29]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[20][29]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][29]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[16][29]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[29]~324_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[29]~324_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[29]~323_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[29]~323_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][29]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[3][29]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][29]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[2][29]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][29]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[1][29]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][29]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[0][29]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[29]~322_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[29]~322_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][29]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[7][29]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][29]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[6][29]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][29]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[5][29]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][29]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[4][29]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[29]~321_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[29]~321_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][29]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[15][29]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][29]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[14][29]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][29]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[13][29]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][29]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[12][29]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux3~20_combout\ <= NOT \BLOCO_MEM|RAM1|Mux3~20_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux3~19_combout\ <= NOT \BLOCO_MEM|RAM1|Mux3~19_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux3~18_combout\ <= NOT \BLOCO_MEM|RAM1|Mux3~18_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[63][28]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[63][28]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[31][28]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[31][28]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[61][28]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[61][28]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[29][28]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[29][28]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux3~17_combout\ <= NOT \BLOCO_MEM|RAM1|Mux3~17_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[62][28]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[62][28]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[30][28]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[30][28]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[60][28]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[60][28]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[28][28]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[28][28]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux3~16_combout\ <= NOT \BLOCO_MEM|RAM1|Mux3~16_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[47][28]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[47][28]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[15][28]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[15][28]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[45][28]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[45][28]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[13][28]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[13][28]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux3~15_combout\ <= NOT \BLOCO_MEM|RAM1|Mux3~15_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[46][28]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[46][28]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[14][28]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[14][28]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[44][28]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[44][28]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[12][28]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[12][28]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux3~14_combout\ <= NOT \BLOCO_MEM|RAM1|Mux3~14_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux3~13_combout\ <= NOT \BLOCO_MEM|RAM1|Mux3~13_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[55][28]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[55][28]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[23][28]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[23][28]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[53][28]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[53][28]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[21][28]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[21][28]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux3~12_combout\ <= NOT \BLOCO_MEM|RAM1|Mux3~12_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[54][28]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[54][28]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[22][28]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[22][28]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[52][28]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[52][28]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[20][28]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[20][28]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux3~11_combout\ <= NOT \BLOCO_MEM|RAM1|Mux3~11_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[39][28]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[39][28]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[7][28]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[7][28]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[37][28]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[37][28]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[5][28]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[5][28]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux3~10_combout\ <= NOT \BLOCO_MEM|RAM1|Mux3~10_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[38][28]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[38][28]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[6][28]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[6][28]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[36][28]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[36][28]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[4][28]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[4][28]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux3~9_combout\ <= NOT \BLOCO_MEM|RAM1|Mux3~9_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux3~8_combout\ <= NOT \BLOCO_MEM|RAM1|Mux3~8_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[59][28]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[59][28]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[27][28]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[27][28]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[58][28]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[58][28]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[26][28]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[26][28]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux3~7_combout\ <= NOT \BLOCO_MEM|RAM1|Mux3~7_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[43][28]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[43][28]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[11][28]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[11][28]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[42][28]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[42][28]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[10][28]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[10][28]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux3~6_combout\ <= NOT \BLOCO_MEM|RAM1|Mux3~6_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[57][28]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[57][28]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[25][28]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[25][28]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[56][28]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[56][28]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[24][28]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[24][28]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux3~5_combout\ <= NOT \BLOCO_MEM|RAM1|Mux3~5_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[41][28]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[41][28]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[9][28]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[9][28]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[40][28]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[40][28]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[8][28]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[8][28]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux3~4_combout\ <= NOT \BLOCO_MEM|RAM1|Mux3~4_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux3~3_combout\ <= NOT \BLOCO_MEM|RAM1|Mux3~3_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[51][28]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[51][28]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[19][28]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[19][28]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[50][28]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[50][28]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[18][28]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[18][28]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux3~2_combout\ <= NOT \BLOCO_MEM|RAM1|Mux3~2_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[49][28]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[49][28]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[17][28]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[17][28]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[48][28]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[48][28]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[16][28]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[16][28]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux3~1_combout\ <= NOT \BLOCO_MEM|RAM1|Mux3~1_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[35][28]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[35][28]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[3][28]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[3][28]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[34][28]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[34][28]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[2][28]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[2][28]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux3~0_combout\ <= NOT \BLOCO_MEM|RAM1|Mux3~0_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[33][28]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[33][28]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[1][28]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[1][28]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[32][28]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[32][28]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[0][28]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[0][28]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[28]~143_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[28]~143_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[28]~142_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[28]~142_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[28]~141_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[28]~141_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[28]~140_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[28]~140_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[28]~320_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[28]~320_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[28]~319_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[28]~319_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][28]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[11][28]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][28]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[10][28]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][28]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[9][28]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][28]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[8][28]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[28]~318_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[28]~318_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[28]~317_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[28]~317_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][28]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[31][28]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][28]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[27][28]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][28]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[23][28]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][28]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[19][28]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[28]~316_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[28]~316_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][28]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[30][28]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][28]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[26][28]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][28]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[22][28]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][28]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[18][28]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[28]~315_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[28]~315_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][28]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[29][28]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][28]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[25][28]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][28]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[21][28]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][28]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[17][28]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[28]~314_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[28]~314_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][28]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[28][28]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][28]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[24][28]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][28]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[20][28]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][28]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[16][28]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[28]~313_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[28]~313_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[28]~312_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[28]~312_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][28]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[3][28]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][28]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[2][28]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][28]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[1][28]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][28]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[0][28]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[28]~311_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[28]~311_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][28]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[7][28]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][28]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[6][28]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][28]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[5][28]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][28]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[4][28]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[28]~310_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[28]~310_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][28]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[15][28]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][28]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[14][28]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][28]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[13][28]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][28]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[12][28]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux4~20_combout\ <= NOT \BLOCO_MEM|RAM1|Mux4~20_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux4~19_combout\ <= NOT \BLOCO_MEM|RAM1|Mux4~19_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux4~18_combout\ <= NOT \BLOCO_MEM|RAM1|Mux4~18_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[63][27]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[63][27]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[31][27]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[31][27]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[59][27]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[59][27]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[27][27]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[27][27]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux4~17_combout\ <= NOT \BLOCO_MEM|RAM1|Mux4~17_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[55][27]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[55][27]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[23][27]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[23][27]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[51][27]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[51][27]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[19][27]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[19][27]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux4~16_combout\ <= NOT \BLOCO_MEM|RAM1|Mux4~16_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[47][27]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[47][27]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[15][27]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[15][27]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[43][27]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[43][27]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[11][27]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[11][27]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux4~15_combout\ <= NOT \BLOCO_MEM|RAM1|Mux4~15_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[39][27]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[39][27]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[7][27]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[7][27]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[35][27]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[35][27]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[3][27]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[3][27]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux4~14_combout\ <= NOT \BLOCO_MEM|RAM1|Mux4~14_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux4~13_combout\ <= NOT \BLOCO_MEM|RAM1|Mux4~13_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[62][27]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[62][27]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[30][27]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[30][27]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[46][27]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[46][27]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[14][27]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[14][27]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux4~12_combout\ <= NOT \BLOCO_MEM|RAM1|Mux4~12_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[54][27]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[54][27]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[22][27]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[22][27]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[38][27]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[38][27]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[6][27]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[6][27]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux4~11_combout\ <= NOT \BLOCO_MEM|RAM1|Mux4~11_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[58][27]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[58][27]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[26][27]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[26][27]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[42][27]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[42][27]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[10][27]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[10][27]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux4~10_combout\ <= NOT \BLOCO_MEM|RAM1|Mux4~10_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[50][27]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[50][27]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[18][27]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[18][27]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[34][27]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[34][27]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[2][27]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[2][27]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux4~9_combout\ <= NOT \BLOCO_MEM|RAM1|Mux4~9_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux4~8_combout\ <= NOT \BLOCO_MEM|RAM1|Mux4~8_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[61][27]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[61][27]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[29][27]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[29][27]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[45][27]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[45][27]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[13][27]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[13][27]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux4~7_combout\ <= NOT \BLOCO_MEM|RAM1|Mux4~7_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[53][27]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[53][27]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[21][27]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[21][27]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[37][27]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[37][27]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[5][27]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[5][27]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux4~6_combout\ <= NOT \BLOCO_MEM|RAM1|Mux4~6_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[57][27]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[57][27]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[25][27]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[25][27]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[41][27]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[41][27]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[9][27]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[9][27]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux4~5_combout\ <= NOT \BLOCO_MEM|RAM1|Mux4~5_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[49][27]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[49][27]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[17][27]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[17][27]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[33][27]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[33][27]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[1][27]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[1][27]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux4~4_combout\ <= NOT \BLOCO_MEM|RAM1|Mux4~4_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux4~3_combout\ <= NOT \BLOCO_MEM|RAM1|Mux4~3_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[60][27]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[60][27]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[28][27]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[28][27]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[44][27]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[44][27]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[12][27]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[12][27]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux4~2_combout\ <= NOT \BLOCO_MEM|RAM1|Mux4~2_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[52][27]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[52][27]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[20][27]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[20][27]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[36][27]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[36][27]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[4][27]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[4][27]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux4~1_combout\ <= NOT \BLOCO_MEM|RAM1|Mux4~1_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[56][27]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[56][27]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[24][27]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[24][27]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[40][27]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[40][27]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[8][27]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[8][27]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux4~0_combout\ <= NOT \BLOCO_MEM|RAM1|Mux4~0_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[48][27]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[48][27]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[16][27]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[16][27]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[32][27]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[32][27]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[0][27]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[0][27]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[27]~138_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[27]~138_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[27]~137_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[27]~137_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[27]~136_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[27]~136_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[27]~135_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[27]~135_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[27]~309_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[27]~309_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[27]~308_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[27]~308_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][27]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[11][27]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][27]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[10][27]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][27]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[9][27]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][27]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[8][27]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[27]~307_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[27]~307_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[27]~306_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[27]~306_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][27]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[31][27]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][27]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[27][27]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][27]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[23][27]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][27]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[19][27]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[27]~305_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[27]~305_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][27]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[30][27]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][27]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[26][27]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][27]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[22][27]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][27]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[18][27]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[27]~304_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[27]~304_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][27]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[29][27]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][27]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[25][27]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][27]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[21][27]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][27]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[17][27]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[27]~303_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[27]~303_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][27]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[28][27]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][27]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[24][27]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][27]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[20][27]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][27]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[16][27]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[27]~302_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[27]~302_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[27]~301_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[27]~301_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][27]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[3][27]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][27]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[2][27]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][27]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[1][27]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][27]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[0][27]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[27]~300_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[27]~300_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][27]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[7][27]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][27]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[6][27]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][27]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[5][27]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][27]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[4][27]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[27]~299_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[27]~299_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][27]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[15][27]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][27]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[14][27]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][27]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[13][27]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][27]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[12][27]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux5~20_combout\ <= NOT \BLOCO_MEM|RAM1|Mux5~20_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux5~19_combout\ <= NOT \BLOCO_MEM|RAM1|Mux5~19_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux5~18_combout\ <= NOT \BLOCO_MEM|RAM1|Mux5~18_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[63][26]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[63][26]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[55][26]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[55][26]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[61][26]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[61][26]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[53][26]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[53][26]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux5~17_combout\ <= NOT \BLOCO_MEM|RAM1|Mux5~17_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[59][26]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[59][26]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[51][26]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[51][26]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[57][26]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[57][26]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[49][26]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[49][26]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux5~16_combout\ <= NOT \BLOCO_MEM|RAM1|Mux5~16_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[62][26]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[62][26]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[54][26]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[54][26]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[60][26]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[60][26]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[52][26]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[52][26]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux5~15_combout\ <= NOT \BLOCO_MEM|RAM1|Mux5~15_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[58][26]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[58][26]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[50][26]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[50][26]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[56][26]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[56][26]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[48][26]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[48][26]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux5~14_combout\ <= NOT \BLOCO_MEM|RAM1|Mux5~14_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux5~13_combout\ <= NOT \BLOCO_MEM|RAM1|Mux5~13_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[31][26]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[31][26]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[23][26]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[23][26]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[29][26]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[29][26]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[21][26]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[21][26]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux5~12_combout\ <= NOT \BLOCO_MEM|RAM1|Mux5~12_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[27][26]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[27][26]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[19][26]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[19][26]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[25][26]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[25][26]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[17][26]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[17][26]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux5~11_combout\ <= NOT \BLOCO_MEM|RAM1|Mux5~11_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[30][26]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[30][26]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[22][26]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[22][26]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[28][26]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[28][26]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[20][26]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[20][26]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux5~10_combout\ <= NOT \BLOCO_MEM|RAM1|Mux5~10_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[26][26]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[26][26]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[18][26]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[18][26]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[24][26]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[24][26]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[16][26]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[16][26]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux5~9_combout\ <= NOT \BLOCO_MEM|RAM1|Mux5~9_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux5~8_combout\ <= NOT \BLOCO_MEM|RAM1|Mux5~8_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[47][26]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[47][26]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[43][26]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[43][26]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[46][26]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[46][26]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[42][26]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[42][26]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux5~7_combout\ <= NOT \BLOCO_MEM|RAM1|Mux5~7_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[39][26]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[39][26]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[35][26]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[35][26]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[38][26]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[38][26]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[34][26]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[34][26]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux5~6_combout\ <= NOT \BLOCO_MEM|RAM1|Mux5~6_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[45][26]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[45][26]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[41][26]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[41][26]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[44][26]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[44][26]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[40][26]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[40][26]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux5~5_combout\ <= NOT \BLOCO_MEM|RAM1|Mux5~5_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[37][26]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[37][26]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[33][26]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[33][26]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[36][26]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[36][26]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[32][26]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[32][26]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux5~4_combout\ <= NOT \BLOCO_MEM|RAM1|Mux5~4_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux5~3_combout\ <= NOT \BLOCO_MEM|RAM1|Mux5~3_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[15][26]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[15][26]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[7][26]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[7][26]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[11][26]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[11][26]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[3][26]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[3][26]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux5~2_combout\ <= NOT \BLOCO_MEM|RAM1|Mux5~2_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[14][26]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[14][26]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[6][26]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[6][26]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[10][26]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[10][26]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[2][26]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[2][26]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux5~1_combout\ <= NOT \BLOCO_MEM|RAM1|Mux5~1_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[13][26]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[13][26]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[5][26]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[5][26]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[9][26]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[9][26]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[1][26]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[1][26]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux5~0_combout\ <= NOT \BLOCO_MEM|RAM1|Mux5~0_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[12][26]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[12][26]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[4][26]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[4][26]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[8][26]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[8][26]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[0][26]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[0][26]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[26]~133_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[26]~133_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[26]~132_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[26]~132_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[26]~131_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[26]~131_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[26]~130_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[26]~130_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[26]~298_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[26]~298_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[26]~297_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[26]~297_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][26]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[11][26]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][26]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[10][26]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][26]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[9][26]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][26]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[8][26]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[26]~296_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[26]~296_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[26]~295_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[26]~295_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][26]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[31][26]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][26]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[27][26]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][26]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[23][26]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][26]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[19][26]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[26]~294_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[26]~294_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][26]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[30][26]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][26]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[26][26]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][26]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[22][26]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][26]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[18][26]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[26]~293_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[26]~293_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][26]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[29][26]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][26]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[25][26]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][26]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[21][26]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][26]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[17][26]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[26]~292_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[26]~292_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][26]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[28][26]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][26]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[24][26]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][26]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[20][26]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][26]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[16][26]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[26]~291_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[26]~291_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[26]~290_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[26]~290_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][26]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[3][26]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][26]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[2][26]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][26]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[1][26]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][26]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[0][26]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[26]~289_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[26]~289_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][26]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[7][26]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][26]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[6][26]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][26]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[5][26]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][26]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[4][26]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[26]~288_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[26]~288_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][26]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[15][26]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][26]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[14][26]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][26]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[13][26]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][26]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[12][26]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux6~20_combout\ <= NOT \BLOCO_MEM|RAM1|Mux6~20_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux6~19_combout\ <= NOT \BLOCO_MEM|RAM1|Mux6~19_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux6~18_combout\ <= NOT \BLOCO_MEM|RAM1|Mux6~18_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[63][25]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[63][25]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[31][25]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[31][25]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[62][25]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[62][25]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[30][25]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[30][25]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux6~17_combout\ <= NOT \BLOCO_MEM|RAM1|Mux6~17_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[47][25]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[47][25]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[15][25]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[15][25]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[46][25]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[46][25]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[14][25]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[14][25]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux6~16_combout\ <= NOT \BLOCO_MEM|RAM1|Mux6~16_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[61][25]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[61][25]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[29][25]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[29][25]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[60][25]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[60][25]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[28][25]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[28][25]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux6~15_combout\ <= NOT \BLOCO_MEM|RAM1|Mux6~15_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[45][25]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[45][25]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[13][25]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[13][25]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[44][25]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[44][25]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[12][25]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[12][25]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux6~14_combout\ <= NOT \BLOCO_MEM|RAM1|Mux6~14_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux6~13_combout\ <= NOT \BLOCO_MEM|RAM1|Mux6~13_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[55][25]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[55][25]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[23][25]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[23][25]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[54][25]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[54][25]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[22][25]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[22][25]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux6~12_combout\ <= NOT \BLOCO_MEM|RAM1|Mux6~12_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[53][25]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[53][25]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[21][25]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[21][25]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[52][25]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[52][25]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[20][25]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[20][25]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux6~11_combout\ <= NOT \BLOCO_MEM|RAM1|Mux6~11_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[39][25]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[39][25]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[7][25]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[7][25]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[38][25]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[38][25]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[6][25]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[6][25]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux6~10_combout\ <= NOT \BLOCO_MEM|RAM1|Mux6~10_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[37][25]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[37][25]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[5][25]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[5][25]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[36][25]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[36][25]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[4][25]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[4][25]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux6~9_combout\ <= NOT \BLOCO_MEM|RAM1|Mux6~9_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux6~8_combout\ <= NOT \BLOCO_MEM|RAM1|Mux6~8_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[59][25]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[59][25]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[27][25]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[27][25]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[57][25]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[57][25]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[25][25]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[25][25]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux6~7_combout\ <= NOT \BLOCO_MEM|RAM1|Mux6~7_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[58][25]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[58][25]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[26][25]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[26][25]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[56][25]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[56][25]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[24][25]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[24][25]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux6~6_combout\ <= NOT \BLOCO_MEM|RAM1|Mux6~6_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[43][25]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[43][25]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[11][25]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[11][25]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[41][25]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[41][25]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[9][25]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[9][25]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux6~5_combout\ <= NOT \BLOCO_MEM|RAM1|Mux6~5_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[42][25]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[42][25]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[10][25]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[10][25]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[40][25]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[40][25]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[8][25]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[8][25]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux6~4_combout\ <= NOT \BLOCO_MEM|RAM1|Mux6~4_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux6~3_combout\ <= NOT \BLOCO_MEM|RAM1|Mux6~3_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[51][25]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[51][25]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[19][25]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[19][25]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[49][25]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[49][25]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[17][25]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[17][25]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux6~2_combout\ <= NOT \BLOCO_MEM|RAM1|Mux6~2_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[50][25]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[50][25]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[18][25]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[18][25]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[48][25]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[48][25]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[16][25]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[16][25]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux6~1_combout\ <= NOT \BLOCO_MEM|RAM1|Mux6~1_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[35][25]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[35][25]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[3][25]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[3][25]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[33][25]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[33][25]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[1][25]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[1][25]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux6~0_combout\ <= NOT \BLOCO_MEM|RAM1|Mux6~0_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[34][25]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[34][25]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[2][25]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[2][25]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[32][25]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[32][25]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[0][25]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[0][25]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[25]~128_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[25]~128_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[25]~127_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[25]~127_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[25]~126_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[25]~126_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[25]~125_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[25]~125_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[25]~287_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[25]~287_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[25]~286_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[25]~286_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][25]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[11][25]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][25]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[10][25]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][25]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[9][25]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][25]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[8][25]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[25]~285_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[25]~285_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[25]~284_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[25]~284_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][25]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[31][25]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][25]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[27][25]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][25]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[23][25]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][25]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[19][25]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[25]~283_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[25]~283_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][25]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[30][25]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][25]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[26][25]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][25]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[22][25]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][25]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[18][25]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[25]~282_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[25]~282_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][25]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[29][25]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][25]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[25][25]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][25]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[21][25]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][25]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[17][25]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[25]~281_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[25]~281_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][25]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[28][25]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][25]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[24][25]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][25]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[20][25]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][25]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[16][25]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[25]~280_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[25]~280_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[25]~279_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[25]~279_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][25]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[3][25]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][25]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[2][25]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][25]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[1][25]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][25]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[0][25]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[25]~278_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[25]~278_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][25]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[7][25]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][25]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[6][25]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][25]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[5][25]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][25]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[4][25]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[25]~277_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[25]~277_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][25]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[15][25]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][25]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[14][25]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][25]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[13][25]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][25]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[12][25]~q\;
\BLOCO_IF|PC_REG|ALT_INV_DOUT[0]~1_combout\ <= NOT \BLOCO_IF|PC_REG|DOUT[0]~1_combout\;
\BLOCO_IF|PC_REG|ALT_INV_DOUT[26]~0_combout\ <= NOT \BLOCO_IF|PC_REG|DOUT[26]~0_combout\;
\ALT_INV_comb~0_combout\ <= NOT \comb~0_combout\;
\MEM_WB|ALT_INV_DOUT\(78) <= NOT \MEM_WB|DOUT\(78);
\BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT~7_combout\ <= NOT \BLOCO_ID|decoderInstru1|OUTPUT~7_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux7~20_combout\ <= NOT \BLOCO_MEM|RAM1|Mux7~20_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux7~19_combout\ <= NOT \BLOCO_MEM|RAM1|Mux7~19_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux7~18_combout\ <= NOT \BLOCO_MEM|RAM1|Mux7~18_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[63][24]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[63][24]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[31][24]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[31][24]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[59][24]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[59][24]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[27][24]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[27][24]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux7~17_combout\ <= NOT \BLOCO_MEM|RAM1|Mux7~17_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[55][24]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[55][24]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[23][24]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[23][24]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[51][24]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[51][24]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[19][24]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[19][24]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux7~16_combout\ <= NOT \BLOCO_MEM|RAM1|Mux7~16_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[47][24]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[47][24]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[15][24]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[15][24]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[43][24]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[43][24]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[11][24]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[11][24]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux7~15_combout\ <= NOT \BLOCO_MEM|RAM1|Mux7~15_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[39][24]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[39][24]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[7][24]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[7][24]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[35][24]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[35][24]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[3][24]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[3][24]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux7~14_combout\ <= NOT \BLOCO_MEM|RAM1|Mux7~14_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux7~13_combout\ <= NOT \BLOCO_MEM|RAM1|Mux7~13_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[62][24]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[62][24]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[30][24]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[30][24]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[46][24]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[46][24]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[14][24]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[14][24]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux7~12_combout\ <= NOT \BLOCO_MEM|RAM1|Mux7~12_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[54][24]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[54][24]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[22][24]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[22][24]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[38][24]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[38][24]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[6][24]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[6][24]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux7~11_combout\ <= NOT \BLOCO_MEM|RAM1|Mux7~11_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[58][24]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[58][24]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[26][24]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[26][24]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[42][24]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[42][24]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[10][24]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[10][24]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux7~10_combout\ <= NOT \BLOCO_MEM|RAM1|Mux7~10_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[50][24]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[50][24]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[18][24]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[18][24]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[34][24]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[34][24]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[2][24]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[2][24]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux7~9_combout\ <= NOT \BLOCO_MEM|RAM1|Mux7~9_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux7~8_combout\ <= NOT \BLOCO_MEM|RAM1|Mux7~8_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[61][24]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[61][24]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[29][24]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[29][24]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[45][24]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[45][24]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[13][24]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[13][24]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux7~7_combout\ <= NOT \BLOCO_MEM|RAM1|Mux7~7_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[53][24]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[53][24]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[21][24]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[21][24]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[37][24]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[37][24]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[5][24]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[5][24]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux7~6_combout\ <= NOT \BLOCO_MEM|RAM1|Mux7~6_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[57][24]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[57][24]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[25][24]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[25][24]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[41][24]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[41][24]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[9][24]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[9][24]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux7~5_combout\ <= NOT \BLOCO_MEM|RAM1|Mux7~5_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[49][24]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[49][24]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[17][24]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[17][24]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[33][24]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[33][24]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[1][24]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[1][24]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux7~4_combout\ <= NOT \BLOCO_MEM|RAM1|Mux7~4_combout\;
\BLOCO_MEM|RAM1|ALT_INV_Mux7~3_combout\ <= NOT \BLOCO_MEM|RAM1|Mux7~3_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[60][24]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[60][24]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[28][24]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[28][24]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[44][24]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[44][24]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[12][24]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[12][24]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux7~2_combout\ <= NOT \BLOCO_MEM|RAM1|Mux7~2_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[52][24]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[52][24]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[20][24]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[20][24]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[36][24]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[36][24]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[4][24]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[4][24]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux7~1_combout\ <= NOT \BLOCO_MEM|RAM1|Mux7~1_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[56][24]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[56][24]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[24][24]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[24][24]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[40][24]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[40][24]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[8][24]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[8][24]~q\;
\BLOCO_MEM|RAM1|ALT_INV_Mux7~0_combout\ <= NOT \BLOCO_MEM|RAM1|Mux7~0_combout\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[48][24]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[48][24]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[16][24]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[16][24]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[32][24]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[32][24]~q\;
\BLOCO_MEM|RAM1|ALT_INV_memRAM[0][24]~q\ <= NOT \BLOCO_MEM|RAM1|memRAM[0][24]~q\;
\EX_MEM|ALT_INV_DOUT\(162) <= NOT \EX_MEM|DOUT\(162);
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[24]~123_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[24]~123_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[24]~122_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[24]~122_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[24]~121_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[24]~121_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[24]~120_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[24]~120_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~276_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[24]~276_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~275_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[24]~275_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][24]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[11][24]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][24]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[10][24]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][24]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[9][24]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][24]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[8][24]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~274_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[24]~274_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~273_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[24]~273_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][24]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[31][24]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][24]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[27][24]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][24]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[23][24]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][24]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[19][24]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~272_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[24]~272_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][24]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[30][24]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][24]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[26][24]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][24]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[22][24]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][24]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[18][24]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~271_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[24]~271_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][24]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[29][24]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][24]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[25][24]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][24]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[21][24]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][24]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[17][24]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~270_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[24]~270_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][24]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[28][24]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][24]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[24][24]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][24]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[20][24]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][24]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[16][24]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~269_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[24]~269_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~268_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[24]~268_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][24]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[3][24]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][24]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[2][24]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][24]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[1][24]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][24]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[0][24]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~267_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[24]~267_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][24]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[7][24]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][24]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[6][24]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][24]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[5][24]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][24]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[4][24]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~266_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[24]~266_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][24]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[15][24]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][24]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[14][24]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][24]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[13][24]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][24]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[12][24]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[23]~118_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[23]~118_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[23]~117_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[23]~117_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[23]~116_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[23]~116_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[23]~115_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[23]~115_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[23]~265_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[23]~265_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[23]~264_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[23]~264_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][23]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[11][23]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][23]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[10][23]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][23]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[9][23]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][23]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[8][23]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[23]~263_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[23]~263_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[23]~262_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[23]~262_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][23]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[31][23]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][23]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[27][23]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][23]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[23][23]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][23]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[19][23]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[23]~261_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[23]~261_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][23]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[30][23]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][23]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[26][23]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][23]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[22][23]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][23]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[18][23]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[23]~260_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[23]~260_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][23]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[29][23]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][23]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[25][23]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][23]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[21][23]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][23]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[17][23]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[23]~259_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[23]~259_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][23]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[28][23]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][23]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[24][23]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][23]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[20][23]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][23]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[16][23]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[23]~258_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[23]~258_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[23]~257_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[23]~257_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][23]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[3][23]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][23]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[2][23]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][23]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[1][23]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][23]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[0][23]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[23]~256_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[23]~256_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][23]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[7][23]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][23]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[6][23]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][23]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[5][23]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][23]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[4][23]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[23]~255_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[23]~255_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][23]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[15][23]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][23]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[14][23]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][23]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[13][23]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][23]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[12][23]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[22]~113_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[22]~113_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[22]~112_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[22]~112_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[22]~111_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[22]~111_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[22]~110_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[22]~110_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[22]~254_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[22]~254_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[22]~253_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[22]~253_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][22]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[11][22]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][22]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[10][22]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][22]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[9][22]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][22]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[8][22]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[22]~252_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[22]~252_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[22]~251_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[22]~251_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][22]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[31][22]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][22]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[27][22]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][22]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[23][22]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][22]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[19][22]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[22]~250_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[22]~250_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][22]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[30][22]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][22]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[26][22]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][22]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[22][22]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][22]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[18][22]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[22]~249_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[22]~249_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][22]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[29][22]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][22]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[25][22]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][22]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[21][22]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][22]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[17][22]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[22]~248_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[22]~248_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][22]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[28][22]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][22]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[24][22]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][22]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[20][22]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][22]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[16][22]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[22]~247_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[22]~247_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[22]~246_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[22]~246_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][22]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[3][22]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][22]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[2][22]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][22]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[1][22]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][22]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[0][22]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[22]~245_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[22]~245_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][22]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[7][22]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][22]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[6][22]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][22]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[5][22]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][22]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[4][22]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[22]~244_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[22]~244_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][22]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[15][22]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][22]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[14][22]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][22]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[13][22]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][22]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[12][22]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[21]~108_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[21]~108_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[21]~107_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[21]~107_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[21]~106_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[21]~106_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[21]~105_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[21]~105_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[21]~243_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[21]~243_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[21]~242_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[21]~242_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][21]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[11][21]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][21]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[10][21]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][21]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[9][21]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][21]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[8][21]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[21]~241_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[21]~241_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[21]~240_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[21]~240_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][21]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[31][21]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][21]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[27][21]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][21]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[23][21]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][21]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[19][21]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[21]~239_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[21]~239_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][21]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[30][21]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][21]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[26][21]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][21]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[22][21]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][21]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[18][21]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[21]~238_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[21]~238_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][21]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[29][21]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][21]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[25][21]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][21]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[21][21]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][21]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[17][21]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[21]~237_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[21]~237_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][21]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[28][21]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][21]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[24][21]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][21]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[20][21]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][21]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[16][21]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[21]~236_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[21]~236_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[21]~235_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[21]~235_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][21]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[3][21]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][21]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[2][21]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][21]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[1][21]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][21]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[0][21]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[21]~234_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[21]~234_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][21]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[7][21]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][21]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[6][21]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][21]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[5][21]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][21]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[4][21]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[21]~233_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[21]~233_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][21]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[15][21]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][21]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[14][21]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][21]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[13][21]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][21]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[12][21]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[20]~103_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[20]~103_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[20]~102_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[20]~102_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[20]~101_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[20]~101_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[20]~100_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[20]~100_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[20]~232_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[20]~232_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[20]~231_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[20]~231_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][20]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[11][20]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][20]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[10][20]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][20]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[9][20]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][20]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[8][20]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[20]~230_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[20]~230_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[20]~229_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[20]~229_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][20]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[31][20]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][20]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[27][20]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][20]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[23][20]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][20]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[19][20]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[20]~228_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[20]~228_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][20]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[30][20]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][20]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[26][20]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][20]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[22][20]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][20]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[18][20]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[20]~227_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[20]~227_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][20]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[29][20]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][20]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[25][20]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][20]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[21][20]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][20]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[17][20]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[20]~226_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[20]~226_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][20]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[28][20]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][20]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[24][20]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][20]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[20][20]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][20]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[16][20]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[20]~225_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[20]~225_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[20]~224_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[20]~224_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][20]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[3][20]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][20]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[2][20]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][20]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[1][20]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][20]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[0][20]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[20]~223_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[20]~223_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][20]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[7][20]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][20]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[6][20]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][20]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[5][20]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][20]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[4][20]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[20]~222_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[20]~222_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][20]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[15][20]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][20]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[14][20]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][20]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[13][20]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][20]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[12][20]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[19]~98_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[19]~98_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[19]~97_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[19]~97_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[19]~96_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[19]~96_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[19]~95_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[19]~95_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[19]~221_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[19]~221_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[19]~220_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[19]~220_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][19]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[11][19]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][19]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[10][19]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][19]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[9][19]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][19]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[8][19]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[19]~219_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[19]~219_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[19]~218_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[19]~218_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][19]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[31][19]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][19]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[27][19]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][19]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[23][19]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][19]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[19][19]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[19]~217_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[19]~217_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][19]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[30][19]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][19]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[26][19]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][19]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[22][19]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][19]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[18][19]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[19]~216_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[19]~216_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][19]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[29][19]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][19]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[25][19]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][19]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[21][19]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][19]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[17][19]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[19]~215_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[19]~215_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][19]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[28][19]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][19]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[24][19]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][19]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[20][19]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][19]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[16][19]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[19]~214_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[19]~214_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[19]~213_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[19]~213_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][19]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[3][19]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][19]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[2][19]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][19]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[1][19]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][19]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[0][19]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[19]~212_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[19]~212_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][19]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[7][19]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][19]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[6][19]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][19]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[5][19]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][19]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[4][19]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[19]~211_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[19]~211_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][19]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[15][19]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][19]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[14][19]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][19]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[13][19]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][19]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[12][19]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[18]~93_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[18]~93_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[18]~92_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[18]~92_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[18]~91_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[18]~91_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[18]~90_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[18]~90_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[18]~210_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[18]~210_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[18]~209_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[18]~209_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][18]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[11][18]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][18]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[10][18]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][18]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[9][18]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][18]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[8][18]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[18]~208_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[18]~208_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[18]~207_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[18]~207_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][18]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[31][18]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][18]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[27][18]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][18]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[23][18]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][18]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[19][18]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[18]~206_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[18]~206_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][18]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[30][18]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][18]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[26][18]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][18]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[22][18]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][18]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[18][18]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[18]~205_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[18]~205_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][18]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[29][18]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][18]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[25][18]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][18]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[21][18]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][18]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[17][18]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[18]~204_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[18]~204_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][18]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[28][18]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][18]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[24][18]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][18]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[20][18]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][18]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[16][18]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[18]~203_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[18]~203_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[18]~202_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[18]~202_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][18]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[3][18]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][18]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[2][18]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][18]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[1][18]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][18]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[0][18]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[18]~201_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[18]~201_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][18]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[7][18]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][18]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[6][18]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][18]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[5][18]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][18]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[4][18]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[18]~200_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[18]~200_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][18]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[15][18]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][18]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[14][18]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][18]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[13][18]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][18]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[12][18]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[17]~88_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[17]~88_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[17]~87_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[17]~87_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[17]~86_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[17]~86_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[17]~85_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[17]~85_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[17]~199_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[17]~199_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[17]~198_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[17]~198_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][17]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[11][17]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][17]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[10][17]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][17]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[9][17]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][17]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[8][17]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[17]~197_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[17]~197_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[17]~196_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[17]~196_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][17]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[31][17]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][17]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[27][17]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][17]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[23][17]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][17]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[19][17]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[17]~195_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[17]~195_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][17]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[30][17]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][17]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[26][17]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][17]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[22][17]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][17]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[18][17]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[17]~194_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[17]~194_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][17]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[29][17]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][17]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[25][17]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][17]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[21][17]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][17]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[17][17]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[17]~193_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[17]~193_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][17]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[28][17]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][17]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[24][17]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][17]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[20][17]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][17]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[16][17]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[17]~192_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[17]~192_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[17]~191_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[17]~191_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][17]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[3][17]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][17]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[2][17]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][17]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[1][17]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][17]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[0][17]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[17]~190_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[17]~190_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][17]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[7][17]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][17]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[6][17]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][17]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[5][17]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][17]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[4][17]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[17]~189_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[17]~189_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][17]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[15][17]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][17]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[14][17]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][17]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[13][17]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][17]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[12][17]~q\;
\BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT~6_combout\ <= NOT \BLOCO_ID|decoderInstru1|OUTPUT~6_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[16]~83_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[16]~83_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[16]~82_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[16]~82_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[16]~81_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[16]~81_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[16]~80_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[16]~80_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[16]~188_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[16]~188_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[16]~187_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[16]~187_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][16]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[11][16]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][16]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[10][16]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][16]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[9][16]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][16]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[8][16]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[16]~186_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[16]~186_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[16]~185_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[16]~185_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][16]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[31][16]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][16]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[27][16]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][16]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[23][16]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][16]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[19][16]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[16]~184_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[16]~184_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][16]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[30][16]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][16]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[26][16]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][16]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[22][16]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][16]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[18][16]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[16]~183_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[16]~183_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][16]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[29][16]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][16]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[25][16]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][16]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[21][16]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][16]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[17][16]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[16]~182_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[16]~182_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][16]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[28][16]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][16]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[24][16]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][16]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[20][16]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][16]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[16][16]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[16]~181_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[16]~181_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[16]~180_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[16]~180_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][16]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[3][16]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][16]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[2][16]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][16]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[1][16]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][16]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[0][16]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[16]~179_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[16]~179_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][16]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[7][16]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][16]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[6][16]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][16]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[5][16]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][16]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[4][16]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[16]~178_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[16]~178_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][16]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[15][16]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][16]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[14][16]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][16]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[13][16]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][16]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[12][16]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[15]~78_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[15]~78_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[15]~77_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[15]~77_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[15]~76_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[15]~76_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[15]~75_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[15]~75_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[15]~177_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[15]~177_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[15]~176_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[15]~176_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][15]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[11][15]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][15]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[10][15]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][15]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[9][15]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][15]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[8][15]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[15]~175_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[15]~175_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[15]~174_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[15]~174_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][15]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[31][15]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][15]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[27][15]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][15]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[23][15]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][15]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[19][15]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[15]~173_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[15]~173_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][15]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[30][15]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][15]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[26][15]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][15]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[22][15]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][15]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[18][15]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[15]~172_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[15]~172_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][15]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[29][15]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][15]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[25][15]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][15]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[21][15]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][15]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[17][15]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[15]~171_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[15]~171_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][15]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[28][15]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][15]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[24][15]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][15]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[20][15]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][15]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[16][15]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[15]~170_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[15]~170_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[15]~169_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[15]~169_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][15]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[3][15]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][15]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[2][15]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][15]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[1][15]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][15]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[0][15]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[15]~168_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[15]~168_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][15]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[7][15]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][15]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[6][15]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][15]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[5][15]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][15]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[4][15]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[15]~167_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[15]~167_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][15]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[15][15]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][15]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[14][15]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][15]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[13][15]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][15]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[12][15]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[14]~73_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[14]~73_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[14]~72_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[14]~72_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[14]~71_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[14]~71_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[14]~70_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[14]~70_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[14]~166_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[14]~166_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[14]~165_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[14]~165_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][14]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[11][14]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][14]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[10][14]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][14]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[9][14]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][14]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[8][14]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[14]~164_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[14]~164_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[14]~163_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[14]~163_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][14]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[31][14]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][14]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[27][14]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][14]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[23][14]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][14]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[19][14]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[14]~162_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[14]~162_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][14]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[30][14]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][14]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[26][14]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][14]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[22][14]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][14]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[18][14]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[14]~161_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[14]~161_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][14]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[29][14]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][14]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[25][14]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][14]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[21][14]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][14]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[17][14]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[14]~160_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[14]~160_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][14]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[28][14]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][14]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[24][14]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][14]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[20][14]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][14]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[16][14]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[14]~159_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[14]~159_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[14]~158_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[14]~158_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][14]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[3][14]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][14]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[2][14]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][14]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[1][14]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][14]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[0][14]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[14]~157_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[14]~157_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][14]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[7][14]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][14]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[6][14]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][14]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[5][14]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][14]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[4][14]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[14]~156_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[14]~156_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][14]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[15][14]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][14]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[14][14]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][14]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[13][14]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][14]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[12][14]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[13]~68_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[13]~68_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[13]~67_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[13]~67_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[13]~66_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[13]~66_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[13]~65_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[13]~65_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[13]~155_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[13]~155_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[13]~154_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[13]~154_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][13]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[11][13]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][13]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[10][13]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][13]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[9][13]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][13]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[8][13]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[13]~153_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[13]~153_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[13]~152_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[13]~152_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][13]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[31][13]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][13]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[27][13]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][13]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[23][13]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][13]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[19][13]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[13]~151_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[13]~151_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][13]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[30][13]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][13]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[26][13]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][13]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[22][13]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][13]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[18][13]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[13]~150_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[13]~150_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][13]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[29][13]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][13]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[25][13]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][13]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[21][13]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][13]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[17][13]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[13]~149_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[13]~149_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][13]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[28][13]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][13]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[24][13]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][13]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[20][13]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][13]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[16][13]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[13]~148_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[13]~148_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[13]~147_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[13]~147_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][13]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[3][13]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][13]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[2][13]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][13]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[1][13]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][13]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[0][13]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[13]~146_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[13]~146_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][13]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[7][13]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][13]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[6][13]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][13]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[5][13]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][13]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[4][13]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[13]~145_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[13]~145_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][13]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[15][13]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][13]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[14][13]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][13]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[13][13]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][13]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[12][13]~q\;
\IF_ID|ALT_INV_DOUT\(12) <= NOT \IF_ID|DOUT\(12);
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[12]~63_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[12]~63_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[12]~62_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[12]~62_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[12]~61_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[12]~61_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[12]~60_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[12]~60_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[12]~144_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[12]~144_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[12]~143_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[12]~143_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][12]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[11][12]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][12]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[10][12]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][12]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[9][12]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][12]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[8][12]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[12]~142_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[12]~142_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[12]~141_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[12]~141_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][12]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[31][12]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][12]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[27][12]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][12]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[23][12]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][12]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[19][12]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[12]~140_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[12]~140_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][12]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[30][12]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][12]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[26][12]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][12]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[22][12]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][12]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[18][12]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[12]~139_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[12]~139_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][12]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[29][12]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][12]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[25][12]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][12]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[21][12]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][12]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[17][12]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[12]~138_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[12]~138_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][12]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[28][12]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][12]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[24][12]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][12]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[20][12]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][12]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[16][12]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[12]~137_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[12]~137_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[12]~136_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[12]~136_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][12]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[3][12]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][12]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[2][12]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][12]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[1][12]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][12]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[0][12]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[12]~135_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[12]~135_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][12]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[7][12]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][12]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[6][12]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][12]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[5][12]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][12]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[4][12]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[12]~134_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[12]~134_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][12]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[15][12]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][12]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[14][12]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][12]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[13][12]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][12]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[12][12]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[11]~58_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[11]~58_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[11]~57_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[11]~57_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[11]~56_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[11]~56_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[11]~55_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[11]~55_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[11]~133_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[11]~133_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[11]~132_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[11]~132_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][11]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[11][11]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][11]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[10][11]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][11]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[9][11]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][11]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[8][11]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[11]~131_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[11]~131_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[11]~130_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[11]~130_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][11]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[31][11]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][11]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[27][11]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][11]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[23][11]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][11]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[19][11]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[11]~129_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[11]~129_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][11]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[30][11]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][11]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[26][11]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][11]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[22][11]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][11]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[18][11]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[11]~128_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[11]~128_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][11]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[29][11]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][11]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[25][11]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][11]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[21][11]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][11]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[17][11]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[11]~127_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[11]~127_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][11]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[28][11]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][11]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[24][11]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][11]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[20][11]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][11]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[16][11]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[11]~126_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[11]~126_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[11]~125_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[11]~125_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][11]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[3][11]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][11]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[2][11]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][11]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[1][11]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][11]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[0][11]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[11]~124_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[11]~124_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][11]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[7][11]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][11]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[6][11]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][11]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[5][11]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][11]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[4][11]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[11]~123_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[11]~123_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][11]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[15][11]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][11]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[14][11]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][11]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[13][11]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][11]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[12][11]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[10]~53_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[10]~53_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[10]~52_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[10]~52_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[10]~51_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[10]~51_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[10]~50_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[10]~50_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[10]~122_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[10]~122_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[10]~121_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[10]~121_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][10]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[11][10]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][10]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[10][10]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][10]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[9][10]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][10]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[8][10]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[10]~120_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[10]~120_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[10]~119_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[10]~119_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][10]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[31][10]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][10]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[27][10]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][10]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[23][10]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][10]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[19][10]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[10]~118_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[10]~118_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][10]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[30][10]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][10]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[26][10]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][10]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[22][10]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][10]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[18][10]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[10]~117_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[10]~117_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][10]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[29][10]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][10]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[25][10]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][10]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[21][10]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][10]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[17][10]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[10]~116_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[10]~116_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][10]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[28][10]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][10]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[24][10]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][10]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[20][10]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][10]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[16][10]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[10]~115_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[10]~115_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[10]~114_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[10]~114_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][10]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[3][10]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][10]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[2][10]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][10]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[1][10]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][10]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[0][10]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[10]~113_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[10]~113_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][10]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[7][10]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][10]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[6][10]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][10]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[5][10]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][10]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[4][10]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[10]~112_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[10]~112_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][10]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[15][10]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][10]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[14][10]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][10]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[13][10]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][10]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[12][10]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[9]~48_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[9]~48_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[9]~47_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[9]~47_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[9]~46_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[9]~46_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[9]~45_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[9]~45_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[9]~111_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[9]~111_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[9]~110_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[9]~110_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][9]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[11][9]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][9]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[10][9]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][9]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[9][9]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][9]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[8][9]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[9]~109_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[9]~109_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[9]~108_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[9]~108_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][9]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[31][9]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][9]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[27][9]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][9]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[23][9]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][9]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[19][9]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[9]~107_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[9]~107_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][9]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[30][9]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][9]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[26][9]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][9]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[22][9]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][9]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[18][9]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[9]~106_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[9]~106_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][9]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[29][9]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][9]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[25][9]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][9]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[21][9]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][9]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[17][9]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[9]~105_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[9]~105_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][9]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[28][9]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][9]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[24][9]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][9]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[20][9]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][9]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[16][9]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[9]~104_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[9]~104_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[9]~103_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[9]~103_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][9]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[3][9]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][9]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[2][9]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][9]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[1][9]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][9]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[0][9]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[9]~102_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[9]~102_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][9]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[7][9]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][9]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[6][9]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][9]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[5][9]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][9]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[4][9]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[9]~101_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[9]~101_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][9]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[15][9]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][9]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[14][9]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][9]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[13][9]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][9]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[12][9]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[8]~43_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[8]~43_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[8]~42_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[8]~42_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[8]~41_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[8]~41_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[8]~40_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[8]~40_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[8]~100_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[8]~100_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[8]~99_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[8]~99_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][8]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[11][8]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][8]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[10][8]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][8]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[9][8]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][8]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[8][8]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[8]~98_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[8]~98_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[8]~97_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[8]~97_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][8]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[31][8]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][8]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[27][8]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][8]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[23][8]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][8]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[19][8]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[8]~96_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[8]~96_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][8]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[30][8]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][8]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[26][8]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][8]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[22][8]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][8]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[18][8]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[8]~95_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[8]~95_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][8]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[29][8]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][8]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[25][8]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][8]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[21][8]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][8]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[17][8]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[8]~94_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[8]~94_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][8]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[28][8]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][8]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[24][8]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][8]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[20][8]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][8]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[16][8]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[8]~93_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[8]~93_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[8]~92_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[8]~92_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][8]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[3][8]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][8]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[2][8]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][8]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[1][8]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][8]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[0][8]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[8]~91_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[8]~91_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][8]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[7][8]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][8]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[6][8]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][8]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[5][8]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][8]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[4][8]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[8]~90_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[8]~90_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][8]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[15][8]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][8]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[14][8]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][8]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[13][8]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][8]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[12][8]~q\;
\IF_ID|ALT_INV_DOUT\(15) <= NOT \IF_ID|DOUT\(15);
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[7]~38_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[7]~38_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[7]~37_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[7]~37_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[7]~36_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[7]~36_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[7]~35_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[7]~35_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[7]~89_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[7]~89_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[7]~88_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[7]~88_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][7]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[11][7]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][7]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[10][7]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][7]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[9][7]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][7]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[8][7]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[7]~87_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[7]~87_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[7]~86_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[7]~86_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][7]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[31][7]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][7]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[27][7]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][7]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[23][7]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][7]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[19][7]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[7]~85_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[7]~85_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][7]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[30][7]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][7]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[26][7]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][7]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[22][7]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][7]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[18][7]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[7]~84_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[7]~84_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][7]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[29][7]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][7]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[25][7]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][7]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[21][7]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][7]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[17][7]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[7]~83_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[7]~83_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][7]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[28][7]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][7]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[24][7]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][7]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[20][7]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][7]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[16][7]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[7]~82_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[7]~82_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[7]~81_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[7]~81_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][7]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[3][7]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][7]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[2][7]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][7]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[1][7]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][7]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[0][7]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[7]~80_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[7]~80_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][7]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[7][7]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][7]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[6][7]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][7]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[5][7]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][7]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[4][7]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[7]~79_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[7]~79_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][7]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[15][7]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][7]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[14][7]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][7]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[13][7]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][7]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[12][7]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[6]~33_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[6]~33_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[6]~32_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[6]~32_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[6]~31_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[6]~31_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[6]~30_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[6]~30_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[6]~78_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[6]~78_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[6]~77_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[6]~77_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][6]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[11][6]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][6]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[10][6]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][6]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[9][6]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][6]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[8][6]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[6]~76_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[6]~76_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[6]~75_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[6]~75_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][6]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[31][6]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][6]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[27][6]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][6]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[23][6]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][6]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[19][6]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[6]~74_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[6]~74_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][6]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[30][6]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][6]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[26][6]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][6]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[22][6]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][6]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[18][6]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[6]~73_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[6]~73_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][6]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[29][6]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][6]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[25][6]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][6]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[21][6]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][6]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[17][6]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[6]~72_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[6]~72_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][6]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[28][6]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][6]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[24][6]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][6]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[20][6]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][6]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[16][6]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[6]~71_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[6]~71_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[6]~70_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[6]~70_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][6]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[3][6]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][6]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[2][6]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][6]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[1][6]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][6]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[0][6]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[6]~69_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[6]~69_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][6]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[7][6]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][6]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[6][6]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][6]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[5][6]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][6]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[4][6]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[6]~68_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[6]~68_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][6]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[15][6]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][6]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[14][6]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][6]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[13][6]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][6]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[12][6]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[5]~28_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[5]~28_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[5]~27_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[5]~27_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[5]~26_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[5]~26_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[5]~25_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[5]~25_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[5]~67_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[5]~67_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[5]~66_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[5]~66_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][5]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[11][5]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][5]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[10][5]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][5]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[9][5]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][5]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[8][5]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[5]~65_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[5]~65_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[5]~64_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[5]~64_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][5]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[31][5]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][5]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[27][5]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][5]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[23][5]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][5]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[19][5]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[5]~63_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[5]~63_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][5]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[30][5]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][5]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[26][5]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][5]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[22][5]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][5]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[18][5]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[5]~62_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[5]~62_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][5]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[29][5]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][5]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[25][5]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][5]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[21][5]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][5]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[17][5]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[5]~61_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[5]~61_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][5]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[28][5]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][5]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[24][5]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][5]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[20][5]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][5]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[16][5]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[5]~60_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[5]~60_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[5]~59_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[5]~59_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][5]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[3][5]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][5]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[2][5]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][5]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[1][5]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][5]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[0][5]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[5]~58_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[5]~58_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][5]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[7][5]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][5]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[6][5]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][5]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[5][5]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][5]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[4][5]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[5]~57_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[5]~57_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][5]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[15][5]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][5]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[14][5]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][5]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[13][5]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][5]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[12][5]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[4]~23_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[4]~23_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[4]~22_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[4]~22_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[4]~21_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[4]~21_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[4]~20_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[4]~20_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[4]~56_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[4]~56_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[4]~55_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[4]~55_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][4]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[11][4]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][4]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[10][4]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][4]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[9][4]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][4]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[8][4]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[4]~54_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[4]~54_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[4]~53_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[4]~53_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][4]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[31][4]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][4]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[27][4]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][4]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[23][4]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][4]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[19][4]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[4]~52_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[4]~52_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][4]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[30][4]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][4]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[26][4]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][4]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[22][4]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][4]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[18][4]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[4]~51_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[4]~51_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][4]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[29][4]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][4]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[25][4]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][4]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[21][4]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][4]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[17][4]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[4]~50_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[4]~50_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][4]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[28][4]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][4]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[24][4]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][4]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[20][4]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][4]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[16][4]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[4]~49_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[4]~49_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[4]~48_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[4]~48_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][4]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[3][4]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][4]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[2][4]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][4]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[1][4]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][4]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[0][4]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[4]~47_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[4]~47_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][4]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[7][4]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][4]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[6][4]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][4]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[5][4]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][4]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[4][4]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[4]~46_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[4]~46_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][4]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[15][4]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][4]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[14][4]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][4]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[13][4]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][4]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[12][4]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[3]~18_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[3]~18_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[3]~17_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[3]~17_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[3]~16_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[3]~16_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[3]~15_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[3]~15_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[3]~45_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[3]~45_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[3]~44_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[3]~44_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][3]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[11][3]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][3]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[10][3]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][3]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[9][3]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][3]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[8][3]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[3]~43_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[3]~43_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[3]~42_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[3]~42_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][3]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[31][3]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][3]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[27][3]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][3]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[23][3]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][3]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[19][3]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[3]~41_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[3]~41_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][3]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[30][3]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][3]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[26][3]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][3]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[22][3]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][3]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[18][3]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[3]~40_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[3]~40_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][3]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[29][3]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][3]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[25][3]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][3]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[21][3]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][3]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[17][3]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[3]~39_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[3]~39_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][3]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[28][3]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][3]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[24][3]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][3]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[20][3]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][3]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[16][3]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[3]~38_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[3]~38_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[3]~37_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[3]~37_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][3]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[3][3]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][3]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[2][3]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][3]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[1][3]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][3]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[0][3]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[3]~36_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[3]~36_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][3]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[7][3]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][3]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[6][3]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][3]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[5][3]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][3]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[4][3]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[3]~35_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[3]~35_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][3]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[15][3]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][3]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[14][3]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][3]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[13][3]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][3]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[12][3]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[2]~13_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[2]~13_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[2]~12_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[2]~12_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[2]~11_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[2]~11_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[2]~10_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[2]~10_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[2]~34_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[2]~34_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[2]~33_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[2]~33_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][2]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[11][2]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][2]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[10][2]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][2]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[9][2]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][2]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[8][2]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[2]~32_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[2]~32_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[2]~31_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[2]~31_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][2]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[31][2]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][2]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[27][2]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][2]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[23][2]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][2]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[19][2]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[2]~30_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[2]~30_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][2]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[30][2]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][2]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[26][2]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][2]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[22][2]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][2]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[18][2]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[2]~29_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[2]~29_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][2]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[29][2]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][2]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[25][2]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][2]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[21][2]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][2]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[17][2]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[2]~28_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[2]~28_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][2]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[28][2]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][2]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[24][2]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][2]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[20][2]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][2]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[16][2]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[2]~27_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[2]~27_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[2]~26_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[2]~26_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][2]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[3][2]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][2]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[2][2]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][2]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[1][2]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][2]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[0][2]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[2]~25_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[2]~25_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][2]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[7][2]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][2]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[6][2]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][2]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[5][2]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][2]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[4][2]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[2]~24_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[2]~24_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][2]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[15][2]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][2]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[14][2]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][2]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[13][2]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][2]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[12][2]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[1]~8_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[1]~8_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[1]~7_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[1]~7_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[1]~6_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[1]~6_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaB[1]~5_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaB[1]~5_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[1]~23_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[1]~23_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[1]~22_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[1]~22_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][1]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[11][1]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][1]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[10][1]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][1]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[9][1]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][1]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[8][1]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[1]~21_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[1]~21_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[1]~20_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[1]~20_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][1]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[31][1]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][1]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[27][1]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][1]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[23][1]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][1]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[19][1]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[1]~19_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[1]~19_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][1]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[30][1]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][1]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[26][1]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][1]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[22][1]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][1]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[18][1]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[1]~18_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[1]~18_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][1]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[29][1]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][1]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[25][1]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][1]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[21][1]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][1]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[17][1]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[1]~17_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[1]~17_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][1]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[28][1]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][1]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[24][1]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][1]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[20][1]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][1]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[16][1]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[1]~16_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[1]~16_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[1]~15_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[1]~15_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][1]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[3][1]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][1]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[2][1]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][1]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[1][1]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][1]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[0][1]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[1]~14_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[1]~14_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][1]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[7][1]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][1]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[6][1]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][1]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[5][1]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][1]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[4][1]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_saidaA[1]~13_combout\ <= NOT \BLOCO_ID|BANCO_REG|saidaA[1]~13_combout\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][1]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[15][1]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][1]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[14][1]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][1]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[13][1]~q\;
\BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][1]~q\ <= NOT \BLOCO_ID|BANCO_REG|registrador[12][1]~q\;

\MEM_OUTT[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_MEM|RAM1|Mux31~20_combout\,
	oe => \EX_MEM|DOUT\(162),
	devoe => ww_devoe,
	o => \MEM_OUTT[0]~output_o\);

\MEM_OUTT[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_MEM|RAM1|Mux30~20_combout\,
	oe => \EX_MEM|DOUT\(162),
	devoe => ww_devoe,
	o => \MEM_OUTT[1]~output_o\);

\MEM_OUTT[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_MEM|RAM1|Mux29~20_combout\,
	oe => \EX_MEM|DOUT\(162),
	devoe => ww_devoe,
	o => \MEM_OUTT[2]~output_o\);

\MEM_OUTT[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_MEM|RAM1|Mux28~20_combout\,
	oe => \EX_MEM|DOUT\(162),
	devoe => ww_devoe,
	o => \MEM_OUTT[3]~output_o\);

\MEM_OUTT[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_MEM|RAM1|Mux27~20_combout\,
	oe => \EX_MEM|DOUT\(162),
	devoe => ww_devoe,
	o => \MEM_OUTT[4]~output_o\);

\MEM_OUTT[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_MEM|RAM1|Mux26~20_combout\,
	oe => \EX_MEM|DOUT\(162),
	devoe => ww_devoe,
	o => \MEM_OUTT[5]~output_o\);

\MEM_OUTT[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_MEM|RAM1|Mux25~20_combout\,
	oe => \EX_MEM|DOUT\(162),
	devoe => ww_devoe,
	o => \MEM_OUTT[6]~output_o\);

\MEM_OUTT[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_MEM|RAM1|Mux24~20_combout\,
	oe => \EX_MEM|DOUT\(162),
	devoe => ww_devoe,
	o => \MEM_OUTT[7]~output_o\);

\MEM_OUTT[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_MEM|RAM1|Mux23~20_combout\,
	oe => \EX_MEM|DOUT\(162),
	devoe => ww_devoe,
	o => \MEM_OUTT[8]~output_o\);

\MEM_OUTT[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_MEM|RAM1|Mux22~20_combout\,
	oe => \EX_MEM|DOUT\(162),
	devoe => ww_devoe,
	o => \MEM_OUTT[9]~output_o\);

\MEM_OUTT[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_MEM|RAM1|Mux21~20_combout\,
	oe => \EX_MEM|DOUT\(162),
	devoe => ww_devoe,
	o => \MEM_OUTT[10]~output_o\);

\MEM_OUTT[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_MEM|RAM1|Mux20~20_combout\,
	oe => \EX_MEM|DOUT\(162),
	devoe => ww_devoe,
	o => \MEM_OUTT[11]~output_o\);

\MEM_OUTT[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_MEM|RAM1|Mux19~20_combout\,
	oe => \EX_MEM|DOUT\(162),
	devoe => ww_devoe,
	o => \MEM_OUTT[12]~output_o\);

\MEM_OUTT[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_MEM|RAM1|Mux18~20_combout\,
	oe => \EX_MEM|DOUT\(162),
	devoe => ww_devoe,
	o => \MEM_OUTT[13]~output_o\);

\MEM_OUTT[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_MEM|RAM1|Mux17~20_combout\,
	oe => \EX_MEM|DOUT\(162),
	devoe => ww_devoe,
	o => \MEM_OUTT[14]~output_o\);

\MEM_OUTT[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_MEM|RAM1|Mux16~20_combout\,
	oe => \EX_MEM|DOUT\(162),
	devoe => ww_devoe,
	o => \MEM_OUTT[15]~output_o\);

\MEM_OUTT[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_MEM|RAM1|Mux15~20_combout\,
	oe => \EX_MEM|DOUT\(162),
	devoe => ww_devoe,
	o => \MEM_OUTT[16]~output_o\);

\MEM_OUTT[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_MEM|RAM1|Mux14~20_combout\,
	oe => \EX_MEM|DOUT\(162),
	devoe => ww_devoe,
	o => \MEM_OUTT[17]~output_o\);

\MEM_OUTT[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_MEM|RAM1|Mux13~20_combout\,
	oe => \EX_MEM|DOUT\(162),
	devoe => ww_devoe,
	o => \MEM_OUTT[18]~output_o\);

\MEM_OUTT[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_MEM|RAM1|Mux12~20_combout\,
	oe => \EX_MEM|DOUT\(162),
	devoe => ww_devoe,
	o => \MEM_OUTT[19]~output_o\);

\MEM_OUTT[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_MEM|RAM1|Mux11~20_combout\,
	oe => \EX_MEM|DOUT\(162),
	devoe => ww_devoe,
	o => \MEM_OUTT[20]~output_o\);

\MEM_OUTT[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_MEM|RAM1|Mux10~20_combout\,
	oe => \EX_MEM|DOUT\(162),
	devoe => ww_devoe,
	o => \MEM_OUTT[21]~output_o\);

\MEM_OUTT[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_MEM|RAM1|Mux9~20_combout\,
	oe => \EX_MEM|DOUT\(162),
	devoe => ww_devoe,
	o => \MEM_OUTT[22]~output_o\);

\MEM_OUTT[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_MEM|RAM1|Mux8~20_combout\,
	oe => \EX_MEM|DOUT\(162),
	devoe => ww_devoe,
	o => \MEM_OUTT[23]~output_o\);

\MEM_OUTT[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_MEM|RAM1|Mux7~20_combout\,
	oe => \EX_MEM|DOUT\(162),
	devoe => ww_devoe,
	o => \MEM_OUTT[24]~output_o\);

\MEM_OUTT[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_MEM|RAM1|Mux6~20_combout\,
	oe => \EX_MEM|DOUT\(162),
	devoe => ww_devoe,
	o => \MEM_OUTT[25]~output_o\);

\MEM_OUTT[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_MEM|RAM1|Mux5~20_combout\,
	oe => \EX_MEM|DOUT\(162),
	devoe => ww_devoe,
	o => \MEM_OUTT[26]~output_o\);

\MEM_OUTT[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_MEM|RAM1|Mux4~20_combout\,
	oe => \EX_MEM|DOUT\(162),
	devoe => ww_devoe,
	o => \MEM_OUTT[27]~output_o\);

\MEM_OUTT[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_MEM|RAM1|Mux3~20_combout\,
	oe => \EX_MEM|DOUT\(162),
	devoe => ww_devoe,
	o => \MEM_OUTT[28]~output_o\);

\MEM_OUTT[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_MEM|RAM1|Mux2~20_combout\,
	oe => \EX_MEM|DOUT\(162),
	devoe => ww_devoe,
	o => \MEM_OUTT[29]~output_o\);

\MEM_OUTT[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_MEM|RAM1|Mux1~20_combout\,
	oe => \EX_MEM|DOUT\(162),
	devoe => ww_devoe,
	o => \MEM_OUTT[30]~output_o\);

\MEM_OUTT[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_MEM|RAM1|Mux0~20_combout\,
	oe => \EX_MEM|DOUT\(162),
	devoe => ww_devoe,
	o => \MEM_OUTT[31]~output_o\);

\LEDR[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_INFO|MUX_OUT[24]~0_combout\,
	devoe => ww_devoe,
	o => \LEDR[0]~output_o\);

\LEDR[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_INFO|MUX_OUT[25]~1_combout\,
	devoe => ww_devoe,
	o => \LEDR[1]~output_o\);

\LEDR[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_INFO|MUX_OUT[26]~2_combout\,
	devoe => ww_devoe,
	o => \LEDR[2]~output_o\);

\LEDR[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_INFO|MUX_OUT[27]~3_combout\,
	devoe => ww_devoe,
	o => \LEDR[3]~output_o\);

\LEDR[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_INFO|MUX_OUT[28]~4_combout\,
	devoe => ww_devoe,
	o => \LEDR[4]~output_o\);

\LEDR[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_INFO|MUX_OUT[29]~5_combout\,
	devoe => ww_devoe,
	o => \LEDR[5]~output_o\);

\LEDR[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_INFO|MUX_OUT[30]~6_combout\,
	devoe => ww_devoe,
	o => \LEDR[6]~output_o\);

\LEDR[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_INFO|MUX_OUT[31]~7_combout\,
	devoe => ww_devoe,
	o => \LEDR[7]~output_o\);

\LEDR[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(181),
	devoe => ww_devoe,
	o => \LEDR[8]~output_o\);

\LEDR[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_EX|ULA1|Equal0~7_combout\,
	devoe => ww_devoe,
	o => \LEDR[9]~output_o\);

\HEX0[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX_0|HEX|rascSaida7seg[0]~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[0]~output_o\);

\HEX0[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX_0|HEX|rascSaida7seg[1]~1_combout\,
	devoe => ww_devoe,
	o => \HEX0[1]~output_o\);

\HEX0[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX_0|HEX|rascSaida7seg[2]~2_combout\,
	devoe => ww_devoe,
	o => \HEX0[2]~output_o\);

\HEX0[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX_0|HEX|rascSaida7seg[3]~3_combout\,
	devoe => ww_devoe,
	o => \HEX0[3]~output_o\);

\HEX0[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX_0|HEX|rascSaida7seg[4]~4_combout\,
	devoe => ww_devoe,
	o => \HEX0[4]~output_o\);

\HEX0[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX_0|HEX|rascSaida7seg[5]~5_combout\,
	devoe => ww_devoe,
	o => \HEX0[5]~output_o\);

\HEX0[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX_0|HEX|rascSaida7seg[6]~6_combout\,
	devoe => ww_devoe,
	o => \HEX0[6]~output_o\);

\HEX1[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX_1|HEX|rascSaida7seg[0]~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[0]~output_o\);

\HEX1[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX_1|HEX|rascSaida7seg[1]~1_combout\,
	devoe => ww_devoe,
	o => \HEX1[1]~output_o\);

\HEX1[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX_1|HEX|rascSaida7seg[2]~2_combout\,
	devoe => ww_devoe,
	o => \HEX1[2]~output_o\);

\HEX1[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX_1|HEX|rascSaida7seg[3]~3_combout\,
	devoe => ww_devoe,
	o => \HEX1[3]~output_o\);

\HEX1[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX_1|HEX|rascSaida7seg[4]~4_combout\,
	devoe => ww_devoe,
	o => \HEX1[4]~output_o\);

\HEX1[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX_1|HEX|rascSaida7seg[5]~5_combout\,
	devoe => ww_devoe,
	o => \HEX1[5]~output_o\);

\HEX1[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX_1|HEX|rascSaida7seg[6]~6_combout\,
	devoe => ww_devoe,
	o => \HEX1[6]~output_o\);

\HEX2[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX_2|HEX|rascSaida7seg[0]~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[0]~output_o\);

\HEX2[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX_2|HEX|rascSaida7seg[1]~1_combout\,
	devoe => ww_devoe,
	o => \HEX2[1]~output_o\);

\HEX2[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX_2|HEX|rascSaida7seg[2]~2_combout\,
	devoe => ww_devoe,
	o => \HEX2[2]~output_o\);

\HEX2[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX_2|HEX|rascSaida7seg[3]~3_combout\,
	devoe => ww_devoe,
	o => \HEX2[3]~output_o\);

\HEX2[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX_2|HEX|rascSaida7seg[4]~4_combout\,
	devoe => ww_devoe,
	o => \HEX2[4]~output_o\);

\HEX2[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX_2|HEX|rascSaida7seg[5]~5_combout\,
	devoe => ww_devoe,
	o => \HEX2[5]~output_o\);

\HEX2[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX_2|HEX|rascSaida7seg[6]~6_combout\,
	devoe => ww_devoe,
	o => \HEX2[6]~output_o\);

\HEX3[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX_3|HEX|rascSaida7seg[0]~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[0]~output_o\);

\HEX3[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX_3|HEX|rascSaida7seg[1]~1_combout\,
	devoe => ww_devoe,
	o => \HEX3[1]~output_o\);

\HEX3[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX_3|HEX|rascSaida7seg[2]~2_combout\,
	devoe => ww_devoe,
	o => \HEX3[2]~output_o\);

\HEX3[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX_3|HEX|rascSaida7seg[3]~3_combout\,
	devoe => ww_devoe,
	o => \HEX3[3]~output_o\);

\HEX3[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX_3|HEX|rascSaida7seg[4]~4_combout\,
	devoe => ww_devoe,
	o => \HEX3[4]~output_o\);

\HEX3[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX_3|HEX|rascSaida7seg[5]~5_combout\,
	devoe => ww_devoe,
	o => \HEX3[5]~output_o\);

\HEX3[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX_3|HEX|rascSaida7seg[6]~6_combout\,
	devoe => ww_devoe,
	o => \HEX3[6]~output_o\);

\HEX4[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX_4|HEX|rascSaida7seg[0]~0_combout\,
	devoe => ww_devoe,
	o => \HEX4[0]~output_o\);

\HEX4[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX_4|HEX|rascSaida7seg[1]~1_combout\,
	devoe => ww_devoe,
	o => \HEX4[1]~output_o\);

\HEX4[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX_4|HEX|rascSaida7seg[2]~2_combout\,
	devoe => ww_devoe,
	o => \HEX4[2]~output_o\);

\HEX4[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX_4|HEX|rascSaida7seg[3]~3_combout\,
	devoe => ww_devoe,
	o => \HEX4[3]~output_o\);

\HEX4[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX_4|HEX|rascSaida7seg[4]~4_combout\,
	devoe => ww_devoe,
	o => \HEX4[4]~output_o\);

\HEX4[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX_4|HEX|rascSaida7seg[5]~5_combout\,
	devoe => ww_devoe,
	o => \HEX4[5]~output_o\);

\HEX4[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX_4|HEX|rascSaida7seg[6]~6_combout\,
	devoe => ww_devoe,
	o => \HEX4[6]~output_o\);

\HEX5[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX_5|HEX|rascSaida7seg[0]~0_combout\,
	devoe => ww_devoe,
	o => \HEX5[0]~output_o\);

\HEX5[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX_5|HEX|rascSaida7seg[1]~1_combout\,
	devoe => ww_devoe,
	o => \HEX5[1]~output_o\);

\HEX5[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX_5|HEX|rascSaida7seg[2]~2_combout\,
	devoe => ww_devoe,
	o => \HEX5[2]~output_o\);

\HEX5[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX_5|HEX|rascSaida7seg[3]~3_combout\,
	devoe => ww_devoe,
	o => \HEX5[3]~output_o\);

\HEX5[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX_5|HEX|rascSaida7seg[4]~4_combout\,
	devoe => ww_devoe,
	o => \HEX5[4]~output_o\);

\HEX5[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX_5|HEX|rascSaida7seg[5]~5_combout\,
	devoe => ww_devoe,
	o => \HEX5[5]~output_o\);

\HEX5[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEX_5|HEX|rascSaida7seg[6]~6_combout\,
	devoe => ww_devoe,
	o => \HEX5[6]~output_o\);

\ULAA_OUT[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_EX|ULA1|ULA1|MuxOperacao|MUX_OUT[0]~2_combout\,
	devoe => ww_devoe,
	o => \ULAA_OUT[0]~output_o\);

\ULAA_OUT[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_EX|ULA1|ULA2|MuxOperacao|MUX_OUT[0]~0_combout\,
	devoe => ww_devoe,
	o => \ULAA_OUT[1]~output_o\);

\ULAA_OUT[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_EX|ULA1|ULA3|MuxOperacao|MUX_OUT[0]~0_combout\,
	devoe => ww_devoe,
	o => \ULAA_OUT[2]~output_o\);

\ULAA_OUT[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_EX|ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\,
	devoe => ww_devoe,
	o => \ULAA_OUT[3]~output_o\);

\ULAA_OUT[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_EX|ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\,
	devoe => ww_devoe,
	o => \ULAA_OUT[4]~output_o\);

\ULAA_OUT[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_EX|ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\,
	devoe => ww_devoe,
	o => \ULAA_OUT[5]~output_o\);

\ULAA_OUT[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_EX|ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\,
	devoe => ww_devoe,
	o => \ULAA_OUT[6]~output_o\);

\ULAA_OUT[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_EX|ULA1|ULA8|MuxOperacao|MUX_OUT[0]~0_combout\,
	devoe => ww_devoe,
	o => \ULAA_OUT[7]~output_o\);

\ULAA_OUT[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_EX|ULA1|ULA9|MuxOperacao|MUX_OUT[0]~0_combout\,
	devoe => ww_devoe,
	o => \ULAA_OUT[8]~output_o\);

\ULAA_OUT[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_EX|ULA1|ULA10|MuxOperacao|MUX_OUT[0]~0_combout\,
	devoe => ww_devoe,
	o => \ULAA_OUT[9]~output_o\);

\ULAA_OUT[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_EX|ULA1|ULA11|MuxOperacao|MUX_OUT[0]~0_combout\,
	devoe => ww_devoe,
	o => \ULAA_OUT[10]~output_o\);

\ULAA_OUT[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_EX|ULA1|ULA12|MuxOperacao|MUX_OUT[0]~0_combout\,
	devoe => ww_devoe,
	o => \ULAA_OUT[11]~output_o\);

\ULAA_OUT[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_EX|ULA1|ULA13|MuxOperacao|MUX_OUT[0]~1_combout\,
	devoe => ww_devoe,
	o => \ULAA_OUT[12]~output_o\);

\ULAA_OUT[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_EX|ULA1|ULA14|MuxOperacao|MUX_OUT[0]~0_combout\,
	devoe => ww_devoe,
	o => \ULAA_OUT[13]~output_o\);

\ULAA_OUT[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_EX|ULA1|ULA15|MuxOperacao|MUX_OUT[0]~0_combout\,
	devoe => ww_devoe,
	o => \ULAA_OUT[14]~output_o\);

\ULAA_OUT[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_EX|ULA1|ULA16|MuxOperacao|MUX_OUT[0]~0_combout\,
	devoe => ww_devoe,
	o => \ULAA_OUT[15]~output_o\);

\ULAA_OUT[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_EX|ULA1|ULA17|MuxOperacao|MUX_OUT[0]~0_combout\,
	devoe => ww_devoe,
	o => \ULAA_OUT[16]~output_o\);

\ULAA_OUT[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_EX|ULA1|ULA18|MuxOperacao|MUX_OUT[0]~1_combout\,
	devoe => ww_devoe,
	o => \ULAA_OUT[17]~output_o\);

\ULAA_OUT[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_EX|ULA1|ULA19|MuxOperacao|MUX_OUT[0]~0_combout\,
	devoe => ww_devoe,
	o => \ULAA_OUT[18]~output_o\);

\ULAA_OUT[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_EX|ULA1|ULA20|MuxOperacao|MUX_OUT[0]~0_combout\,
	devoe => ww_devoe,
	o => \ULAA_OUT[19]~output_o\);

\ULAA_OUT[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_EX|ULA1|ULA21|MuxOperacao|MUX_OUT[0]~0_combout\,
	devoe => ww_devoe,
	o => \ULAA_OUT[20]~output_o\);

\ULAA_OUT[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_EX|ULA1|ULA22|MuxOperacao|MUX_OUT[0]~0_combout\,
	devoe => ww_devoe,
	o => \ULAA_OUT[21]~output_o\);

\ULAA_OUT[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_EX|ULA1|ULA23|MuxOperacao|MUX_OUT[0]~1_combout\,
	devoe => ww_devoe,
	o => \ULAA_OUT[22]~output_o\);

\ULAA_OUT[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_EX|ULA1|ULA24|MuxOperacao|MUX_OUT[0]~0_combout\,
	devoe => ww_devoe,
	o => \ULAA_OUT[23]~output_o\);

\ULAA_OUT[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_EX|ULA1|ULA25|MuxOperacao|MUX_OUT[0]~0_combout\,
	devoe => ww_devoe,
	o => \ULAA_OUT[24]~output_o\);

\ULAA_OUT[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_EX|ULA1|ULA26|MuxOperacao|MUX_OUT[0]~0_combout\,
	devoe => ww_devoe,
	o => \ULAA_OUT[25]~output_o\);

\ULAA_OUT[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_EX|ULA1|ULA27|MuxOperacao|MUX_OUT[0]~0_combout\,
	devoe => ww_devoe,
	o => \ULAA_OUT[26]~output_o\);

\ULAA_OUT[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_EX|ULA1|ULA28|MuxOperacao|MUX_OUT[0]~1_combout\,
	devoe => ww_devoe,
	o => \ULAA_OUT[27]~output_o\);

\ULAA_OUT[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_EX|ULA1|ULA29|MuxOperacao|MUX_OUT[0]~0_combout\,
	devoe => ww_devoe,
	o => \ULAA_OUT[28]~output_o\);

\ULAA_OUT[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_EX|ULA1|ULA30|MuxOperacao|MUX_OUT[0]~1_combout\,
	devoe => ww_devoe,
	o => \ULAA_OUT[29]~output_o\);

\ULAA_OUT[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_EX|ULA1|ULA31|MuxOperacao|MUX_OUT[0]~0_combout\,
	devoe => ww_devoe,
	o => \ULAA_OUT[30]~output_o\);

\ULAA_OUT[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_EX|ULA1|ULA32|MuxOperacao|MUX_OUT[0]~1_combout\,
	devoe => ww_devoe,
	o => \ULAA_OUT[31]~output_o\);

\decoder_OUTT[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(173),
	devoe => ww_devoe,
	o => \decoder_OUTT[0]~output_o\);

\decoder_OUTT[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(174),
	devoe => ww_devoe,
	o => \decoder_OUTT[1]~output_o\);

\decoder_OUTT[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(175),
	devoe => ww_devoe,
	o => \decoder_OUTT[2]~output_o\);

\decoder_OUTT[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(176),
	devoe => ww_devoe,
	o => \decoder_OUTT[3]~output_o\);

\decoder_OUTT[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(177),
	devoe => ww_devoe,
	o => \decoder_OUTT[4]~output_o\);

\decoder_OUTT[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(178),
	devoe => ww_devoe,
	o => \decoder_OUTT[5]~output_o\);

\decoder_OUTT[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(179),
	devoe => ww_devoe,
	o => \decoder_OUTT[6]~output_o\);

\decoder_OUTT[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(180),
	devoe => ww_devoe,
	o => \decoder_OUTT[7]~output_o\);

\decoder_OUTT[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(181),
	devoe => ww_devoe,
	o => \decoder_OUTT[8]~output_o\);

\decoder_OUTT[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(182),
	devoe => ww_devoe,
	o => \decoder_OUTT[9]~output_o\);

\decoder_OUTT[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(183),
	devoe => ww_devoe,
	o => \decoder_OUTT[10]~output_o\);

\decoder_OUTT[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(184),
	devoe => ww_devoe,
	o => \decoder_OUTT[11]~output_o\);

\decoder_OUTT[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(185),
	devoe => ww_devoe,
	o => \decoder_OUTT[12]~output_o\);

\decoder_OUTT[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(186),
	devoe => ww_devoe,
	o => \decoder_OUTT[13]~output_o\);

\RS_OUTT[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(45),
	devoe => ww_devoe,
	o => \RS_OUTT[0]~output_o\);

\RS_OUTT[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(46),
	devoe => ww_devoe,
	o => \RS_OUTT[1]~output_o\);

\RS_OUTT[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(47),
	devoe => ww_devoe,
	o => \RS_OUTT[2]~output_o\);

\RS_OUTT[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(48),
	devoe => ww_devoe,
	o => \RS_OUTT[3]~output_o\);

\RS_OUTT[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(49),
	devoe => ww_devoe,
	o => \RS_OUTT[4]~output_o\);

\RS_OUTT[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(50),
	devoe => ww_devoe,
	o => \RS_OUTT[5]~output_o\);

\RS_OUTT[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(51),
	devoe => ww_devoe,
	o => \RS_OUTT[6]~output_o\);

\RS_OUTT[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(52),
	devoe => ww_devoe,
	o => \RS_OUTT[7]~output_o\);

\RS_OUTT[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(53),
	devoe => ww_devoe,
	o => \RS_OUTT[8]~output_o\);

\RS_OUTT[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(54),
	devoe => ww_devoe,
	o => \RS_OUTT[9]~output_o\);

\RS_OUTT[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(55),
	devoe => ww_devoe,
	o => \RS_OUTT[10]~output_o\);

\RS_OUTT[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(56),
	devoe => ww_devoe,
	o => \RS_OUTT[11]~output_o\);

\RS_OUTT[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(57),
	devoe => ww_devoe,
	o => \RS_OUTT[12]~output_o\);

\RS_OUTT[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(58),
	devoe => ww_devoe,
	o => \RS_OUTT[13]~output_o\);

\RS_OUTT[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(59),
	devoe => ww_devoe,
	o => \RS_OUTT[14]~output_o\);

\RS_OUTT[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(60),
	devoe => ww_devoe,
	o => \RS_OUTT[15]~output_o\);

\RS_OUTT[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(61),
	devoe => ww_devoe,
	o => \RS_OUTT[16]~output_o\);

\RS_OUTT[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(62),
	devoe => ww_devoe,
	o => \RS_OUTT[17]~output_o\);

\RS_OUTT[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(63),
	devoe => ww_devoe,
	o => \RS_OUTT[18]~output_o\);

\RS_OUTT[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(64),
	devoe => ww_devoe,
	o => \RS_OUTT[19]~output_o\);

\RS_OUTT[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(65),
	devoe => ww_devoe,
	o => \RS_OUTT[20]~output_o\);

\RS_OUTT[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(66),
	devoe => ww_devoe,
	o => \RS_OUTT[21]~output_o\);

\RS_OUTT[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(67),
	devoe => ww_devoe,
	o => \RS_OUTT[22]~output_o\);

\RS_OUTT[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(68),
	devoe => ww_devoe,
	o => \RS_OUTT[23]~output_o\);

\RS_OUTT[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(69),
	devoe => ww_devoe,
	o => \RS_OUTT[24]~output_o\);

\RS_OUTT[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(70),
	devoe => ww_devoe,
	o => \RS_OUTT[25]~output_o\);

\RS_OUTT[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(71),
	devoe => ww_devoe,
	o => \RS_OUTT[26]~output_o\);

\RS_OUTT[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(72),
	devoe => ww_devoe,
	o => \RS_OUTT[27]~output_o\);

\RS_OUTT[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(73),
	devoe => ww_devoe,
	o => \RS_OUTT[28]~output_o\);

\RS_OUTT[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(74),
	devoe => ww_devoe,
	o => \RS_OUTT[29]~output_o\);

\RS_OUTT[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(75),
	devoe => ww_devoe,
	o => \RS_OUTT[30]~output_o\);

\RS_OUTT[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(76),
	devoe => ww_devoe,
	o => \RS_OUTT[31]~output_o\);

\RT_OUTT[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(13),
	devoe => ww_devoe,
	o => \RT_OUTT[0]~output_o\);

\RT_OUTT[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(14),
	devoe => ww_devoe,
	o => \RT_OUTT[1]~output_o\);

\RT_OUTT[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(15),
	devoe => ww_devoe,
	o => \RT_OUTT[2]~output_o\);

\RT_OUTT[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(16),
	devoe => ww_devoe,
	o => \RT_OUTT[3]~output_o\);

\RT_OUTT[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(17),
	devoe => ww_devoe,
	o => \RT_OUTT[4]~output_o\);

\RT_OUTT[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(18),
	devoe => ww_devoe,
	o => \RT_OUTT[5]~output_o\);

\RT_OUTT[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(19),
	devoe => ww_devoe,
	o => \RT_OUTT[6]~output_o\);

\RT_OUTT[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(20),
	devoe => ww_devoe,
	o => \RT_OUTT[7]~output_o\);

\RT_OUTT[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(21),
	devoe => ww_devoe,
	o => \RT_OUTT[8]~output_o\);

\RT_OUTT[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(22),
	devoe => ww_devoe,
	o => \RT_OUTT[9]~output_o\);

\RT_OUTT[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(23),
	devoe => ww_devoe,
	o => \RT_OUTT[10]~output_o\);

\RT_OUTT[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(24),
	devoe => ww_devoe,
	o => \RT_OUTT[11]~output_o\);

\RT_OUTT[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(25),
	devoe => ww_devoe,
	o => \RT_OUTT[12]~output_o\);

\RT_OUTT[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(26),
	devoe => ww_devoe,
	o => \RT_OUTT[13]~output_o\);

\RT_OUTT[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(27),
	devoe => ww_devoe,
	o => \RT_OUTT[14]~output_o\);

\RT_OUTT[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(28),
	devoe => ww_devoe,
	o => \RT_OUTT[15]~output_o\);

\RT_OUTT[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(29),
	devoe => ww_devoe,
	o => \RT_OUTT[16]~output_o\);

\RT_OUTT[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(30),
	devoe => ww_devoe,
	o => \RT_OUTT[17]~output_o\);

\RT_OUTT[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(31),
	devoe => ww_devoe,
	o => \RT_OUTT[18]~output_o\);

\RT_OUTT[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(32),
	devoe => ww_devoe,
	o => \RT_OUTT[19]~output_o\);

\RT_OUTT[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(33),
	devoe => ww_devoe,
	o => \RT_OUTT[20]~output_o\);

\RT_OUTT[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(34),
	devoe => ww_devoe,
	o => \RT_OUTT[21]~output_o\);

\RT_OUTT[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(35),
	devoe => ww_devoe,
	o => \RT_OUTT[22]~output_o\);

\RT_OUTT[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(36),
	devoe => ww_devoe,
	o => \RT_OUTT[23]~output_o\);

\RT_OUTT[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(37),
	devoe => ww_devoe,
	o => \RT_OUTT[24]~output_o\);

\RT_OUTT[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(38),
	devoe => ww_devoe,
	o => \RT_OUTT[25]~output_o\);

\RT_OUTT[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(39),
	devoe => ww_devoe,
	o => \RT_OUTT[26]~output_o\);

\RT_OUTT[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(40),
	devoe => ww_devoe,
	o => \RT_OUTT[27]~output_o\);

\RT_OUTT[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(41),
	devoe => ww_devoe,
	o => \RT_OUTT[28]~output_o\);

\RT_OUTT[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(42),
	devoe => ww_devoe,
	o => \RT_OUTT[29]~output_o\);

\RT_OUTT[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(43),
	devoe => ww_devoe,
	o => \RT_OUTT[30]~output_o\);

\RT_OUTT[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(44),
	devoe => ww_devoe,
	o => \RT_OUTT[31]~output_o\);

\Rt_End[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(8),
	devoe => ww_devoe,
	o => \Rt_End[0]~output_o\);

\Rt_End[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(9),
	devoe => ww_devoe,
	o => \Rt_End[1]~output_o\);

\Rt_End[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(10),
	devoe => ww_devoe,
	o => \Rt_End[2]~output_o\);

\Rt_End[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(11),
	devoe => ww_devoe,
	o => \Rt_End[3]~output_o\);

\Rt_End[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \Rt_End[4]~output_o\);

\Rd_End[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(120),
	devoe => ww_devoe,
	o => \Rd_End[0]~output_o\);

\Rd_End[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(121),
	devoe => ww_devoe,
	o => \Rd_End[1]~output_o\);

\Rd_End[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(122),
	devoe => ww_devoe,
	o => \Rd_End[2]~output_o\);

\Rd_End[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(123),
	devoe => ww_devoe,
	o => \Rd_End[3]~output_o\);

\Rd_End[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(116),
	devoe => ww_devoe,
	o => \Rd_End[4]~output_o\);

\Rs_End[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(187),
	devoe => ww_devoe,
	o => \Rs_End[0]~output_o\);

\Rs_End[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(188),
	devoe => ww_devoe,
	o => \Rs_End[1]~output_o\);

\Rs_End[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(189),
	devoe => ww_devoe,
	o => \Rs_End[2]~output_o\);

\Rs_End[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(190),
	devoe => ww_devoe,
	o => \Rs_End[3]~output_o\);

\Rs_End[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(191),
	devoe => ww_devoe,
	o => \Rs_End[4]~output_o\);

\PC_OUTT[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_IF|PC_REG|DOUT\(0),
	devoe => ww_devoe,
	o => \PC_OUTT[0]~output_o\);

\PC_OUTT[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_IF|PC_REG|DOUT\(1),
	devoe => ww_devoe,
	o => \PC_OUTT[1]~output_o\);

\PC_OUTT[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_IF|PC_REG|DOUT\(2),
	devoe => ww_devoe,
	o => \PC_OUTT[2]~output_o\);

\PC_OUTT[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_IF|PC_REG|DOUT\(3),
	devoe => ww_devoe,
	o => \PC_OUTT[3]~output_o\);

\PC_OUTT[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_IF|PC_REG|DOUT\(4),
	devoe => ww_devoe,
	o => \PC_OUTT[4]~output_o\);

\PC_OUTT[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_IF|PC_REG|DOUT\(5),
	devoe => ww_devoe,
	o => \PC_OUTT[5]~output_o\);

\PC_OUTT[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_IF|PC_REG|DOUT\(6),
	devoe => ww_devoe,
	o => \PC_OUTT[6]~output_o\);

\PC_OUTT[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_IF|PC_REG|DOUT\(7),
	devoe => ww_devoe,
	o => \PC_OUTT[7]~output_o\);

\PC_OUTT[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_IF|PC_REG|DOUT\(8),
	devoe => ww_devoe,
	o => \PC_OUTT[8]~output_o\);

\PC_OUTT[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_IF|PC_REG|DOUT\(9),
	devoe => ww_devoe,
	o => \PC_OUTT[9]~output_o\);

\PC_OUTT[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_IF|PC_REG|DOUT\(10),
	devoe => ww_devoe,
	o => \PC_OUTT[10]~output_o\);

\PC_OUTT[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_IF|PC_REG|DOUT\(11),
	devoe => ww_devoe,
	o => \PC_OUTT[11]~output_o\);

\PC_OUTT[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_IF|PC_REG|DOUT\(12),
	devoe => ww_devoe,
	o => \PC_OUTT[12]~output_o\);

\PC_OUTT[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_IF|PC_REG|DOUT\(13),
	devoe => ww_devoe,
	o => \PC_OUTT[13]~output_o\);

\PC_OUTT[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_IF|PC_REG|DOUT\(14),
	devoe => ww_devoe,
	o => \PC_OUTT[14]~output_o\);

\PC_OUTT[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_IF|PC_REG|DOUT\(15),
	devoe => ww_devoe,
	o => \PC_OUTT[15]~output_o\);

\PC_OUTT[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_IF|PC_REG|DOUT\(16),
	devoe => ww_devoe,
	o => \PC_OUTT[16]~output_o\);

\PC_OUTT[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_IF|PC_REG|DOUT\(17),
	devoe => ww_devoe,
	o => \PC_OUTT[17]~output_o\);

\PC_OUTT[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_IF|PC_REG|DOUT\(18),
	devoe => ww_devoe,
	o => \PC_OUTT[18]~output_o\);

\PC_OUTT[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_IF|PC_REG|DOUT\(19),
	devoe => ww_devoe,
	o => \PC_OUTT[19]~output_o\);

\PC_OUTT[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_IF|PC_REG|DOUT\(20),
	devoe => ww_devoe,
	o => \PC_OUTT[20]~output_o\);

\PC_OUTT[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_IF|PC_REG|DOUT\(21),
	devoe => ww_devoe,
	o => \PC_OUTT[21]~output_o\);

\PC_OUTT[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_IF|PC_REG|DOUT\(22),
	devoe => ww_devoe,
	o => \PC_OUTT[22]~output_o\);

\PC_OUTT[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_IF|PC_REG|DOUT\(23),
	devoe => ww_devoe,
	o => \PC_OUTT[23]~output_o\);

\PC_OUTT[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_IF|PC_REG|DOUT\(24),
	devoe => ww_devoe,
	o => \PC_OUTT[24]~output_o\);

\PC_OUTT[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_IF|PC_REG|DOUT\(25),
	devoe => ww_devoe,
	o => \PC_OUTT[25]~output_o\);

\PC_OUTT[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_IF|PC_REG|DOUT\(26),
	devoe => ww_devoe,
	o => \PC_OUTT[26]~output_o\);

\PC_OUTT[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_IF|PC_REG|DOUT\(27),
	devoe => ww_devoe,
	o => \PC_OUTT[27]~output_o\);

\PC_OUTT[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_IF|PC_REG|DOUT\(28),
	devoe => ww_devoe,
	o => \PC_OUTT[28]~output_o\);

\PC_OUTT[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_IF|PC_REG|DOUT\(29),
	devoe => ww_devoe,
	o => \PC_OUTT[29]~output_o\);

\PC_OUTT[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_IF|PC_REG|DOUT\(30),
	devoe => ww_devoe,
	o => \PC_OUTT[30]~output_o\);

\PC_OUTT[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_IF|PC_REG|DOUT\(31),
	devoe => ww_devoe,
	o => \PC_OUTT[31]~output_o\);

\imediato_OUT[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(109),
	devoe => ww_devoe,
	o => \imediato_OUT[0]~output_o\);

\imediato_OUT[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(110),
	devoe => ww_devoe,
	o => \imediato_OUT[1]~output_o\);

\imediato_OUT[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(111),
	devoe => ww_devoe,
	o => \imediato_OUT[2]~output_o\);

\imediato_OUT[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(112),
	devoe => ww_devoe,
	o => \imediato_OUT[3]~output_o\);

\imediato_OUT[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(113),
	devoe => ww_devoe,
	o => \imediato_OUT[4]~output_o\);

\imediato_OUT[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(114),
	devoe => ww_devoe,
	o => \imediato_OUT[5]~output_o\);

\imediato_OUT[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(113),
	devoe => ww_devoe,
	o => \imediato_OUT[6]~output_o\);

\imediato_OUT[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(116),
	devoe => ww_devoe,
	o => \imediato_OUT[7]~output_o\);

\imediato_OUT[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(113),
	devoe => ww_devoe,
	o => \imediato_OUT[8]~output_o\);

\imediato_OUT[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(116),
	devoe => ww_devoe,
	o => \imediato_OUT[9]~output_o\);

\imediato_OUT[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(113),
	devoe => ww_devoe,
	o => \imediato_OUT[10]~output_o\);

\imediato_OUT[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(120),
	devoe => ww_devoe,
	o => \imediato_OUT[11]~output_o\);

\imediato_OUT[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(121),
	devoe => ww_devoe,
	o => \imediato_OUT[12]~output_o\);

\imediato_OUT[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(122),
	devoe => ww_devoe,
	o => \imediato_OUT[13]~output_o\);

\imediato_OUT[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(123),
	devoe => ww_devoe,
	o => \imediato_OUT[14]~output_o\);

\imediato_OUT[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(116),
	devoe => ww_devoe,
	o => \imediato_OUT[15]~output_o\);

\imediato_OUT[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(125),
	devoe => ww_devoe,
	o => \imediato_OUT[16]~output_o\);

\imediato_OUT[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(125),
	devoe => ww_devoe,
	o => \imediato_OUT[17]~output_o\);

\imediato_OUT[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(125),
	devoe => ww_devoe,
	o => \imediato_OUT[18]~output_o\);

\imediato_OUT[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(125),
	devoe => ww_devoe,
	o => \imediato_OUT[19]~output_o\);

\imediato_OUT[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(125),
	devoe => ww_devoe,
	o => \imediato_OUT[20]~output_o\);

\imediato_OUT[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(125),
	devoe => ww_devoe,
	o => \imediato_OUT[21]~output_o\);

\imediato_OUT[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(125),
	devoe => ww_devoe,
	o => \imediato_OUT[22]~output_o\);

\imediato_OUT[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(125),
	devoe => ww_devoe,
	o => \imediato_OUT[23]~output_o\);

\imediato_OUT[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(125),
	devoe => ww_devoe,
	o => \imediato_OUT[24]~output_o\);

\imediato_OUT[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(125),
	devoe => ww_devoe,
	o => \imediato_OUT[25]~output_o\);

\imediato_OUT[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(125),
	devoe => ww_devoe,
	o => \imediato_OUT[26]~output_o\);

\imediato_OUT[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(125),
	devoe => ww_devoe,
	o => \imediato_OUT[27]~output_o\);

\imediato_OUT[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(125),
	devoe => ww_devoe,
	o => \imediato_OUT[28]~output_o\);

\imediato_OUT[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(125),
	devoe => ww_devoe,
	o => \imediato_OUT[29]~output_o\);

\imediato_OUT[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(125),
	devoe => ww_devoe,
	o => \imediato_OUT[30]~output_o\);

\imediato_OUT[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(125),
	devoe => ww_devoe,
	o => \imediato_OUT[31]~output_o\);

\operacao[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[0]~7_combout\,
	devoe => ww_devoe,
	o => \operacao[0]~output_o\);

\operacao[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[1]~3_combout\,
	devoe => ww_devoe,
	o => \operacao[1]~output_o\);

\operacao[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[2]~4_combout\,
	devoe => ww_devoe,
	o => \operacao[2]~output_o\);

\flagEqual~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_EX|ULA1|Equal0~7_combout\,
	devoe => ww_devoe,
	o => \flagEqual~output_o\);

\mux_BEQ_BNE~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_MEM|MUXULA_BEQBNE|ALT_INV_saida_MUX[0]~0_combout\,
	devoe => ww_devoe,
	o => \mux_BEQ_BNE~output_o\);

\escrita_WB[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[0]~8_combout\,
	devoe => ww_devoe,
	o => \escrita_WB[0]~output_o\);

\escrita_WB[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[1]~10_combout\,
	devoe => ww_devoe,
	o => \escrita_WB[1]~output_o\);

\escrita_WB[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[2]~11_combout\,
	devoe => ww_devoe,
	o => \escrita_WB[2]~output_o\);

\escrita_WB[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[3]~9_combout\,
	devoe => ww_devoe,
	o => \escrita_WB[3]~output_o\);

\escrita_WB[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[4]~12_combout\,
	devoe => ww_devoe,
	o => \escrita_WB[4]~output_o\);

\escrita_WB[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[5]~14_combout\,
	devoe => ww_devoe,
	o => \escrita_WB[5]~output_o\);

\escrita_WB[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[6]~15_combout\,
	devoe => ww_devoe,
	o => \escrita_WB[6]~output_o\);

\escrita_WB[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[7]~13_combout\,
	devoe => ww_devoe,
	o => \escrita_WB[7]~output_o\);

\escrita_WB[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[8]~16_combout\,
	devoe => ww_devoe,
	o => \escrita_WB[8]~output_o\);

\escrita_WB[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[9]~18_combout\,
	devoe => ww_devoe,
	o => \escrita_WB[9]~output_o\);

\escrita_WB[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[10]~19_combout\,
	devoe => ww_devoe,
	o => \escrita_WB[10]~output_o\);

\escrita_WB[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[11]~17_combout\,
	devoe => ww_devoe,
	o => \escrita_WB[11]~output_o\);

\escrita_WB[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[12]~20_combout\,
	devoe => ww_devoe,
	o => \escrita_WB[12]~output_o\);

\escrita_WB[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[13]~22_combout\,
	devoe => ww_devoe,
	o => \escrita_WB[13]~output_o\);

\escrita_WB[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[14]~23_combout\,
	devoe => ww_devoe,
	o => \escrita_WB[14]~output_o\);

\escrita_WB[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[15]~21_combout\,
	devoe => ww_devoe,
	o => \escrita_WB[15]~output_o\);

\escrita_WB[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[16]~24_combout\,
	devoe => ww_devoe,
	o => \escrita_WB[16]~output_o\);

\escrita_WB[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[17]~26_combout\,
	devoe => ww_devoe,
	o => \escrita_WB[17]~output_o\);

\escrita_WB[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[18]~27_combout\,
	devoe => ww_devoe,
	o => \escrita_WB[18]~output_o\);

\escrita_WB[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[19]~25_combout\,
	devoe => ww_devoe,
	o => \escrita_WB[19]~output_o\);

\escrita_WB[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[20]~28_combout\,
	devoe => ww_devoe,
	o => \escrita_WB[20]~output_o\);

\escrita_WB[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[21]~30_combout\,
	devoe => ww_devoe,
	o => \escrita_WB[21]~output_o\);

\escrita_WB[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[22]~31_combout\,
	devoe => ww_devoe,
	o => \escrita_WB[22]~output_o\);

\escrita_WB[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[23]~29_combout\,
	devoe => ww_devoe,
	o => \escrita_WB[23]~output_o\);

\escrita_WB[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[24]~0_combout\,
	devoe => ww_devoe,
	o => \escrita_WB[24]~output_o\);

\escrita_WB[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[25]~1_combout\,
	devoe => ww_devoe,
	o => \escrita_WB[25]~output_o\);

\escrita_WB[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[26]~2_combout\,
	devoe => ww_devoe,
	o => \escrita_WB[26]~output_o\);

\escrita_WB[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[27]~3_combout\,
	devoe => ww_devoe,
	o => \escrita_WB[27]~output_o\);

\escrita_WB[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[28]~4_combout\,
	devoe => ww_devoe,
	o => \escrita_WB[28]~output_o\);

\escrita_WB[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[29]~5_combout\,
	devoe => ww_devoe,
	o => \escrita_WB[29]~output_o\);

\escrita_WB[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[30]~6_combout\,
	devoe => ww_devoe,
	o => \escrita_WB[30]~output_o\);

\escrita_WB[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[31]~7_combout\,
	devoe => ww_devoe,
	o => \escrita_WB[31]~output_o\);

\destino_end[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM_WB|DOUT\(79),
	devoe => ww_devoe,
	o => \destino_end[0]~output_o\);

\destino_end[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM_WB|DOUT\(80),
	devoe => ww_devoe,
	o => \destino_end[1]~output_o\);

\destino_end[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM_WB|DOUT\(81),
	devoe => ww_devoe,
	o => \destino_end[2]~output_o\);

\destino_end[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM_WB|DOUT\(82),
	devoe => ww_devoe,
	o => \destino_end[3]~output_o\);

\destino_end[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \MEM_WB|DOUT\(83),
	devoe => ww_devoe,
	o => \destino_end[4]~output_o\);

\habEscritaReg~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ID_EX|DOUT\(181),
	devoe => ww_devoe,
	o => \habEscritaReg~output_o\);

\SOMADOR_CONSTANTE_MEM[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|DOUT\(180),
	devoe => ww_devoe,
	o => \SOMADOR_CONSTANTE_MEM[0]~output_o\);

\SOMADOR_CONSTANTE_MEM[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|DOUT\(181),
	devoe => ww_devoe,
	o => \SOMADOR_CONSTANTE_MEM[1]~output_o\);

\SOMADOR_CONSTANTE_MEM[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|DOUT\(182),
	devoe => ww_devoe,
	o => \SOMADOR_CONSTANTE_MEM[2]~output_o\);

\SOMADOR_CONSTANTE_MEM[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|DOUT\(183),
	devoe => ww_devoe,
	o => \SOMADOR_CONSTANTE_MEM[3]~output_o\);

\SOMADOR_CONSTANTE_MEM[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|DOUT\(184),
	devoe => ww_devoe,
	o => \SOMADOR_CONSTANTE_MEM[4]~output_o\);

\SOMADOR_CONSTANTE_MEM[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|DOUT\(185),
	devoe => ww_devoe,
	o => \SOMADOR_CONSTANTE_MEM[5]~output_o\);

\SOMADOR_CONSTANTE_MEM[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|DOUT\(186),
	devoe => ww_devoe,
	o => \SOMADOR_CONSTANTE_MEM[6]~output_o\);

\SOMADOR_CONSTANTE_MEM[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|DOUT\(187),
	devoe => ww_devoe,
	o => \SOMADOR_CONSTANTE_MEM[7]~output_o\);

\SOMADOR_CONSTANTE_MEM[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|DOUT\(188),
	devoe => ww_devoe,
	o => \SOMADOR_CONSTANTE_MEM[8]~output_o\);

\SOMADOR_CONSTANTE_MEM[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|DOUT\(189),
	devoe => ww_devoe,
	o => \SOMADOR_CONSTANTE_MEM[9]~output_o\);

\SOMADOR_CONSTANTE_MEM[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|DOUT\(190),
	devoe => ww_devoe,
	o => \SOMADOR_CONSTANTE_MEM[10]~output_o\);

\SOMADOR_CONSTANTE_MEM[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|DOUT\(191),
	devoe => ww_devoe,
	o => \SOMADOR_CONSTANTE_MEM[11]~output_o\);

\SOMADOR_CONSTANTE_MEM[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|DOUT\(192),
	devoe => ww_devoe,
	o => \SOMADOR_CONSTANTE_MEM[12]~output_o\);

\SOMADOR_CONSTANTE_MEM[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|DOUT\(193),
	devoe => ww_devoe,
	o => \SOMADOR_CONSTANTE_MEM[13]~output_o\);

\SOMADOR_CONSTANTE_MEM[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|DOUT\(194),
	devoe => ww_devoe,
	o => \SOMADOR_CONSTANTE_MEM[14]~output_o\);

\SOMADOR_CONSTANTE_MEM[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|DOUT\(195),
	devoe => ww_devoe,
	o => \SOMADOR_CONSTANTE_MEM[15]~output_o\);

\SOMADOR_CONSTANTE_MEM[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|DOUT\(196),
	devoe => ww_devoe,
	o => \SOMADOR_CONSTANTE_MEM[16]~output_o\);

\SOMADOR_CONSTANTE_MEM[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|DOUT\(197),
	devoe => ww_devoe,
	o => \SOMADOR_CONSTANTE_MEM[17]~output_o\);

\SOMADOR_CONSTANTE_MEM[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|DOUT\(198),
	devoe => ww_devoe,
	o => \SOMADOR_CONSTANTE_MEM[18]~output_o\);

\SOMADOR_CONSTANTE_MEM[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|DOUT\(199),
	devoe => ww_devoe,
	o => \SOMADOR_CONSTANTE_MEM[19]~output_o\);

\SOMADOR_CONSTANTE_MEM[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|DOUT\(200),
	devoe => ww_devoe,
	o => \SOMADOR_CONSTANTE_MEM[20]~output_o\);

\SOMADOR_CONSTANTE_MEM[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|DOUT\(201),
	devoe => ww_devoe,
	o => \SOMADOR_CONSTANTE_MEM[21]~output_o\);

\SOMADOR_CONSTANTE_MEM[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|DOUT\(202),
	devoe => ww_devoe,
	o => \SOMADOR_CONSTANTE_MEM[22]~output_o\);

\SOMADOR_CONSTANTE_MEM[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|DOUT\(203),
	devoe => ww_devoe,
	o => \SOMADOR_CONSTANTE_MEM[23]~output_o\);

\SOMADOR_CONSTANTE_MEM[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|DOUT\(204),
	devoe => ww_devoe,
	o => \SOMADOR_CONSTANTE_MEM[24]~output_o\);

\SOMADOR_CONSTANTE_MEM[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|DOUT\(205),
	devoe => ww_devoe,
	o => \SOMADOR_CONSTANTE_MEM[25]~output_o\);

\SOMADOR_CONSTANTE_MEM[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|DOUT\(206),
	devoe => ww_devoe,
	o => \SOMADOR_CONSTANTE_MEM[26]~output_o\);

\SOMADOR_CONSTANTE_MEM[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|DOUT\(207),
	devoe => ww_devoe,
	o => \SOMADOR_CONSTANTE_MEM[27]~output_o\);

\SOMADOR_CONSTANTE_MEM[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|DOUT\(208),
	devoe => ww_devoe,
	o => \SOMADOR_CONSTANTE_MEM[28]~output_o\);

\SOMADOR_CONSTANTE_MEM[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|DOUT\(209),
	devoe => ww_devoe,
	o => \SOMADOR_CONSTANTE_MEM[29]~output_o\);

\SOMADOR_CONSTANTE_MEM[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|DOUT\(210),
	devoe => ww_devoe,
	o => \SOMADOR_CONSTANTE_MEM[30]~output_o\);

\SOMADOR_CONSTANTE_MEM[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \EX_MEM|DOUT\(211),
	devoe => ww_devoe,
	o => \SOMADOR_CONSTANTE_MEM[31]~output_o\);

\CLOCK_50~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

\BLOCO_IF|Somador1|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_IF|Somador1|Add0~37_sumout\ = SUM(( \BLOCO_IF|PC_REG|DOUT\(2) ) + ( VCC ) + ( !VCC ))
-- \BLOCO_IF|Somador1|Add0~38\ = CARRY(( \BLOCO_IF|PC_REG|DOUT\(2) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(2),
	cin => GND,
	sumout => \BLOCO_IF|Somador1|Add0~37_sumout\,
	cout => \BLOCO_IF|Somador1|Add0~38\);

\BLOCO_IF|Somador1|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_IF|Somador1|Add0~33_sumout\ = SUM(( \BLOCO_IF|PC_REG|DOUT\(3) ) + ( GND ) + ( \BLOCO_IF|Somador1|Add0~38\ ))
-- \BLOCO_IF|Somador1|Add0~34\ = CARRY(( \BLOCO_IF|PC_REG|DOUT\(3) ) + ( GND ) + ( \BLOCO_IF|Somador1|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(3),
	cin => \BLOCO_IF|Somador1|Add0~38\,
	sumout => \BLOCO_IF|Somador1|Add0~33_sumout\,
	cout => \BLOCO_IF|Somador1|Add0~34\);

\BLOCO_IF|Somador1|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_IF|Somador1|Add0~41_sumout\ = SUM(( \BLOCO_IF|PC_REG|DOUT\(4) ) + ( GND ) + ( \BLOCO_IF|Somador1|Add0~34\ ))
-- \BLOCO_IF|Somador1|Add0~42\ = CARRY(( \BLOCO_IF|PC_REG|DOUT\(4) ) + ( GND ) + ( \BLOCO_IF|Somador1|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(4),
	cin => \BLOCO_IF|Somador1|Add0~34\,
	sumout => \BLOCO_IF|Somador1|Add0~41_sumout\,
	cout => \BLOCO_IF|Somador1|Add0~42\);

\BLOCO_IF|Somador1|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_IF|Somador1|Add0~49_sumout\ = SUM(( \BLOCO_IF|PC_REG|DOUT\(5) ) + ( GND ) + ( \BLOCO_IF|Somador1|Add0~42\ ))
-- \BLOCO_IF|Somador1|Add0~50\ = CARRY(( \BLOCO_IF|PC_REG|DOUT\(5) ) + ( GND ) + ( \BLOCO_IF|Somador1|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(5),
	cin => \BLOCO_IF|Somador1|Add0~42\,
	sumout => \BLOCO_IF|Somador1|Add0~49_sumout\,
	cout => \BLOCO_IF|Somador1|Add0~50\);

\BLOCO_IF|Somador1|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_IF|Somador1|Add0~53_sumout\ = SUM(( \BLOCO_IF|PC_REG|DOUT\(6) ) + ( GND ) + ( \BLOCO_IF|Somador1|Add0~50\ ))
-- \BLOCO_IF|Somador1|Add0~54\ = CARRY(( \BLOCO_IF|PC_REG|DOUT\(6) ) + ( GND ) + ( \BLOCO_IF|Somador1|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(6),
	cin => \BLOCO_IF|Somador1|Add0~50\,
	sumout => \BLOCO_IF|Somador1|Add0~53_sumout\,
	cout => \BLOCO_IF|Somador1|Add0~54\);

\BLOCO_IF|Somador1|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_IF|Somador1|Add0~45_sumout\ = SUM(( \BLOCO_IF|PC_REG|DOUT\(7) ) + ( GND ) + ( \BLOCO_IF|Somador1|Add0~54\ ))
-- \BLOCO_IF|Somador1|Add0~46\ = CARRY(( \BLOCO_IF|PC_REG|DOUT\(7) ) + ( GND ) + ( \BLOCO_IF|Somador1|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(7),
	cin => \BLOCO_IF|Somador1|Add0~54\,
	sumout => \BLOCO_IF|Somador1|Add0~45_sumout\,
	cout => \BLOCO_IF|Somador1|Add0~46\);

\BLOCO_IF|ROM1|Mux24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_IF|ROM1|Mux24~0_combout\ = ( \BLOCO_IF|PC_REG|DOUT\(2) & ( \BLOCO_IF|PC_REG|DOUT\(7) & ( (!\BLOCO_IF|PC_REG|DOUT\(6) & (!\BLOCO_IF|PC_REG|DOUT\(3) & (!\BLOCO_IF|PC_REG|DOUT\(5) & \BLOCO_IF|PC_REG|DOUT\(4)))) ) ) ) # ( \BLOCO_IF|PC_REG|DOUT\(2) & ( 
-- !\BLOCO_IF|PC_REG|DOUT\(7) & ( (!\BLOCO_IF|PC_REG|DOUT\(6) & ((!\BLOCO_IF|PC_REG|DOUT\(3) & ((!\BLOCO_IF|PC_REG|DOUT\(4)) # (\BLOCO_IF|PC_REG|DOUT\(5)))) # (\BLOCO_IF|PC_REG|DOUT\(3) & ((\BLOCO_IF|PC_REG|DOUT\(4)))))) ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT\(2) 
-- & ( !\BLOCO_IF|PC_REG|DOUT\(7) & ( (!\BLOCO_IF|PC_REG|DOUT\(6) & ((!\BLOCO_IF|PC_REG|DOUT\(3) & ((\BLOCO_IF|PC_REG|DOUT\(4)) # (\BLOCO_IF|PC_REG|DOUT\(5)))) # (\BLOCO_IF|PC_REG|DOUT\(3) & (\BLOCO_IF|PC_REG|DOUT\(5) & \BLOCO_IF|PC_REG|DOUT\(4))))) # 
-- (\BLOCO_IF|PC_REG|DOUT\(6) & (\BLOCO_IF|PC_REG|DOUT\(3) & (!\BLOCO_IF|PC_REG|DOUT\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001100010011010100010000010101000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(6),
	datab => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(3),
	datac => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(5),
	datad => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(4),
	datae => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(2),
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(7),
	combout => \BLOCO_IF|ROM1|Mux24~0_combout\);

\IF_ID|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_IF|ROM1|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|DOUT\(5));

\ID_EX|DOUT[114]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \IF_ID|DOUT\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(114));

\IF_ID|DOUT[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_IF|Somador1|Add0~45_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|DOUT\(39));

\ID_EX|DOUT[148]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \IF_ID|DOUT\(39),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(148));

\IF_ID|DOUT[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_IF|Somador1|Add0~53_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|DOUT\(38));

\ID_EX|DOUT[147]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \IF_ID|DOUT\(38),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(147));

\IF_ID|DOUT[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_IF|Somador1|Add0~49_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|DOUT\(37));

\ID_EX|DOUT[146]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \IF_ID|DOUT\(37),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(146));

\IF_ID|DOUT[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_IF|Somador1|Add0~41_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|DOUT\(36));

\ID_EX|DOUT[145]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \IF_ID|DOUT\(36),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(145));

\BLOCO_IF|ROM1|Mux28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_IF|ROM1|Mux28~0_combout\ = ( !\BLOCO_IF|PC_REG|DOUT\(7) & ( !\BLOCO_IF|PC_REG|DOUT\(6) & ( (!\BLOCO_IF|PC_REG|DOUT\(5) & ((!\BLOCO_IF|PC_REG|DOUT\(2) & (!\BLOCO_IF|PC_REG|DOUT\(3) & \BLOCO_IF|PC_REG|DOUT\(4))) # (\BLOCO_IF|PC_REG|DOUT\(2) & 
-- ((!\BLOCO_IF|PC_REG|DOUT\(4)))))) # (\BLOCO_IF|PC_REG|DOUT\(5) & (!\BLOCO_IF|PC_REG|DOUT\(3) $ (((!\BLOCO_IF|PC_REG|DOUT\(2) & \BLOCO_IF|PC_REG|DOUT\(4)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101100011000110000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(2),
	datab => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(3),
	datac => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(4),
	datad => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(5),
	datae => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(7),
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(6),
	combout => \BLOCO_IF|ROM1|Mux28~0_combout\);

\IF_ID|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_IF|ROM1|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|DOUT\(1));

\ID_EX|DOUT[110]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \IF_ID|DOUT\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(110));

\IF_ID|DOUT[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_IF|Somador1|Add0~33_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|DOUT\(35));

\ID_EX|DOUT[144]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \IF_ID|DOUT\(35),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(144));

\IF_ID|DOUT[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_IF|Somador1|Add0~37_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|DOUT\(34));

\ID_EX|DOUT[143]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \IF_ID|DOUT\(34),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(143));

\BLOCO_EX|Somador2|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|Somador2|Add0~37_sumout\ = SUM(( \ID_EX|DOUT\(109) ) + ( \ID_EX|DOUT\(143) ) + ( !VCC ))
-- \BLOCO_EX|Somador2|Add0~38\ = CARRY(( \ID_EX|DOUT\(109) ) + ( \ID_EX|DOUT\(143) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ID_EX|ALT_INV_DOUT\(109),
	dataf => \ID_EX|ALT_INV_DOUT\(143),
	cin => GND,
	sumout => \BLOCO_EX|Somador2|Add0~37_sumout\,
	cout => \BLOCO_EX|Somador2|Add0~38\);

\BLOCO_EX|Somador2|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|Somador2|Add0~33_sumout\ = SUM(( \ID_EX|DOUT\(110) ) + ( \ID_EX|DOUT\(144) ) + ( \BLOCO_EX|Somador2|Add0~38\ ))
-- \BLOCO_EX|Somador2|Add0~34\ = CARRY(( \ID_EX|DOUT\(110) ) + ( \ID_EX|DOUT\(144) ) + ( \BLOCO_EX|Somador2|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ID_EX|ALT_INV_DOUT\(110),
	dataf => \ID_EX|ALT_INV_DOUT\(144),
	cin => \BLOCO_EX|Somador2|Add0~38\,
	sumout => \BLOCO_EX|Somador2|Add0~33_sumout\,
	cout => \BLOCO_EX|Somador2|Add0~34\);

\BLOCO_EX|Somador2|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|Somador2|Add0~41_sumout\ = SUM(( \ID_EX|DOUT\(111) ) + ( \ID_EX|DOUT\(145) ) + ( \BLOCO_EX|Somador2|Add0~34\ ))
-- \BLOCO_EX|Somador2|Add0~42\ = CARRY(( \ID_EX|DOUT\(111) ) + ( \ID_EX|DOUT\(145) ) + ( \BLOCO_EX|Somador2|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ID_EX|ALT_INV_DOUT\(111),
	dataf => \ID_EX|ALT_INV_DOUT\(145),
	cin => \BLOCO_EX|Somador2|Add0~34\,
	sumout => \BLOCO_EX|Somador2|Add0~41_sumout\,
	cout => \BLOCO_EX|Somador2|Add0~42\);

\BLOCO_EX|Somador2|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|Somador2|Add0~49_sumout\ = SUM(( \ID_EX|DOUT\(112) ) + ( \ID_EX|DOUT\(146) ) + ( \BLOCO_EX|Somador2|Add0~42\ ))
-- \BLOCO_EX|Somador2|Add0~50\ = CARRY(( \ID_EX|DOUT\(112) ) + ( \ID_EX|DOUT\(146) ) + ( \BLOCO_EX|Somador2|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ID_EX|ALT_INV_DOUT\(112),
	dataf => \ID_EX|ALT_INV_DOUT\(146),
	cin => \BLOCO_EX|Somador2|Add0~42\,
	sumout => \BLOCO_EX|Somador2|Add0~49_sumout\,
	cout => \BLOCO_EX|Somador2|Add0~50\);

\BLOCO_EX|Somador2|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|Somador2|Add0~53_sumout\ = SUM(( \ID_EX|DOUT\(113) ) + ( \ID_EX|DOUT\(147) ) + ( \BLOCO_EX|Somador2|Add0~50\ ))
-- \BLOCO_EX|Somador2|Add0~54\ = CARRY(( \ID_EX|DOUT\(113) ) + ( \ID_EX|DOUT\(147) ) + ( \BLOCO_EX|Somador2|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ID_EX|ALT_INV_DOUT\(113),
	dataf => \ID_EX|ALT_INV_DOUT\(147),
	cin => \BLOCO_EX|Somador2|Add0~50\,
	sumout => \BLOCO_EX|Somador2|Add0~53_sumout\,
	cout => \BLOCO_EX|Somador2|Add0~54\);

\BLOCO_EX|Somador2|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|Somador2|Add0~45_sumout\ = SUM(( \ID_EX|DOUT\(114) ) + ( \ID_EX|DOUT\(148) ) + ( \BLOCO_EX|Somador2|Add0~54\ ))
-- \BLOCO_EX|Somador2|Add0~46\ = CARRY(( \ID_EX|DOUT\(114) ) + ( \ID_EX|DOUT\(148) ) + ( \BLOCO_EX|Somador2|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ID_EX|ALT_INV_DOUT\(114),
	dataf => \ID_EX|ALT_INV_DOUT\(148),
	cin => \BLOCO_EX|Somador2|Add0~54\,
	sumout => \BLOCO_EX|Somador2|Add0~45_sumout\,
	cout => \BLOCO_EX|Somador2|Add0~46\);

\BLOCO_IF|ROM1|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_IF|ROM1|Mux3~0_combout\ = (!\BLOCO_IF|PC_REG|DOUT\(3) & !\BLOCO_IF|PC_REG|DOUT\(6))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(3),
	datab => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(6),
	combout => \BLOCO_IF|ROM1|Mux3~0_combout\);

\BLOCO_IF|ROM1|Mux26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_IF|ROM1|Mux26~0_combout\ = ( \BLOCO_IF|ROM1|Mux3~0_combout\ & ( (\BLOCO_IF|PC_REG|DOUT\(2) & (!\BLOCO_IF|PC_REG|DOUT\(4) & (\BLOCO_IF|PC_REG|DOUT\(7) & !\BLOCO_IF|PC_REG|DOUT\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000000000000000000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(2),
	datab => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(4),
	datac => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(7),
	datad => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(5),
	datae => \BLOCO_IF|ROM1|ALT_INV_Mux3~0_combout\,
	combout => \BLOCO_IF|ROM1|Mux26~0_combout\);

\IF_ID|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_IF|ROM1|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|DOUT\(25));

\BLOCO_IF|ROM1|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_IF|ROM1|Mux6~0_combout\ = ( !\BLOCO_IF|PC_REG|DOUT\(6) & ( \BLOCO_IF|PC_REG|DOUT\(7) & ( (!\BLOCO_IF|PC_REG|DOUT\(3) & (!\BLOCO_IF|PC_REG|DOUT\(5) & (!\BLOCO_IF|PC_REG|DOUT\(4) & \BLOCO_IF|PC_REG|DOUT\(2)))) ) ) ) # ( \BLOCO_IF|PC_REG|DOUT\(6) & ( 
-- !\BLOCO_IF|PC_REG|DOUT\(7) & ( (\BLOCO_IF|PC_REG|DOUT\(3) & (!\BLOCO_IF|PC_REG|DOUT\(4) & (!\BLOCO_IF|PC_REG|DOUT\(5) $ (\BLOCO_IF|PC_REG|DOUT\(2))))) ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT\(6) & ( !\BLOCO_IF|PC_REG|DOUT\(7) & ( ((!\BLOCO_IF|PC_REG|DOUT\(3) & 
-- (\BLOCO_IF|PC_REG|DOUT\(5))) # (\BLOCO_IF|PC_REG|DOUT\(3) & (!\BLOCO_IF|PC_REG|DOUT\(5) & \BLOCO_IF|PC_REG|DOUT\(2)))) # (\BLOCO_IF|PC_REG|DOUT\(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010111101101111010000000001000000000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(3),
	datab => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(5),
	datac => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(4),
	datad => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(2),
	datae => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(6),
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(7),
	combout => \BLOCO_IF|ROM1|Mux6~0_combout\);

\IF_ID|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_IF|ROM1|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|DOUT\(24));

\BLOCO_IF|ROM1|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_IF|ROM1|Mux9~0_combout\ = ( !\BLOCO_IF|PC_REG|DOUT\(6) & ( \BLOCO_IF|PC_REG|DOUT\(7) & ( (!\BLOCO_IF|PC_REG|DOUT\(5) & (!\BLOCO_IF|PC_REG|DOUT\(4) & (\BLOCO_IF|PC_REG|DOUT\(2) & !\BLOCO_IF|PC_REG|DOUT\(3)))) ) ) ) # ( \BLOCO_IF|PC_REG|DOUT\(6) & ( 
-- !\BLOCO_IF|PC_REG|DOUT\(7) & ( (!\BLOCO_IF|PC_REG|DOUT\(5) & (!\BLOCO_IF|PC_REG|DOUT\(4) & (!\BLOCO_IF|PC_REG|DOUT\(2) & \BLOCO_IF|PC_REG|DOUT\(3)))) ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT\(6) & ( !\BLOCO_IF|PC_REG|DOUT\(7) & ( (!\BLOCO_IF|PC_REG|DOUT\(5) & 
-- (((\BLOCO_IF|PC_REG|DOUT\(2) & \BLOCO_IF|PC_REG|DOUT\(3))) # (\BLOCO_IF|PC_REG|DOUT\(4)))) # (\BLOCO_IF|PC_REG|DOUT\(5) & ((!\BLOCO_IF|PC_REG|DOUT\(4) & (!\BLOCO_IF|PC_REG|DOUT\(2) & !\BLOCO_IF|PC_REG|DOUT\(3))) # (\BLOCO_IF|PC_REG|DOUT\(4) & 
-- ((\BLOCO_IF|PC_REG|DOUT\(3)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110001000111011000000001000000000001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(5),
	datab => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(4),
	datac => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(2),
	datad => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(3),
	datae => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(6),
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(7),
	combout => \BLOCO_IF|ROM1|Mux9~0_combout\);

\IF_ID|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_IF|ROM1|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|DOUT\(21));

\BLOCO_IF|ROM1|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_IF|ROM1|Mux8~0_combout\ = ( \BLOCO_IF|PC_REG|DOUT\(5) & ( (!\BLOCO_IF|PC_REG|DOUT\(3) & (!\BLOCO_IF|PC_REG|DOUT\(4) & !\BLOCO_IF|PC_REG|DOUT\(7))) ) ) # ( !\BLOCO_IF|PC_REG|DOUT\(5) & ( (!\BLOCO_IF|PC_REG|DOUT\(4) & (!\BLOCO_IF|PC_REG|DOUT\(3) & 
-- (\BLOCO_IF|PC_REG|DOUT\(2) & \BLOCO_IF|PC_REG|DOUT\(7)))) # (\BLOCO_IF|PC_REG|DOUT\(4) & (!\BLOCO_IF|PC_REG|DOUT\(7) & ((!\BLOCO_IF|PC_REG|DOUT\(3)) # (\BLOCO_IF|PC_REG|DOUT\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101100100000101000000000000000001011001000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(3),
	datab => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(2),
	datac => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(4),
	datad => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(7),
	datae => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(5),
	combout => \BLOCO_IF|ROM1|Mux8~0_combout\);

\IF_ID|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_IF|ROM1|Mux8~0_combout\,
	sclr => \BLOCO_IF|PC_REG|DOUT\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|DOUT\(22));

\BLOCO_IF|ROM1|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_IF|ROM1|Mux7~0_combout\ = ( !\BLOCO_IF|PC_REG|DOUT\(5) & ( !\BLOCO_IF|PC_REG|DOUT\(6) & ( (\BLOCO_IF|PC_REG|DOUT\(2) & (!\BLOCO_IF|PC_REG|DOUT\(3) & (!\BLOCO_IF|PC_REG|DOUT\(4) $ (!\BLOCO_IF|PC_REG|DOUT\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010001000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(2),
	datab => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(3),
	datac => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(4),
	datad => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(7),
	datae => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(5),
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(6),
	combout => \BLOCO_IF|ROM1|Mux7~0_combout\);

\IF_ID|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_IF|ROM1|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|DOUT\(23));

\BLOCO_ID|BANCO_REG|saidaA[24]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ = ( !\IF_ID|DOUT\(25) & ( ((!\IF_ID|DOUT\(24) & ((\IF_ID|DOUT\(22)) # (\IF_ID|DOUT\(21))))) # (\IF_ID|DOUT\(23)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101011111111000000000000000000101010111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(24),
	datab => \IF_ID|ALT_INV_DOUT\(21),
	datac => \IF_ID|ALT_INV_DOUT\(22),
	datad => \IF_ID|ALT_INV_DOUT\(23),
	datae => \IF_ID|ALT_INV_DOUT\(25),
	combout => \BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\);

\BLOCO_ID|BANCO_REG|saidaA[0]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\ = (\IF_ID|DOUT\(24) & (!\IF_ID|DOUT\(23) & !\IF_ID|DOUT\(25)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010000000100000001000000010000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(24),
	datab => \IF_ID|ALT_INV_DOUT\(23),
	datac => \IF_ID|ALT_INV_DOUT\(25),
	combout => \BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\);

\BLOCO_IF|ROM1|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_IF|ROM1|Mux1~0_combout\ = ( !\BLOCO_IF|PC_REG|DOUT\(7) & ( !\BLOCO_IF|PC_REG|DOUT\(6) & ( (!\BLOCO_IF|PC_REG|DOUT\(2) & (((!\BLOCO_IF|PC_REG|DOUT\(4)) # (!\BLOCO_IF|PC_REG|DOUT\(5))))) # (\BLOCO_IF|PC_REG|DOUT\(2) & ((!\BLOCO_IF|PC_REG|DOUT\(4) & 
-- ((!\BLOCO_IF|PC_REG|DOUT\(5)))) # (\BLOCO_IF|PC_REG|DOUT\(4) & (!\BLOCO_IF|PC_REG|DOUT\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111010100100000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(2),
	datab => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(3),
	datac => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(4),
	datad => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(5),
	datae => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(7),
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(6),
	combout => \BLOCO_IF|ROM1|Mux1~0_combout\);

\IF_ID|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_IF|ROM1|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|DOUT\(29));

\BLOCO_IF|ROM1|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_IF|ROM1|Mux2~0_combout\ = ( \BLOCO_IF|PC_REG|DOUT\(6) & ( (\BLOCO_IF|PC_REG|DOUT\(3) & (!\BLOCO_IF|PC_REG|DOUT\(4) & (!\BLOCO_IF|PC_REG|DOUT\(2) $ (\BLOCO_IF|PC_REG|DOUT\(5))))) ) ) # ( !\BLOCO_IF|PC_REG|DOUT\(6) & ( (!\BLOCO_IF|PC_REG|DOUT\(3) & 
-- ((!\BLOCO_IF|PC_REG|DOUT\(5)) # ((!\BLOCO_IF|PC_REG|DOUT\(2) & !\BLOCO_IF|PC_REG|DOUT\(4))))) # (\BLOCO_IF|PC_REG|DOUT\(3) & (((!\BLOCO_IF|PC_REG|DOUT\(4) & !\BLOCO_IF|PC_REG|DOUT\(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110010000000001000000001000011111100100000000010000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(2),
	datab => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(3),
	datac => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(4),
	datad => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(5),
	datae => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(6),
	combout => \BLOCO_IF|ROM1|Mux2~0_combout\);

\IF_ID|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_IF|ROM1|Mux2~0_combout\,
	sclr => \BLOCO_IF|PC_REG|DOUT\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|DOUT\(28));

\BLOCO_IF|ROM1|Mux3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_IF|ROM1|Mux3~1_combout\ = ( !\BLOCO_IF|PC_REG|DOUT\(6) & ( \BLOCO_IF|PC_REG|DOUT\(7) & ( (!\BLOCO_IF|PC_REG|DOUT\(3) & (!\BLOCO_IF|PC_REG|DOUT\(5) & (\BLOCO_IF|PC_REG|DOUT\(4) & \BLOCO_IF|PC_REG|DOUT\(2)))) ) ) ) # ( \BLOCO_IF|PC_REG|DOUT\(6) & ( 
-- !\BLOCO_IF|PC_REG|DOUT\(7) & ( (\BLOCO_IF|PC_REG|DOUT\(3) & (!\BLOCO_IF|PC_REG|DOUT\(5) & (\BLOCO_IF|PC_REG|DOUT\(4) & !\BLOCO_IF|PC_REG|DOUT\(2)))) ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT\(6) & ( !\BLOCO_IF|PC_REG|DOUT\(7) & ( (!\BLOCO_IF|PC_REG|DOUT\(3) & 
-- ((!\BLOCO_IF|PC_REG|DOUT\(5) & (!\BLOCO_IF|PC_REG|DOUT\(4))) # (\BLOCO_IF|PC_REG|DOUT\(5) & (\BLOCO_IF|PC_REG|DOUT\(4) & \BLOCO_IF|PC_REG|DOUT\(2))))) # (\BLOCO_IF|PC_REG|DOUT\(3) & (!\BLOCO_IF|PC_REG|DOUT\(4) & ((!\BLOCO_IF|PC_REG|DOUT\(2)) # 
-- (\BLOCO_IF|PC_REG|DOUT\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101000010010010000001000000000000000000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(3),
	datab => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(5),
	datac => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(4),
	datad => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(2),
	datae => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(6),
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(7),
	combout => \BLOCO_IF|ROM1|Mux3~1_combout\);

\IF_ID|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_IF|ROM1|Mux3~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|DOUT\(27));

\BLOCO_IF|ROM1|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_IF|ROM1|Mux4~0_combout\ = ( \BLOCO_IF|PC_REG|DOUT\(6) & ( (\BLOCO_IF|PC_REG|DOUT\(3) & ((!\BLOCO_IF|PC_REG|DOUT\(2) & (\BLOCO_IF|PC_REG|DOUT\(4) & !\BLOCO_IF|PC_REG|DOUT\(5))) # (\BLOCO_IF|PC_REG|DOUT\(2) & (!\BLOCO_IF|PC_REG|DOUT\(4) & 
-- \BLOCO_IF|PC_REG|DOUT\(5))))) ) ) # ( !\BLOCO_IF|PC_REG|DOUT\(6) & ( (!\BLOCO_IF|PC_REG|DOUT\(3) & ((!\BLOCO_IF|PC_REG|DOUT\(5)))) # (\BLOCO_IF|PC_REG|DOUT\(3) & (!\BLOCO_IF|PC_REG|DOUT\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110000110000000000100001000011111100001100000000001000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(2),
	datab => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(3),
	datac => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(4),
	datad => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(5),
	datae => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(6),
	combout => \BLOCO_IF|ROM1|Mux4~0_combout\);

\IF_ID|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_IF|ROM1|Mux4~0_combout\,
	sclr => \BLOCO_IF|PC_REG|DOUT\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|DOUT\(26));

\BLOCO_ID|decoderInstru1|OUTPUT[5]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|decoderInstru1|OUTPUT[5]~10_combout\ = ( \IF_ID|DOUT\(26) & ( (!\IF_ID|DOUT\(31) & (\IF_ID|DOUT\(27) & (!\IF_ID|DOUT\(29) $ (\IF_ID|DOUT\(28))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000001000000000000000000000000010000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(31),
	datab => \IF_ID|ALT_INV_DOUT\(29),
	datac => \IF_ID|ALT_INV_DOUT\(28),
	datad => \IF_ID|ALT_INV_DOUT\(27),
	datae => \IF_ID|ALT_INV_DOUT\(26),
	combout => \BLOCO_ID|decoderInstru1|OUTPUT[5]~10_combout\);

\ID_EX|DOUT[178]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|decoderInstru1|OUTPUT[5]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(178));

\EX_MEM|DOUT[166]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(178),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(166));

\MEM_WB|DOUT[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(166),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(69));

\BLOCO_ID|decoderOPCODE|Equal9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|decoderOPCODE|Equal9~0_combout\ = ( \IF_ID|DOUT\(26) & ( (\IF_ID|DOUT\(31) & (!\IF_ID|DOUT\(29) & (!\IF_ID|DOUT\(28) & \IF_ID|DOUT\(27)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(31),
	datab => \IF_ID|ALT_INV_DOUT\(29),
	datac => \IF_ID|ALT_INV_DOUT\(28),
	datad => \IF_ID|ALT_INV_DOUT\(27),
	datae => \IF_ID|ALT_INV_DOUT\(26),
	combout => \BLOCO_ID|decoderOPCODE|Equal9~0_combout\);

\ID_EX|DOUT[174]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|decoderOPCODE|Equal9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(174));

\EX_MEM|DOUT[162]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(174),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(162));

\BLOCO_IF|ROM1|Mux18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_IF|ROM1|Mux18~0_combout\ = ( \BLOCO_IF|PC_REG|DOUT\(6) & ( (\BLOCO_IF|PC_REG|DOUT\(3) & (!\BLOCO_IF|PC_REG|DOUT\(2) & (!\BLOCO_IF|PC_REG|DOUT\(4) & !\BLOCO_IF|PC_REG|DOUT\(5)))) ) ) # ( !\BLOCO_IF|PC_REG|DOUT\(6) & ( (!\BLOCO_IF|PC_REG|DOUT\(4) & 
-- (!\BLOCO_IF|PC_REG|DOUT\(3) & (!\BLOCO_IF|PC_REG|DOUT\(2) $ (!\BLOCO_IF|PC_REG|DOUT\(5))))) # (\BLOCO_IF|PC_REG|DOUT\(4) & ((!\BLOCO_IF|PC_REG|DOUT\(2) & (!\BLOCO_IF|PC_REG|DOUT\(3))) # (\BLOCO_IF|PC_REG|DOUT\(2) & ((\BLOCO_IF|PC_REG|DOUT\(5)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100010001011010000000000000000101000100010110100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(3),
	datab => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(2),
	datac => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(4),
	datad => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(5),
	datae => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(6),
	combout => \BLOCO_IF|ROM1|Mux18~0_combout\);

\IF_ID|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_IF|ROM1|Mux18~0_combout\,
	sclr => \BLOCO_IF|PC_REG|DOUT\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|DOUT\(11));

\ID_EX|DOUT[120]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \IF_ID|DOUT\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(120));

\BLOCO_ID|decoderInstru1|OUTPUT~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|decoderInstru1|OUTPUT~0_combout\ = ( \IF_ID|DOUT\(2) & ( \IF_ID|DOUT\(0) & ( (\IF_ID|DOUT\(5) & (!\IF_ID|DOUT\(1) & (!\IF_ID|DOUT\(10) & !\IF_ID|DOUT\(3)))) ) ) ) # ( \IF_ID|DOUT\(2) & ( !\IF_ID|DOUT\(0) & ( (\IF_ID|DOUT\(5) & (!\IF_ID|DOUT\(1) 
-- & (!\IF_ID|DOUT\(10) & !\IF_ID|DOUT\(3)))) ) ) ) # ( !\IF_ID|DOUT\(2) & ( !\IF_ID|DOUT\(0) & ( (\IF_ID|DOUT\(5) & (!\IF_ID|DOUT\(10) & ((!\IF_ID|DOUT\(3)) # (\IF_ID|DOUT\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000010000010000000000000000000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(5),
	datab => \IF_ID|ALT_INV_DOUT\(1),
	datac => \IF_ID|ALT_INV_DOUT\(10),
	datad => \IF_ID|ALT_INV_DOUT\(3),
	datae => \IF_ID|ALT_INV_DOUT\(2),
	dataf => \IF_ID|ALT_INV_DOUT\(0),
	combout => \BLOCO_ID|decoderInstru1|OUTPUT~0_combout\);

\BLOCO_ID|decoderInstru1|OUTPUT~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|decoderInstru1|OUTPUT~1_combout\ = ( !\IF_ID|DOUT\(26) & ( \BLOCO_ID|decoderInstru1|OUTPUT~0_combout\ & ( (!\IF_ID|DOUT\(31) & (!\IF_ID|DOUT\(29) & (!\IF_ID|DOUT\(28) & !\IF_ID|DOUT\(27)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(31),
	datab => \IF_ID|ALT_INV_DOUT\(29),
	datac => \IF_ID|ALT_INV_DOUT\(28),
	datad => \IF_ID|ALT_INV_DOUT\(27),
	datae => \IF_ID|ALT_INV_DOUT\(26),
	dataf => \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT~0_combout\,
	combout => \BLOCO_ID|decoderInstru1|OUTPUT~1_combout\);

\ID_EX|DOUT[183]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|decoderInstru1|OUTPUT~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(183));

\BLOCO_ID|decoderOPCODE|Equal4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|decoderOPCODE|Equal4~0_combout\ = ( \IF_ID|DOUT\(26) & ( (!\IF_ID|DOUT\(31) & (!\IF_ID|DOUT\(29) & (!\IF_ID|DOUT\(28) & \IF_ID|DOUT\(27)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(31),
	datab => \IF_ID|ALT_INV_DOUT\(29),
	datac => \IF_ID|ALT_INV_DOUT\(28),
	datad => \IF_ID|ALT_INV_DOUT\(27),
	datae => \IF_ID|ALT_INV_DOUT\(26),
	combout => \BLOCO_ID|decoderOPCODE|Equal4~0_combout\);

\ID_EX|DOUT[184]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|decoderOPCODE|Equal4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(184));

\BLOCO_IF|ROM1|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_IF|ROM1|Mux13~0_combout\ = ( \BLOCO_IF|PC_REG|DOUT\(6) & ( (\BLOCO_IF|PC_REG|DOUT\(3) & (\BLOCO_IF|PC_REG|DOUT\(2) & (!\BLOCO_IF|PC_REG|DOUT\(4) & \BLOCO_IF|PC_REG|DOUT\(5)))) ) ) # ( !\BLOCO_IF|PC_REG|DOUT\(6) & ( (!\BLOCO_IF|PC_REG|DOUT\(5) & 
-- ((!\BLOCO_IF|PC_REG|DOUT\(3)) # ((!\BLOCO_IF|PC_REG|DOUT\(4))))) # (\BLOCO_IF|PC_REG|DOUT\(5) & ((!\BLOCO_IF|PC_REG|DOUT\(2) & ((!\BLOCO_IF|PC_REG|DOUT\(4)))) # (\BLOCO_IF|PC_REG|DOUT\(2) & (!\BLOCO_IF|PC_REG|DOUT\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011100010000000000001000011111010111000100000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(3),
	datab => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(2),
	datac => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(4),
	datad => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(5),
	datae => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(6),
	combout => \BLOCO_IF|ROM1|Mux13~0_combout\);

\IF_ID|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_IF|ROM1|Mux13~0_combout\,
	sclr => \BLOCO_IF|PC_REG|DOUT\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|DOUT\(16));

\ID_EX|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \IF_ID|DOUT\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(8));

\BLOCO_EX|MUX_RD_RT|MUX_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|MUX_RD_RT|MUX_OUT[0]~0_combout\ = (!\ID_EX|DOUT\(183) & (((\ID_EX|DOUT\(8)) # (\ID_EX|DOUT\(184))))) # (\ID_EX|DOUT\(183) & (\ID_EX|DOUT\(120) & (!\ID_EX|DOUT\(184))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110011011100000111001101110000011100110111000001110011011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(120),
	datab => \ID_EX|ALT_INV_DOUT\(183),
	datac => \ID_EX|ALT_INV_DOUT\(184),
	datad => \ID_EX|ALT_INV_DOUT\(8),
	combout => \BLOCO_EX|MUX_RD_RT|MUX_OUT[0]~0_combout\);

\EX_MEM|DOUT[175]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_EX|MUX_RD_RT|MUX_OUT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(175));

\MEM_WB|DOUT[79]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(175),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(79));

\BLOCO_IF|ROM1|Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_IF|ROM1|Mux17~0_combout\ = ( !\BLOCO_IF|PC_REG|DOUT\(5) & ( \BLOCO_IF|PC_REG|DOUT\(6) & ( (\BLOCO_IF|PC_REG|DOUT\(3) & (!\BLOCO_IF|PC_REG|DOUT\(2) & (!\BLOCO_IF|PC_REG|DOUT\(4) & !\BLOCO_IF|PC_REG|DOUT\(7)))) ) ) ) # ( \BLOCO_IF|PC_REG|DOUT\(5) & ( 
-- !\BLOCO_IF|PC_REG|DOUT\(6) & ( (!\BLOCO_IF|PC_REG|DOUT\(3) & !\BLOCO_IF|PC_REG|DOUT\(7)) ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT\(5) & ( !\BLOCO_IF|PC_REG|DOUT\(6) & ( (\BLOCO_IF|PC_REG|DOUT\(3) & (!\BLOCO_IF|PC_REG|DOUT\(2) & (!\BLOCO_IF|PC_REG|DOUT\(4) & 
-- !\BLOCO_IF|PC_REG|DOUT\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000101010100000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(3),
	datab => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(2),
	datac => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(4),
	datad => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(7),
	datae => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(5),
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(6),
	combout => \BLOCO_IF|ROM1|Mux17~0_combout\);

\IF_ID|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_IF|ROM1|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|DOUT\(12));

\ID_EX|DOUT[121]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \IF_ID|DOUT\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(121));

\BLOCO_IF|ROM1|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_IF|ROM1|Mux12~0_combout\ = ( \BLOCO_IF|PC_REG|DOUT\(6) & ( (\BLOCO_IF|PC_REG|DOUT\(3) & (!\BLOCO_IF|PC_REG|DOUT\(2) & (!\BLOCO_IF|PC_REG|DOUT\(4) & !\BLOCO_IF|PC_REG|DOUT\(5)))) ) ) # ( !\BLOCO_IF|PC_REG|DOUT\(6) & ( (!\BLOCO_IF|PC_REG|DOUT\(5) & 
-- ((!\BLOCO_IF|PC_REG|DOUT\(3) & ((\BLOCO_IF|PC_REG|DOUT\(4)) # (\BLOCO_IF|PC_REG|DOUT\(2)))) # (\BLOCO_IF|PC_REG|DOUT\(3) & (!\BLOCO_IF|PC_REG|DOUT\(2))))) # (\BLOCO_IF|PC_REG|DOUT\(5) & (((\BLOCO_IF|PC_REG|DOUT\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110111000001111010000000000000001101110000011110100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(3),
	datab => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(2),
	datac => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(4),
	datad => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(5),
	datae => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(6),
	combout => \BLOCO_IF|ROM1|Mux12~0_combout\);

\IF_ID|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_IF|ROM1|Mux12~0_combout\,
	sclr => \BLOCO_IF|PC_REG|DOUT\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|DOUT\(17));

\ID_EX|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \IF_ID|DOUT\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(9));

\BLOCO_EX|MUX_RD_RT|MUX_OUT[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|MUX_RD_RT|MUX_OUT[1]~1_combout\ = (!\ID_EX|DOUT\(183) & (((\ID_EX|DOUT\(9)) # (\ID_EX|DOUT\(184))))) # (\ID_EX|DOUT\(183) & (\ID_EX|DOUT\(121) & (!\ID_EX|DOUT\(184))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110011011100000111001101110000011100110111000001110011011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(121),
	datab => \ID_EX|ALT_INV_DOUT\(183),
	datac => \ID_EX|ALT_INV_DOUT\(184),
	datad => \ID_EX|ALT_INV_DOUT\(9),
	combout => \BLOCO_EX|MUX_RD_RT|MUX_OUT[1]~1_combout\);

\EX_MEM|DOUT[176]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_EX|MUX_RD_RT|MUX_OUT[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(176));

\MEM_WB|DOUT[80]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(176),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(80));

\BLOCO_IF|ROM1|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_IF|ROM1|Mux16~0_combout\ = ( \BLOCO_IF|PC_REG|DOUT\(6) & ( (\BLOCO_IF|PC_REG|DOUT\(3) & (!\BLOCO_IF|PC_REG|DOUT\(2) & (!\BLOCO_IF|PC_REG|DOUT\(4) & !\BLOCO_IF|PC_REG|DOUT\(5)))) ) ) # ( !\BLOCO_IF|PC_REG|DOUT\(6) & ( (!\BLOCO_IF|PC_REG|DOUT\(3) & 
-- ((!\BLOCO_IF|PC_REG|DOUT\(2) $ (!\BLOCO_IF|PC_REG|DOUT\(4))) # (\BLOCO_IF|PC_REG|DOUT\(5)))) # (\BLOCO_IF|PC_REG|DOUT\(3) & (\BLOCO_IF|PC_REG|DOUT\(2) & (\BLOCO_IF|PC_REG|DOUT\(4) & !\BLOCO_IF|PC_REG|DOUT\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100110101010010000000000000000101001101010100100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(3),
	datab => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(2),
	datac => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(4),
	datad => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(5),
	datae => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(6),
	combout => \BLOCO_IF|ROM1|Mux16~0_combout\);

\IF_ID|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_IF|ROM1|Mux16~0_combout\,
	sclr => \BLOCO_IF|PC_REG|DOUT\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|DOUT\(13));

\ID_EX|DOUT[122]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \IF_ID|DOUT\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(122));

\BLOCO_IF|ROM1|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_IF|ROM1|Mux11~0_combout\ = ( \BLOCO_IF|PC_REG|DOUT\(6) & ( (\BLOCO_IF|PC_REG|DOUT\(3) & (\BLOCO_IF|PC_REG|DOUT\(2) & (!\BLOCO_IF|PC_REG|DOUT\(4) & \BLOCO_IF|PC_REG|DOUT\(5)))) ) ) # ( !\BLOCO_IF|PC_REG|DOUT\(6) & ( (!\BLOCO_IF|PC_REG|DOUT\(2) & 
-- (!\BLOCO_IF|PC_REG|DOUT\(4) & (!\BLOCO_IF|PC_REG|DOUT\(3) $ (!\BLOCO_IF|PC_REG|DOUT\(5))))) # (\BLOCO_IF|PC_REG|DOUT\(2) & (\BLOCO_IF|PC_REG|DOUT\(4) & ((!\BLOCO_IF|PC_REG|DOUT\(3)) # (\BLOCO_IF|PC_REG|DOUT\(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100001010000011000000000001000001000010100000110000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(3),
	datab => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(2),
	datac => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(4),
	datad => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(5),
	datae => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(6),
	combout => \BLOCO_IF|ROM1|Mux11~0_combout\);

\IF_ID|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_IF|ROM1|Mux11~0_combout\,
	sclr => \BLOCO_IF|PC_REG|DOUT\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|DOUT\(18));

\ID_EX|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \IF_ID|DOUT\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(10));

\BLOCO_EX|MUX_RD_RT|MUX_OUT[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|MUX_RD_RT|MUX_OUT[2]~2_combout\ = (!\ID_EX|DOUT\(183) & (((\ID_EX|DOUT\(10)) # (\ID_EX|DOUT\(184))))) # (\ID_EX|DOUT\(183) & (\ID_EX|DOUT\(122) & (!\ID_EX|DOUT\(184))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110011011100000111001101110000011100110111000001110011011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(122),
	datab => \ID_EX|ALT_INV_DOUT\(183),
	datac => \ID_EX|ALT_INV_DOUT\(184),
	datad => \ID_EX|ALT_INV_DOUT\(10),
	combout => \BLOCO_EX|MUX_RD_RT|MUX_OUT[2]~2_combout\);

\EX_MEM|DOUT[177]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_EX|MUX_RD_RT|MUX_OUT[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(177));

\MEM_WB|DOUT[81]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(177),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(81));

\BLOCO_IF|ROM1|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_IF|ROM1|Mux15~0_combout\ = ( \BLOCO_IF|PC_REG|DOUT\(6) & ( (\BLOCO_IF|PC_REG|DOUT\(3) & (!\BLOCO_IF|PC_REG|DOUT\(2) & (!\BLOCO_IF|PC_REG|DOUT\(4) & !\BLOCO_IF|PC_REG|DOUT\(5)))) ) ) # ( !\BLOCO_IF|PC_REG|DOUT\(6) & ( (!\BLOCO_IF|PC_REG|DOUT\(3) & 
-- (((\BLOCO_IF|PC_REG|DOUT\(5))))) # (\BLOCO_IF|PC_REG|DOUT\(3) & (\BLOCO_IF|PC_REG|DOUT\(4) & ((\BLOCO_IF|PC_REG|DOUT\(5)) # (\BLOCO_IF|PC_REG|DOUT\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110101111010000000000000000000001101011110100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(3),
	datab => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(2),
	datac => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(4),
	datad => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(5),
	datae => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(6),
	combout => \BLOCO_IF|ROM1|Mux15~0_combout\);

\IF_ID|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_IF|ROM1|Mux15~0_combout\,
	sclr => \BLOCO_IF|PC_REG|DOUT\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|DOUT\(14));

\ID_EX|DOUT[123]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \IF_ID|DOUT\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(123));

\BLOCO_IF|ROM1|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_IF|ROM1|Mux10~0_combout\ = ( \BLOCO_IF|PC_REG|DOUT\(6) & ( (\BLOCO_IF|PC_REG|DOUT\(3) & (!\BLOCO_IF|PC_REG|DOUT\(4) & (!\BLOCO_IF|PC_REG|DOUT\(2) $ (\BLOCO_IF|PC_REG|DOUT\(5))))) ) ) # ( !\BLOCO_IF|PC_REG|DOUT\(6) & ( (!\BLOCO_IF|PC_REG|DOUT\(3)) # 
-- ((!\BLOCO_IF|PC_REG|DOUT\(2)) # ((!\BLOCO_IF|PC_REG|DOUT\(4)) # (\BLOCO_IF|PC_REG|DOUT\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011111111010000000001000011111110111111110100000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(3),
	datab => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(2),
	datac => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(4),
	datad => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(5),
	datae => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(6),
	combout => \BLOCO_IF|ROM1|Mux10~0_combout\);

\IF_ID|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_IF|ROM1|Mux10~0_combout\,
	sclr => \BLOCO_IF|PC_REG|DOUT\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|DOUT\(19));

\ID_EX|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \IF_ID|DOUT\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(11));

\BLOCO_EX|MUX_RD_RT|MUX_OUT[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|MUX_RD_RT|MUX_OUT[3]~3_combout\ = (!\ID_EX|DOUT\(183) & (((\ID_EX|DOUT\(11)) # (\ID_EX|DOUT\(184))))) # (\ID_EX|DOUT\(183) & (\ID_EX|DOUT\(123) & (!\ID_EX|DOUT\(184))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110011011100000111001101110000011100110111000001110011011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(123),
	datab => \ID_EX|ALT_INV_DOUT\(183),
	datac => \ID_EX|ALT_INV_DOUT\(184),
	datad => \ID_EX|ALT_INV_DOUT\(11),
	combout => \BLOCO_EX|MUX_RD_RT|MUX_OUT[3]~3_combout\);

\EX_MEM|DOUT[178]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_EX|MUX_RD_RT|MUX_OUT[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(178));

\MEM_WB|DOUT[82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(178),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(82));

\BLOCO_IF|ROM1|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_IF|ROM1|Mux14~0_combout\ = ( !\BLOCO_IF|PC_REG|DOUT\(5) & ( \BLOCO_IF|PC_REG|DOUT\(6) & ( (\BLOCO_IF|PC_REG|DOUT\(3) & (!\BLOCO_IF|PC_REG|DOUT\(2) & (!\BLOCO_IF|PC_REG|DOUT\(4) & !\BLOCO_IF|PC_REG|DOUT\(7)))) ) ) ) # ( \BLOCO_IF|PC_REG|DOUT\(5) & ( 
-- !\BLOCO_IF|PC_REG|DOUT\(6) & ( (!\BLOCO_IF|PC_REG|DOUT\(3) & (!\BLOCO_IF|PC_REG|DOUT\(7) & (!\BLOCO_IF|PC_REG|DOUT\(2) $ (\BLOCO_IF|PC_REG|DOUT\(4))))) ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT\(5) & ( !\BLOCO_IF|PC_REG|DOUT\(6) & ( (!\BLOCO_IF|PC_REG|DOUT\(3) & 
-- (!\BLOCO_IF|PC_REG|DOUT\(7) & (!\BLOCO_IF|PC_REG|DOUT\(2) $ (!\BLOCO_IF|PC_REG|DOUT\(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100000000000100000100000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(3),
	datab => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(2),
	datac => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(4),
	datad => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(7),
	datae => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(5),
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(6),
	combout => \BLOCO_IF|ROM1|Mux14~0_combout\);

\IF_ID|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_IF|ROM1|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|DOUT\(15));

\ID_EX|DOUT[116]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \IF_ID|DOUT\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(116));

\BLOCO_EX|MUX_RD_RT|MUX_OUT[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|MUX_RD_RT|MUX_OUT[4]~4_combout\ = (!\ID_EX|DOUT\(183) & ((\ID_EX|DOUT\(184)))) # (\ID_EX|DOUT\(183) & (\ID_EX|DOUT\(116) & !\ID_EX|DOUT\(184)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110000011100000111000001110000011100000111000001110000011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(116),
	datab => \ID_EX|ALT_INV_DOUT\(183),
	datac => \ID_EX|ALT_INV_DOUT\(184),
	combout => \BLOCO_EX|MUX_RD_RT|MUX_OUT[4]~4_combout\);

\EX_MEM|DOUT[179]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_EX|MUX_RD_RT|MUX_OUT[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(179));

\MEM_WB|DOUT[83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(179),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(83));

\BLOCO_ID|decoderInstru1|OUTPUT[8]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|decoderInstru1|OUTPUT[8]~8_combout\ = ( \IF_ID|DOUT\(26) & ( \BLOCO_ID|decoderInstru1|OUTPUT~0_combout\ & ( (!\IF_ID|DOUT\(29) & (((!\IF_ID|DOUT\(28) & \IF_ID|DOUT\(27))))) # (\IF_ID|DOUT\(29) & (!\IF_ID|DOUT\(31) & (\IF_ID|DOUT\(28)))) ) ) ) # 
-- ( !\IF_ID|DOUT\(26) & ( \BLOCO_ID|decoderInstru1|OUTPUT~0_combout\ & ( (!\IF_ID|DOUT\(31) & ((!\IF_ID|DOUT\(29) & (!\IF_ID|DOUT\(28) & !\IF_ID|DOUT\(27))) # (\IF_ID|DOUT\(29) & ((!\IF_ID|DOUT\(28)) # (!\IF_ID|DOUT\(27)))))) ) ) ) # ( \IF_ID|DOUT\(26) & ( 
-- !\BLOCO_ID|decoderInstru1|OUTPUT~0_combout\ & ( (!\IF_ID|DOUT\(29) & (((!\IF_ID|DOUT\(28) & \IF_ID|DOUT\(27))))) # (\IF_ID|DOUT\(29) & (!\IF_ID|DOUT\(31) & (\IF_ID|DOUT\(28)))) ) ) ) # ( !\IF_ID|DOUT\(26) & ( !\BLOCO_ID|decoderInstru1|OUTPUT~0_combout\ & 
-- ( (!\IF_ID|DOUT\(31) & (\IF_ID|DOUT\(29) & ((!\IF_ID|DOUT\(28)) # (!\IF_ID|DOUT\(27))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100000000000101100001010100010001000000000001011000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(31),
	datab => \IF_ID|ALT_INV_DOUT\(29),
	datac => \IF_ID|ALT_INV_DOUT\(28),
	datad => \IF_ID|ALT_INV_DOUT\(27),
	datae => \IF_ID|ALT_INV_DOUT\(26),
	dataf => \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT~0_combout\,
	combout => \BLOCO_ID|decoderInstru1|OUTPUT[8]~8_combout\);

\BLOCO_ID|BANCO_REG|Decoder0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|Decoder0~8_combout\ = ( !\MEM_WB|DOUT\(83) & ( \BLOCO_ID|decoderInstru1|OUTPUT[8]~8_combout\ & ( (!\MEM_WB|DOUT\(79) & (!\MEM_WB|DOUT\(80) & (!\MEM_WB|DOUT\(81) & !\MEM_WB|DOUT\(82)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(79),
	datab => \MEM_WB|ALT_INV_DOUT\(80),
	datac => \MEM_WB|ALT_INV_DOUT\(81),
	datad => \MEM_WB|ALT_INV_DOUT\(82),
	datae => \MEM_WB|ALT_INV_DOUT\(83),
	dataf => \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[8]~8_combout\,
	combout => \BLOCO_ID|BANCO_REG|Decoder0~8_combout\);

\BLOCO_ID|BANCO_REG|registrador[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[7]~13_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[0][7]~q\);

\BLOCO_ID|BANCO_REG|Decoder0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|Decoder0~4_combout\ = ( !\MEM_WB|DOUT\(83) & ( \BLOCO_ID|decoderInstru1|OUTPUT[8]~8_combout\ & ( (!\MEM_WB|DOUT\(79) & (!\MEM_WB|DOUT\(80) & (\MEM_WB|DOUT\(81) & !\MEM_WB|DOUT\(82)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(79),
	datab => \MEM_WB|ALT_INV_DOUT\(80),
	datac => \MEM_WB|ALT_INV_DOUT\(81),
	datad => \MEM_WB|ALT_INV_DOUT\(82),
	datae => \MEM_WB|ALT_INV_DOUT\(83),
	dataf => \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[8]~8_combout\,
	combout => \BLOCO_ID|BANCO_REG|Decoder0~4_combout\);

\BLOCO_ID|BANCO_REG|registrador[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[7]~13_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[4][7]~q\);

\BLOCO_ID|BANCO_REG|Decoder0~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|Decoder0~28_combout\ = ( !\MEM_WB|DOUT\(83) & ( \BLOCO_ID|decoderInstru1|OUTPUT[8]~8_combout\ & ( (!\MEM_WB|DOUT\(79) & (!\MEM_WB|DOUT\(80) & (!\MEM_WB|DOUT\(81) & \MEM_WB|DOUT\(82)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(79),
	datab => \MEM_WB|ALT_INV_DOUT\(80),
	datac => \MEM_WB|ALT_INV_DOUT\(81),
	datad => \MEM_WB|ALT_INV_DOUT\(82),
	datae => \MEM_WB|ALT_INV_DOUT\(83),
	dataf => \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[8]~8_combout\,
	combout => \BLOCO_ID|BANCO_REG|Decoder0~28_combout\);

\BLOCO_ID|BANCO_REG|registrador[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[7]~13_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[8][7]~q\);

\BLOCO_ID|BANCO_REG|saidaB[7]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[7]~35_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[12][7]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[8][7]~q\ ) ) ) # ( \IF_ID|DOUT\(18) & ( 
-- !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[4][7]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[0][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][7]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][7]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][7]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][7]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[7]~35_combout\);

\BLOCO_ID|BANCO_REG|Decoder0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|Decoder0~9_combout\ = ( !\MEM_WB|DOUT\(83) & ( \BLOCO_ID|decoderInstru1|OUTPUT[8]~8_combout\ & ( (\MEM_WB|DOUT\(79) & (!\MEM_WB|DOUT\(80) & (!\MEM_WB|DOUT\(81) & !\MEM_WB|DOUT\(82)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(79),
	datab => \MEM_WB|ALT_INV_DOUT\(80),
	datac => \MEM_WB|ALT_INV_DOUT\(81),
	datad => \MEM_WB|ALT_INV_DOUT\(82),
	datae => \MEM_WB|ALT_INV_DOUT\(83),
	dataf => \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[8]~8_combout\,
	combout => \BLOCO_ID|BANCO_REG|Decoder0~9_combout\);

\BLOCO_ID|BANCO_REG|registrador[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[7]~13_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[1][7]~q\);

\BLOCO_ID|BANCO_REG|Decoder0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|Decoder0~5_combout\ = ( !\MEM_WB|DOUT\(83) & ( \BLOCO_ID|decoderInstru1|OUTPUT[8]~8_combout\ & ( (\MEM_WB|DOUT\(79) & (!\MEM_WB|DOUT\(80) & (\MEM_WB|DOUT\(81) & !\MEM_WB|DOUT\(82)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(79),
	datab => \MEM_WB|ALT_INV_DOUT\(80),
	datac => \MEM_WB|ALT_INV_DOUT\(81),
	datad => \MEM_WB|ALT_INV_DOUT\(82),
	datae => \MEM_WB|ALT_INV_DOUT\(83),
	dataf => \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[8]~8_combout\,
	combout => \BLOCO_ID|BANCO_REG|Decoder0~5_combout\);

\BLOCO_ID|BANCO_REG|registrador[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[7]~13_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[5][7]~q\);

\BLOCO_ID|BANCO_REG|Decoder0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|Decoder0~29_combout\ = ( !\MEM_WB|DOUT\(83) & ( \BLOCO_ID|decoderInstru1|OUTPUT[8]~8_combout\ & ( (\MEM_WB|DOUT\(79) & (!\MEM_WB|DOUT\(80) & (!\MEM_WB|DOUT\(81) & \MEM_WB|DOUT\(82)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(79),
	datab => \MEM_WB|ALT_INV_DOUT\(80),
	datac => \MEM_WB|ALT_INV_DOUT\(81),
	datad => \MEM_WB|ALT_INV_DOUT\(82),
	datae => \MEM_WB|ALT_INV_DOUT\(83),
	dataf => \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[8]~8_combout\,
	combout => \BLOCO_ID|BANCO_REG|Decoder0~29_combout\);

\BLOCO_ID|BANCO_REG|registrador[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[7]~13_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[9][7]~q\);

\BLOCO_ID|BANCO_REG|Decoder0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|Decoder0~1_combout\ = ( !\MEM_WB|DOUT\(83) & ( \BLOCO_ID|decoderInstru1|OUTPUT[8]~8_combout\ & ( (\MEM_WB|DOUT\(79) & (!\MEM_WB|DOUT\(80) & (\MEM_WB|DOUT\(81) & \MEM_WB|DOUT\(82)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(79),
	datab => \MEM_WB|ALT_INV_DOUT\(80),
	datac => \MEM_WB|ALT_INV_DOUT\(81),
	datad => \MEM_WB|ALT_INV_DOUT\(82),
	datae => \MEM_WB|ALT_INV_DOUT\(83),
	dataf => \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[8]~8_combout\,
	combout => \BLOCO_ID|BANCO_REG|Decoder0~1_combout\);

\BLOCO_ID|BANCO_REG|registrador[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[7]~13_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[13][7]~q\);

\BLOCO_ID|BANCO_REG|saidaB[7]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[7]~36_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[13][7]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[9][7]~q\ ) ) ) # ( \IF_ID|DOUT\(18) & ( 
-- !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[5][7]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[1][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][7]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][7]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][7]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][7]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[7]~36_combout\);

\BLOCO_ID|BANCO_REG|Decoder0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|Decoder0~10_combout\ = ( !\MEM_WB|DOUT\(83) & ( \BLOCO_ID|decoderInstru1|OUTPUT[8]~8_combout\ & ( (!\MEM_WB|DOUT\(79) & (\MEM_WB|DOUT\(80) & (!\MEM_WB|DOUT\(81) & !\MEM_WB|DOUT\(82)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(79),
	datab => \MEM_WB|ALT_INV_DOUT\(80),
	datac => \MEM_WB|ALT_INV_DOUT\(81),
	datad => \MEM_WB|ALT_INV_DOUT\(82),
	datae => \MEM_WB|ALT_INV_DOUT\(83),
	dataf => \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[8]~8_combout\,
	combout => \BLOCO_ID|BANCO_REG|Decoder0~10_combout\);

\BLOCO_ID|BANCO_REG|registrador[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[7]~13_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[2][7]~q\);

\BLOCO_ID|BANCO_REG|Decoder0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|Decoder0~6_combout\ = ( !\MEM_WB|DOUT\(83) & ( \BLOCO_ID|decoderInstru1|OUTPUT[8]~8_combout\ & ( (!\MEM_WB|DOUT\(79) & (\MEM_WB|DOUT\(80) & (\MEM_WB|DOUT\(81) & !\MEM_WB|DOUT\(82)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(79),
	datab => \MEM_WB|ALT_INV_DOUT\(80),
	datac => \MEM_WB|ALT_INV_DOUT\(81),
	datad => \MEM_WB|ALT_INV_DOUT\(82),
	datae => \MEM_WB|ALT_INV_DOUT\(83),
	dataf => \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[8]~8_combout\,
	combout => \BLOCO_ID|BANCO_REG|Decoder0~6_combout\);

\BLOCO_ID|BANCO_REG|registrador[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[7]~13_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[6][7]~q\);

\BLOCO_ID|BANCO_REG|Decoder0~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|Decoder0~30_combout\ = ( !\MEM_WB|DOUT\(83) & ( \BLOCO_ID|decoderInstru1|OUTPUT[8]~8_combout\ & ( (!\MEM_WB|DOUT\(79) & (\MEM_WB|DOUT\(80) & (!\MEM_WB|DOUT\(81) & \MEM_WB|DOUT\(82)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(79),
	datab => \MEM_WB|ALT_INV_DOUT\(80),
	datac => \MEM_WB|ALT_INV_DOUT\(81),
	datad => \MEM_WB|ALT_INV_DOUT\(82),
	datae => \MEM_WB|ALT_INV_DOUT\(83),
	dataf => \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[8]~8_combout\,
	combout => \BLOCO_ID|BANCO_REG|Decoder0~30_combout\);

\BLOCO_ID|BANCO_REG|registrador[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[7]~13_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[10][7]~q\);

\BLOCO_ID|BANCO_REG|Decoder0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|Decoder0~2_combout\ = ( !\MEM_WB|DOUT\(83) & ( \BLOCO_ID|decoderInstru1|OUTPUT[8]~8_combout\ & ( (!\MEM_WB|DOUT\(79) & (\MEM_WB|DOUT\(80) & (\MEM_WB|DOUT\(81) & \MEM_WB|DOUT\(82)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(79),
	datab => \MEM_WB|ALT_INV_DOUT\(80),
	datac => \MEM_WB|ALT_INV_DOUT\(81),
	datad => \MEM_WB|ALT_INV_DOUT\(82),
	datae => \MEM_WB|ALT_INV_DOUT\(83),
	dataf => \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[8]~8_combout\,
	combout => \BLOCO_ID|BANCO_REG|Decoder0~2_combout\);

\BLOCO_ID|BANCO_REG|registrador[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[7]~13_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[14][7]~q\);

\BLOCO_ID|BANCO_REG|saidaB[7]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[7]~37_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[14][7]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[10][7]~q\ ) ) ) # ( \IF_ID|DOUT\(18) & ( 
-- !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[6][7]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[2][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][7]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][7]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][7]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][7]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[7]~37_combout\);

\BLOCO_ID|BANCO_REG|Decoder0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|Decoder0~11_combout\ = ( !\MEM_WB|DOUT\(83) & ( \BLOCO_ID|decoderInstru1|OUTPUT[8]~8_combout\ & ( (\MEM_WB|DOUT\(79) & (\MEM_WB|DOUT\(80) & (!\MEM_WB|DOUT\(81) & !\MEM_WB|DOUT\(82)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(79),
	datab => \MEM_WB|ALT_INV_DOUT\(80),
	datac => \MEM_WB|ALT_INV_DOUT\(81),
	datad => \MEM_WB|ALT_INV_DOUT\(82),
	datae => \MEM_WB|ALT_INV_DOUT\(83),
	dataf => \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[8]~8_combout\,
	combout => \BLOCO_ID|BANCO_REG|Decoder0~11_combout\);

\BLOCO_ID|BANCO_REG|registrador[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[7]~13_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[3][7]~q\);

\BLOCO_ID|BANCO_REG|Decoder0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|Decoder0~7_combout\ = ( !\MEM_WB|DOUT\(83) & ( \BLOCO_ID|decoderInstru1|OUTPUT[8]~8_combout\ & ( (\MEM_WB|DOUT\(79) & (\MEM_WB|DOUT\(80) & (\MEM_WB|DOUT\(81) & !\MEM_WB|DOUT\(82)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(79),
	datab => \MEM_WB|ALT_INV_DOUT\(80),
	datac => \MEM_WB|ALT_INV_DOUT\(81),
	datad => \MEM_WB|ALT_INV_DOUT\(82),
	datae => \MEM_WB|ALT_INV_DOUT\(83),
	dataf => \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[8]~8_combout\,
	combout => \BLOCO_ID|BANCO_REG|Decoder0~7_combout\);

\BLOCO_ID|BANCO_REG|registrador[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[7]~13_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[7][7]~q\);

\BLOCO_ID|BANCO_REG|Decoder0~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|Decoder0~31_combout\ = ( !\MEM_WB|DOUT\(83) & ( \BLOCO_ID|decoderInstru1|OUTPUT[8]~8_combout\ & ( (\MEM_WB|DOUT\(79) & (\MEM_WB|DOUT\(80) & (!\MEM_WB|DOUT\(81) & \MEM_WB|DOUT\(82)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(79),
	datab => \MEM_WB|ALT_INV_DOUT\(80),
	datac => \MEM_WB|ALT_INV_DOUT\(81),
	datad => \MEM_WB|ALT_INV_DOUT\(82),
	datae => \MEM_WB|ALT_INV_DOUT\(83),
	dataf => \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[8]~8_combout\,
	combout => \BLOCO_ID|BANCO_REG|Decoder0~31_combout\);

\BLOCO_ID|BANCO_REG|registrador[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[7]~13_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[11][7]~q\);

\BLOCO_ID|BANCO_REG|Decoder0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|Decoder0~3_combout\ = ( !\MEM_WB|DOUT\(83) & ( \BLOCO_ID|decoderInstru1|OUTPUT[8]~8_combout\ & ( (\MEM_WB|DOUT\(79) & (\MEM_WB|DOUT\(80) & (\MEM_WB|DOUT\(81) & \MEM_WB|DOUT\(82)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(79),
	datab => \MEM_WB|ALT_INV_DOUT\(80),
	datac => \MEM_WB|ALT_INV_DOUT\(81),
	datad => \MEM_WB|ALT_INV_DOUT\(82),
	datae => \MEM_WB|ALT_INV_DOUT\(83),
	dataf => \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[8]~8_combout\,
	combout => \BLOCO_ID|BANCO_REG|Decoder0~3_combout\);

\BLOCO_ID|BANCO_REG|registrador[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[7]~13_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[15][7]~q\);

\BLOCO_ID|BANCO_REG|saidaB[7]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[7]~38_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[15][7]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[11][7]~q\ ) ) ) # ( \IF_ID|DOUT\(18) & ( 
-- !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[7][7]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[3][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][7]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][7]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][7]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][7]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[7]~38_combout\);

\BLOCO_ID|BANCO_REG|saidaB[7]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[7]~39_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|saidaB[7]~38_combout\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|saidaB[7]~37_combout\ ) ) ) # ( \IF_ID|DOUT\(16) & ( 
-- !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|saidaB[7]~36_combout\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|saidaB[7]~35_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[7]~35_combout\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[7]~36_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[7]~37_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[7]~38_combout\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[7]~39_combout\);

\BLOCO_ID|BANCO_REG|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|Equal0~0_combout\ = (!\IF_ID|DOUT\(16) & (!\IF_ID|DOUT\(17) & (!\IF_ID|DOUT\(18) & !\IF_ID|DOUT\(19))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(16),
	datab => \IF_ID|ALT_INV_DOUT\(17),
	datac => \IF_ID|ALT_INV_DOUT\(18),
	datad => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|Equal0~0_combout\);

\ID_EX|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|saidaB[7]~39_combout\,
	sclr => \BLOCO_ID|BANCO_REG|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(20));

\EX_MEM|DOUT[71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(71));

\BLOCO_ID|decoderInstru1|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|decoderInstru1|Equal0~0_combout\ = ( !\IF_ID|DOUT\(2) & ( !\IF_ID|DOUT\(0) & ( (!\IF_ID|DOUT\(5) & (!\IF_ID|DOUT\(1) & (!\IF_ID|DOUT\(10) & \IF_ID|DOUT\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(5),
	datab => \IF_ID|ALT_INV_DOUT\(1),
	datac => \IF_ID|ALT_INV_DOUT\(10),
	datad => \IF_ID|ALT_INV_DOUT\(3),
	datae => \IF_ID|ALT_INV_DOUT\(2),
	dataf => \IF_ID|ALT_INV_DOUT\(0),
	combout => \BLOCO_ID|decoderInstru1|Equal0~0_combout\);

\BLOCO_ID|decoderInstru1|OUTPUT~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|decoderInstru1|OUTPUT~2_combout\ = ( \IF_ID|DOUT\(26) & ( \BLOCO_ID|decoderInstru1|Equal0~0_combout\ & ( ((!\IF_ID|DOUT\(29) & ((!\IF_ID|DOUT\(27)) # (\IF_ID|DOUT\(28)))) # (\IF_ID|DOUT\(29) & (!\IF_ID|DOUT\(28)))) # (\IF_ID|DOUT\(31)) ) ) ) # ( 
-- !\IF_ID|DOUT\(26) & ( \BLOCO_ID|decoderInstru1|Equal0~0_combout\ & ( ((!\IF_ID|DOUT\(27) & (!\IF_ID|DOUT\(29))) # (\IF_ID|DOUT\(27) & ((\IF_ID|DOUT\(28))))) # (\IF_ID|DOUT\(31)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011011101010111111111110101111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(31),
	datab => \IF_ID|ALT_INV_DOUT\(29),
	datac => \IF_ID|ALT_INV_DOUT\(28),
	datad => \IF_ID|ALT_INV_DOUT\(27),
	datae => \IF_ID|ALT_INV_DOUT\(26),
	dataf => \BLOCO_ID|decoderInstru1|ALT_INV_Equal0~0_combout\,
	combout => \BLOCO_ID|decoderInstru1|OUTPUT~2_combout\);

\BLOCO_ID|decoderInstru1|OUTPUT[6]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|decoderInstru1|OUTPUT[6]~3_combout\ = ( \IF_ID|DOUT\(26) & ( (!\IF_ID|DOUT\(31) & (!\IF_ID|DOUT\(29) & (\IF_ID|DOUT\(28) & !\IF_ID|DOUT\(27)))) # (\IF_ID|DOUT\(31) & (\IF_ID|DOUT\(29) & (!\IF_ID|DOUT\(28) & \IF_ID|DOUT\(27)))) ) ) # ( 
-- !\IF_ID|DOUT\(26) & ( (!\IF_ID|DOUT\(31) & (!\IF_ID|DOUT\(29) & (\IF_ID|DOUT\(28) & !\IF_ID|DOUT\(27)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000001000000001000000000000000100000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(31),
	datab => \IF_ID|ALT_INV_DOUT\(29),
	datac => \IF_ID|ALT_INV_DOUT\(28),
	datad => \IF_ID|ALT_INV_DOUT\(27),
	datae => \IF_ID|ALT_INV_DOUT\(26),
	combout => \BLOCO_ID|decoderInstru1|OUTPUT[6]~3_combout\);

\BLOCO_ID|decoderInstru1|OUTPUT[6]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|decoderInstru1|OUTPUT[6]~4_combout\ = (!\BLOCO_ID|decoderOPCODE|Equal9~0_combout\ & (!\BLOCO_ID|decoderInstru1|OUTPUT[6]~3_combout\ & ((\BLOCO_ID|decoderInstru1|OUTPUT~2_combout\) # (\BLOCO_ID|decoderInstru1|OUTPUT~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101000000000001010100000000000101010000000000010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|decoderOPCODE|ALT_INV_Equal9~0_combout\,
	datab => \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT~1_combout\,
	datac => \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT~2_combout\,
	datad => \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[6]~3_combout\,
	combout => \BLOCO_ID|decoderInstru1|OUTPUT[6]~4_combout\);

\BLOCO_ID|decoderFUNCT|Equal2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|decoderFUNCT|Equal2~0_combout\ = (\IF_ID|DOUT\(5) & (!\IF_ID|DOUT\(10) & !\IF_ID|DOUT\(3)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010000000100000001000000010000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(5),
	datab => \IF_ID|ALT_INV_DOUT\(10),
	datac => \IF_ID|ALT_INV_DOUT\(3),
	combout => \BLOCO_ID|decoderFUNCT|Equal2~0_combout\);

\BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[1]~2_combout\ = ( !\BLOCO_ID|decoderInstru1|Equal0~0_combout\ & ( ((!\IF_ID|DOUT\(2)) # (!\BLOCO_ID|decoderFUNCT|Equal2~0_combout\)) # (\IF_ID|DOUT\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111011101000000000000000011111111110111010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(1),
	datab => \IF_ID|ALT_INV_DOUT\(2),
	datad => \BLOCO_ID|decoderFUNCT|ALT_INV_Equal2~0_combout\,
	datae => \BLOCO_ID|decoderInstru1|ALT_INV_Equal0~0_combout\,
	combout => \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[1]~2_combout\);

\BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[1]~3_combout\ = ( \BLOCO_ID|decoderInstru1|OUTPUT[6]~4_combout\ & ( \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[1]~2_combout\ ) ) # ( !\BLOCO_ID|decoderInstru1|OUTPUT[6]~4_combout\ & ( 
-- \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[1]~2_combout\ & ( ((!\IF_ID|DOUT\(29) & ((!\IF_ID|DOUT\(27)) # (\IF_ID|DOUT\(28)))) # (\IF_ID|DOUT\(29) & ((!\IF_ID|DOUT\(28)) # (\IF_ID|DOUT\(27))))) # (\IF_ID|DOUT\(31)) ) ) ) # ( 
-- !\BLOCO_ID|decoderInstru1|OUTPUT[6]~4_combout\ & ( !\BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[1]~2_combout\ & ( ((!\IF_ID|DOUT\(29) & ((!\IF_ID|DOUT\(27)) # (\IF_ID|DOUT\(28)))) # (\IF_ID|DOUT\(29) & ((!\IF_ID|DOUT\(28)) # (\IF_ID|DOUT\(27))))) # 
-- (\IF_ID|DOUT\(31)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110101111111000000000000000011111101011111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(31),
	datab => \IF_ID|ALT_INV_DOUT\(29),
	datac => \IF_ID|ALT_INV_DOUT\(28),
	datad => \IF_ID|ALT_INV_DOUT\(27),
	datae => \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[6]~4_combout\,
	dataf => \BLOCO_ID|MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[1]~2_combout\,
	combout => \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[1]~3_combout\);

\ID_EX|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(1));

\BLOCO_ID|decoderFUNCT|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|decoderFUNCT|Equal1~0_combout\ = ( !\IF_ID|DOUT\(2) & ( !\IF_ID|DOUT\(0) & ( (\IF_ID|DOUT\(5) & (\IF_ID|DOUT\(1) & (!\IF_ID|DOUT\(10) & \IF_ID|DOUT\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(5),
	datab => \IF_ID|ALT_INV_DOUT\(1),
	datac => \IF_ID|ALT_INV_DOUT\(10),
	datad => \IF_ID|ALT_INV_DOUT\(3),
	datae => \IF_ID|ALT_INV_DOUT\(2),
	dataf => \IF_ID|ALT_INV_DOUT\(0),
	combout => \BLOCO_ID|decoderFUNCT|Equal1~0_combout\);

\BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[0]~5_combout\ = ( \BLOCO_ID|decoderFUNCT|Equal2~0_combout\ & ( (!\IF_ID|DOUT\(2) & (\BLOCO_ID|decoderFUNCT|Equal1~0_combout\ & ((\IF_ID|DOUT\(0))))) # (\IF_ID|DOUT\(2) & ((!\IF_ID|DOUT\(1) & ((\IF_ID|DOUT\(0)))) # 
-- (\IF_ID|DOUT\(1) & (\BLOCO_ID|decoderFUNCT|Equal1~0_combout\)))) ) ) # ( !\BLOCO_ID|decoderFUNCT|Equal2~0_combout\ & ( \BLOCO_ID|decoderFUNCT|Equal1~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000010101110101010101010101010000000101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|decoderFUNCT|ALT_INV_Equal1~0_combout\,
	datab => \IF_ID|ALT_INV_DOUT\(1),
	datac => \IF_ID|ALT_INV_DOUT\(2),
	datad => \IF_ID|ALT_INV_DOUT\(0),
	datae => \BLOCO_ID|decoderFUNCT|ALT_INV_Equal2~0_combout\,
	combout => \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[0]~5_combout\);

\BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[0]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[0]~7_combout\ = ( !\BLOCO_ID|decoderInstru1|OUTPUT[6]~4_combout\ & ( (\IF_ID|DOUT\(29) & (!\IF_ID|DOUT\(31) & ((!\IF_ID|DOUT\(27) & (\IF_ID|DOUT\(28) & \IF_ID|DOUT\(26))) # (\IF_ID|DOUT\(27) & (!\IF_ID|DOUT\(28) & 
-- !\IF_ID|DOUT\(26)))))) ) ) # ( \BLOCO_ID|decoderInstru1|OUTPUT[6]~4_combout\ & ( (((\BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[0]~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001000010000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(27),
	datab => \IF_ID|ALT_INV_DOUT\(28),
	datac => \BLOCO_ID|MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[0]~5_combout\,
	datad => \IF_ID|ALT_INV_DOUT\(29),
	datae => \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[6]~4_combout\,
	dataf => \IF_ID|ALT_INV_DOUT\(31),
	datag => \IF_ID|ALT_INV_DOUT\(26),
	combout => \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[0]~7_combout\);

\ID_EX|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(0));

\BLOCO_ID|decoderOPCODE|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|decoderOPCODE|Equal0~0_combout\ = ( !\IF_ID|DOUT\(26) & ( (!\IF_ID|DOUT\(31) & (\IF_ID|DOUT\(29) & (!\IF_ID|DOUT\(28) & \IF_ID|DOUT\(27)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000000000000000000001000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(31),
	datab => \IF_ID|ALT_INV_DOUT\(29),
	datac => \IF_ID|ALT_INV_DOUT\(28),
	datad => \IF_ID|ALT_INV_DOUT\(27),
	datae => \IF_ID|ALT_INV_DOUT\(26),
	combout => \BLOCO_ID|decoderOPCODE|Equal0~0_combout\);

\BLOCO_ID|decoderOPCODE|Equal6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|decoderOPCODE|Equal6~0_combout\ = (!\IF_ID|DOUT\(31) & (!\IF_ID|DOUT\(29) & (\IF_ID|DOUT\(28) & !\IF_ID|DOUT\(27))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(31),
	datab => \IF_ID|ALT_INV_DOUT\(29),
	datac => \IF_ID|ALT_INV_DOUT\(28),
	datad => \IF_ID|ALT_INV_DOUT\(27),
	combout => \BLOCO_ID|decoderOPCODE|Equal6~0_combout\);

\BLOCO_ID|decoderFUNCT|Equal4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|decoderFUNCT|Equal4~0_combout\ = ( !\IF_ID|DOUT\(2) & ( !\IF_ID|DOUT\(0) & ( (\IF_ID|DOUT\(5) & (\IF_ID|DOUT\(1) & (!\IF_ID|DOUT\(10) & !\IF_ID|DOUT\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(5),
	datab => \IF_ID|ALT_INV_DOUT\(1),
	datac => \IF_ID|ALT_INV_DOUT\(10),
	datad => \IF_ID|ALT_INV_DOUT\(3),
	datae => \IF_ID|ALT_INV_DOUT\(2),
	dataf => \IF_ID|ALT_INV_DOUT\(0),
	combout => \BLOCO_ID|decoderFUNCT|Equal4~0_combout\);

\BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[0]~0_combout\ = ( \IF_ID|DOUT\(26) & ( (!\IF_ID|DOUT\(28) & (\IF_ID|DOUT\(27) & ((!\IF_ID|DOUT\(29)) # (\IF_ID|DOUT\(31))))) # (\IF_ID|DOUT\(28) & (!\IF_ID|DOUT\(31) & ((!\IF_ID|DOUT\(27))))) ) ) # ( !\IF_ID|DOUT\(26) 
-- & ( (!\IF_ID|DOUT\(31) & (!\IF_ID|DOUT\(27) $ (((!\IF_ID|DOUT\(29) & !\IF_ID|DOUT\(28)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101010000000000010101101000000101010100000000000101011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(31),
	datab => \IF_ID|ALT_INV_DOUT\(29),
	datac => \IF_ID|ALT_INV_DOUT\(28),
	datad => \IF_ID|ALT_INV_DOUT\(27),
	datae => \IF_ID|ALT_INV_DOUT\(26),
	combout => \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[0]~0_combout\);

\BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[0]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[0]~6_combout\ = (\BLOCO_ID|decoderFUNCT|Equal2~0_combout\ & ((!\IF_ID|DOUT\(2) & ((!\IF_ID|DOUT\(0)))) # (\IF_ID|DOUT\(2) & (!\IF_ID|DOUT\(1)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011100010000000001110001000000000111000100000000011100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(1),
	datab => \IF_ID|ALT_INV_DOUT\(2),
	datac => \IF_ID|ALT_INV_DOUT\(0),
	datad => \BLOCO_ID|decoderFUNCT|ALT_INV_Equal2~0_combout\,
	combout => \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[0]~6_combout\);

\BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[0]~1_combout\ = ( \BLOCO_ID|decoderInstru1|OUTPUT[6]~3_combout\ & ( \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[0]~6_combout\ & ( \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[0]~0_combout\ ) ) ) # ( 
-- !\BLOCO_ID|decoderInstru1|OUTPUT[6]~3_combout\ & ( \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[0]~6_combout\ & ( ((!\BLOCO_ID|decoderOPCODE|Equal9~0_combout\ & ((\BLOCO_ID|decoderInstru1|OUTPUT~2_combout\) # (\BLOCO_ID|decoderInstru1|OUTPUT~1_combout\)))) # 
-- (\BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[0]~0_combout\) ) ) ) # ( \BLOCO_ID|decoderInstru1|OUTPUT[6]~3_combout\ & ( !\BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[0]~6_combout\ & ( \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[0]~0_combout\ ) ) ) # ( 
-- !\BLOCO_ID|decoderInstru1|OUTPUT[6]~3_combout\ & ( !\BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[0]~6_combout\ & ( (\BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[0]~0_combout\ & (((!\BLOCO_ID|decoderInstru1|OUTPUT~1_combout\ & !\BLOCO_ID|decoderInstru1|OUTPUT~2_combout\)) 
-- # (\BLOCO_ID|decoderOPCODE|Equal9~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000100010001010101010101010101011101110111010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[0]~0_combout\,
	datab => \BLOCO_ID|decoderOPCODE|ALT_INV_Equal9~0_combout\,
	datac => \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT~1_combout\,
	datad => \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT~2_combout\,
	datae => \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[6]~3_combout\,
	dataf => \BLOCO_ID|MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[0]~6_combout\,
	combout => \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[0]~1_combout\);

\BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[2]~4_combout\ = ( \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[0]~1_combout\ & ( \BLOCO_ID|decoderInstru1|OUTPUT[6]~4_combout\ & ( \BLOCO_ID|decoderFUNCT|Equal4~0_combout\ ) ) ) # ( 
-- !\BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[0]~1_combout\ & ( \BLOCO_ID|decoderInstru1|OUTPUT[6]~4_combout\ & ( \BLOCO_ID|decoderFUNCT|Equal1~0_combout\ ) ) ) # ( \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[0]~1_combout\ & ( 
-- !\BLOCO_ID|decoderInstru1|OUTPUT[6]~4_combout\ & ( \BLOCO_ID|decoderOPCODE|Equal6~0_combout\ ) ) ) # ( !\BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[0]~1_combout\ & ( !\BLOCO_ID|decoderInstru1|OUTPUT[6]~4_combout\ & ( \BLOCO_ID|decoderOPCODE|Equal0~0_combout\ ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|decoderOPCODE|ALT_INV_Equal0~0_combout\,
	datab => \BLOCO_ID|decoderOPCODE|ALT_INV_Equal6~0_combout\,
	datac => \BLOCO_ID|decoderFUNCT|ALT_INV_Equal1~0_combout\,
	datad => \BLOCO_ID|decoderFUNCT|ALT_INV_Equal4~0_combout\,
	datae => \BLOCO_ID|MUX_FUNCT_OPCODE|ALT_INV_saida_MUX[0]~1_combout\,
	dataf => \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[6]~4_combout\,
	combout => \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[2]~4_combout\);

\ID_EX|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|MUX_FUNCT_OPCODE|saida_MUX[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(2));

\BLOCO_ID|BANCO_REG|registrador[12][0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|registrador[12][0]~0_combout\ = !\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[0]~8_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[0]~8_combout\,
	combout => \BLOCO_ID|BANCO_REG|registrador[12][0]~0_combout\);

\BLOCO_ID|BANCO_REG|Decoder0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|Decoder0~0_combout\ = ( !\MEM_WB|DOUT\(83) & ( \BLOCO_ID|decoderInstru1|OUTPUT[8]~8_combout\ & ( (!\MEM_WB|DOUT\(79) & (!\MEM_WB|DOUT\(80) & (\MEM_WB|DOUT\(81) & \MEM_WB|DOUT\(82)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(79),
	datab => \MEM_WB|ALT_INV_DOUT\(80),
	datac => \MEM_WB|ALT_INV_DOUT\(81),
	datad => \MEM_WB|ALT_INV_DOUT\(82),
	datae => \MEM_WB|ALT_INV_DOUT\(83),
	dataf => \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[8]~8_combout\,
	combout => \BLOCO_ID|BANCO_REG|Decoder0~0_combout\);

\BLOCO_ID|BANCO_REG|registrador[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|registrador[12][0]~0_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[12][0]~q\);

\BLOCO_ID|BANCO_REG|registrador[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[0]~8_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[13][0]~q\);

\BLOCO_ID|BANCO_REG|registrador[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[0]~8_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[14][0]~q\);

\BLOCO_ID|BANCO_REG|registrador[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[0]~8_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[15][0]~q\);

\BLOCO_ID|BANCO_REG|saidaA[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[0]~0_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[15][0]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[14][0]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & ( 
-- !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[13][0]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( !\BLOCO_ID|BANCO_REG|registrador[12][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][0]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][0]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][0]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][0]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[0]~0_combout\);

\BLOCO_ID|BANCO_REG|registrador[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[0]~8_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[4][0]~q\);

\BLOCO_ID|BANCO_REG|registrador[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[0]~8_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[5][0]~q\);

\BLOCO_ID|BANCO_REG|registrador[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[0]~8_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[6][0]~q\);

\BLOCO_ID|BANCO_REG|registrador[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[0]~8_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[7][0]~q\);

\BLOCO_ID|BANCO_REG|saidaA[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[0]~1_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[7][0]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[6][0]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & ( 
-- !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[5][0]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[4][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][0]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][0]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][0]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][0]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[0]~1_combout\);

\BLOCO_ID|BANCO_REG|registrador[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[0]~8_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[1][0]~q\);

\BLOCO_ID|BANCO_REG|registrador[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[0]~8_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[2][0]~q\);

\BLOCO_ID|BANCO_REG|registrador[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[0]~8_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[3][0]~q\);

\BLOCO_ID|BANCO_REG|saidaA[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[0]~2_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[3][0]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[2][0]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & ( 
-- !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[1][0]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[0][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][0]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][0]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][0]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][0]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[0]~2_combout\);

\BLOCO_ID|BANCO_REG|saidaA[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[0]~3_combout\ = ( \BLOCO_ID|BANCO_REG|saidaA[0]~2_combout\ & ( (!\IF_ID|DOUT\(24) & (((!\IF_ID|DOUT\(23)) # (\BLOCO_ID|BANCO_REG|saidaA[0]~1_combout\)))) # (\IF_ID|DOUT\(24) & (\BLOCO_ID|BANCO_REG|saidaA[0]~0_combout\)) ) ) # ( 
-- !\BLOCO_ID|BANCO_REG|saidaA[0]~2_combout\ & ( (!\IF_ID|DOUT\(24) & (((\IF_ID|DOUT\(23) & \BLOCO_ID|BANCO_REG|saidaA[0]~1_combout\)))) # (\IF_ID|DOUT\(24) & (\BLOCO_ID|BANCO_REG|saidaA[0]~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011011101100011011101100010001000110111011000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(24),
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~0_combout\,
	datac => \IF_ID|ALT_INV_DOUT\(23),
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~1_combout\,
	datae => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~2_combout\,
	combout => \BLOCO_ID|BANCO_REG|saidaA[0]~3_combout\);

\BLOCO_ID|BANCO_REG|Decoder0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|Decoder0~12_combout\ = ( \MEM_WB|DOUT\(83) & ( \BLOCO_ID|decoderInstru1|OUTPUT[8]~8_combout\ & ( (!\MEM_WB|DOUT\(79) & (!\MEM_WB|DOUT\(80) & (!\MEM_WB|DOUT\(81) & !\MEM_WB|DOUT\(82)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(79),
	datab => \MEM_WB|ALT_INV_DOUT\(80),
	datac => \MEM_WB|ALT_INV_DOUT\(81),
	datad => \MEM_WB|ALT_INV_DOUT\(82),
	datae => \MEM_WB|ALT_INV_DOUT\(83),
	dataf => \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[8]~8_combout\,
	combout => \BLOCO_ID|BANCO_REG|Decoder0~12_combout\);

\BLOCO_ID|BANCO_REG|registrador[16][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[0]~8_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[16][0]~q\);

\BLOCO_ID|BANCO_REG|Decoder0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|Decoder0~13_combout\ = ( \MEM_WB|DOUT\(83) & ( \BLOCO_ID|decoderInstru1|OUTPUT[8]~8_combout\ & ( (!\MEM_WB|DOUT\(79) & (!\MEM_WB|DOUT\(80) & (\MEM_WB|DOUT\(81) & !\MEM_WB|DOUT\(82)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(79),
	datab => \MEM_WB|ALT_INV_DOUT\(80),
	datac => \MEM_WB|ALT_INV_DOUT\(81),
	datad => \MEM_WB|ALT_INV_DOUT\(82),
	datae => \MEM_WB|ALT_INV_DOUT\(83),
	dataf => \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[8]~8_combout\,
	combout => \BLOCO_ID|BANCO_REG|Decoder0~13_combout\);

\BLOCO_ID|BANCO_REG|registrador[20][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[0]~8_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[20][0]~q\);

\BLOCO_ID|BANCO_REG|Decoder0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|Decoder0~14_combout\ = ( \MEM_WB|DOUT\(83) & ( \BLOCO_ID|decoderInstru1|OUTPUT[8]~8_combout\ & ( (!\MEM_WB|DOUT\(79) & (!\MEM_WB|DOUT\(80) & (!\MEM_WB|DOUT\(81) & \MEM_WB|DOUT\(82)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(79),
	datab => \MEM_WB|ALT_INV_DOUT\(80),
	datac => \MEM_WB|ALT_INV_DOUT\(81),
	datad => \MEM_WB|ALT_INV_DOUT\(82),
	datae => \MEM_WB|ALT_INV_DOUT\(83),
	dataf => \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[8]~8_combout\,
	combout => \BLOCO_ID|BANCO_REG|Decoder0~14_combout\);

\BLOCO_ID|BANCO_REG|registrador[24][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[0]~8_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[24][0]~q\);

\BLOCO_ID|BANCO_REG|Decoder0~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|Decoder0~15_combout\ = ( \MEM_WB|DOUT\(83) & ( \BLOCO_ID|decoderInstru1|OUTPUT[8]~8_combout\ & ( (!\MEM_WB|DOUT\(79) & (!\MEM_WB|DOUT\(80) & (\MEM_WB|DOUT\(81) & \MEM_WB|DOUT\(82)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(79),
	datab => \MEM_WB|ALT_INV_DOUT\(80),
	datac => \MEM_WB|ALT_INV_DOUT\(81),
	datad => \MEM_WB|ALT_INV_DOUT\(82),
	datae => \MEM_WB|ALT_INV_DOUT\(83),
	dataf => \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[8]~8_combout\,
	combout => \BLOCO_ID|BANCO_REG|Decoder0~15_combout\);

\BLOCO_ID|BANCO_REG|registrador[28][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[0]~8_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[28][0]~q\);

\BLOCO_ID|BANCO_REG|saidaA[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[0]~5_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[28][0]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[24][0]~q\ ) ) ) # ( \IF_ID|DOUT\(23) & ( 
-- !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[20][0]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[16][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][0]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][0]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][0]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][0]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[0]~5_combout\);

\BLOCO_ID|BANCO_REG|Decoder0~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|Decoder0~16_combout\ = ( \MEM_WB|DOUT\(83) & ( \BLOCO_ID|decoderInstru1|OUTPUT[8]~8_combout\ & ( (\MEM_WB|DOUT\(79) & (!\MEM_WB|DOUT\(80) & (!\MEM_WB|DOUT\(81) & !\MEM_WB|DOUT\(82)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(79),
	datab => \MEM_WB|ALT_INV_DOUT\(80),
	datac => \MEM_WB|ALT_INV_DOUT\(81),
	datad => \MEM_WB|ALT_INV_DOUT\(82),
	datae => \MEM_WB|ALT_INV_DOUT\(83),
	dataf => \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[8]~8_combout\,
	combout => \BLOCO_ID|BANCO_REG|Decoder0~16_combout\);

\BLOCO_ID|BANCO_REG|registrador[17][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[0]~8_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[17][0]~q\);

\BLOCO_ID|BANCO_REG|Decoder0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|Decoder0~17_combout\ = ( \MEM_WB|DOUT\(83) & ( \BLOCO_ID|decoderInstru1|OUTPUT[8]~8_combout\ & ( (\MEM_WB|DOUT\(79) & (!\MEM_WB|DOUT\(80) & (\MEM_WB|DOUT\(81) & !\MEM_WB|DOUT\(82)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(79),
	datab => \MEM_WB|ALT_INV_DOUT\(80),
	datac => \MEM_WB|ALT_INV_DOUT\(81),
	datad => \MEM_WB|ALT_INV_DOUT\(82),
	datae => \MEM_WB|ALT_INV_DOUT\(83),
	dataf => \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[8]~8_combout\,
	combout => \BLOCO_ID|BANCO_REG|Decoder0~17_combout\);

\BLOCO_ID|BANCO_REG|registrador[21][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[0]~8_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[21][0]~q\);

\BLOCO_ID|BANCO_REG|Decoder0~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|Decoder0~18_combout\ = ( \MEM_WB|DOUT\(83) & ( \BLOCO_ID|decoderInstru1|OUTPUT[8]~8_combout\ & ( (\MEM_WB|DOUT\(79) & (!\MEM_WB|DOUT\(80) & (!\MEM_WB|DOUT\(81) & \MEM_WB|DOUT\(82)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(79),
	datab => \MEM_WB|ALT_INV_DOUT\(80),
	datac => \MEM_WB|ALT_INV_DOUT\(81),
	datad => \MEM_WB|ALT_INV_DOUT\(82),
	datae => \MEM_WB|ALT_INV_DOUT\(83),
	dataf => \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[8]~8_combout\,
	combout => \BLOCO_ID|BANCO_REG|Decoder0~18_combout\);

\BLOCO_ID|BANCO_REG|registrador[25][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[0]~8_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[25][0]~q\);

\BLOCO_ID|BANCO_REG|Decoder0~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|Decoder0~19_combout\ = ( \MEM_WB|DOUT\(83) & ( \BLOCO_ID|decoderInstru1|OUTPUT[8]~8_combout\ & ( (\MEM_WB|DOUT\(79) & (!\MEM_WB|DOUT\(80) & (\MEM_WB|DOUT\(81) & \MEM_WB|DOUT\(82)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(79),
	datab => \MEM_WB|ALT_INV_DOUT\(80),
	datac => \MEM_WB|ALT_INV_DOUT\(81),
	datad => \MEM_WB|ALT_INV_DOUT\(82),
	datae => \MEM_WB|ALT_INV_DOUT\(83),
	dataf => \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[8]~8_combout\,
	combout => \BLOCO_ID|BANCO_REG|Decoder0~19_combout\);

\BLOCO_ID|BANCO_REG|registrador[29][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[0]~8_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[29][0]~q\);

\BLOCO_ID|BANCO_REG|saidaA[0]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[0]~6_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[29][0]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[25][0]~q\ ) ) ) # ( \IF_ID|DOUT\(23) & ( 
-- !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[21][0]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[17][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][0]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][0]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][0]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][0]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[0]~6_combout\);

\BLOCO_ID|BANCO_REG|Decoder0~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|Decoder0~20_combout\ = ( \MEM_WB|DOUT\(83) & ( \BLOCO_ID|decoderInstru1|OUTPUT[8]~8_combout\ & ( (!\MEM_WB|DOUT\(79) & (\MEM_WB|DOUT\(80) & (!\MEM_WB|DOUT\(81) & !\MEM_WB|DOUT\(82)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(79),
	datab => \MEM_WB|ALT_INV_DOUT\(80),
	datac => \MEM_WB|ALT_INV_DOUT\(81),
	datad => \MEM_WB|ALT_INV_DOUT\(82),
	datae => \MEM_WB|ALT_INV_DOUT\(83),
	dataf => \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[8]~8_combout\,
	combout => \BLOCO_ID|BANCO_REG|Decoder0~20_combout\);

\BLOCO_ID|BANCO_REG|registrador[18][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[0]~8_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[18][0]~q\);

\BLOCO_ID|BANCO_REG|Decoder0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|Decoder0~21_combout\ = ( \MEM_WB|DOUT\(83) & ( \BLOCO_ID|decoderInstru1|OUTPUT[8]~8_combout\ & ( (!\MEM_WB|DOUT\(79) & (\MEM_WB|DOUT\(80) & (\MEM_WB|DOUT\(81) & !\MEM_WB|DOUT\(82)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(79),
	datab => \MEM_WB|ALT_INV_DOUT\(80),
	datac => \MEM_WB|ALT_INV_DOUT\(81),
	datad => \MEM_WB|ALT_INV_DOUT\(82),
	datae => \MEM_WB|ALT_INV_DOUT\(83),
	dataf => \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[8]~8_combout\,
	combout => \BLOCO_ID|BANCO_REG|Decoder0~21_combout\);

\BLOCO_ID|BANCO_REG|registrador[22][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[0]~8_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[22][0]~q\);

\BLOCO_ID|BANCO_REG|Decoder0~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|Decoder0~22_combout\ = ( \MEM_WB|DOUT\(83) & ( \BLOCO_ID|decoderInstru1|OUTPUT[8]~8_combout\ & ( (!\MEM_WB|DOUT\(79) & (\MEM_WB|DOUT\(80) & (!\MEM_WB|DOUT\(81) & \MEM_WB|DOUT\(82)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(79),
	datab => \MEM_WB|ALT_INV_DOUT\(80),
	datac => \MEM_WB|ALT_INV_DOUT\(81),
	datad => \MEM_WB|ALT_INV_DOUT\(82),
	datae => \MEM_WB|ALT_INV_DOUT\(83),
	dataf => \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[8]~8_combout\,
	combout => \BLOCO_ID|BANCO_REG|Decoder0~22_combout\);

\BLOCO_ID|BANCO_REG|registrador[26][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[0]~8_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[26][0]~q\);

\BLOCO_ID|BANCO_REG|Decoder0~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|Decoder0~23_combout\ = ( \MEM_WB|DOUT\(83) & ( \BLOCO_ID|decoderInstru1|OUTPUT[8]~8_combout\ & ( (!\MEM_WB|DOUT\(79) & (\MEM_WB|DOUT\(80) & (\MEM_WB|DOUT\(81) & \MEM_WB|DOUT\(82)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(79),
	datab => \MEM_WB|ALT_INV_DOUT\(80),
	datac => \MEM_WB|ALT_INV_DOUT\(81),
	datad => \MEM_WB|ALT_INV_DOUT\(82),
	datae => \MEM_WB|ALT_INV_DOUT\(83),
	dataf => \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[8]~8_combout\,
	combout => \BLOCO_ID|BANCO_REG|Decoder0~23_combout\);

\BLOCO_ID|BANCO_REG|registrador[30][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[0]~8_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[30][0]~q\);

\BLOCO_ID|BANCO_REG|saidaA[0]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[0]~7_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[30][0]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[26][0]~q\ ) ) ) # ( \IF_ID|DOUT\(23) & ( 
-- !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[22][0]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[18][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][0]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][0]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][0]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][0]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[0]~7_combout\);

\BLOCO_ID|BANCO_REG|Decoder0~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|Decoder0~24_combout\ = ( \MEM_WB|DOUT\(83) & ( \BLOCO_ID|decoderInstru1|OUTPUT[8]~8_combout\ & ( (\MEM_WB|DOUT\(79) & (\MEM_WB|DOUT\(80) & (!\MEM_WB|DOUT\(81) & !\MEM_WB|DOUT\(82)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(79),
	datab => \MEM_WB|ALT_INV_DOUT\(80),
	datac => \MEM_WB|ALT_INV_DOUT\(81),
	datad => \MEM_WB|ALT_INV_DOUT\(82),
	datae => \MEM_WB|ALT_INV_DOUT\(83),
	dataf => \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[8]~8_combout\,
	combout => \BLOCO_ID|BANCO_REG|Decoder0~24_combout\);

\BLOCO_ID|BANCO_REG|registrador[19][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[0]~8_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[19][0]~q\);

\BLOCO_ID|BANCO_REG|Decoder0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|Decoder0~25_combout\ = ( \MEM_WB|DOUT\(83) & ( \BLOCO_ID|decoderInstru1|OUTPUT[8]~8_combout\ & ( (\MEM_WB|DOUT\(79) & (\MEM_WB|DOUT\(80) & (\MEM_WB|DOUT\(81) & !\MEM_WB|DOUT\(82)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(79),
	datab => \MEM_WB|ALT_INV_DOUT\(80),
	datac => \MEM_WB|ALT_INV_DOUT\(81),
	datad => \MEM_WB|ALT_INV_DOUT\(82),
	datae => \MEM_WB|ALT_INV_DOUT\(83),
	dataf => \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[8]~8_combout\,
	combout => \BLOCO_ID|BANCO_REG|Decoder0~25_combout\);

\BLOCO_ID|BANCO_REG|registrador[23][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[0]~8_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[23][0]~q\);

\BLOCO_ID|BANCO_REG|Decoder0~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|Decoder0~26_combout\ = ( \MEM_WB|DOUT\(83) & ( \BLOCO_ID|decoderInstru1|OUTPUT[8]~8_combout\ & ( (\MEM_WB|DOUT\(79) & (\MEM_WB|DOUT\(80) & (!\MEM_WB|DOUT\(81) & \MEM_WB|DOUT\(82)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(79),
	datab => \MEM_WB|ALT_INV_DOUT\(80),
	datac => \MEM_WB|ALT_INV_DOUT\(81),
	datad => \MEM_WB|ALT_INV_DOUT\(82),
	datae => \MEM_WB|ALT_INV_DOUT\(83),
	dataf => \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[8]~8_combout\,
	combout => \BLOCO_ID|BANCO_REG|Decoder0~26_combout\);

\BLOCO_ID|BANCO_REG|registrador[27][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[0]~8_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[27][0]~q\);

\BLOCO_ID|BANCO_REG|Decoder0~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|Decoder0~27_combout\ = ( \MEM_WB|DOUT\(83) & ( \BLOCO_ID|decoderInstru1|OUTPUT[8]~8_combout\ & ( (\MEM_WB|DOUT\(79) & (\MEM_WB|DOUT\(80) & (\MEM_WB|DOUT\(81) & \MEM_WB|DOUT\(82)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(79),
	datab => \MEM_WB|ALT_INV_DOUT\(80),
	datac => \MEM_WB|ALT_INV_DOUT\(81),
	datad => \MEM_WB|ALT_INV_DOUT\(82),
	datae => \MEM_WB|ALT_INV_DOUT\(83),
	dataf => \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[8]~8_combout\,
	combout => \BLOCO_ID|BANCO_REG|Decoder0~27_combout\);

\BLOCO_ID|BANCO_REG|registrador[31][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[0]~8_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[31][0]~q\);

\BLOCO_ID|BANCO_REG|saidaA[0]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[0]~8_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[31][0]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[27][0]~q\ ) ) ) # ( \IF_ID|DOUT\(23) & ( 
-- !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[23][0]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[19][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][0]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][0]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][0]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][0]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[0]~8_combout\);

\BLOCO_ID|BANCO_REG|saidaA[0]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[0]~9_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[0]~8_combout\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[0]~7_combout\ ) ) ) # ( \IF_ID|DOUT\(21) & ( 
-- !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[0]~6_combout\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[0]~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~5_combout\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~6_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~7_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~8_combout\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[0]~9_combout\);

\BLOCO_ID|BANCO_REG|registrador[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[0]~8_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[8][0]~q\);

\BLOCO_ID|BANCO_REG|registrador[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[0]~8_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[9][0]~q\);

\BLOCO_ID|BANCO_REG|registrador[10][0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|registrador[10][0]~1_combout\ = !\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[0]~8_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[0]~8_combout\,
	combout => \BLOCO_ID|BANCO_REG|registrador[10][0]~1_combout\);

\BLOCO_ID|BANCO_REG|registrador[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|registrador[10][0]~1_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[10][0]~q\);

\BLOCO_ID|BANCO_REG|registrador[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[0]~8_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[11][0]~q\);

\BLOCO_ID|BANCO_REG|saidaA[0]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[0]~10_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[11][0]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( !\BLOCO_ID|BANCO_REG|registrador[10][0]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & 
-- ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[9][0]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[8][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001111110000111100000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][0]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][0]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][0]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][0]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[0]~10_combout\);

\BLOCO_ID|BANCO_REG|saidaA[0]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[0]~12_combout\ = ( \BLOCO_ID|BANCO_REG|saidaA[0]~10_combout\ & ( \BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\ ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[0]~10_combout\ & ( \BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\ & ( 
-- (!\BLOCO_ID|BANCO_REG|saidaA[0]~3_combout\ & (\IF_ID|DOUT\(25) & ((\BLOCO_ID|BANCO_REG|saidaA[0]~9_combout\)))) # (\BLOCO_ID|BANCO_REG|saidaA[0]~3_combout\ & (((\IF_ID|DOUT\(25) & \BLOCO_ID|BANCO_REG|saidaA[0]~9_combout\)) # 
-- (\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\))) ) ) ) # ( \BLOCO_ID|BANCO_REG|saidaA[0]~10_combout\ & ( !\BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\ & ( (!\BLOCO_ID|BANCO_REG|saidaA[0]~3_combout\ & (\IF_ID|DOUT\(25) & 
-- ((\BLOCO_ID|BANCO_REG|saidaA[0]~9_combout\)))) # (\BLOCO_ID|BANCO_REG|saidaA[0]~3_combout\ & (((\IF_ID|DOUT\(25) & \BLOCO_ID|BANCO_REG|saidaA[0]~9_combout\)) # (\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\))) ) ) ) # ( 
-- !\BLOCO_ID|BANCO_REG|saidaA[0]~10_combout\ & ( !\BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\ & ( (!\BLOCO_ID|BANCO_REG|saidaA[0]~3_combout\ & (\IF_ID|DOUT\(25) & ((\BLOCO_ID|BANCO_REG|saidaA[0]~9_combout\)))) # (\BLOCO_ID|BANCO_REG|saidaA[0]~3_combout\ & 
-- (((\IF_ID|DOUT\(25) & \BLOCO_ID|BANCO_REG|saidaA[0]~9_combout\)) # (\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111000001010011011100000101001101111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~3_combout\,
	datab => \IF_ID|ALT_INV_DOUT\(25),
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~4_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~9_combout\,
	datae => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~10_combout\,
	dataf => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~11_combout\,
	combout => \BLOCO_ID|BANCO_REG|saidaA[0]~12_combout\);

\ID_EX|DOUT[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|saidaA[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(45));

\BLOCO_ID|decoderInstru1|OUTPUT[7]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|decoderInstru1|OUTPUT[7]~5_combout\ = ( \IF_ID|DOUT\(26) & ( (!\IF_ID|DOUT\(31) & (\IF_ID|DOUT\(29) & (\IF_ID|DOUT\(28) & !\IF_ID|DOUT\(27)))) # (\IF_ID|DOUT\(31) & (((!\IF_ID|DOUT\(28) & \IF_ID|DOUT\(27))))) ) ) # ( !\IF_ID|DOUT\(26) & ( 
-- (!\IF_ID|DOUT\(31) & (\IF_ID|DOUT\(29) & ((!\IF_ID|DOUT\(28)) # (!\IF_ID|DOUT\(27))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100000000000100101000000100010001000000000001001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(31),
	datab => \IF_ID|ALT_INV_DOUT\(29),
	datac => \IF_ID|ALT_INV_DOUT\(28),
	datad => \IF_ID|ALT_INV_DOUT\(27),
	datae => \IF_ID|ALT_INV_DOUT\(26),
	combout => \BLOCO_ID|decoderInstru1|OUTPUT[7]~5_combout\);

\ID_EX|DOUT[180]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|decoderInstru1|OUTPUT[7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(180));

\BLOCO_EX|ULA1|ULA1|Somador|cOut\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA1|Somador|cOut~combout\ = ( \ID_EX|DOUT\(109) & ( (!\ID_EX|DOUT\(180) & ((!\ID_EX|DOUT\(13) & (\ID_EX|DOUT\(2))) # (\ID_EX|DOUT\(13) & ((\ID_EX|DOUT\(45)))))) # (\ID_EX|DOUT\(180) & (((\ID_EX|DOUT\(45))))) ) ) # ( !\ID_EX|DOUT\(109) & ( 
-- (!\ID_EX|DOUT\(180) & ((!\ID_EX|DOUT\(13) & (\ID_EX|DOUT\(2))) # (\ID_EX|DOUT\(13) & ((\ID_EX|DOUT\(45)))))) # (\ID_EX|DOUT\(180) & (\ID_EX|DOUT\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110101010100110011001101010101001101010101001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(2),
	datab => \ID_EX|ALT_INV_DOUT\(45),
	datac => \ID_EX|ALT_INV_DOUT\(180),
	datad => \ID_EX|ALT_INV_DOUT\(13),
	datae => \ID_EX|ALT_INV_DOUT\(109),
	combout => \BLOCO_EX|ULA1|ULA1|Somador|cOut~combout\);

\BLOCO_ID|BANCO_REG|registrador[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[1]~10_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[0][1]~q\);

\BLOCO_ID|BANCO_REG|registrador[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[1]~10_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[4][1]~q\);

\BLOCO_ID|BANCO_REG|registrador[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[1]~10_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[8][1]~q\);

\BLOCO_ID|BANCO_REG|saidaB[1]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[1]~5_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[12][1]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[8][1]~q\ ) ) ) # ( \IF_ID|DOUT\(18) & ( 
-- !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[4][1]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[0][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][1]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][1]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][1]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][1]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[1]~5_combout\);

\BLOCO_ID|BANCO_REG|registrador[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[1]~10_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[1][1]~q\);

\BLOCO_ID|BANCO_REG|registrador[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[1]~10_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[5][1]~q\);

\BLOCO_ID|BANCO_REG|registrador[9][1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|registrador[9][1]~3_combout\ = !\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[1]~10_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[1]~10_combout\,
	combout => \BLOCO_ID|BANCO_REG|registrador[9][1]~3_combout\);

\BLOCO_ID|BANCO_REG|registrador[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|registrador[9][1]~3_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[9][1]~q\);

\BLOCO_ID|BANCO_REG|registrador[13][1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|registrador[13][1]~2_combout\ = !\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[1]~10_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[1]~10_combout\,
	combout => \BLOCO_ID|BANCO_REG|registrador[13][1]~2_combout\);

\BLOCO_ID|BANCO_REG|registrador[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|registrador[13][1]~2_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[13][1]~q\);

\BLOCO_ID|BANCO_REG|saidaB[1]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[1]~6_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( !\BLOCO_ID|BANCO_REG|registrador[13][1]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( !\BLOCO_ID|BANCO_REG|registrador[9][1]~q\ ) ) ) # ( \IF_ID|DOUT\(18) & ( 
-- !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[5][1]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[1][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001111110000111100001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][1]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][1]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][1]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][1]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[1]~6_combout\);

\BLOCO_ID|BANCO_REG|registrador[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[1]~10_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[2][1]~q\);

\BLOCO_ID|BANCO_REG|registrador[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[1]~10_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[6][1]~q\);

\BLOCO_ID|BANCO_REG|registrador[10][1]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|registrador[10][1]~4_combout\ = !\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[1]~10_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[1]~10_combout\,
	combout => \BLOCO_ID|BANCO_REG|registrador[10][1]~4_combout\);

\BLOCO_ID|BANCO_REG|registrador[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|registrador[10][1]~4_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[10][1]~q\);

\BLOCO_ID|BANCO_REG|registrador[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[1]~10_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[14][1]~q\);

\BLOCO_ID|BANCO_REG|saidaB[1]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[1]~7_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[14][1]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( !\BLOCO_ID|BANCO_REG|registrador[10][1]~q\ ) ) ) # ( \IF_ID|DOUT\(18) & ( 
-- !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[6][1]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[2][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001111110000111100000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][1]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][1]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][1]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][1]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[1]~7_combout\);

\BLOCO_ID|BANCO_REG|registrador[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[1]~10_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[3][1]~q\);

\BLOCO_ID|BANCO_REG|registrador[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[1]~10_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[7][1]~q\);

\BLOCO_ID|BANCO_REG|registrador[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[1]~10_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[11][1]~q\);

\BLOCO_ID|BANCO_REG|registrador[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[1]~10_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[15][1]~q\);

\BLOCO_ID|BANCO_REG|saidaB[1]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[1]~8_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[15][1]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[11][1]~q\ ) ) ) # ( \IF_ID|DOUT\(18) & ( 
-- !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[7][1]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[3][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][1]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][1]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][1]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][1]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[1]~8_combout\);

\BLOCO_ID|BANCO_REG|saidaB[1]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[1]~9_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|saidaB[1]~8_combout\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|saidaB[1]~7_combout\ ) ) ) # ( \IF_ID|DOUT\(16) & ( 
-- !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|saidaB[1]~6_combout\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|saidaB[1]~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[1]~5_combout\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[1]~6_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[1]~7_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[1]~8_combout\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[1]~9_combout\);

\ID_EX|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|saidaB[1]~9_combout\,
	sclr => \BLOCO_ID|BANCO_REG|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(14));

\EX_MEM|DOUT[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(65));

\BLOCO_MEM|RAM1|memRAM[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(65),
	ena => \BLOCO_MEM|RAM1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[0][1]~q\);

\BLOCO_ID|decoderOPCODE|Equal8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|decoderOPCODE|Equal8~0_combout\ = ( \IF_ID|DOUT\(26) & ( (\IF_ID|DOUT\(31) & (\IF_ID|DOUT\(29) & (!\IF_ID|DOUT\(28) & \IF_ID|DOUT\(27)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(31),
	datab => \IF_ID|ALT_INV_DOUT\(29),
	datac => \IF_ID|ALT_INV_DOUT\(28),
	datad => \IF_ID|ALT_INV_DOUT\(27),
	datae => \IF_ID|ALT_INV_DOUT\(26),
	combout => \BLOCO_ID|decoderOPCODE|Equal8~0_combout\);

\ID_EX|DOUT[173]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|decoderOPCODE|Equal8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(173));

\EX_MEM|DOUT[161]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(173),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(161));

\BLOCO_EX|ULA1|ULA2|InverterOuNao|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA2|InverterOuNao|saida_MUX[0]~0_combout\ = !\ID_EX|DOUT\(2) $ (((!\ID_EX|DOUT\(180) & (!\ID_EX|DOUT\(14))) # (\ID_EX|DOUT\(180) & ((!\ID_EX|DOUT\(110))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101100101101010010110010110101001011001011010100101100101101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(2),
	datab => \ID_EX|ALT_INV_DOUT\(180),
	datac => \ID_EX|ALT_INV_DOUT\(14),
	datad => \ID_EX|ALT_INV_DOUT\(110),
	combout => \BLOCO_EX|ULA1|ULA2|InverterOuNao|saida_MUX[0]~0_combout\);

\BLOCO_EX|ULA1|ULA2|Somador|cOut\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA2|Somador|cOut~combout\ = (!\BLOCO_EX|ULA1|ULA1|Somador|cOut~combout\ & (\ID_EX|DOUT\(46) & \BLOCO_EX|ULA1|ULA2|InverterOuNao|saida_MUX[0]~0_combout\)) # (\BLOCO_EX|ULA1|ULA1|Somador|cOut~combout\ & 
-- ((\BLOCO_EX|ULA1|ULA2|InverterOuNao|saida_MUX[0]~0_combout\) # (\ID_EX|DOUT\(46))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011100010111000101110001011100010111000101110001011100010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_EX|ULA1|ULA1|Somador|ALT_INV_cOut~combout\,
	datab => \ID_EX|ALT_INV_DOUT\(46),
	datac => \BLOCO_EX|ULA1|ULA2|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \BLOCO_EX|ULA1|ULA2|Somador|cOut~combout\);

\BLOCO_ID|BANCO_REG|registrador[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[2]~11_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[0][2]~q\);

\BLOCO_ID|BANCO_REG|registrador[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[2]~11_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[1][2]~q\);

\BLOCO_ID|BANCO_REG|registrador[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[2]~11_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[2][2]~q\);

\BLOCO_ID|BANCO_REG|registrador[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[2]~11_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[3][2]~q\);

\BLOCO_ID|BANCO_REG|saidaB[2]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[2]~10_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[3][2]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[2][2]~q\ ) ) ) # ( \IF_ID|DOUT\(16) & ( 
-- !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[1][2]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[0][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][2]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][2]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][2]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][2]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[2]~10_combout\);

\BLOCO_ID|BANCO_REG|registrador[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[2]~11_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[4][2]~q\);

\BLOCO_ID|BANCO_REG|registrador[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[2]~11_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[5][2]~q\);

\BLOCO_ID|BANCO_REG|registrador[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[2]~11_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[6][2]~q\);

\BLOCO_ID|BANCO_REG|registrador[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[2]~11_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[7][2]~q\);

\BLOCO_ID|BANCO_REG|saidaB[2]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[2]~11_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[7][2]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[6][2]~q\ ) ) ) # ( \IF_ID|DOUT\(16) & ( 
-- !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[5][2]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[4][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][2]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][2]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][2]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][2]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[2]~11_combout\);

\BLOCO_ID|BANCO_REG|registrador[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[2]~11_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[8][2]~q\);

\BLOCO_ID|BANCO_REG|registrador[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[2]~11_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[9][2]~q\);

\BLOCO_ID|BANCO_REG|registrador[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[2]~11_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[10][2]~q\);

\BLOCO_ID|BANCO_REG|registrador[11][2]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|registrador[11][2]~7_combout\ = !\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[2]~11_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[2]~11_combout\,
	combout => \BLOCO_ID|BANCO_REG|registrador[11][2]~7_combout\);

\BLOCO_ID|BANCO_REG|registrador[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|registrador[11][2]~7_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[11][2]~q\);

\BLOCO_ID|BANCO_REG|saidaB[2]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[2]~12_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( !\BLOCO_ID|BANCO_REG|registrador[11][2]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[10][2]~q\ ) ) ) # ( \IF_ID|DOUT\(16) & 
-- ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[9][2]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[8][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011111111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][2]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][2]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][2]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][2]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[2]~12_combout\);

\BLOCO_ID|BANCO_REG|registrador[13][2]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|registrador[13][2]~6_combout\ = !\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[2]~11_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[2]~11_combout\,
	combout => \BLOCO_ID|BANCO_REG|registrador[13][2]~6_combout\);

\BLOCO_ID|BANCO_REG|registrador[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|registrador[13][2]~6_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[13][2]~q\);

\BLOCO_ID|BANCO_REG|registrador[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[2]~11_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[14][2]~q\);

\BLOCO_ID|BANCO_REG|registrador[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[2]~11_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[15][2]~q\);

\BLOCO_ID|BANCO_REG|saidaB[2]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[2]~13_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[15][2]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[14][2]~q\ ) ) ) # ( \IF_ID|DOUT\(16) & ( 
-- !\IF_ID|DOUT\(17) & ( !\BLOCO_ID|BANCO_REG|registrador[13][2]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( !\BLOCO_ID|BANCO_REG|registrador[12][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010110011001100110000001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][2]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][2]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][2]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][2]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[2]~13_combout\);

\BLOCO_ID|BANCO_REG|saidaB[2]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[2]~14_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|saidaB[2]~13_combout\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|saidaB[2]~12_combout\ ) ) ) # ( \IF_ID|DOUT\(18) & ( 
-- !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|saidaB[2]~11_combout\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|saidaB[2]~10_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[2]~10_combout\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[2]~11_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[2]~12_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[2]~13_combout\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[2]~14_combout\);

\ID_EX|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|saidaB[2]~14_combout\,
	sclr => \BLOCO_ID|BANCO_REG|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(15));

\EX_MEM|DOUT[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(66));

\BLOCO_MEM|RAM1|memRAM[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(66),
	ena => \BLOCO_MEM|RAM1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[0][2]~q\);

\BLOCO_EX|ULA1|ULA3|InverterOuNao|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA3|InverterOuNao|saida_MUX[0]~0_combout\ = !\ID_EX|DOUT\(2) $ (((!\ID_EX|DOUT\(180) & (!\ID_EX|DOUT\(15))) # (\ID_EX|DOUT\(180) & ((!\ID_EX|DOUT\(111))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101100101101010010110010110101001011001011010100101100101101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(2),
	datab => \ID_EX|ALT_INV_DOUT\(180),
	datac => \ID_EX|ALT_INV_DOUT\(15),
	datad => \ID_EX|ALT_INV_DOUT\(111),
	combout => \BLOCO_EX|ULA1|ULA3|InverterOuNao|saida_MUX[0]~0_combout\);

\BLOCO_EX|ULA1|ULA3|Somador|cOut\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA3|Somador|cOut~combout\ = ( \BLOCO_EX|ULA1|ULA2|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\ID_EX|DOUT\(47) & (\BLOCO_EX|ULA1|ULA3|InverterOuNao|saida_MUX[0]~0_combout\ & ((\ID_EX|DOUT\(46)) # 
-- (\BLOCO_EX|ULA1|ULA1|Somador|cOut~combout\)))) # (\ID_EX|DOUT\(47) & (((\ID_EX|DOUT\(46)) # (\BLOCO_EX|ULA1|ULA1|Somador|cOut~combout\)) # (\BLOCO_EX|ULA1|ULA3|InverterOuNao|saida_MUX[0]~0_combout\))) ) ) # ( 
-- !\BLOCO_EX|ULA1|ULA2|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\ID_EX|DOUT\(47) & (\BLOCO_EX|ULA1|ULA3|InverterOuNao|saida_MUX[0]~0_combout\ & (\BLOCO_EX|ULA1|ULA1|Somador|cOut~combout\ & \ID_EX|DOUT\(46)))) # (\ID_EX|DOUT\(47) & 
-- (((\BLOCO_EX|ULA1|ULA1|Somador|cOut~combout\ & \ID_EX|DOUT\(46))) # (\BLOCO_EX|ULA1|ULA3|InverterOuNao|saida_MUX[0]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010111000101110111011100010001000101110001011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(47),
	datab => \BLOCO_EX|ULA1|ULA3|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datac => \BLOCO_EX|ULA1|ULA1|Somador|ALT_INV_cOut~combout\,
	datad => \ID_EX|ALT_INV_DOUT\(46),
	datae => \BLOCO_EX|ULA1|ULA2|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \BLOCO_EX|ULA1|ULA3|Somador|cOut~combout\);

\BLOCO_ID|BANCO_REG|registrador[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[3]~9_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[0][3]~q\);

\BLOCO_ID|BANCO_REG|registrador[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[3]~9_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[4][3]~q\);

\BLOCO_ID|BANCO_REG|registrador[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[3]~9_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[8][3]~q\);

\BLOCO_ID|BANCO_REG|saidaB[3]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[3]~15_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( !\BLOCO_ID|BANCO_REG|registrador[12][3]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[8][3]~q\ ) ) ) # ( \IF_ID|DOUT\(18) & ( 
-- !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[4][3]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[0][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011111111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][3]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][3]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][3]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][3]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[3]~15_combout\);

\BLOCO_ID|BANCO_REG|registrador[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[3]~9_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[1][3]~q\);

\BLOCO_ID|BANCO_REG|registrador[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[3]~9_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[5][3]~q\);

\BLOCO_ID|BANCO_REG|registrador[9][3]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|registrador[9][3]~9_combout\ = !\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[3]~9_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[3]~9_combout\,
	combout => \BLOCO_ID|BANCO_REG|registrador[9][3]~9_combout\);

\BLOCO_ID|BANCO_REG|registrador[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|registrador[9][3]~9_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[9][3]~q\);

\BLOCO_ID|BANCO_REG|registrador[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[3]~9_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[13][3]~q\);

\BLOCO_ID|BANCO_REG|saidaB[3]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[3]~16_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[13][3]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( !\BLOCO_ID|BANCO_REG|registrador[9][3]~q\ ) ) ) # ( \IF_ID|DOUT\(18) & ( 
-- !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[5][3]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[1][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001111110000111100000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][3]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][3]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][3]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][3]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[3]~16_combout\);

\BLOCO_ID|BANCO_REG|registrador[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[3]~9_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[2][3]~q\);

\BLOCO_ID|BANCO_REG|registrador[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[3]~9_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[6][3]~q\);

\BLOCO_ID|BANCO_REG|registrador[10][3]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|registrador[10][3]~10_combout\ = !\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[3]~9_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[3]~9_combout\,
	combout => \BLOCO_ID|BANCO_REG|registrador[10][3]~10_combout\);

\BLOCO_ID|BANCO_REG|registrador[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|registrador[10][3]~10_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[10][3]~q\);

\BLOCO_ID|BANCO_REG|registrador[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[3]~9_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[14][3]~q\);

\BLOCO_ID|BANCO_REG|saidaB[3]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[3]~17_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[14][3]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( !\BLOCO_ID|BANCO_REG|registrador[10][3]~q\ ) ) ) # ( \IF_ID|DOUT\(18) & 
-- ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[6][3]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[2][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001111110000111100000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][3]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][3]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][3]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][3]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[3]~17_combout\);

\BLOCO_ID|BANCO_REG|registrador[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[3]~9_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[3][3]~q\);

\BLOCO_ID|BANCO_REG|registrador[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[3]~9_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[7][3]~q\);

\BLOCO_ID|BANCO_REG|registrador[11][3]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|registrador[11][3]~11_combout\ = !\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[3]~9_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[3]~9_combout\,
	combout => \BLOCO_ID|BANCO_REG|registrador[11][3]~11_combout\);

\BLOCO_ID|BANCO_REG|registrador[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|registrador[11][3]~11_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[11][3]~q\);

\BLOCO_ID|BANCO_REG|registrador[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[3]~9_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[15][3]~q\);

\BLOCO_ID|BANCO_REG|saidaB[3]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[3]~18_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[15][3]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( !\BLOCO_ID|BANCO_REG|registrador[11][3]~q\ ) ) ) # ( \IF_ID|DOUT\(18) & 
-- ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[7][3]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[3][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001111110000111100000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][3]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][3]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][3]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][3]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[3]~18_combout\);

\BLOCO_ID|BANCO_REG|saidaB[3]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[3]~19_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|saidaB[3]~18_combout\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|saidaB[3]~17_combout\ ) ) ) # ( \IF_ID|DOUT\(16) & ( 
-- !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|saidaB[3]~16_combout\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|saidaB[3]~15_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[3]~15_combout\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[3]~16_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[3]~17_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[3]~18_combout\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[3]~19_combout\);

\ID_EX|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|saidaB[3]~19_combout\,
	sclr => \BLOCO_ID|BANCO_REG|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(16));

\EX_MEM|DOUT[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(67));

\BLOCO_MEM|RAM1|memRAM[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(67),
	ena => \BLOCO_MEM|RAM1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[0][3]~q\);

\BLOCO_ID|BANCO_REG|registrador[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[4]~12_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[0][4]~q\);

\BLOCO_ID|BANCO_REG|registrador[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[4]~12_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[1][4]~q\);

\BLOCO_ID|BANCO_REG|registrador[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[4]~12_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[2][4]~q\);

\BLOCO_ID|BANCO_REG|registrador[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[4]~12_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[3][4]~q\);

\BLOCO_ID|BANCO_REG|saidaB[4]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[4]~20_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[3][4]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[2][4]~q\ ) ) ) # ( \IF_ID|DOUT\(16) & ( 
-- !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[1][4]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[0][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][4]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][4]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][4]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][4]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[4]~20_combout\);

\BLOCO_ID|BANCO_REG|registrador[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[4]~12_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[4][4]~q\);

\BLOCO_ID|BANCO_REG|registrador[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[4]~12_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[5][4]~q\);

\BLOCO_ID|BANCO_REG|registrador[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[4]~12_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[6][4]~q\);

\BLOCO_ID|BANCO_REG|registrador[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[4]~12_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[7][4]~q\);

\BLOCO_ID|BANCO_REG|saidaB[4]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[4]~21_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[7][4]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[6][4]~q\ ) ) ) # ( \IF_ID|DOUT\(16) & ( 
-- !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[5][4]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[4][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][4]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][4]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][4]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][4]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[4]~21_combout\);

\BLOCO_ID|BANCO_REG|registrador[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[4]~12_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[8][4]~q\);

\BLOCO_ID|BANCO_REG|registrador[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[4]~12_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[9][4]~q\);

\BLOCO_ID|BANCO_REG|registrador[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[4]~12_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[10][4]~q\);

\BLOCO_ID|BANCO_REG|registrador[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[4]~12_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[11][4]~q\);

\BLOCO_ID|BANCO_REG|saidaB[4]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[4]~22_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[11][4]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[10][4]~q\ ) ) ) # ( \IF_ID|DOUT\(16) & ( 
-- !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[9][4]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[8][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][4]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][4]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][4]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][4]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[4]~22_combout\);

\BLOCO_ID|BANCO_REG|registrador[13][4]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|registrador[13][4]~12_combout\ = !\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[4]~12_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[4]~12_combout\,
	combout => \BLOCO_ID|BANCO_REG|registrador[13][4]~12_combout\);

\BLOCO_ID|BANCO_REG|registrador[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|registrador[13][4]~12_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[13][4]~q\);

\BLOCO_ID|BANCO_REG|registrador[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[4]~12_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[14][4]~q\);

\BLOCO_ID|BANCO_REG|registrador[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[4]~12_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[15][4]~q\);

\BLOCO_ID|BANCO_REG|saidaB[4]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[4]~23_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[15][4]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[14][4]~q\ ) ) ) # ( \IF_ID|DOUT\(16) & ( 
-- !\IF_ID|DOUT\(17) & ( !\BLOCO_ID|BANCO_REG|registrador[13][4]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[12][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101110011001100110000001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][4]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][4]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][4]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][4]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[4]~23_combout\);

\BLOCO_ID|BANCO_REG|saidaB[4]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[4]~24_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|saidaB[4]~23_combout\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|saidaB[4]~22_combout\ ) ) ) # ( \IF_ID|DOUT\(18) & ( 
-- !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|saidaB[4]~21_combout\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|saidaB[4]~20_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[4]~20_combout\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[4]~21_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[4]~22_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[4]~23_combout\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[4]~24_combout\);

\ID_EX|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|saidaB[4]~24_combout\,
	sclr => \BLOCO_ID|BANCO_REG|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(17));

\EX_MEM|DOUT[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(68));

\BLOCO_MEM|RAM1|memRAM[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(68),
	ena => \BLOCO_MEM|RAM1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[0][4]~q\);

\BLOCO_EX|ULA1|ULA5|InverterOuNao|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA5|InverterOuNao|saida_MUX[0]~0_combout\ = !\ID_EX|DOUT\(2) $ (((!\ID_EX|DOUT\(180) & (!\ID_EX|DOUT\(17))) # (\ID_EX|DOUT\(180) & ((!\ID_EX|DOUT\(113))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101100101101010010110010110101001011001011010100101100101101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(2),
	datab => \ID_EX|ALT_INV_DOUT\(180),
	datac => \ID_EX|ALT_INV_DOUT\(17),
	datad => \ID_EX|ALT_INV_DOUT\(113),
	combout => \BLOCO_EX|ULA1|ULA5|InverterOuNao|saida_MUX[0]~0_combout\);

\BLOCO_EX|ULA1|ULA4|Somador|cOut~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA4|Somador|cOut~1_combout\ = ( \ID_EX|DOUT\(112) & ( (\ID_EX|DOUT\(48) & (!\ID_EX|DOUT\(2) $ (((!\ID_EX|DOUT\(180) & !\ID_EX|DOUT\(16)))))) ) ) # ( !\ID_EX|DOUT\(112) & ( (\ID_EX|DOUT\(48) & (!\ID_EX|DOUT\(2) $ (((!\ID_EX|DOUT\(16)) # 
-- (\ID_EX|DOUT\(180)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001001000001100000101000000101000010010000011000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(2),
	datab => \ID_EX|ALT_INV_DOUT\(180),
	datac => \ID_EX|ALT_INV_DOUT\(48),
	datad => \ID_EX|ALT_INV_DOUT\(16),
	datae => \ID_EX|ALT_INV_DOUT\(112),
	combout => \BLOCO_EX|ULA1|ULA4|Somador|cOut~1_combout\);

\BLOCO_EX|ULA1|ULA5|Somador|cOut\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA5|Somador|cOut~combout\ = (!\ID_EX|DOUT\(49) & ((!\BLOCO_EX|ULA1|ULA5|InverterOuNao|saida_MUX[0]~0_combout\) # ((!\BLOCO_EX|ULA1|ULA4|Somador|cOut~0_combout\ & !\BLOCO_EX|ULA1|ULA4|Somador|cOut~1_combout\)))) # (\ID_EX|DOUT\(49) & 
-- (!\BLOCO_EX|ULA1|ULA5|InverterOuNao|saida_MUX[0]~0_combout\ & (!\BLOCO_EX|ULA1|ULA4|Somador|cOut~0_combout\ & !\BLOCO_EX|ULA1|ULA4|Somador|cOut~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110100010001000111010001000100011101000100010001110100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(49),
	datab => \BLOCO_EX|ULA1|ULA5|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datac => \BLOCO_EX|ULA1|ULA4|Somador|ALT_INV_cOut~0_combout\,
	datad => \BLOCO_EX|ULA1|ULA4|Somador|ALT_INV_cOut~1_combout\,
	combout => \BLOCO_EX|ULA1|ULA5|Somador|cOut~combout\);

\BLOCO_ID|BANCO_REG|registrador[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[5]~14_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[0][5]~q\);

\BLOCO_ID|BANCO_REG|registrador[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[5]~14_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[4][5]~q\);

\BLOCO_ID|BANCO_REG|registrador[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[5]~14_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[8][5]~q\);

\BLOCO_ID|BANCO_REG|saidaB[5]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[5]~25_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[12][5]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[8][5]~q\ ) ) ) # ( \IF_ID|DOUT\(18) & ( 
-- !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[4][5]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[0][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][5]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][5]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][5]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][5]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[5]~25_combout\);

\BLOCO_ID|BANCO_REG|registrador[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[5]~14_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[1][5]~q\);

\BLOCO_ID|BANCO_REG|registrador[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[5]~14_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[5][5]~q\);

\BLOCO_ID|BANCO_REG|registrador[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[5]~14_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[9][5]~q\);

\BLOCO_ID|BANCO_REG|registrador[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[5]~14_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[13][5]~q\);

\BLOCO_ID|BANCO_REG|saidaB[5]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[5]~26_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[13][5]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[9][5]~q\ ) ) ) # ( \IF_ID|DOUT\(18) & ( 
-- !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[5][5]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[1][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][5]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][5]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][5]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][5]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[5]~26_combout\);

\BLOCO_ID|BANCO_REG|registrador[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[5]~14_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[2][5]~q\);

\BLOCO_ID|BANCO_REG|registrador[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[5]~14_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[6][5]~q\);

\BLOCO_ID|BANCO_REG|registrador[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[5]~14_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[10][5]~q\);

\BLOCO_ID|BANCO_REG|registrador[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[5]~14_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[14][5]~q\);

\BLOCO_ID|BANCO_REG|saidaB[5]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[5]~27_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[14][5]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[10][5]~q\ ) ) ) # ( \IF_ID|DOUT\(18) & ( 
-- !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[6][5]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[2][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][5]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][5]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][5]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][5]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[5]~27_combout\);

\BLOCO_ID|BANCO_REG|registrador[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[5]~14_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[3][5]~q\);

\BLOCO_ID|BANCO_REG|registrador[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[5]~14_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[7][5]~q\);

\BLOCO_ID|BANCO_REG|registrador[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[5]~14_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[11][5]~q\);

\BLOCO_ID|BANCO_REG|registrador[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[5]~14_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[15][5]~q\);

\BLOCO_ID|BANCO_REG|saidaB[5]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[5]~28_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[15][5]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[11][5]~q\ ) ) ) # ( \IF_ID|DOUT\(18) & ( 
-- !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[7][5]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[3][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][5]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][5]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][5]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][5]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[5]~28_combout\);

\BLOCO_ID|BANCO_REG|saidaB[5]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[5]~29_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|saidaB[5]~28_combout\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|saidaB[5]~27_combout\ ) ) ) # ( \IF_ID|DOUT\(16) & ( 
-- !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|saidaB[5]~26_combout\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|saidaB[5]~25_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[5]~25_combout\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[5]~26_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[5]~27_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[5]~28_combout\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[5]~29_combout\);

\ID_EX|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|saidaB[5]~29_combout\,
	sclr => \BLOCO_ID|BANCO_REG|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(18));

\EX_MEM|DOUT[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(69));

\BLOCO_MEM|RAM1|memRAM[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(69),
	ena => \BLOCO_MEM|RAM1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[0][5]~q\);

\BLOCO_MEM|RAM1|memRAM[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(69),
	ena => \BLOCO_MEM|RAM1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[8][5]~q\);

\BLOCO_MEM|RAM1|memRAM[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(69),
	ena => \BLOCO_MEM|RAM1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[4][5]~q\);

\BLOCO_ID|BANCO_REG|registrador[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[6]~15_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[0][6]~q\);

\BLOCO_ID|BANCO_REG|registrador[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[6]~15_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[1][6]~q\);

\BLOCO_ID|BANCO_REG|registrador[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[6]~15_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[2][6]~q\);

\BLOCO_ID|BANCO_REG|registrador[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[6]~15_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[3][6]~q\);

\BLOCO_ID|BANCO_REG|saidaB[6]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[6]~30_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[3][6]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[2][6]~q\ ) ) ) # ( \IF_ID|DOUT\(16) & ( 
-- !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[1][6]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[0][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][6]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][6]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][6]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][6]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[6]~30_combout\);

\BLOCO_ID|BANCO_REG|registrador[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[6]~15_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[4][6]~q\);

\BLOCO_ID|BANCO_REG|registrador[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[6]~15_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[5][6]~q\);

\BLOCO_ID|BANCO_REG|registrador[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[6]~15_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[6][6]~q\);

\BLOCO_ID|BANCO_REG|registrador[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[6]~15_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[7][6]~q\);

\BLOCO_ID|BANCO_REG|saidaB[6]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[6]~31_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[7][6]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[6][6]~q\ ) ) ) # ( \IF_ID|DOUT\(16) & ( 
-- !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[5][6]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[4][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][6]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][6]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][6]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][6]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[6]~31_combout\);

\BLOCO_ID|BANCO_REG|registrador[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[6]~15_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[8][6]~q\);

\BLOCO_ID|BANCO_REG|registrador[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[6]~15_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[9][6]~q\);

\BLOCO_ID|BANCO_REG|registrador[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[6]~15_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[10][6]~q\);

\BLOCO_ID|BANCO_REG|registrador[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[6]~15_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[11][6]~q\);

\BLOCO_ID|BANCO_REG|saidaB[6]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[6]~32_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[11][6]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[10][6]~q\ ) ) ) # ( \IF_ID|DOUT\(16) & ( 
-- !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[9][6]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[8][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][6]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][6]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][6]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][6]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[6]~32_combout\);

\BLOCO_ID|BANCO_REG|registrador[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[6]~15_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[13][6]~q\);

\BLOCO_ID|BANCO_REG|registrador[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[6]~15_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[14][6]~q\);

\BLOCO_ID|BANCO_REG|registrador[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[6]~15_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[15][6]~q\);

\BLOCO_ID|BANCO_REG|saidaB[6]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[6]~33_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[15][6]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[14][6]~q\ ) ) ) # ( \IF_ID|DOUT\(16) & ( 
-- !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[13][6]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[12][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][6]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][6]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][6]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][6]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[6]~33_combout\);

\BLOCO_ID|BANCO_REG|saidaB[6]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[6]~34_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|saidaB[6]~33_combout\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|saidaB[6]~32_combout\ ) ) ) # ( \IF_ID|DOUT\(18) & ( 
-- !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|saidaB[6]~31_combout\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|saidaB[6]~30_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[6]~30_combout\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[6]~31_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[6]~32_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[6]~33_combout\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[6]~34_combout\);

\ID_EX|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|saidaB[6]~34_combout\,
	sclr => \BLOCO_ID|BANCO_REG|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(19));

\EX_MEM|DOUT[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(70));

\BLOCO_MEM|RAM1|memRAM[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(70),
	ena => \BLOCO_MEM|RAM1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[0][6]~q\);

\BLOCO_MEM|RAM1|memRAM[16][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(70),
	ena => \BLOCO_MEM|RAM1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[16][6]~q\);

\BLOCO_MEM|RAM1|Decoder0~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~48_combout\ = ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(6) & ( (\EX_MEM|DOUT\(161) & (!\MEM_WB|DOUT\(2) & (\MEM_WB|DOUT\(3) & !\MEM_WB|DOUT\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|ALT_INV_DOUT\(161),
	datab => \MEM_WB|ALT_INV_DOUT\(2),
	datac => \MEM_WB|ALT_INV_DOUT\(3),
	datad => \MEM_WB|ALT_INV_DOUT\(4),
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Decoder0~48_combout\);

\BLOCO_MEM|RAM1|Decoder0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~49_combout\ = (!\MEM_WB|DOUT\(7) & \BLOCO_MEM|RAM1|Decoder0~48_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(7),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Decoder0~48_combout\,
	combout => \BLOCO_MEM|RAM1|Decoder0~49_combout\);

\BLOCO_MEM|RAM1|memRAM[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(70),
	ena => \BLOCO_MEM|RAM1|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[2][6]~q\);

\BLOCO_MEM|RAM1|Decoder0~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~51_combout\ = ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(6) & ( (\EX_MEM|DOUT\(161) & (!\MEM_WB|DOUT\(2) & (\MEM_WB|DOUT\(3) & !\MEM_WB|DOUT\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|ALT_INV_DOUT\(161),
	datab => \MEM_WB|ALT_INV_DOUT\(2),
	datac => \MEM_WB|ALT_INV_DOUT\(3),
	datad => \MEM_WB|ALT_INV_DOUT\(4),
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Decoder0~51_combout\);

\BLOCO_MEM|RAM1|Decoder0~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~52_combout\ = (!\MEM_WB|DOUT\(7) & \BLOCO_MEM|RAM1|Decoder0~51_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(7),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Decoder0~51_combout\,
	combout => \BLOCO_MEM|RAM1|Decoder0~52_combout\);

\BLOCO_MEM|RAM1|memRAM[18][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(70),
	ena => \BLOCO_MEM|RAM1|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[18][6]~q\);

\BLOCO_MEM|RAM1|Mux25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux25~0_combout\ = ( \MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[18][6]~q\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[2][6]~q\ ) ) ) # ( \MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[16][6]~q\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[0][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][6]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][6]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][6]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][6]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(6),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux25~0_combout\);

\BLOCO_MEM|RAM1|memRAM[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(70),
	ena => \BLOCO_MEM|RAM1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[8][6]~q\);

\BLOCO_MEM|RAM1|Decoder0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~9_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(6) & ( (\EX_MEM|DOUT\(161) & (!\MEM_WB|DOUT\(2) & (!\MEM_WB|DOUT\(3) & !\MEM_WB|DOUT\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|ALT_INV_DOUT\(161),
	datab => \MEM_WB|ALT_INV_DOUT\(2),
	datac => \MEM_WB|ALT_INV_DOUT\(3),
	datad => \MEM_WB|ALT_INV_DOUT\(4),
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Decoder0~9_combout\);

\BLOCO_MEM|RAM1|Decoder0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~10_combout\ = (!\MEM_WB|DOUT\(7) & \BLOCO_MEM|RAM1|Decoder0~9_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(7),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Decoder0~9_combout\,
	combout => \BLOCO_MEM|RAM1|Decoder0~10_combout\);

\BLOCO_MEM|RAM1|memRAM[24][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(70),
	ena => \BLOCO_MEM|RAM1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[24][6]~q\);

\BLOCO_MEM|RAM1|Decoder0~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~54_combout\ = ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(6) & ( (\EX_MEM|DOUT\(161) & (!\MEM_WB|DOUT\(2) & (\MEM_WB|DOUT\(3) & !\MEM_WB|DOUT\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|ALT_INV_DOUT\(161),
	datab => \MEM_WB|ALT_INV_DOUT\(2),
	datac => \MEM_WB|ALT_INV_DOUT\(3),
	datad => \MEM_WB|ALT_INV_DOUT\(4),
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Decoder0~54_combout\);

\BLOCO_MEM|RAM1|Decoder0~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~55_combout\ = (!\MEM_WB|DOUT\(7) & \BLOCO_MEM|RAM1|Decoder0~54_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(7),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Decoder0~54_combout\,
	combout => \BLOCO_MEM|RAM1|Decoder0~55_combout\);

\BLOCO_MEM|RAM1|memRAM[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(70),
	ena => \BLOCO_MEM|RAM1|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[10][6]~q\);

\BLOCO_MEM|RAM1|Decoder0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~57_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(6) & ( (\EX_MEM|DOUT\(161) & (!\MEM_WB|DOUT\(2) & (\MEM_WB|DOUT\(3) & !\MEM_WB|DOUT\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|ALT_INV_DOUT\(161),
	datab => \MEM_WB|ALT_INV_DOUT\(2),
	datac => \MEM_WB|ALT_INV_DOUT\(3),
	datad => \MEM_WB|ALT_INV_DOUT\(4),
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Decoder0~57_combout\);

\BLOCO_MEM|RAM1|Decoder0~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~58_combout\ = (!\MEM_WB|DOUT\(7) & \BLOCO_MEM|RAM1|Decoder0~57_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(7),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Decoder0~57_combout\,
	combout => \BLOCO_MEM|RAM1|Decoder0~58_combout\);

\BLOCO_MEM|RAM1|memRAM[26][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(70),
	ena => \BLOCO_MEM|RAM1|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[26][6]~q\);

\BLOCO_MEM|RAM1|Mux25~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux25~1_combout\ = ( \MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[26][6]~q\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[10][6]~q\ ) ) ) # ( \MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[24][6]~q\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[8][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][6]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][6]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][6]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][6]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(6),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux25~1_combout\);

\BLOCO_MEM|RAM1|memRAM[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(70),
	ena => \BLOCO_MEM|RAM1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[4][6]~q\);

\BLOCO_MEM|RAM1|Decoder0~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~15_combout\ = ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(6) & ( (\EX_MEM|DOUT\(161) & (!\MEM_WB|DOUT\(2) & (!\MEM_WB|DOUT\(3) & \MEM_WB|DOUT\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|ALT_INV_DOUT\(161),
	datab => \MEM_WB|ALT_INV_DOUT\(2),
	datac => \MEM_WB|ALT_INV_DOUT\(3),
	datad => \MEM_WB|ALT_INV_DOUT\(4),
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Decoder0~15_combout\);

\BLOCO_MEM|RAM1|Decoder0~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~16_combout\ = (!\MEM_WB|DOUT\(7) & \BLOCO_MEM|RAM1|Decoder0~15_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(7),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Decoder0~15_combout\,
	combout => \BLOCO_MEM|RAM1|Decoder0~16_combout\);

\BLOCO_MEM|RAM1|memRAM[20][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(70),
	ena => \BLOCO_MEM|RAM1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[20][6]~q\);

\BLOCO_MEM|RAM1|Decoder0~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~60_combout\ = ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(6) & ( (\EX_MEM|DOUT\(161) & (!\MEM_WB|DOUT\(2) & (\MEM_WB|DOUT\(3) & \MEM_WB|DOUT\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|ALT_INV_DOUT\(161),
	datab => \MEM_WB|ALT_INV_DOUT\(2),
	datac => \MEM_WB|ALT_INV_DOUT\(3),
	datad => \MEM_WB|ALT_INV_DOUT\(4),
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Decoder0~60_combout\);

\BLOCO_MEM|RAM1|Decoder0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~61_combout\ = (!\MEM_WB|DOUT\(7) & \BLOCO_MEM|RAM1|Decoder0~60_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(7),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Decoder0~60_combout\,
	combout => \BLOCO_MEM|RAM1|Decoder0~61_combout\);

\BLOCO_MEM|RAM1|memRAM[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(70),
	ena => \BLOCO_MEM|RAM1|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[6][6]~q\);

\BLOCO_MEM|RAM1|Decoder0~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~63_combout\ = ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(6) & ( (\EX_MEM|DOUT\(161) & (!\MEM_WB|DOUT\(2) & (\MEM_WB|DOUT\(3) & \MEM_WB|DOUT\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|ALT_INV_DOUT\(161),
	datab => \MEM_WB|ALT_INV_DOUT\(2),
	datac => \MEM_WB|ALT_INV_DOUT\(3),
	datad => \MEM_WB|ALT_INV_DOUT\(4),
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Decoder0~63_combout\);

\BLOCO_MEM|RAM1|Decoder0~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~64_combout\ = (!\MEM_WB|DOUT\(7) & \BLOCO_MEM|RAM1|Decoder0~63_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(7),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Decoder0~63_combout\,
	combout => \BLOCO_MEM|RAM1|Decoder0~64_combout\);

\BLOCO_MEM|RAM1|memRAM[22][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(70),
	ena => \BLOCO_MEM|RAM1|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[22][6]~q\);

\BLOCO_MEM|RAM1|Mux25~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux25~2_combout\ = ( \MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[22][6]~q\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[6][6]~q\ ) ) ) # ( \MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[20][6]~q\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[4][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][6]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][6]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][6]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][6]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(6),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux25~2_combout\);

\BLOCO_MEM|RAM1|memRAM[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(70),
	ena => \BLOCO_MEM|RAM1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[12][6]~q\);

\BLOCO_MEM|RAM1|Decoder0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~21_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(6) & ( (\EX_MEM|DOUT\(161) & (!\MEM_WB|DOUT\(2) & (!\MEM_WB|DOUT\(3) & \MEM_WB|DOUT\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|ALT_INV_DOUT\(161),
	datab => \MEM_WB|ALT_INV_DOUT\(2),
	datac => \MEM_WB|ALT_INV_DOUT\(3),
	datad => \MEM_WB|ALT_INV_DOUT\(4),
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Decoder0~21_combout\);

\BLOCO_MEM|RAM1|Decoder0~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~22_combout\ = (!\MEM_WB|DOUT\(7) & \BLOCO_MEM|RAM1|Decoder0~21_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(7),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Decoder0~21_combout\,
	combout => \BLOCO_MEM|RAM1|Decoder0~22_combout\);

\BLOCO_MEM|RAM1|memRAM[28][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(70),
	ena => \BLOCO_MEM|RAM1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[28][6]~q\);

\BLOCO_MEM|RAM1|Decoder0~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~66_combout\ = ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(6) & ( (\EX_MEM|DOUT\(161) & (!\MEM_WB|DOUT\(2) & (\MEM_WB|DOUT\(3) & \MEM_WB|DOUT\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|ALT_INV_DOUT\(161),
	datab => \MEM_WB|ALT_INV_DOUT\(2),
	datac => \MEM_WB|ALT_INV_DOUT\(3),
	datad => \MEM_WB|ALT_INV_DOUT\(4),
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Decoder0~66_combout\);

\BLOCO_MEM|RAM1|Decoder0~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~67_combout\ = (!\MEM_WB|DOUT\(7) & \BLOCO_MEM|RAM1|Decoder0~66_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(7),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Decoder0~66_combout\,
	combout => \BLOCO_MEM|RAM1|Decoder0~67_combout\);

\BLOCO_MEM|RAM1|memRAM[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(70),
	ena => \BLOCO_MEM|RAM1|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[14][6]~q\);

\BLOCO_MEM|RAM1|Decoder0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~69_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(6) & ( (\EX_MEM|DOUT\(161) & (!\MEM_WB|DOUT\(2) & (\MEM_WB|DOUT\(3) & \MEM_WB|DOUT\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|ALT_INV_DOUT\(161),
	datab => \MEM_WB|ALT_INV_DOUT\(2),
	datac => \MEM_WB|ALT_INV_DOUT\(3),
	datad => \MEM_WB|ALT_INV_DOUT\(4),
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Decoder0~69_combout\);

\BLOCO_MEM|RAM1|Decoder0~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~70_combout\ = (!\MEM_WB|DOUT\(7) & \BLOCO_MEM|RAM1|Decoder0~69_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(7),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Decoder0~69_combout\,
	combout => \BLOCO_MEM|RAM1|Decoder0~70_combout\);

\BLOCO_MEM|RAM1|memRAM[30][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(70),
	ena => \BLOCO_MEM|RAM1|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[30][6]~q\);

\BLOCO_MEM|RAM1|Mux25~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux25~3_combout\ = ( \MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[30][6]~q\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[14][6]~q\ ) ) ) # ( \MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[28][6]~q\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[12][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][6]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][6]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][6]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][6]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(6),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux25~3_combout\);

\BLOCO_MEM|RAM1|Mux25~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux25~4_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux25~3_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux25~2_combout\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|Mux25~1_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux25~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux25~0_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux25~1_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux25~2_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux25~3_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux25~4_combout\);

\BLOCO_MEM|RAM1|Decoder0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~0_combout\ = ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(6) & ( (\EX_MEM|DOUT\(161) & (!\MEM_WB|DOUT\(2) & (!\MEM_WB|DOUT\(3) & !\MEM_WB|DOUT\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|ALT_INV_DOUT\(161),
	datab => \MEM_WB|ALT_INV_DOUT\(2),
	datac => \MEM_WB|ALT_INV_DOUT\(3),
	datad => \MEM_WB|ALT_INV_DOUT\(4),
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Decoder0~0_combout\);

\BLOCO_MEM|RAM1|Decoder0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~2_combout\ = (\MEM_WB|DOUT\(7) & \BLOCO_MEM|RAM1|Decoder0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(7),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Decoder0~0_combout\,
	combout => \BLOCO_MEM|RAM1|Decoder0~2_combout\);

\BLOCO_MEM|RAM1|memRAM[32][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(70),
	ena => \BLOCO_MEM|RAM1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[32][6]~q\);

\BLOCO_MEM|RAM1|Decoder0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~8_combout\ = (\MEM_WB|DOUT\(7) & \BLOCO_MEM|RAM1|Decoder0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(7),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Decoder0~6_combout\,
	combout => \BLOCO_MEM|RAM1|Decoder0~8_combout\);

\BLOCO_MEM|RAM1|memRAM[40][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(70),
	ena => \BLOCO_MEM|RAM1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[40][6]~q\);

\BLOCO_MEM|RAM1|Decoder0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~5_combout\ = (\MEM_WB|DOUT\(7) & \BLOCO_MEM|RAM1|Decoder0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(7),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Decoder0~3_combout\,
	combout => \BLOCO_MEM|RAM1|Decoder0~5_combout\);

\BLOCO_MEM|RAM1|memRAM[48][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(70),
	ena => \BLOCO_MEM|RAM1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[48][6]~q\);

\BLOCO_MEM|RAM1|Decoder0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~11_combout\ = (\MEM_WB|DOUT\(7) & \BLOCO_MEM|RAM1|Decoder0~9_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(7),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Decoder0~9_combout\,
	combout => \BLOCO_MEM|RAM1|Decoder0~11_combout\);

\BLOCO_MEM|RAM1|memRAM[56][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(70),
	ena => \BLOCO_MEM|RAM1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[56][6]~q\);

\BLOCO_MEM|RAM1|Mux25~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux25~5_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[56][6]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[48][6]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[40][6]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[32][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][6]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][6]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][6]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][6]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux25~5_combout\);

\BLOCO_MEM|RAM1|Decoder0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~14_combout\ = (\MEM_WB|DOUT\(7) & \BLOCO_MEM|RAM1|Decoder0~12_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(7),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Decoder0~12_combout\,
	combout => \BLOCO_MEM|RAM1|Decoder0~14_combout\);

\BLOCO_MEM|RAM1|memRAM[36][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(70),
	ena => \BLOCO_MEM|RAM1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[36][6]~q\);

\BLOCO_MEM|RAM1|Decoder0~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~20_combout\ = (\MEM_WB|DOUT\(7) & \BLOCO_MEM|RAM1|Decoder0~18_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(7),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Decoder0~18_combout\,
	combout => \BLOCO_MEM|RAM1|Decoder0~20_combout\);

\BLOCO_MEM|RAM1|memRAM[44][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(70),
	ena => \BLOCO_MEM|RAM1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[44][6]~q\);

\BLOCO_MEM|RAM1|Decoder0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~17_combout\ = (\MEM_WB|DOUT\(7) & \BLOCO_MEM|RAM1|Decoder0~15_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(7),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Decoder0~15_combout\,
	combout => \BLOCO_MEM|RAM1|Decoder0~17_combout\);

\BLOCO_MEM|RAM1|memRAM[52][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(70),
	ena => \BLOCO_MEM|RAM1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[52][6]~q\);

\BLOCO_MEM|RAM1|Decoder0~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~23_combout\ = (\MEM_WB|DOUT\(7) & \BLOCO_MEM|RAM1|Decoder0~21_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(7),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Decoder0~21_combout\,
	combout => \BLOCO_MEM|RAM1|Decoder0~23_combout\);

\BLOCO_MEM|RAM1|memRAM[60][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(70),
	ena => \BLOCO_MEM|RAM1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[60][6]~q\);

\BLOCO_MEM|RAM1|Mux25~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux25~6_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[60][6]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[52][6]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[44][6]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[36][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][6]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][6]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][6]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][6]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux25~6_combout\);

\BLOCO_MEM|RAM1|Decoder0~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~50_combout\ = (\MEM_WB|DOUT\(7) & \BLOCO_MEM|RAM1|Decoder0~48_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(7),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Decoder0~48_combout\,
	combout => \BLOCO_MEM|RAM1|Decoder0~50_combout\);

\BLOCO_MEM|RAM1|memRAM[34][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(70),
	ena => \BLOCO_MEM|RAM1|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[34][6]~q\);

\BLOCO_MEM|RAM1|Decoder0~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~56_combout\ = (\MEM_WB|DOUT\(7) & \BLOCO_MEM|RAM1|Decoder0~54_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(7),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Decoder0~54_combout\,
	combout => \BLOCO_MEM|RAM1|Decoder0~56_combout\);

\BLOCO_MEM|RAM1|memRAM[42][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(70),
	ena => \BLOCO_MEM|RAM1|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[42][6]~q\);

\BLOCO_MEM|RAM1|Decoder0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~53_combout\ = (\MEM_WB|DOUT\(7) & \BLOCO_MEM|RAM1|Decoder0~51_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(7),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Decoder0~51_combout\,
	combout => \BLOCO_MEM|RAM1|Decoder0~53_combout\);

\BLOCO_MEM|RAM1|memRAM[50][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(70),
	ena => \BLOCO_MEM|RAM1|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[50][6]~q\);

\BLOCO_MEM|RAM1|Decoder0~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~59_combout\ = (\MEM_WB|DOUT\(7) & \BLOCO_MEM|RAM1|Decoder0~57_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(7),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Decoder0~57_combout\,
	combout => \BLOCO_MEM|RAM1|Decoder0~59_combout\);

\BLOCO_MEM|RAM1|memRAM[58][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(70),
	ena => \BLOCO_MEM|RAM1|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[58][6]~q\);

\BLOCO_MEM|RAM1|Mux25~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux25~7_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[58][6]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[50][6]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[42][6]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[34][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][6]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][6]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][6]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][6]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux25~7_combout\);

\BLOCO_MEM|RAM1|Decoder0~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~62_combout\ = (\MEM_WB|DOUT\(7) & \BLOCO_MEM|RAM1|Decoder0~60_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(7),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Decoder0~60_combout\,
	combout => \BLOCO_MEM|RAM1|Decoder0~62_combout\);

\BLOCO_MEM|RAM1|memRAM[38][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(70),
	ena => \BLOCO_MEM|RAM1|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[38][6]~q\);

\BLOCO_MEM|RAM1|Decoder0~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~68_combout\ = (\MEM_WB|DOUT\(7) & \BLOCO_MEM|RAM1|Decoder0~66_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(7),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Decoder0~66_combout\,
	combout => \BLOCO_MEM|RAM1|Decoder0~68_combout\);

\BLOCO_MEM|RAM1|memRAM[46][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(70),
	ena => \BLOCO_MEM|RAM1|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[46][6]~q\);

\BLOCO_MEM|RAM1|Decoder0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~65_combout\ = (\MEM_WB|DOUT\(7) & \BLOCO_MEM|RAM1|Decoder0~63_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(7),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Decoder0~63_combout\,
	combout => \BLOCO_MEM|RAM1|Decoder0~65_combout\);

\BLOCO_MEM|RAM1|memRAM[54][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(70),
	ena => \BLOCO_MEM|RAM1|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[54][6]~q\);

\BLOCO_MEM|RAM1|Decoder0~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~71_combout\ = (\MEM_WB|DOUT\(7) & \BLOCO_MEM|RAM1|Decoder0~69_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(7),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Decoder0~69_combout\,
	combout => \BLOCO_MEM|RAM1|Decoder0~71_combout\);

\BLOCO_MEM|RAM1|memRAM[62][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(70),
	ena => \BLOCO_MEM|RAM1|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[62][6]~q\);

\BLOCO_MEM|RAM1|Mux25~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux25~8_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[62][6]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[54][6]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[46][6]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[38][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][6]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][6]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][6]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][6]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux25~8_combout\);

\BLOCO_MEM|RAM1|Mux25~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux25~9_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux25~8_combout\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux25~7_combout\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|Mux25~6_combout\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux25~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux25~5_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux25~6_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux25~7_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux25~8_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux25~9_combout\);

\BLOCO_MEM|RAM1|memRAM[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(70),
	ena => \BLOCO_MEM|RAM1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[1][6]~q\);

\BLOCO_MEM|RAM1|Decoder0~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~36_combout\ = ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(6) & ( (\EX_MEM|DOUT\(161) & (\MEM_WB|DOUT\(2) & (!\MEM_WB|DOUT\(3) & \MEM_WB|DOUT\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|ALT_INV_DOUT\(161),
	datab => \MEM_WB|ALT_INV_DOUT\(2),
	datac => \MEM_WB|ALT_INV_DOUT\(3),
	datad => \MEM_WB|ALT_INV_DOUT\(4),
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Decoder0~36_combout\);

\BLOCO_MEM|RAM1|Decoder0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~37_combout\ = (!\MEM_WB|DOUT\(7) & \BLOCO_MEM|RAM1|Decoder0~36_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(7),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Decoder0~36_combout\,
	combout => \BLOCO_MEM|RAM1|Decoder0~37_combout\);

\BLOCO_MEM|RAM1|memRAM[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(70),
	ena => \BLOCO_MEM|RAM1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[5][6]~q\);

\BLOCO_MEM|RAM1|Decoder0~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~27_combout\ = ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(6) & ( (\EX_MEM|DOUT\(161) & (\MEM_WB|DOUT\(2) & (!\MEM_WB|DOUT\(3) & !\MEM_WB|DOUT\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|ALT_INV_DOUT\(161),
	datab => \MEM_WB|ALT_INV_DOUT\(2),
	datac => \MEM_WB|ALT_INV_DOUT\(3),
	datad => \MEM_WB|ALT_INV_DOUT\(4),
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Decoder0~27_combout\);

\BLOCO_MEM|RAM1|Decoder0~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~28_combout\ = (!\MEM_WB|DOUT\(7) & \BLOCO_MEM|RAM1|Decoder0~27_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(7),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Decoder0~27_combout\,
	combout => \BLOCO_MEM|RAM1|Decoder0~28_combout\);

\BLOCO_MEM|RAM1|memRAM[17][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(70),
	ena => \BLOCO_MEM|RAM1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[17][6]~q\);

\BLOCO_MEM|RAM1|Decoder0~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~39_combout\ = ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(6) & ( (\EX_MEM|DOUT\(161) & (\MEM_WB|DOUT\(2) & (!\MEM_WB|DOUT\(3) & \MEM_WB|DOUT\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|ALT_INV_DOUT\(161),
	datab => \MEM_WB|ALT_INV_DOUT\(2),
	datac => \MEM_WB|ALT_INV_DOUT\(3),
	datad => \MEM_WB|ALT_INV_DOUT\(4),
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Decoder0~39_combout\);

\BLOCO_MEM|RAM1|Decoder0~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~40_combout\ = (!\MEM_WB|DOUT\(7) & \BLOCO_MEM|RAM1|Decoder0~39_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(7),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Decoder0~39_combout\,
	combout => \BLOCO_MEM|RAM1|Decoder0~40_combout\);

\BLOCO_MEM|RAM1|memRAM[21][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(70),
	ena => \BLOCO_MEM|RAM1|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[21][6]~q\);

\BLOCO_MEM|RAM1|Mux25~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux25~10_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[21][6]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[17][6]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[5][6]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[1][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][6]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][6]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][6]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][6]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux25~10_combout\);

\BLOCO_MEM|RAM1|Decoder0~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~30_combout\ = ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(6) & ( (\EX_MEM|DOUT\(161) & (\MEM_WB|DOUT\(2) & (!\MEM_WB|DOUT\(3) & !\MEM_WB|DOUT\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|ALT_INV_DOUT\(161),
	datab => \MEM_WB|ALT_INV_DOUT\(2),
	datac => \MEM_WB|ALT_INV_DOUT\(3),
	datad => \MEM_WB|ALT_INV_DOUT\(4),
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Decoder0~30_combout\);

\BLOCO_MEM|RAM1|Decoder0~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~31_combout\ = (!\MEM_WB|DOUT\(7) & \BLOCO_MEM|RAM1|Decoder0~30_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(7),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Decoder0~30_combout\,
	combout => \BLOCO_MEM|RAM1|Decoder0~31_combout\);

\BLOCO_MEM|RAM1|memRAM[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(70),
	ena => \BLOCO_MEM|RAM1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[9][6]~q\);

\BLOCO_MEM|RAM1|Decoder0~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~42_combout\ = ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(6) & ( (\EX_MEM|DOUT\(161) & (\MEM_WB|DOUT\(2) & (!\MEM_WB|DOUT\(3) & \MEM_WB|DOUT\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|ALT_INV_DOUT\(161),
	datab => \MEM_WB|ALT_INV_DOUT\(2),
	datac => \MEM_WB|ALT_INV_DOUT\(3),
	datad => \MEM_WB|ALT_INV_DOUT\(4),
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Decoder0~42_combout\);

\BLOCO_MEM|RAM1|Decoder0~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~43_combout\ = (!\MEM_WB|DOUT\(7) & \BLOCO_MEM|RAM1|Decoder0~42_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(7),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Decoder0~42_combout\,
	combout => \BLOCO_MEM|RAM1|Decoder0~43_combout\);

\BLOCO_MEM|RAM1|memRAM[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(70),
	ena => \BLOCO_MEM|RAM1|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[13][6]~q\);

\BLOCO_MEM|RAM1|Decoder0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~33_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(6) & ( (\EX_MEM|DOUT\(161) & (\MEM_WB|DOUT\(2) & (!\MEM_WB|DOUT\(3) & !\MEM_WB|DOUT\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|ALT_INV_DOUT\(161),
	datab => \MEM_WB|ALT_INV_DOUT\(2),
	datac => \MEM_WB|ALT_INV_DOUT\(3),
	datad => \MEM_WB|ALT_INV_DOUT\(4),
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Decoder0~33_combout\);

\BLOCO_MEM|RAM1|Decoder0~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~34_combout\ = (!\MEM_WB|DOUT\(7) & \BLOCO_MEM|RAM1|Decoder0~33_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(7),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Decoder0~33_combout\,
	combout => \BLOCO_MEM|RAM1|Decoder0~34_combout\);

\BLOCO_MEM|RAM1|memRAM[25][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(70),
	ena => \BLOCO_MEM|RAM1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[25][6]~q\);

\BLOCO_MEM|RAM1|Decoder0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~45_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(6) & ( (\EX_MEM|DOUT\(161) & (\MEM_WB|DOUT\(2) & (!\MEM_WB|DOUT\(3) & \MEM_WB|DOUT\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|ALT_INV_DOUT\(161),
	datab => \MEM_WB|ALT_INV_DOUT\(2),
	datac => \MEM_WB|ALT_INV_DOUT\(3),
	datad => \MEM_WB|ALT_INV_DOUT\(4),
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Decoder0~45_combout\);

\BLOCO_MEM|RAM1|Decoder0~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~46_combout\ = (!\MEM_WB|DOUT\(7) & \BLOCO_MEM|RAM1|Decoder0~45_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(7),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Decoder0~45_combout\,
	combout => \BLOCO_MEM|RAM1|Decoder0~46_combout\);

\BLOCO_MEM|RAM1|memRAM[29][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(70),
	ena => \BLOCO_MEM|RAM1|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[29][6]~q\);

\BLOCO_MEM|RAM1|Mux25~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux25~11_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[29][6]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[25][6]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[13][6]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[9][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][6]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][6]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][6]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][6]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux25~11_combout\);

\BLOCO_MEM|RAM1|Decoder0~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~72_combout\ = ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(6) & ( (\EX_MEM|DOUT\(161) & (\MEM_WB|DOUT\(2) & (\MEM_WB|DOUT\(3) & !\MEM_WB|DOUT\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|ALT_INV_DOUT\(161),
	datab => \MEM_WB|ALT_INV_DOUT\(2),
	datac => \MEM_WB|ALT_INV_DOUT\(3),
	datad => \MEM_WB|ALT_INV_DOUT\(4),
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Decoder0~72_combout\);

\BLOCO_MEM|RAM1|Decoder0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~73_combout\ = (!\MEM_WB|DOUT\(7) & \BLOCO_MEM|RAM1|Decoder0~72_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(7),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Decoder0~72_combout\,
	combout => \BLOCO_MEM|RAM1|Decoder0~73_combout\);

\BLOCO_MEM|RAM1|memRAM[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(70),
	ena => \BLOCO_MEM|RAM1|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[3][6]~q\);

\BLOCO_MEM|RAM1|Decoder0~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~75_combout\ = ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(6) & ( (\EX_MEM|DOUT\(161) & (\MEM_WB|DOUT\(2) & (\MEM_WB|DOUT\(3) & \MEM_WB|DOUT\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|ALT_INV_DOUT\(161),
	datab => \MEM_WB|ALT_INV_DOUT\(2),
	datac => \MEM_WB|ALT_INV_DOUT\(3),
	datad => \MEM_WB|ALT_INV_DOUT\(4),
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Decoder0~75_combout\);

\BLOCO_MEM|RAM1|Decoder0~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~76_combout\ = (!\MEM_WB|DOUT\(7) & \BLOCO_MEM|RAM1|Decoder0~75_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(7),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Decoder0~75_combout\,
	combout => \BLOCO_MEM|RAM1|Decoder0~76_combout\);

\BLOCO_MEM|RAM1|memRAM[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(70),
	ena => \BLOCO_MEM|RAM1|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[7][6]~q\);

\BLOCO_MEM|RAM1|Decoder0~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~84_combout\ = ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(6) & ( (\EX_MEM|DOUT\(161) & (\MEM_WB|DOUT\(2) & (\MEM_WB|DOUT\(3) & !\MEM_WB|DOUT\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|ALT_INV_DOUT\(161),
	datab => \MEM_WB|ALT_INV_DOUT\(2),
	datac => \MEM_WB|ALT_INV_DOUT\(3),
	datad => \MEM_WB|ALT_INV_DOUT\(4),
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Decoder0~84_combout\);

\BLOCO_MEM|RAM1|Decoder0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~85_combout\ = (!\MEM_WB|DOUT\(7) & \BLOCO_MEM|RAM1|Decoder0~84_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(7),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Decoder0~84_combout\,
	combout => \BLOCO_MEM|RAM1|Decoder0~85_combout\);

\BLOCO_MEM|RAM1|memRAM[19][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(70),
	ena => \BLOCO_MEM|RAM1|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[19][6]~q\);

\BLOCO_MEM|RAM1|Decoder0~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~87_combout\ = ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(6) & ( (\EX_MEM|DOUT\(161) & (\MEM_WB|DOUT\(2) & (\MEM_WB|DOUT\(3) & \MEM_WB|DOUT\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|ALT_INV_DOUT\(161),
	datab => \MEM_WB|ALT_INV_DOUT\(2),
	datac => \MEM_WB|ALT_INV_DOUT\(3),
	datad => \MEM_WB|ALT_INV_DOUT\(4),
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Decoder0~87_combout\);

\BLOCO_MEM|RAM1|Decoder0~88\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~88_combout\ = (!\MEM_WB|DOUT\(7) & \BLOCO_MEM|RAM1|Decoder0~87_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(7),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Decoder0~87_combout\,
	combout => \BLOCO_MEM|RAM1|Decoder0~88_combout\);

\BLOCO_MEM|RAM1|memRAM[23][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(70),
	ena => \BLOCO_MEM|RAM1|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[23][6]~q\);

\BLOCO_MEM|RAM1|Mux25~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux25~12_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[23][6]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[19][6]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[7][6]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[3][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][6]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][6]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][6]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][6]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux25~12_combout\);

\BLOCO_MEM|RAM1|Decoder0~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~78_combout\ = ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(6) & ( (\EX_MEM|DOUT\(161) & (\MEM_WB|DOUT\(2) & (\MEM_WB|DOUT\(3) & !\MEM_WB|DOUT\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|ALT_INV_DOUT\(161),
	datab => \MEM_WB|ALT_INV_DOUT\(2),
	datac => \MEM_WB|ALT_INV_DOUT\(3),
	datad => \MEM_WB|ALT_INV_DOUT\(4),
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Decoder0~78_combout\);

\BLOCO_MEM|RAM1|Decoder0~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~79_combout\ = (!\MEM_WB|DOUT\(7) & \BLOCO_MEM|RAM1|Decoder0~78_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(7),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Decoder0~78_combout\,
	combout => \BLOCO_MEM|RAM1|Decoder0~79_combout\);

\BLOCO_MEM|RAM1|memRAM[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(70),
	ena => \BLOCO_MEM|RAM1|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[11][6]~q\);

\BLOCO_MEM|RAM1|Decoder0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~81_combout\ = ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(6) & ( (\EX_MEM|DOUT\(161) & (\MEM_WB|DOUT\(2) & (\MEM_WB|DOUT\(3) & \MEM_WB|DOUT\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|ALT_INV_DOUT\(161),
	datab => \MEM_WB|ALT_INV_DOUT\(2),
	datac => \MEM_WB|ALT_INV_DOUT\(3),
	datad => \MEM_WB|ALT_INV_DOUT\(4),
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Decoder0~81_combout\);

\BLOCO_MEM|RAM1|Decoder0~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~82_combout\ = (!\MEM_WB|DOUT\(7) & \BLOCO_MEM|RAM1|Decoder0~81_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(7),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Decoder0~81_combout\,
	combout => \BLOCO_MEM|RAM1|Decoder0~82_combout\);

\BLOCO_MEM|RAM1|memRAM[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(70),
	ena => \BLOCO_MEM|RAM1|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[15][6]~q\);

\BLOCO_MEM|RAM1|Decoder0~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~90_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(6) & ( (\EX_MEM|DOUT\(161) & (\MEM_WB|DOUT\(2) & (\MEM_WB|DOUT\(3) & !\MEM_WB|DOUT\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|ALT_INV_DOUT\(161),
	datab => \MEM_WB|ALT_INV_DOUT\(2),
	datac => \MEM_WB|ALT_INV_DOUT\(3),
	datad => \MEM_WB|ALT_INV_DOUT\(4),
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Decoder0~90_combout\);

\BLOCO_MEM|RAM1|Decoder0~91\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~91_combout\ = (!\MEM_WB|DOUT\(7) & \BLOCO_MEM|RAM1|Decoder0~90_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(7),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Decoder0~90_combout\,
	combout => \BLOCO_MEM|RAM1|Decoder0~91_combout\);

\BLOCO_MEM|RAM1|memRAM[27][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(70),
	ena => \BLOCO_MEM|RAM1|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[27][6]~q\);

\BLOCO_MEM|RAM1|Decoder0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~93_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(6) & ( (\EX_MEM|DOUT\(161) & (\MEM_WB|DOUT\(2) & (\MEM_WB|DOUT\(3) & \MEM_WB|DOUT\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|ALT_INV_DOUT\(161),
	datab => \MEM_WB|ALT_INV_DOUT\(2),
	datac => \MEM_WB|ALT_INV_DOUT\(3),
	datad => \MEM_WB|ALT_INV_DOUT\(4),
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Decoder0~93_combout\);

\BLOCO_MEM|RAM1|Decoder0~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~94_combout\ = (!\MEM_WB|DOUT\(7) & \BLOCO_MEM|RAM1|Decoder0~93_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(7),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Decoder0~93_combout\,
	combout => \BLOCO_MEM|RAM1|Decoder0~94_combout\);

\BLOCO_MEM|RAM1|memRAM[31][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(70),
	ena => \BLOCO_MEM|RAM1|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[31][6]~q\);

\BLOCO_MEM|RAM1|Mux25~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux25~13_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[31][6]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[27][6]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[15][6]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[11][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][6]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][6]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][6]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][6]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux25~13_combout\);

\BLOCO_MEM|RAM1|Mux25~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux25~14_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux25~13_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux25~12_combout\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|Mux25~11_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux25~10_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux25~10_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux25~11_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux25~12_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux25~13_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux25~14_combout\);

\BLOCO_MEM|RAM1|Decoder0~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~26_combout\ = (\MEM_WB|DOUT\(7) & \BLOCO_MEM|RAM1|Decoder0~24_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(7),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Decoder0~24_combout\,
	combout => \BLOCO_MEM|RAM1|Decoder0~26_combout\);

\BLOCO_MEM|RAM1|memRAM[33][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(70),
	ena => \BLOCO_MEM|RAM1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[33][6]~q\);

\BLOCO_MEM|RAM1|Decoder0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~29_combout\ = (\MEM_WB|DOUT\(7) & \BLOCO_MEM|RAM1|Decoder0~27_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(7),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Decoder0~27_combout\,
	combout => \BLOCO_MEM|RAM1|Decoder0~29_combout\);

\BLOCO_MEM|RAM1|memRAM[49][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(70),
	ena => \BLOCO_MEM|RAM1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[49][6]~q\);

\BLOCO_MEM|RAM1|Decoder0~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~74_combout\ = (\MEM_WB|DOUT\(7) & \BLOCO_MEM|RAM1|Decoder0~72_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(7),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Decoder0~72_combout\,
	combout => \BLOCO_MEM|RAM1|Decoder0~74_combout\);

\BLOCO_MEM|RAM1|memRAM[35][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(70),
	ena => \BLOCO_MEM|RAM1|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[35][6]~q\);

\BLOCO_MEM|RAM1|Decoder0~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~86_combout\ = (\MEM_WB|DOUT\(7) & \BLOCO_MEM|RAM1|Decoder0~84_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(7),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Decoder0~84_combout\,
	combout => \BLOCO_MEM|RAM1|Decoder0~86_combout\);

\BLOCO_MEM|RAM1|memRAM[51][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(70),
	ena => \BLOCO_MEM|RAM1|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[51][6]~q\);

\BLOCO_MEM|RAM1|Mux25~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux25~15_combout\ = ( \MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[51][6]~q\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[35][6]~q\ ) ) ) # ( \MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[49][6]~q\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[33][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][6]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][6]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][6]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][6]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(6),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux25~15_combout\);

\BLOCO_MEM|RAM1|Decoder0~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~32_combout\ = (\MEM_WB|DOUT\(7) & \BLOCO_MEM|RAM1|Decoder0~30_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(7),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Decoder0~30_combout\,
	combout => \BLOCO_MEM|RAM1|Decoder0~32_combout\);

\BLOCO_MEM|RAM1|memRAM[41][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(70),
	ena => \BLOCO_MEM|RAM1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[41][6]~q\);

\BLOCO_MEM|RAM1|Decoder0~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~35_combout\ = (\MEM_WB|DOUT\(7) & \BLOCO_MEM|RAM1|Decoder0~33_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(7),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Decoder0~33_combout\,
	combout => \BLOCO_MEM|RAM1|Decoder0~35_combout\);

\BLOCO_MEM|RAM1|memRAM[57][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(70),
	ena => \BLOCO_MEM|RAM1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[57][6]~q\);

\BLOCO_MEM|RAM1|Decoder0~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~80_combout\ = (\MEM_WB|DOUT\(7) & \BLOCO_MEM|RAM1|Decoder0~78_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(7),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Decoder0~78_combout\,
	combout => \BLOCO_MEM|RAM1|Decoder0~80_combout\);

\BLOCO_MEM|RAM1|memRAM[43][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(70),
	ena => \BLOCO_MEM|RAM1|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[43][6]~q\);

\BLOCO_MEM|RAM1|Decoder0~92\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~92_combout\ = (\MEM_WB|DOUT\(7) & \BLOCO_MEM|RAM1|Decoder0~90_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(7),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Decoder0~90_combout\,
	combout => \BLOCO_MEM|RAM1|Decoder0~92_combout\);

\BLOCO_MEM|RAM1|memRAM[59][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(70),
	ena => \BLOCO_MEM|RAM1|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[59][6]~q\);

\BLOCO_MEM|RAM1|Mux25~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux25~16_combout\ = ( \MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[59][6]~q\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[43][6]~q\ ) ) ) # ( \MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[57][6]~q\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[41][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][6]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][6]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][6]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][6]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(6),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux25~16_combout\);

\BLOCO_MEM|RAM1|Decoder0~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~38_combout\ = (\MEM_WB|DOUT\(7) & \BLOCO_MEM|RAM1|Decoder0~36_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(7),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Decoder0~36_combout\,
	combout => \BLOCO_MEM|RAM1|Decoder0~38_combout\);

\BLOCO_MEM|RAM1|memRAM[37][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(70),
	ena => \BLOCO_MEM|RAM1|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[37][6]~q\);

\BLOCO_MEM|RAM1|Decoder0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~41_combout\ = (\MEM_WB|DOUT\(7) & \BLOCO_MEM|RAM1|Decoder0~39_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(7),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Decoder0~39_combout\,
	combout => \BLOCO_MEM|RAM1|Decoder0~41_combout\);

\BLOCO_MEM|RAM1|memRAM[53][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(70),
	ena => \BLOCO_MEM|RAM1|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[53][6]~q\);

\BLOCO_MEM|RAM1|Decoder0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~77_combout\ = (\MEM_WB|DOUT\(7) & \BLOCO_MEM|RAM1|Decoder0~75_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(7),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Decoder0~75_combout\,
	combout => \BLOCO_MEM|RAM1|Decoder0~77_combout\);

\BLOCO_MEM|RAM1|memRAM[39][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(70),
	ena => \BLOCO_MEM|RAM1|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[39][6]~q\);

\BLOCO_MEM|RAM1|Decoder0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~89_combout\ = (\MEM_WB|DOUT\(7) & \BLOCO_MEM|RAM1|Decoder0~87_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(7),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Decoder0~87_combout\,
	combout => \BLOCO_MEM|RAM1|Decoder0~89_combout\);

\BLOCO_MEM|RAM1|memRAM[55][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(70),
	ena => \BLOCO_MEM|RAM1|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[55][6]~q\);

\BLOCO_MEM|RAM1|Mux25~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux25~17_combout\ = ( \MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[55][6]~q\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[39][6]~q\ ) ) ) # ( \MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[53][6]~q\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[37][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][6]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][6]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][6]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][6]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(6),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux25~17_combout\);

\BLOCO_MEM|RAM1|Decoder0~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~44_combout\ = (\MEM_WB|DOUT\(7) & \BLOCO_MEM|RAM1|Decoder0~42_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(7),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Decoder0~42_combout\,
	combout => \BLOCO_MEM|RAM1|Decoder0~44_combout\);

\BLOCO_MEM|RAM1|memRAM[45][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(70),
	ena => \BLOCO_MEM|RAM1|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[45][6]~q\);

\BLOCO_MEM|RAM1|Decoder0~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~47_combout\ = (\MEM_WB|DOUT\(7) & \BLOCO_MEM|RAM1|Decoder0~45_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(7),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Decoder0~45_combout\,
	combout => \BLOCO_MEM|RAM1|Decoder0~47_combout\);

\BLOCO_MEM|RAM1|memRAM[61][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(70),
	ena => \BLOCO_MEM|RAM1|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[61][6]~q\);

\BLOCO_MEM|RAM1|Decoder0~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~83_combout\ = (\MEM_WB|DOUT\(7) & \BLOCO_MEM|RAM1|Decoder0~81_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(7),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Decoder0~81_combout\,
	combout => \BLOCO_MEM|RAM1|Decoder0~83_combout\);

\BLOCO_MEM|RAM1|memRAM[47][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(70),
	ena => \BLOCO_MEM|RAM1|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[47][6]~q\);

\BLOCO_MEM|RAM1|Decoder0~95\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~95_combout\ = (\MEM_WB|DOUT\(7) & \BLOCO_MEM|RAM1|Decoder0~93_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(7),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Decoder0~93_combout\,
	combout => \BLOCO_MEM|RAM1|Decoder0~95_combout\);

\BLOCO_MEM|RAM1|memRAM[63][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(70),
	ena => \BLOCO_MEM|RAM1|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[63][6]~q\);

\BLOCO_MEM|RAM1|Mux25~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux25~18_combout\ = ( \MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[63][6]~q\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[47][6]~q\ ) ) ) # ( \MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[61][6]~q\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[45][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][6]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][6]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][6]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][6]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(6),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux25~18_combout\);

\BLOCO_MEM|RAM1|Mux25~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux25~19_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux25~18_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux25~17_combout\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|Mux25~16_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux25~15_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux25~15_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux25~16_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux25~17_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux25~18_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux25~19_combout\);

\BLOCO_MEM|RAM1|Mux25~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux25~20_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|Mux25~19_combout\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|Mux25~14_combout\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|Mux25~9_combout\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|Mux25~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux25~4_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux25~9_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux25~14_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux25~19_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux25~20_combout\);

\BLOCO_MEM|RAM1|Dado_out[6]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Dado_out[6]~47_combout\ = (!\EX_MEM|DOUT\(162)) # (\BLOCO_MEM|RAM1|Mux25~20_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111011101110111011101110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|ALT_INV_DOUT\(162),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux25~20_combout\,
	combout => \BLOCO_MEM|RAM1|Dado_out[6]~47_combout\);

\MEM_WB|DOUT[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_MEM|RAM1|Dado_out[6]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(38));

\EX_MEM|DOUT[186]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(147),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(186));

\MEM_WB|DOUT[122]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(186),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(122));

\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[6]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[6]~15_combout\ = ( \MEM_WB|DOUT\(122) & ( (!\MEM_WB|DOUT\(68) & (((\MEM_WB|DOUT\(6))) # (\MEM_WB|DOUT\(69)))) # (\MEM_WB|DOUT\(68) & (!\MEM_WB|DOUT\(69) & (\MEM_WB|DOUT\(38)))) ) ) # ( !\MEM_WB|DOUT\(122) & ( 
-- (!\MEM_WB|DOUT\(69) & ((!\MEM_WB|DOUT\(68) & ((\MEM_WB|DOUT\(6)))) # (\MEM_WB|DOUT\(68) & (\MEM_WB|DOUT\(38))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000000100100011000010011010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(68),
	datab => \MEM_WB|ALT_INV_DOUT\(69),
	datac => \MEM_WB|ALT_INV_DOUT\(38),
	datad => \MEM_WB|ALT_INV_DOUT\(6),
	datae => \MEM_WB|ALT_INV_DOUT\(122),
	combout => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[6]~15_combout\);

\BLOCO_ID|BANCO_REG|registrador[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[6]~15_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[12][6]~q\);

\BLOCO_ID|BANCO_REG|saidaA[6]~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[6]~68_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[15][6]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[14][6]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & ( 
-- !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[13][6]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[12][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][6]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][6]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][6]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][6]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[6]~68_combout\);

\BLOCO_ID|BANCO_REG|saidaA[6]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[6]~69_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[7][6]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[6][6]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & ( 
-- !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[5][6]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[4][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][6]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][6]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][6]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][6]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[6]~69_combout\);

\BLOCO_ID|BANCO_REG|saidaA[6]~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[6]~70_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[3][6]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[2][6]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & ( 
-- !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[1][6]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[0][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][6]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][6]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][6]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][6]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[6]~70_combout\);

\BLOCO_ID|BANCO_REG|saidaA[6]~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[6]~71_combout\ = ( \BLOCO_ID|BANCO_REG|saidaA[6]~70_combout\ & ( (!\IF_ID|DOUT\(24) & ((!\IF_ID|DOUT\(23)) # ((\BLOCO_ID|BANCO_REG|saidaA[6]~69_combout\)))) # (\IF_ID|DOUT\(24) & (((\BLOCO_ID|BANCO_REG|saidaA[6]~68_combout\)))) 
-- ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[6]~70_combout\ & ( (!\IF_ID|DOUT\(24) & (\IF_ID|DOUT\(23) & ((\BLOCO_ID|BANCO_REG|saidaA[6]~69_combout\)))) # (\IF_ID|DOUT\(24) & (((\BLOCO_ID|BANCO_REG|saidaA[6]~68_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111100011011010111100000101001001111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(24),
	datab => \IF_ID|ALT_INV_DOUT\(23),
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[6]~68_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[6]~69_combout\,
	datae => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[6]~70_combout\,
	combout => \BLOCO_ID|BANCO_REG|saidaA[6]~71_combout\);

\BLOCO_ID|BANCO_REG|registrador[16][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[6]~15_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[16][6]~q\);

\BLOCO_ID|BANCO_REG|registrador[20][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[6]~15_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[20][6]~q\);

\BLOCO_ID|BANCO_REG|registrador[24][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[6]~15_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[24][6]~q\);

\BLOCO_ID|BANCO_REG|registrador[28][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[6]~15_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[28][6]~q\);

\BLOCO_ID|BANCO_REG|saidaA[6]~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[6]~72_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[28][6]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[24][6]~q\ ) ) ) # ( \IF_ID|DOUT\(23) & ( 
-- !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[20][6]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[16][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][6]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][6]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][6]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][6]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[6]~72_combout\);

\BLOCO_ID|BANCO_REG|registrador[17][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[6]~15_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[17][6]~q\);

\BLOCO_ID|BANCO_REG|registrador[21][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[6]~15_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[21][6]~q\);

\BLOCO_ID|BANCO_REG|registrador[25][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[6]~15_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[25][6]~q\);

\BLOCO_ID|BANCO_REG|registrador[29][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[6]~15_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[29][6]~q\);

\BLOCO_ID|BANCO_REG|saidaA[6]~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[6]~73_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[29][6]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[25][6]~q\ ) ) ) # ( \IF_ID|DOUT\(23) & ( 
-- !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[21][6]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[17][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][6]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][6]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][6]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][6]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[6]~73_combout\);

\BLOCO_ID|BANCO_REG|registrador[18][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[6]~15_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[18][6]~q\);

\BLOCO_ID|BANCO_REG|registrador[22][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[6]~15_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[22][6]~q\);

\BLOCO_ID|BANCO_REG|registrador[26][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[6]~15_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[26][6]~q\);

\BLOCO_ID|BANCO_REG|registrador[30][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[6]~15_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[30][6]~q\);

\BLOCO_ID|BANCO_REG|saidaA[6]~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[6]~74_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[30][6]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[26][6]~q\ ) ) ) # ( \IF_ID|DOUT\(23) & ( 
-- !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[22][6]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[18][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][6]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][6]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][6]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][6]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[6]~74_combout\);

\BLOCO_ID|BANCO_REG|registrador[19][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[6]~15_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[19][6]~q\);

\BLOCO_ID|BANCO_REG|registrador[23][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[6]~15_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[23][6]~q\);

\BLOCO_ID|BANCO_REG|registrador[27][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[6]~15_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[27][6]~q\);

\BLOCO_ID|BANCO_REG|registrador[31][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[6]~15_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[31][6]~q\);

\BLOCO_ID|BANCO_REG|saidaA[6]~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[6]~75_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[31][6]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[27][6]~q\ ) ) ) # ( \IF_ID|DOUT\(23) & ( 
-- !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[23][6]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[19][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][6]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][6]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][6]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][6]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[6]~75_combout\);

\BLOCO_ID|BANCO_REG|saidaA[6]~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[6]~76_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[6]~75_combout\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[6]~74_combout\ ) ) ) # ( \IF_ID|DOUT\(21) & ( 
-- !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[6]~73_combout\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[6]~72_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[6]~72_combout\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[6]~73_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[6]~74_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[6]~75_combout\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[6]~76_combout\);

\BLOCO_ID|BANCO_REG|saidaA[6]~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[6]~77_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[11][6]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[10][6]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & ( 
-- !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[9][6]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[8][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][6]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][6]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][6]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][6]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[6]~77_combout\);

\BLOCO_ID|BANCO_REG|saidaA[6]~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[6]~78_combout\ = ( \BLOCO_ID|BANCO_REG|saidaA[6]~76_combout\ & ( \BLOCO_ID|BANCO_REG|saidaA[6]~77_combout\ & ( (((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & \BLOCO_ID|BANCO_REG|saidaA[6]~71_combout\)) # 
-- (\BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\)) # (\IF_ID|DOUT\(25)) ) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[6]~76_combout\ & ( \BLOCO_ID|BANCO_REG|saidaA[6]~77_combout\ & ( ((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[6]~71_combout\)) # (\BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\) ) ) ) # ( \BLOCO_ID|BANCO_REG|saidaA[6]~76_combout\ & ( !\BLOCO_ID|BANCO_REG|saidaA[6]~77_combout\ & ( ((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[6]~71_combout\)) # (\IF_ID|DOUT\(25)) ) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[6]~76_combout\ & ( !\BLOCO_ID|BANCO_REG|saidaA[6]~77_combout\ & ( (\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[6]~71_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010101010111011100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(25),
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~4_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~11_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[6]~71_combout\,
	datae => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[6]~76_combout\,
	dataf => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[6]~77_combout\,
	combout => \BLOCO_ID|BANCO_REG|saidaA[6]~78_combout\);

\ID_EX|DOUT[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|saidaA[6]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(51));

\BLOCO_EX|ULA1|ULA7|InverterOuNao|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA7|InverterOuNao|saida_MUX[0]~0_combout\ = !\ID_EX|DOUT\(2) $ (((!\ID_EX|DOUT\(180) & ((!\ID_EX|DOUT\(19)))) # (\ID_EX|DOUT\(180) & (!\ID_EX|DOUT\(113)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011010011010010101101001101001010110100110100101011010011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(2),
	datab => \ID_EX|ALT_INV_DOUT\(180),
	datac => \ID_EX|ALT_INV_DOUT\(113),
	datad => \ID_EX|ALT_INV_DOUT\(19),
	combout => \BLOCO_EX|ULA1|ULA7|InverterOuNao|saida_MUX[0]~0_combout\);

\BLOCO_EX|ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ = ( \ID_EX|DOUT\(0) & ( (!\ID_EX|DOUT\(1) & ((\BLOCO_EX|ULA1|ULA7|InverterOuNao|saida_MUX[0]~0_combout\) # (\ID_EX|DOUT\(51)))) ) ) # ( !\ID_EX|DOUT\(0) & ( (!\ID_EX|DOUT\(1) & (((\ID_EX|DOUT\(51) & 
-- \BLOCO_EX|ULA1|ULA7|InverterOuNao|saida_MUX[0]~0_combout\)))) # (\ID_EX|DOUT\(1) & (!\BLOCO_EX|ULA1|ULA6|Somador|cOut~combout\ $ (!\ID_EX|DOUT\(51) $ (!\BLOCO_EX|ULA1|ULA7|InverterOuNao|saida_MUX[0]~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110010110001111110000000000000011100101100011111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_EX|ULA1|ULA6|Somador|ALT_INV_cOut~combout\,
	datab => \ID_EX|ALT_INV_DOUT\(51),
	datac => \BLOCO_EX|ULA1|ULA7|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datad => \ID_EX|ALT_INV_DOUT\(1),
	datae => \ID_EX|ALT_INV_DOUT\(0),
	combout => \BLOCO_EX|ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\);

\MEM_WB|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_EX|ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(6));

\BLOCO_MEM|RAM1|Decoder0~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~18_combout\ = ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(6) & ( (\EX_MEM|DOUT\(161) & (!\MEM_WB|DOUT\(2) & (!\MEM_WB|DOUT\(3) & \MEM_WB|DOUT\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|ALT_INV_DOUT\(161),
	datab => \MEM_WB|ALT_INV_DOUT\(2),
	datac => \MEM_WB|ALT_INV_DOUT\(3),
	datad => \MEM_WB|ALT_INV_DOUT\(4),
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Decoder0~18_combout\);

\BLOCO_MEM|RAM1|Decoder0~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~19_combout\ = (!\MEM_WB|DOUT\(7) & \BLOCO_MEM|RAM1|Decoder0~18_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(7),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Decoder0~18_combout\,
	combout => \BLOCO_MEM|RAM1|Decoder0~19_combout\);

\BLOCO_MEM|RAM1|memRAM[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(69),
	ena => \BLOCO_MEM|RAM1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[12][5]~q\);

\BLOCO_MEM|RAM1|Mux26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux26~0_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[12][5]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[4][5]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[8][5]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[0][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][5]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][5]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][5]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][5]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux26~0_combout\);

\BLOCO_MEM|RAM1|memRAM[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(69),
	ena => \BLOCO_MEM|RAM1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[1][5]~q\);

\BLOCO_MEM|RAM1|memRAM[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(69),
	ena => \BLOCO_MEM|RAM1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[9][5]~q\);

\BLOCO_MEM|RAM1|memRAM[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(69),
	ena => \BLOCO_MEM|RAM1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[5][5]~q\);

\BLOCO_MEM|RAM1|memRAM[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(69),
	ena => \BLOCO_MEM|RAM1|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[13][5]~q\);

\BLOCO_MEM|RAM1|Mux26~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux26~1_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[13][5]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[5][5]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[9][5]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[1][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][5]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][5]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][5]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][5]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux26~1_combout\);

\BLOCO_MEM|RAM1|memRAM[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(69),
	ena => \BLOCO_MEM|RAM1|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[2][5]~q\);

\BLOCO_MEM|RAM1|memRAM[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(69),
	ena => \BLOCO_MEM|RAM1|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[10][5]~q\);

\BLOCO_MEM|RAM1|memRAM[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(69),
	ena => \BLOCO_MEM|RAM1|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[6][5]~q\);

\BLOCO_MEM|RAM1|memRAM[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(69),
	ena => \BLOCO_MEM|RAM1|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[14][5]~q\);

\BLOCO_MEM|RAM1|Mux26~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux26~2_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[14][5]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[6][5]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[10][5]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[2][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][5]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][5]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][5]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][5]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux26~2_combout\);

\BLOCO_MEM|RAM1|memRAM[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(69),
	ena => \BLOCO_MEM|RAM1|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[3][5]~q\);

\BLOCO_MEM|RAM1|memRAM[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(69),
	ena => \BLOCO_MEM|RAM1|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[11][5]~q\);

\BLOCO_MEM|RAM1|memRAM[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(69),
	ena => \BLOCO_MEM|RAM1|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[7][5]~q\);

\BLOCO_MEM|RAM1|memRAM[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(69),
	ena => \BLOCO_MEM|RAM1|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[15][5]~q\);

\BLOCO_MEM|RAM1|Mux26~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux26~3_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[15][5]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[7][5]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[11][5]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[3][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][5]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][5]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][5]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][5]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux26~3_combout\);

\BLOCO_MEM|RAM1|Mux26~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux26~4_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux26~3_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux26~2_combout\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|Mux26~1_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux26~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux26~0_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux26~1_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux26~2_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux26~3_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux26~4_combout\);

\BLOCO_MEM|RAM1|memRAM[32][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(69),
	ena => \BLOCO_MEM|RAM1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[32][5]~q\);

\BLOCO_MEM|RAM1|memRAM[40][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(69),
	ena => \BLOCO_MEM|RAM1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[40][5]~q\);

\BLOCO_MEM|RAM1|memRAM[36][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(69),
	ena => \BLOCO_MEM|RAM1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[36][5]~q\);

\BLOCO_MEM|RAM1|memRAM[44][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(69),
	ena => \BLOCO_MEM|RAM1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[44][5]~q\);

\BLOCO_MEM|RAM1|Mux26~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux26~5_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[44][5]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[36][5]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[40][5]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[32][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][5]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][5]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][5]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][5]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux26~5_combout\);

\BLOCO_MEM|RAM1|memRAM[33][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(69),
	ena => \BLOCO_MEM|RAM1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[33][5]~q\);

\BLOCO_MEM|RAM1|memRAM[41][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(69),
	ena => \BLOCO_MEM|RAM1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[41][5]~q\);

\BLOCO_MEM|RAM1|memRAM[37][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(69),
	ena => \BLOCO_MEM|RAM1|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[37][5]~q\);

\BLOCO_MEM|RAM1|memRAM[45][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(69),
	ena => \BLOCO_MEM|RAM1|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[45][5]~q\);

\BLOCO_MEM|RAM1|Mux26~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux26~6_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[45][5]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[37][5]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[41][5]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[33][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][5]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][5]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][5]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][5]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux26~6_combout\);

\BLOCO_MEM|RAM1|memRAM[34][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(69),
	ena => \BLOCO_MEM|RAM1|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[34][5]~q\);

\BLOCO_MEM|RAM1|memRAM[42][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(69),
	ena => \BLOCO_MEM|RAM1|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[42][5]~q\);

\BLOCO_MEM|RAM1|memRAM[38][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(69),
	ena => \BLOCO_MEM|RAM1|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[38][5]~q\);

\BLOCO_MEM|RAM1|memRAM[46][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(69),
	ena => \BLOCO_MEM|RAM1|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[46][5]~q\);

\BLOCO_MEM|RAM1|Mux26~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux26~7_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[46][5]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[38][5]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[42][5]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[34][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][5]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][5]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][5]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][5]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux26~7_combout\);

\BLOCO_MEM|RAM1|memRAM[35][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(69),
	ena => \BLOCO_MEM|RAM1|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[35][5]~q\);

\BLOCO_MEM|RAM1|memRAM[43][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(69),
	ena => \BLOCO_MEM|RAM1|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[43][5]~q\);

\BLOCO_MEM|RAM1|memRAM[39][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(69),
	ena => \BLOCO_MEM|RAM1|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[39][5]~q\);

\BLOCO_MEM|RAM1|memRAM[47][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(69),
	ena => \BLOCO_MEM|RAM1|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[47][5]~q\);

\BLOCO_MEM|RAM1|Mux26~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux26~8_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[47][5]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[39][5]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[43][5]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[35][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][5]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][5]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][5]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][5]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux26~8_combout\);

\BLOCO_MEM|RAM1|Mux26~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux26~9_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux26~8_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux26~7_combout\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|Mux26~6_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux26~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux26~5_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux26~6_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux26~7_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux26~8_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux26~9_combout\);

\BLOCO_MEM|RAM1|memRAM[16][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(69),
	ena => \BLOCO_MEM|RAM1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[16][5]~q\);

\BLOCO_MEM|RAM1|memRAM[24][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(69),
	ena => \BLOCO_MEM|RAM1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[24][5]~q\);

\BLOCO_MEM|RAM1|memRAM[18][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(69),
	ena => \BLOCO_MEM|RAM1|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[18][5]~q\);

\BLOCO_MEM|RAM1|memRAM[26][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(69),
	ena => \BLOCO_MEM|RAM1|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[26][5]~q\);

\BLOCO_MEM|RAM1|Mux26~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux26~10_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[26][5]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[18][5]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[24][5]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[16][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][5]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][5]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][5]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][5]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux26~10_combout\);

\BLOCO_MEM|RAM1|memRAM[20][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(69),
	ena => \BLOCO_MEM|RAM1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[20][5]~q\);

\BLOCO_MEM|RAM1|memRAM[28][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(69),
	ena => \BLOCO_MEM|RAM1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[28][5]~q\);

\BLOCO_MEM|RAM1|memRAM[22][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(69),
	ena => \BLOCO_MEM|RAM1|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[22][5]~q\);

\BLOCO_MEM|RAM1|memRAM[30][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(69),
	ena => \BLOCO_MEM|RAM1|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[30][5]~q\);

\BLOCO_MEM|RAM1|Mux26~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux26~11_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[30][5]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[22][5]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[28][5]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[20][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][5]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][5]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][5]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][5]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux26~11_combout\);

\BLOCO_MEM|RAM1|memRAM[17][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(69),
	ena => \BLOCO_MEM|RAM1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[17][5]~q\);

\BLOCO_MEM|RAM1|memRAM[25][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(69),
	ena => \BLOCO_MEM|RAM1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[25][5]~q\);

\BLOCO_MEM|RAM1|memRAM[19][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(69),
	ena => \BLOCO_MEM|RAM1|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[19][5]~q\);

\BLOCO_MEM|RAM1|memRAM[27][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(69),
	ena => \BLOCO_MEM|RAM1|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[27][5]~q\);

\BLOCO_MEM|RAM1|Mux26~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux26~12_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[27][5]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[19][5]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[25][5]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[17][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][5]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][5]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][5]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][5]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux26~12_combout\);

\BLOCO_MEM|RAM1|memRAM[21][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(69),
	ena => \BLOCO_MEM|RAM1|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[21][5]~q\);

\BLOCO_MEM|RAM1|memRAM[29][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(69),
	ena => \BLOCO_MEM|RAM1|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[29][5]~q\);

\BLOCO_MEM|RAM1|memRAM[23][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(69),
	ena => \BLOCO_MEM|RAM1|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[23][5]~q\);

\BLOCO_MEM|RAM1|memRAM[31][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(69),
	ena => \BLOCO_MEM|RAM1|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[31][5]~q\);

\BLOCO_MEM|RAM1|Mux26~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux26~13_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[31][5]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[23][5]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[29][5]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[21][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][5]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][5]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][5]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][5]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux26~13_combout\);

\BLOCO_MEM|RAM1|Mux26~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux26~14_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|Mux26~13_combout\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|Mux26~12_combout\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|Mux26~11_combout\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|Mux26~10_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux26~10_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux26~11_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux26~12_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux26~13_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux26~14_combout\);

\BLOCO_MEM|RAM1|memRAM[48][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(69),
	ena => \BLOCO_MEM|RAM1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[48][5]~q\);

\BLOCO_MEM|RAM1|memRAM[56][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(69),
	ena => \BLOCO_MEM|RAM1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[56][5]~q\);

\BLOCO_MEM|RAM1|memRAM[49][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(69),
	ena => \BLOCO_MEM|RAM1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[49][5]~q\);

\BLOCO_MEM|RAM1|memRAM[57][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(69),
	ena => \BLOCO_MEM|RAM1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[57][5]~q\);

\BLOCO_MEM|RAM1|Mux26~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux26~15_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[57][5]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[49][5]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[56][5]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[48][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][5]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][5]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][5]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][5]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux26~15_combout\);

\BLOCO_MEM|RAM1|memRAM[52][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(69),
	ena => \BLOCO_MEM|RAM1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[52][5]~q\);

\BLOCO_MEM|RAM1|memRAM[60][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(69),
	ena => \BLOCO_MEM|RAM1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[60][5]~q\);

\BLOCO_MEM|RAM1|memRAM[53][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(69),
	ena => \BLOCO_MEM|RAM1|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[53][5]~q\);

\BLOCO_MEM|RAM1|memRAM[61][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(69),
	ena => \BLOCO_MEM|RAM1|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[61][5]~q\);

\BLOCO_MEM|RAM1|Mux26~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux26~16_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[61][5]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[53][5]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[60][5]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[52][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][5]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][5]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][5]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][5]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux26~16_combout\);

\BLOCO_MEM|RAM1|memRAM[50][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(69),
	ena => \BLOCO_MEM|RAM1|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[50][5]~q\);

\BLOCO_MEM|RAM1|memRAM[58][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(69),
	ena => \BLOCO_MEM|RAM1|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[58][5]~q\);

\BLOCO_MEM|RAM1|memRAM[51][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(69),
	ena => \BLOCO_MEM|RAM1|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[51][5]~q\);

\BLOCO_MEM|RAM1|memRAM[59][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(69),
	ena => \BLOCO_MEM|RAM1|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[59][5]~q\);

\BLOCO_MEM|RAM1|Mux26~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux26~17_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[59][5]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[51][5]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[58][5]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[50][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][5]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][5]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][5]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][5]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux26~17_combout\);

\BLOCO_MEM|RAM1|memRAM[54][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(69),
	ena => \BLOCO_MEM|RAM1|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[54][5]~q\);

\BLOCO_MEM|RAM1|memRAM[62][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(69),
	ena => \BLOCO_MEM|RAM1|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[62][5]~q\);

\BLOCO_MEM|RAM1|memRAM[55][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(69),
	ena => \BLOCO_MEM|RAM1|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[55][5]~q\);

\BLOCO_MEM|RAM1|memRAM[63][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(69),
	ena => \BLOCO_MEM|RAM1|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[63][5]~q\);

\BLOCO_MEM|RAM1|Mux26~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux26~18_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[63][5]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[55][5]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[62][5]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[54][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][5]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][5]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][5]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][5]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux26~18_combout\);

\BLOCO_MEM|RAM1|Mux26~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux26~19_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux26~18_combout\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux26~17_combout\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|Mux26~16_combout\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux26~15_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux26~15_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux26~16_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux26~17_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux26~18_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux26~19_combout\);

\BLOCO_MEM|RAM1|Mux26~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux26~20_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux26~19_combout\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux26~14_combout\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|Mux26~9_combout\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux26~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux26~4_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux26~9_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux26~14_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux26~19_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux26~20_combout\);

\BLOCO_MEM|RAM1|Dado_out[5]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Dado_out[5]~46_combout\ = (!\EX_MEM|DOUT\(162)) # (\BLOCO_MEM|RAM1|Mux26~20_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111011101110111011101110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|ALT_INV_DOUT\(162),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux26~20_combout\,
	combout => \BLOCO_MEM|RAM1|Dado_out[5]~46_combout\);

\MEM_WB|DOUT[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_MEM|RAM1|Dado_out[5]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(37));

\EX_MEM|DOUT[185]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(146),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(185));

\MEM_WB|DOUT[121]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(185),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(121));

\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[5]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[5]~14_combout\ = ( \MEM_WB|DOUT\(121) & ( (!\MEM_WB|DOUT\(68) & (((\MEM_WB|DOUT\(5))) # (\MEM_WB|DOUT\(69)))) # (\MEM_WB|DOUT\(68) & (!\MEM_WB|DOUT\(69) & (\MEM_WB|DOUT\(37)))) ) ) # ( !\MEM_WB|DOUT\(121) & ( 
-- (!\MEM_WB|DOUT\(69) & ((!\MEM_WB|DOUT\(68) & ((\MEM_WB|DOUT\(5)))) # (\MEM_WB|DOUT\(68) & (\MEM_WB|DOUT\(37))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000000100100011000010011010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(68),
	datab => \MEM_WB|ALT_INV_DOUT\(69),
	datac => \MEM_WB|ALT_INV_DOUT\(37),
	datad => \MEM_WB|ALT_INV_DOUT\(5),
	datae => \MEM_WB|ALT_INV_DOUT\(121),
	combout => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[5]~14_combout\);

\BLOCO_ID|BANCO_REG|registrador[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[5]~14_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[12][5]~q\);

\BLOCO_ID|BANCO_REG|saidaA[5]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[5]~57_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[15][5]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[14][5]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & ( 
-- !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[13][5]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[12][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][5]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][5]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][5]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][5]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[5]~57_combout\);

\BLOCO_ID|BANCO_REG|saidaA[5]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[5]~58_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[7][5]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[6][5]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & ( 
-- !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[5][5]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[4][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][5]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][5]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][5]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][5]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[5]~58_combout\);

\BLOCO_ID|BANCO_REG|saidaA[5]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[5]~59_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[3][5]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[2][5]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & ( 
-- !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[1][5]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[0][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][5]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][5]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][5]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][5]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[5]~59_combout\);

\BLOCO_ID|BANCO_REG|saidaA[5]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[5]~60_combout\ = ( \BLOCO_ID|BANCO_REG|saidaA[5]~59_combout\ & ( (!\IF_ID|DOUT\(24) & ((!\IF_ID|DOUT\(23)) # ((\BLOCO_ID|BANCO_REG|saidaA[5]~58_combout\)))) # (\IF_ID|DOUT\(24) & (((\BLOCO_ID|BANCO_REG|saidaA[5]~57_combout\)))) 
-- ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[5]~59_combout\ & ( (!\IF_ID|DOUT\(24) & (\IF_ID|DOUT\(23) & ((\BLOCO_ID|BANCO_REG|saidaA[5]~58_combout\)))) # (\IF_ID|DOUT\(24) & (((\BLOCO_ID|BANCO_REG|saidaA[5]~57_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111100011011010111100000101001001111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(24),
	datab => \IF_ID|ALT_INV_DOUT\(23),
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[5]~57_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[5]~58_combout\,
	datae => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[5]~59_combout\,
	combout => \BLOCO_ID|BANCO_REG|saidaA[5]~60_combout\);

\BLOCO_ID|BANCO_REG|registrador[16][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[5]~14_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[16][5]~q\);

\BLOCO_ID|BANCO_REG|registrador[20][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[5]~14_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[20][5]~q\);

\BLOCO_ID|BANCO_REG|registrador[24][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[5]~14_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[24][5]~q\);

\BLOCO_ID|BANCO_REG|registrador[28][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[5]~14_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[28][5]~q\);

\BLOCO_ID|BANCO_REG|saidaA[5]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[5]~61_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[28][5]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[24][5]~q\ ) ) ) # ( \IF_ID|DOUT\(23) & ( 
-- !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[20][5]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[16][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][5]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][5]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][5]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][5]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[5]~61_combout\);

\BLOCO_ID|BANCO_REG|registrador[17][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[5]~14_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[17][5]~q\);

\BLOCO_ID|BANCO_REG|registrador[21][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[5]~14_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[21][5]~q\);

\BLOCO_ID|BANCO_REG|registrador[25][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[5]~14_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[25][5]~q\);

\BLOCO_ID|BANCO_REG|registrador[29][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[5]~14_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[29][5]~q\);

\BLOCO_ID|BANCO_REG|saidaA[5]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[5]~62_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[29][5]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[25][5]~q\ ) ) ) # ( \IF_ID|DOUT\(23) & ( 
-- !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[21][5]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[17][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][5]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][5]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][5]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][5]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[5]~62_combout\);

\BLOCO_ID|BANCO_REG|registrador[18][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[5]~14_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[18][5]~q\);

\BLOCO_ID|BANCO_REG|registrador[22][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[5]~14_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[22][5]~q\);

\BLOCO_ID|BANCO_REG|registrador[26][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[5]~14_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[26][5]~q\);

\BLOCO_ID|BANCO_REG|registrador[30][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[5]~14_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[30][5]~q\);

\BLOCO_ID|BANCO_REG|saidaA[5]~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[5]~63_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[30][5]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[26][5]~q\ ) ) ) # ( \IF_ID|DOUT\(23) & ( 
-- !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[22][5]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[18][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][5]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][5]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][5]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][5]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[5]~63_combout\);

\BLOCO_ID|BANCO_REG|registrador[19][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[5]~14_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[19][5]~q\);

\BLOCO_ID|BANCO_REG|registrador[23][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[5]~14_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[23][5]~q\);

\BLOCO_ID|BANCO_REG|registrador[27][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[5]~14_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[27][5]~q\);

\BLOCO_ID|BANCO_REG|registrador[31][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[5]~14_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[31][5]~q\);

\BLOCO_ID|BANCO_REG|saidaA[5]~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[5]~64_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[31][5]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[27][5]~q\ ) ) ) # ( \IF_ID|DOUT\(23) & ( 
-- !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[23][5]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[19][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][5]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][5]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][5]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][5]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[5]~64_combout\);

\BLOCO_ID|BANCO_REG|saidaA[5]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[5]~65_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[5]~64_combout\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[5]~63_combout\ ) ) ) # ( \IF_ID|DOUT\(21) & ( 
-- !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[5]~62_combout\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[5]~61_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[5]~61_combout\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[5]~62_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[5]~63_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[5]~64_combout\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[5]~65_combout\);

\BLOCO_ID|BANCO_REG|saidaA[5]~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[5]~66_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[11][5]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[10][5]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & ( 
-- !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[9][5]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[8][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][5]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][5]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][5]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][5]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[5]~66_combout\);

\BLOCO_ID|BANCO_REG|saidaA[5]~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[5]~67_combout\ = ( \BLOCO_ID|BANCO_REG|saidaA[5]~65_combout\ & ( \BLOCO_ID|BANCO_REG|saidaA[5]~66_combout\ & ( (((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & \BLOCO_ID|BANCO_REG|saidaA[5]~60_combout\)) # 
-- (\BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\)) # (\IF_ID|DOUT\(25)) ) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[5]~65_combout\ & ( \BLOCO_ID|BANCO_REG|saidaA[5]~66_combout\ & ( ((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[5]~60_combout\)) # (\BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\) ) ) ) # ( \BLOCO_ID|BANCO_REG|saidaA[5]~65_combout\ & ( !\BLOCO_ID|BANCO_REG|saidaA[5]~66_combout\ & ( ((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[5]~60_combout\)) # (\IF_ID|DOUT\(25)) ) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[5]~65_combout\ & ( !\BLOCO_ID|BANCO_REG|saidaA[5]~66_combout\ & ( (\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[5]~60_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010101010111011100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(25),
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~4_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~11_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[5]~60_combout\,
	datae => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[5]~65_combout\,
	dataf => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[5]~66_combout\,
	combout => \BLOCO_ID|BANCO_REG|saidaA[5]~67_combout\);

\ID_EX|DOUT[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|saidaA[5]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(50));

\BLOCO_EX|ULA1|ULA6|InverterOuNao|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA6|InverterOuNao|saida_MUX[0]~0_combout\ = !\ID_EX|DOUT\(2) $ (((!\ID_EX|DOUT\(180) & (!\ID_EX|DOUT\(18))) # (\ID_EX|DOUT\(180) & ((!\ID_EX|DOUT\(114))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101100101101010010110010110101001011001011010100101100101101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(2),
	datab => \ID_EX|ALT_INV_DOUT\(180),
	datac => \ID_EX|ALT_INV_DOUT\(18),
	datad => \ID_EX|ALT_INV_DOUT\(114),
	combout => \BLOCO_EX|ULA1|ULA6|InverterOuNao|saida_MUX[0]~0_combout\);

\BLOCO_EX|ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\ = ( \ID_EX|DOUT\(0) & ( (!\ID_EX|DOUT\(1) & ((\BLOCO_EX|ULA1|ULA6|InverterOuNao|saida_MUX[0]~0_combout\) # (\ID_EX|DOUT\(50)))) ) ) # ( !\ID_EX|DOUT\(0) & ( (!\ID_EX|DOUT\(1) & (((\ID_EX|DOUT\(50) & 
-- \BLOCO_EX|ULA1|ULA6|InverterOuNao|saida_MUX[0]~0_combout\)))) # (\ID_EX|DOUT\(1) & (!\BLOCO_EX|ULA1|ULA5|Somador|cOut~combout\ $ (!\ID_EX|DOUT\(50) $ (!\BLOCO_EX|ULA1|ULA6|InverterOuNao|saida_MUX[0]~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110010110001111110000000000000011100101100011111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_EX|ULA1|ULA5|Somador|ALT_INV_cOut~combout\,
	datab => \ID_EX|ALT_INV_DOUT\(50),
	datac => \BLOCO_EX|ULA1|ULA6|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datad => \ID_EX|ALT_INV_DOUT\(1),
	datae => \ID_EX|ALT_INV_DOUT\(0),
	combout => \BLOCO_EX|ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\);

\MEM_WB|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_EX|ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(5));

\BLOCO_MEM|RAM1|Decoder0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~12_combout\ = ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(6) & ( (\EX_MEM|DOUT\(161) & (!\MEM_WB|DOUT\(2) & (!\MEM_WB|DOUT\(3) & \MEM_WB|DOUT\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|ALT_INV_DOUT\(161),
	datab => \MEM_WB|ALT_INV_DOUT\(2),
	datac => \MEM_WB|ALT_INV_DOUT\(3),
	datad => \MEM_WB|ALT_INV_DOUT\(4),
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Decoder0~12_combout\);

\BLOCO_MEM|RAM1|Decoder0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~13_combout\ = (!\MEM_WB|DOUT\(7) & \BLOCO_MEM|RAM1|Decoder0~12_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(7),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Decoder0~12_combout\,
	combout => \BLOCO_MEM|RAM1|Decoder0~13_combout\);

\BLOCO_MEM|RAM1|memRAM[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(68),
	ena => \BLOCO_MEM|RAM1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[4][4]~q\);

\BLOCO_MEM|RAM1|memRAM[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(68),
	ena => \BLOCO_MEM|RAM1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[1][4]~q\);

\BLOCO_MEM|RAM1|memRAM[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(68),
	ena => \BLOCO_MEM|RAM1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[5][4]~q\);

\BLOCO_MEM|RAM1|Mux27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux27~0_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[5][4]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[1][4]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[4][4]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[0][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][4]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][4]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][4]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][4]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux27~0_combout\);

\BLOCO_MEM|RAM1|memRAM[16][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(68),
	ena => \BLOCO_MEM|RAM1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[16][4]~q\);

\BLOCO_MEM|RAM1|memRAM[20][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(68),
	ena => \BLOCO_MEM|RAM1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[20][4]~q\);

\BLOCO_MEM|RAM1|memRAM[17][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(68),
	ena => \BLOCO_MEM|RAM1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[17][4]~q\);

\BLOCO_MEM|RAM1|memRAM[21][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(68),
	ena => \BLOCO_MEM|RAM1|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[21][4]~q\);

\BLOCO_MEM|RAM1|Mux27~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux27~1_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[21][4]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[17][4]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[20][4]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[16][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][4]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][4]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][4]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][4]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux27~1_combout\);

\BLOCO_MEM|RAM1|memRAM[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(68),
	ena => \BLOCO_MEM|RAM1|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[2][4]~q\);

\BLOCO_MEM|RAM1|memRAM[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(68),
	ena => \BLOCO_MEM|RAM1|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[6][4]~q\);

\BLOCO_MEM|RAM1|memRAM[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(68),
	ena => \BLOCO_MEM|RAM1|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[3][4]~q\);

\BLOCO_MEM|RAM1|memRAM[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(68),
	ena => \BLOCO_MEM|RAM1|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[7][4]~q\);

\BLOCO_MEM|RAM1|Mux27~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux27~2_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[7][4]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[3][4]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[6][4]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[2][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][4]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][4]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][4]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][4]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux27~2_combout\);

\BLOCO_MEM|RAM1|memRAM[18][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(68),
	ena => \BLOCO_MEM|RAM1|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[18][4]~q\);

\BLOCO_MEM|RAM1|memRAM[22][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(68),
	ena => \BLOCO_MEM|RAM1|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[22][4]~q\);

\BLOCO_MEM|RAM1|memRAM[19][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(68),
	ena => \BLOCO_MEM|RAM1|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[19][4]~q\);

\BLOCO_MEM|RAM1|memRAM[23][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(68),
	ena => \BLOCO_MEM|RAM1|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[23][4]~q\);

\BLOCO_MEM|RAM1|Mux27~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux27~3_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[23][4]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[19][4]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[22][4]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[18][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][4]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][4]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][4]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][4]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux27~3_combout\);

\BLOCO_MEM|RAM1|Mux27~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux27~4_combout\ = ( \MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux27~3_combout\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux27~2_combout\ ) ) ) # ( \MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|Mux27~1_combout\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux27~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux27~0_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux27~1_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux27~2_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux27~3_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(6),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux27~4_combout\);

\BLOCO_MEM|RAM1|memRAM[32][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(68),
	ena => \BLOCO_MEM|RAM1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[32][4]~q\);

\BLOCO_MEM|RAM1|memRAM[36][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(68),
	ena => \BLOCO_MEM|RAM1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[36][4]~q\);

\BLOCO_MEM|RAM1|memRAM[34][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(68),
	ena => \BLOCO_MEM|RAM1|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[34][4]~q\);

\BLOCO_MEM|RAM1|memRAM[38][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(68),
	ena => \BLOCO_MEM|RAM1|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[38][4]~q\);

\BLOCO_MEM|RAM1|Mux27~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux27~5_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[38][4]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[34][4]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[36][4]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[32][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][4]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][4]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][4]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][4]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux27~5_combout\);

\BLOCO_MEM|RAM1|memRAM[33][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(68),
	ena => \BLOCO_MEM|RAM1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[33][4]~q\);

\BLOCO_MEM|RAM1|memRAM[37][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(68),
	ena => \BLOCO_MEM|RAM1|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[37][4]~q\);

\BLOCO_MEM|RAM1|memRAM[35][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(68),
	ena => \BLOCO_MEM|RAM1|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[35][4]~q\);

\BLOCO_MEM|RAM1|memRAM[39][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(68),
	ena => \BLOCO_MEM|RAM1|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[39][4]~q\);

\BLOCO_MEM|RAM1|Mux27~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux27~6_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[39][4]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[35][4]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[37][4]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[33][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][4]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][4]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][4]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][4]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux27~6_combout\);

\BLOCO_MEM|RAM1|memRAM[48][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(68),
	ena => \BLOCO_MEM|RAM1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[48][4]~q\);

\BLOCO_MEM|RAM1|memRAM[52][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(68),
	ena => \BLOCO_MEM|RAM1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[52][4]~q\);

\BLOCO_MEM|RAM1|memRAM[50][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(68),
	ena => \BLOCO_MEM|RAM1|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[50][4]~q\);

\BLOCO_MEM|RAM1|memRAM[54][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(68),
	ena => \BLOCO_MEM|RAM1|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[54][4]~q\);

\BLOCO_MEM|RAM1|Mux27~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux27~7_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[54][4]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[50][4]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[52][4]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[48][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][4]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][4]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][4]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][4]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux27~7_combout\);

\BLOCO_MEM|RAM1|memRAM[49][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(68),
	ena => \BLOCO_MEM|RAM1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[49][4]~q\);

\BLOCO_MEM|RAM1|memRAM[53][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(68),
	ena => \BLOCO_MEM|RAM1|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[53][4]~q\);

\BLOCO_MEM|RAM1|memRAM[51][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(68),
	ena => \BLOCO_MEM|RAM1|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[51][4]~q\);

\BLOCO_MEM|RAM1|memRAM[55][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(68),
	ena => \BLOCO_MEM|RAM1|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[55][4]~q\);

\BLOCO_MEM|RAM1|Mux27~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux27~8_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[55][4]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[51][4]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[53][4]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[49][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][4]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][4]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][4]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][4]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux27~8_combout\);

\BLOCO_MEM|RAM1|Mux27~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux27~9_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux27~8_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux27~7_combout\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|Mux27~6_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux27~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux27~5_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux27~6_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux27~7_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux27~8_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux27~9_combout\);

\BLOCO_MEM|RAM1|memRAM[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(68),
	ena => \BLOCO_MEM|RAM1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[8][4]~q\);

\BLOCO_MEM|RAM1|memRAM[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(68),
	ena => \BLOCO_MEM|RAM1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[12][4]~q\);

\BLOCO_MEM|RAM1|memRAM[24][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(68),
	ena => \BLOCO_MEM|RAM1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[24][4]~q\);

\BLOCO_MEM|RAM1|memRAM[28][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(68),
	ena => \BLOCO_MEM|RAM1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[28][4]~q\);

\BLOCO_MEM|RAM1|Mux27~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux27~10_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[28][4]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[24][4]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[12][4]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[8][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][4]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][4]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][4]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][4]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux27~10_combout\);

\BLOCO_MEM|RAM1|memRAM[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(68),
	ena => \BLOCO_MEM|RAM1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[9][4]~q\);

\BLOCO_MEM|RAM1|memRAM[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(68),
	ena => \BLOCO_MEM|RAM1|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[13][4]~q\);

\BLOCO_MEM|RAM1|memRAM[25][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(68),
	ena => \BLOCO_MEM|RAM1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[25][4]~q\);

\BLOCO_MEM|RAM1|memRAM[29][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(68),
	ena => \BLOCO_MEM|RAM1|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[29][4]~q\);

\BLOCO_MEM|RAM1|Mux27~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux27~11_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[29][4]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[25][4]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[13][4]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[9][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][4]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][4]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][4]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][4]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux27~11_combout\);

\BLOCO_MEM|RAM1|memRAM[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(68),
	ena => \BLOCO_MEM|RAM1|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[10][4]~q\);

\BLOCO_MEM|RAM1|memRAM[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(68),
	ena => \BLOCO_MEM|RAM1|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[14][4]~q\);

\BLOCO_MEM|RAM1|memRAM[26][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(68),
	ena => \BLOCO_MEM|RAM1|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[26][4]~q\);

\BLOCO_MEM|RAM1|memRAM[30][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(68),
	ena => \BLOCO_MEM|RAM1|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[30][4]~q\);

\BLOCO_MEM|RAM1|Mux27~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux27~12_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[30][4]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[26][4]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[14][4]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[10][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][4]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][4]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][4]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][4]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux27~12_combout\);

\BLOCO_MEM|RAM1|memRAM[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(68),
	ena => \BLOCO_MEM|RAM1|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[11][4]~q\);

\BLOCO_MEM|RAM1|memRAM[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(68),
	ena => \BLOCO_MEM|RAM1|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[15][4]~q\);

\BLOCO_MEM|RAM1|memRAM[27][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(68),
	ena => \BLOCO_MEM|RAM1|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[27][4]~q\);

\BLOCO_MEM|RAM1|memRAM[31][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(68),
	ena => \BLOCO_MEM|RAM1|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[31][4]~q\);

\BLOCO_MEM|RAM1|Mux27~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux27~13_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[31][4]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[27][4]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[15][4]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[11][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][4]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][4]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][4]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][4]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux27~13_combout\);

\BLOCO_MEM|RAM1|Mux27~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux27~14_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux27~13_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux27~12_combout\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|Mux27~11_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux27~10_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux27~10_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux27~11_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux27~12_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux27~13_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux27~14_combout\);

\BLOCO_MEM|RAM1|memRAM[40][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(68),
	ena => \BLOCO_MEM|RAM1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[40][4]~q\);

\BLOCO_MEM|RAM1|memRAM[44][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(68),
	ena => \BLOCO_MEM|RAM1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[44][4]~q\);

\BLOCO_MEM|RAM1|memRAM[41][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(68),
	ena => \BLOCO_MEM|RAM1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[41][4]~q\);

\BLOCO_MEM|RAM1|memRAM[45][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(68),
	ena => \BLOCO_MEM|RAM1|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[45][4]~q\);

\BLOCO_MEM|RAM1|Mux27~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux27~15_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[45][4]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[41][4]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[44][4]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[40][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][4]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][4]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][4]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][4]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux27~15_combout\);

\BLOCO_MEM|RAM1|memRAM[56][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(68),
	ena => \BLOCO_MEM|RAM1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[56][4]~q\);

\BLOCO_MEM|RAM1|memRAM[60][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(68),
	ena => \BLOCO_MEM|RAM1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[60][4]~q\);

\BLOCO_MEM|RAM1|memRAM[57][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(68),
	ena => \BLOCO_MEM|RAM1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[57][4]~q\);

\BLOCO_MEM|RAM1|memRAM[61][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(68),
	ena => \BLOCO_MEM|RAM1|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[61][4]~q\);

\BLOCO_MEM|RAM1|Mux27~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux27~16_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[61][4]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[57][4]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[60][4]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[56][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][4]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][4]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][4]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][4]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux27~16_combout\);

\BLOCO_MEM|RAM1|memRAM[42][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(68),
	ena => \BLOCO_MEM|RAM1|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[42][4]~q\);

\BLOCO_MEM|RAM1|memRAM[46][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(68),
	ena => \BLOCO_MEM|RAM1|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[46][4]~q\);

\BLOCO_MEM|RAM1|memRAM[43][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(68),
	ena => \BLOCO_MEM|RAM1|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[43][4]~q\);

\BLOCO_MEM|RAM1|memRAM[47][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(68),
	ena => \BLOCO_MEM|RAM1|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[47][4]~q\);

\BLOCO_MEM|RAM1|Mux27~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux27~17_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[47][4]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[43][4]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[46][4]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[42][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][4]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][4]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][4]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][4]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux27~17_combout\);

\BLOCO_MEM|RAM1|memRAM[58][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(68),
	ena => \BLOCO_MEM|RAM1|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[58][4]~q\);

\BLOCO_MEM|RAM1|memRAM[62][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(68),
	ena => \BLOCO_MEM|RAM1|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[62][4]~q\);

\BLOCO_MEM|RAM1|memRAM[59][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(68),
	ena => \BLOCO_MEM|RAM1|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[59][4]~q\);

\BLOCO_MEM|RAM1|memRAM[63][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(68),
	ena => \BLOCO_MEM|RAM1|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[63][4]~q\);

\BLOCO_MEM|RAM1|Mux27~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux27~18_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[63][4]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[59][4]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[62][4]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[58][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][4]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][4]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][4]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][4]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux27~18_combout\);

\BLOCO_MEM|RAM1|Mux27~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux27~19_combout\ = ( \MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux27~18_combout\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux27~17_combout\ ) ) ) # ( \MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|Mux27~16_combout\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux27~15_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux27~15_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux27~16_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux27~17_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux27~18_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(6),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux27~19_combout\);

\BLOCO_MEM|RAM1|Mux27~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux27~20_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(5) & ( \BLOCO_MEM|RAM1|Mux27~19_combout\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(5) & ( \BLOCO_MEM|RAM1|Mux27~14_combout\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(5) & ( 
-- \BLOCO_MEM|RAM1|Mux27~9_combout\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(5) & ( \BLOCO_MEM|RAM1|Mux27~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux27~4_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux27~9_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux27~14_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux27~19_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(5),
	combout => \BLOCO_MEM|RAM1|Mux27~20_combout\);

\BLOCO_MEM|RAM1|Dado_out[4]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Dado_out[4]~44_combout\ = (!\EX_MEM|DOUT\(162)) # (\BLOCO_MEM|RAM1|Mux27~20_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111011101110111011101110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|ALT_INV_DOUT\(162),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux27~20_combout\,
	combout => \BLOCO_MEM|RAM1|Dado_out[4]~44_combout\);

\MEM_WB|DOUT[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_MEM|RAM1|Dado_out[4]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(36));

\EX_MEM|DOUT[184]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(145),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(184));

\MEM_WB|DOUT[120]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(184),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(120));

\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[4]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[4]~12_combout\ = ( \MEM_WB|DOUT\(120) & ( (!\MEM_WB|DOUT\(68) & (((\MEM_WB|DOUT\(4))) # (\MEM_WB|DOUT\(69)))) # (\MEM_WB|DOUT\(68) & (!\MEM_WB|DOUT\(69) & (\MEM_WB|DOUT\(36)))) ) ) # ( !\MEM_WB|DOUT\(120) & ( 
-- (!\MEM_WB|DOUT\(69) & ((!\MEM_WB|DOUT\(68) & ((\MEM_WB|DOUT\(4)))) # (\MEM_WB|DOUT\(68) & (\MEM_WB|DOUT\(36))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000000100100011000010011010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(68),
	datab => \MEM_WB|ALT_INV_DOUT\(69),
	datac => \MEM_WB|ALT_INV_DOUT\(36),
	datad => \MEM_WB|ALT_INV_DOUT\(4),
	datae => \MEM_WB|ALT_INV_DOUT\(120),
	combout => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[4]~12_combout\);

\BLOCO_ID|BANCO_REG|registrador[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[4]~12_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[12][4]~q\);

\BLOCO_ID|BANCO_REG|saidaA[4]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[4]~46_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[15][4]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[14][4]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & ( 
-- !\IF_ID|DOUT\(22) & ( !\BLOCO_ID|BANCO_REG|registrador[13][4]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[12][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101110011001100110000001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][4]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][4]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][4]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][4]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[4]~46_combout\);

\BLOCO_ID|BANCO_REG|saidaA[4]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[4]~47_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[7][4]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[6][4]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & ( 
-- !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[5][4]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[4][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][4]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][4]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][4]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][4]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[4]~47_combout\);

\BLOCO_ID|BANCO_REG|saidaA[4]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[4]~48_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[3][4]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[2][4]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & ( 
-- !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[1][4]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[0][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][4]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][4]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][4]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][4]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[4]~48_combout\);

\BLOCO_ID|BANCO_REG|saidaA[4]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[4]~49_combout\ = ( \BLOCO_ID|BANCO_REG|saidaA[4]~48_combout\ & ( (!\IF_ID|DOUT\(24) & ((!\IF_ID|DOUT\(23)) # ((\BLOCO_ID|BANCO_REG|saidaA[4]~47_combout\)))) # (\IF_ID|DOUT\(24) & (((\BLOCO_ID|BANCO_REG|saidaA[4]~46_combout\)))) 
-- ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[4]~48_combout\ & ( (!\IF_ID|DOUT\(24) & (\IF_ID|DOUT\(23) & ((\BLOCO_ID|BANCO_REG|saidaA[4]~47_combout\)))) # (\IF_ID|DOUT\(24) & (((\BLOCO_ID|BANCO_REG|saidaA[4]~46_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111100011011010111100000101001001111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(24),
	datab => \IF_ID|ALT_INV_DOUT\(23),
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[4]~46_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[4]~47_combout\,
	datae => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[4]~48_combout\,
	combout => \BLOCO_ID|BANCO_REG|saidaA[4]~49_combout\);

\BLOCO_ID|BANCO_REG|registrador[16][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[4]~12_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[16][4]~q\);

\BLOCO_ID|BANCO_REG|registrador[20][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[4]~12_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[20][4]~q\);

\BLOCO_ID|BANCO_REG|registrador[24][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[4]~12_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[24][4]~q\);

\BLOCO_ID|BANCO_REG|registrador[28][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[4]~12_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[28][4]~q\);

\BLOCO_ID|BANCO_REG|saidaA[4]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[4]~50_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[28][4]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[24][4]~q\ ) ) ) # ( \IF_ID|DOUT\(23) & ( 
-- !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[20][4]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[16][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][4]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][4]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][4]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][4]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[4]~50_combout\);

\BLOCO_ID|BANCO_REG|registrador[17][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[4]~12_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[17][4]~q\);

\BLOCO_ID|BANCO_REG|registrador[21][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[4]~12_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[21][4]~q\);

\BLOCO_ID|BANCO_REG|registrador[25][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[4]~12_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[25][4]~q\);

\BLOCO_ID|BANCO_REG|registrador[29][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[4]~12_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[29][4]~q\);

\BLOCO_ID|BANCO_REG|saidaA[4]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[4]~51_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[29][4]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[25][4]~q\ ) ) ) # ( \IF_ID|DOUT\(23) & ( 
-- !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[21][4]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[17][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][4]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][4]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][4]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][4]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[4]~51_combout\);

\BLOCO_ID|BANCO_REG|registrador[18][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[4]~12_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[18][4]~q\);

\BLOCO_ID|BANCO_REG|registrador[22][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[4]~12_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[22][4]~q\);

\BLOCO_ID|BANCO_REG|registrador[26][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[4]~12_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[26][4]~q\);

\BLOCO_ID|BANCO_REG|registrador[30][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[4]~12_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[30][4]~q\);

\BLOCO_ID|BANCO_REG|saidaA[4]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[4]~52_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[30][4]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[26][4]~q\ ) ) ) # ( \IF_ID|DOUT\(23) & ( 
-- !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[22][4]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[18][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][4]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][4]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][4]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][4]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[4]~52_combout\);

\BLOCO_ID|BANCO_REG|registrador[19][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[4]~12_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[19][4]~q\);

\BLOCO_ID|BANCO_REG|registrador[23][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[4]~12_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[23][4]~q\);

\BLOCO_ID|BANCO_REG|registrador[27][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[4]~12_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[27][4]~q\);

\BLOCO_ID|BANCO_REG|registrador[31][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[4]~12_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[31][4]~q\);

\BLOCO_ID|BANCO_REG|saidaA[4]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[4]~53_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[31][4]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[27][4]~q\ ) ) ) # ( \IF_ID|DOUT\(23) & ( 
-- !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[23][4]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[19][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][4]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][4]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][4]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][4]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[4]~53_combout\);

\BLOCO_ID|BANCO_REG|saidaA[4]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[4]~54_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[4]~53_combout\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[4]~52_combout\ ) ) ) # ( \IF_ID|DOUT\(21) & ( 
-- !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[4]~51_combout\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[4]~50_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[4]~50_combout\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[4]~51_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[4]~52_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[4]~53_combout\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[4]~54_combout\);

\BLOCO_ID|BANCO_REG|saidaA[4]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[4]~55_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[11][4]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[10][4]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & ( 
-- !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[9][4]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[8][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][4]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][4]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][4]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][4]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[4]~55_combout\);

\BLOCO_ID|BANCO_REG|saidaA[4]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[4]~56_combout\ = ( \BLOCO_ID|BANCO_REG|saidaA[4]~54_combout\ & ( \BLOCO_ID|BANCO_REG|saidaA[4]~55_combout\ & ( (((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & \BLOCO_ID|BANCO_REG|saidaA[4]~49_combout\)) # 
-- (\BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\)) # (\IF_ID|DOUT\(25)) ) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[4]~54_combout\ & ( \BLOCO_ID|BANCO_REG|saidaA[4]~55_combout\ & ( ((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[4]~49_combout\)) # (\BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\) ) ) ) # ( \BLOCO_ID|BANCO_REG|saidaA[4]~54_combout\ & ( !\BLOCO_ID|BANCO_REG|saidaA[4]~55_combout\ & ( ((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[4]~49_combout\)) # (\IF_ID|DOUT\(25)) ) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[4]~54_combout\ & ( !\BLOCO_ID|BANCO_REG|saidaA[4]~55_combout\ & ( (\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[4]~49_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010101010111011100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(25),
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~4_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~11_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[4]~49_combout\,
	datae => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[4]~54_combout\,
	dataf => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[4]~55_combout\,
	combout => \BLOCO_ID|BANCO_REG|saidaA[4]~56_combout\);

\ID_EX|DOUT[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|saidaA[4]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(49));

\BLOCO_EX|ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ = ( \BLOCO_EX|ULA1|ULA4|Somador|cOut~0_combout\ & ( \BLOCO_EX|ULA1|ULA4|Somador|cOut~1_combout\ & ( (!\ID_EX|DOUT\(0) & ((!\ID_EX|DOUT\(49) & (!\BLOCO_EX|ULA1|ULA5|InverterOuNao|saida_MUX[0]~0_combout\ 
-- & \ID_EX|DOUT\(1))) # (\ID_EX|DOUT\(49) & (\BLOCO_EX|ULA1|ULA5|InverterOuNao|saida_MUX[0]~0_combout\)))) # (\ID_EX|DOUT\(0) & (!\ID_EX|DOUT\(1) & ((\BLOCO_EX|ULA1|ULA5|InverterOuNao|saida_MUX[0]~0_combout\) # (\ID_EX|DOUT\(49))))) ) ) ) # ( 
-- !\BLOCO_EX|ULA1|ULA4|Somador|cOut~0_combout\ & ( \BLOCO_EX|ULA1|ULA4|Somador|cOut~1_combout\ & ( (!\ID_EX|DOUT\(0) & ((!\ID_EX|DOUT\(49) & (!\BLOCO_EX|ULA1|ULA5|InverterOuNao|saida_MUX[0]~0_combout\ & \ID_EX|DOUT\(1))) # (\ID_EX|DOUT\(49) & 
-- (\BLOCO_EX|ULA1|ULA5|InverterOuNao|saida_MUX[0]~0_combout\)))) # (\ID_EX|DOUT\(0) & (!\ID_EX|DOUT\(1) & ((\BLOCO_EX|ULA1|ULA5|InverterOuNao|saida_MUX[0]~0_combout\) # (\ID_EX|DOUT\(49))))) ) ) ) # ( \BLOCO_EX|ULA1|ULA4|Somador|cOut~0_combout\ & ( 
-- !\BLOCO_EX|ULA1|ULA4|Somador|cOut~1_combout\ & ( (!\ID_EX|DOUT\(0) & ((!\ID_EX|DOUT\(49) & (!\BLOCO_EX|ULA1|ULA5|InverterOuNao|saida_MUX[0]~0_combout\ & \ID_EX|DOUT\(1))) # (\ID_EX|DOUT\(49) & (\BLOCO_EX|ULA1|ULA5|InverterOuNao|saida_MUX[0]~0_combout\)))) 
-- # (\ID_EX|DOUT\(0) & (!\ID_EX|DOUT\(1) & ((\BLOCO_EX|ULA1|ULA5|InverterOuNao|saida_MUX[0]~0_combout\) # (\ID_EX|DOUT\(49))))) ) ) ) # ( !\BLOCO_EX|ULA1|ULA4|Somador|cOut~0_combout\ & ( !\BLOCO_EX|ULA1|ULA4|Somador|cOut~1_combout\ & ( (!\ID_EX|DOUT\(49) & 
-- (\BLOCO_EX|ULA1|ULA5|InverterOuNao|saida_MUX[0]~0_combout\ & (!\ID_EX|DOUT\(1) $ (!\ID_EX|DOUT\(0))))) # (\ID_EX|DOUT\(49) & (!\ID_EX|DOUT\(1) $ (((!\BLOCO_EX|ULA1|ULA5|InverterOuNao|saida_MUX[0]~0_combout\ & !\ID_EX|DOUT\(0)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011001110000000110010111000000011001011100000001100101110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(49),
	datab => \BLOCO_EX|ULA1|ULA5|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datac => \ID_EX|ALT_INV_DOUT\(1),
	datad => \ID_EX|ALT_INV_DOUT\(0),
	datae => \BLOCO_EX|ULA1|ULA4|Somador|ALT_INV_cOut~0_combout\,
	dataf => \BLOCO_EX|ULA1|ULA4|Somador|ALT_INV_cOut~1_combout\,
	combout => \BLOCO_EX|ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\);

\MEM_WB|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_EX|ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(4));

\BLOCO_MEM|RAM1|Decoder0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~6_combout\ = ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(6) & ( (\EX_MEM|DOUT\(161) & (!\MEM_WB|DOUT\(2) & (!\MEM_WB|DOUT\(3) & !\MEM_WB|DOUT\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|ALT_INV_DOUT\(161),
	datab => \MEM_WB|ALT_INV_DOUT\(2),
	datac => \MEM_WB|ALT_INV_DOUT\(3),
	datad => \MEM_WB|ALT_INV_DOUT\(4),
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Decoder0~6_combout\);

\BLOCO_MEM|RAM1|Decoder0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~7_combout\ = (!\MEM_WB|DOUT\(7) & \BLOCO_MEM|RAM1|Decoder0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(7),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Decoder0~6_combout\,
	combout => \BLOCO_MEM|RAM1|Decoder0~7_combout\);

\BLOCO_MEM|RAM1|memRAM[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(67),
	ena => \BLOCO_MEM|RAM1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[8][3]~q\);

\BLOCO_MEM|RAM1|memRAM[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(67),
	ena => \BLOCO_MEM|RAM1|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[2][3]~q\);

\BLOCO_MEM|RAM1|memRAM[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(67),
	ena => \BLOCO_MEM|RAM1|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[10][3]~q\);

\BLOCO_MEM|RAM1|Mux28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux28~0_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[10][3]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[2][3]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[8][3]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[0][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][3]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][3]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][3]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][3]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux28~0_combout\);

\BLOCO_MEM|RAM1|memRAM[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(67),
	ena => \BLOCO_MEM|RAM1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[1][3]~q\);

\BLOCO_MEM|RAM1|memRAM[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(67),
	ena => \BLOCO_MEM|RAM1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[9][3]~q\);

\BLOCO_MEM|RAM1|memRAM[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(67),
	ena => \BLOCO_MEM|RAM1|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[3][3]~q\);

\BLOCO_MEM|RAM1|memRAM[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(67),
	ena => \BLOCO_MEM|RAM1|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[11][3]~q\);

\BLOCO_MEM|RAM1|Mux28~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux28~1_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[11][3]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[3][3]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[9][3]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[1][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][3]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][3]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][3]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][3]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux28~1_combout\);

\BLOCO_MEM|RAM1|memRAM[16][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(67),
	ena => \BLOCO_MEM|RAM1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[16][3]~q\);

\BLOCO_MEM|RAM1|memRAM[24][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(67),
	ena => \BLOCO_MEM|RAM1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[24][3]~q\);

\BLOCO_MEM|RAM1|memRAM[18][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(67),
	ena => \BLOCO_MEM|RAM1|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[18][3]~q\);

\BLOCO_MEM|RAM1|memRAM[26][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(67),
	ena => \BLOCO_MEM|RAM1|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[26][3]~q\);

\BLOCO_MEM|RAM1|Mux28~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux28~2_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[26][3]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[18][3]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[24][3]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[16][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][3]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][3]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][3]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][3]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux28~2_combout\);

\BLOCO_MEM|RAM1|memRAM[17][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(67),
	ena => \BLOCO_MEM|RAM1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[17][3]~q\);

\BLOCO_MEM|RAM1|memRAM[25][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(67),
	ena => \BLOCO_MEM|RAM1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[25][3]~q\);

\BLOCO_MEM|RAM1|memRAM[19][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(67),
	ena => \BLOCO_MEM|RAM1|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[19][3]~q\);

\BLOCO_MEM|RAM1|memRAM[27][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(67),
	ena => \BLOCO_MEM|RAM1|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[27][3]~q\);

\BLOCO_MEM|RAM1|Mux28~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux28~3_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[27][3]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[19][3]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[25][3]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[17][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][3]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][3]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][3]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][3]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux28~3_combout\);

\BLOCO_MEM|RAM1|Mux28~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux28~4_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux28~3_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux28~2_combout\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|Mux28~1_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux28~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux28~0_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux28~1_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux28~2_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux28~3_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux28~4_combout\);

\BLOCO_MEM|RAM1|memRAM[32][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(67),
	ena => \BLOCO_MEM|RAM1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[32][3]~q\);

\BLOCO_MEM|RAM1|memRAM[34][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(67),
	ena => \BLOCO_MEM|RAM1|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[34][3]~q\);

\BLOCO_MEM|RAM1|memRAM[48][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(67),
	ena => \BLOCO_MEM|RAM1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[48][3]~q\);

\BLOCO_MEM|RAM1|memRAM[50][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(67),
	ena => \BLOCO_MEM|RAM1|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[50][3]~q\);

\BLOCO_MEM|RAM1|Mux28~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux28~5_combout\ = ( \MEM_WB|DOUT\(3) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[50][3]~q\ ) ) ) # ( !\MEM_WB|DOUT\(3) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[48][3]~q\ ) ) ) # ( \MEM_WB|DOUT\(3) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[34][3]~q\ ) ) ) # ( !\MEM_WB|DOUT\(3) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[32][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][3]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][3]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][3]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][3]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(3),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux28~5_combout\);

\BLOCO_MEM|RAM1|memRAM[40][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(67),
	ena => \BLOCO_MEM|RAM1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[40][3]~q\);

\BLOCO_MEM|RAM1|memRAM[42][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(67),
	ena => \BLOCO_MEM|RAM1|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[42][3]~q\);

\BLOCO_MEM|RAM1|memRAM[56][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(67),
	ena => \BLOCO_MEM|RAM1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[56][3]~q\);

\BLOCO_MEM|RAM1|memRAM[58][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(67),
	ena => \BLOCO_MEM|RAM1|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[58][3]~q\);

\BLOCO_MEM|RAM1|Mux28~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux28~6_combout\ = ( \MEM_WB|DOUT\(3) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[58][3]~q\ ) ) ) # ( !\MEM_WB|DOUT\(3) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[56][3]~q\ ) ) ) # ( \MEM_WB|DOUT\(3) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[42][3]~q\ ) ) ) # ( !\MEM_WB|DOUT\(3) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[40][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][3]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][3]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][3]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][3]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(3),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux28~6_combout\);

\BLOCO_MEM|RAM1|memRAM[33][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(67),
	ena => \BLOCO_MEM|RAM1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[33][3]~q\);

\BLOCO_MEM|RAM1|memRAM[35][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(67),
	ena => \BLOCO_MEM|RAM1|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[35][3]~q\);

\BLOCO_MEM|RAM1|memRAM[49][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(67),
	ena => \BLOCO_MEM|RAM1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[49][3]~q\);

\BLOCO_MEM|RAM1|memRAM[51][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(67),
	ena => \BLOCO_MEM|RAM1|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[51][3]~q\);

\BLOCO_MEM|RAM1|Mux28~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux28~7_combout\ = ( \MEM_WB|DOUT\(3) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[51][3]~q\ ) ) ) # ( !\MEM_WB|DOUT\(3) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[49][3]~q\ ) ) ) # ( \MEM_WB|DOUT\(3) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[35][3]~q\ ) ) ) # ( !\MEM_WB|DOUT\(3) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[33][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][3]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][3]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][3]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][3]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(3),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux28~7_combout\);

\BLOCO_MEM|RAM1|memRAM[41][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(67),
	ena => \BLOCO_MEM|RAM1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[41][3]~q\);

\BLOCO_MEM|RAM1|memRAM[43][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(67),
	ena => \BLOCO_MEM|RAM1|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[43][3]~q\);

\BLOCO_MEM|RAM1|memRAM[57][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(67),
	ena => \BLOCO_MEM|RAM1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[57][3]~q\);

\BLOCO_MEM|RAM1|memRAM[59][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(67),
	ena => \BLOCO_MEM|RAM1|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[59][3]~q\);

\BLOCO_MEM|RAM1|Mux28~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux28~8_combout\ = ( \MEM_WB|DOUT\(3) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[59][3]~q\ ) ) ) # ( !\MEM_WB|DOUT\(3) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[57][3]~q\ ) ) ) # ( \MEM_WB|DOUT\(3) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[43][3]~q\ ) ) ) # ( !\MEM_WB|DOUT\(3) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[41][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][3]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][3]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][3]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][3]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(3),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux28~8_combout\);

\BLOCO_MEM|RAM1|Mux28~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux28~9_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|Mux28~8_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|Mux28~7_combout\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|Mux28~6_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|Mux28~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux28~5_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux28~6_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux28~7_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux28~8_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux28~9_combout\);

\BLOCO_MEM|RAM1|memRAM[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(67),
	ena => \BLOCO_MEM|RAM1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[4][3]~q\);

\BLOCO_MEM|RAM1|memRAM[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(67),
	ena => \BLOCO_MEM|RAM1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[5][3]~q\);

\BLOCO_MEM|RAM1|memRAM[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(67),
	ena => \BLOCO_MEM|RAM1|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[6][3]~q\);

\BLOCO_MEM|RAM1|memRAM[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(67),
	ena => \BLOCO_MEM|RAM1|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[7][3]~q\);

\BLOCO_MEM|RAM1|Mux28~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux28~10_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[7][3]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[6][3]~q\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[5][3]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[4][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][3]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][3]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][3]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][3]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux28~10_combout\);

\BLOCO_MEM|RAM1|memRAM[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(67),
	ena => \BLOCO_MEM|RAM1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[12][3]~q\);

\BLOCO_MEM|RAM1|memRAM[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(67),
	ena => \BLOCO_MEM|RAM1|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[13][3]~q\);

\BLOCO_MEM|RAM1|memRAM[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(67),
	ena => \BLOCO_MEM|RAM1|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[14][3]~q\);

\BLOCO_MEM|RAM1|memRAM[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(67),
	ena => \BLOCO_MEM|RAM1|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[15][3]~q\);

\BLOCO_MEM|RAM1|Mux28~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux28~11_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[15][3]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[14][3]~q\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[13][3]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[12][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][3]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][3]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][3]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][3]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux28~11_combout\);

\BLOCO_MEM|RAM1|memRAM[20][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(67),
	ena => \BLOCO_MEM|RAM1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[20][3]~q\);

\BLOCO_MEM|RAM1|memRAM[21][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(67),
	ena => \BLOCO_MEM|RAM1|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[21][3]~q\);

\BLOCO_MEM|RAM1|memRAM[22][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(67),
	ena => \BLOCO_MEM|RAM1|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[22][3]~q\);

\BLOCO_MEM|RAM1|memRAM[23][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(67),
	ena => \BLOCO_MEM|RAM1|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[23][3]~q\);

\BLOCO_MEM|RAM1|Mux28~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux28~12_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[23][3]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[22][3]~q\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[21][3]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[20][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][3]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][3]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][3]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][3]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux28~12_combout\);

\BLOCO_MEM|RAM1|memRAM[28][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(67),
	ena => \BLOCO_MEM|RAM1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[28][3]~q\);

\BLOCO_MEM|RAM1|memRAM[29][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(67),
	ena => \BLOCO_MEM|RAM1|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[29][3]~q\);

\BLOCO_MEM|RAM1|memRAM[30][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(67),
	ena => \BLOCO_MEM|RAM1|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[30][3]~q\);

\BLOCO_MEM|RAM1|memRAM[31][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(67),
	ena => \BLOCO_MEM|RAM1|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[31][3]~q\);

\BLOCO_MEM|RAM1|Mux28~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux28~13_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[31][3]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[30][3]~q\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[29][3]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[28][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][3]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][3]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][3]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][3]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux28~13_combout\);

\BLOCO_MEM|RAM1|Mux28~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux28~14_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux28~13_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux28~12_combout\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|Mux28~11_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux28~10_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux28~10_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux28~11_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux28~12_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux28~13_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux28~14_combout\);

\BLOCO_MEM|RAM1|memRAM[36][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(67),
	ena => \BLOCO_MEM|RAM1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[36][3]~q\);

\BLOCO_MEM|RAM1|memRAM[44][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(67),
	ena => \BLOCO_MEM|RAM1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[44][3]~q\);

\BLOCO_MEM|RAM1|memRAM[38][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(67),
	ena => \BLOCO_MEM|RAM1|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[38][3]~q\);

\BLOCO_MEM|RAM1|memRAM[46][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(67),
	ena => \BLOCO_MEM|RAM1|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[46][3]~q\);

\BLOCO_MEM|RAM1|Mux28~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux28~15_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[46][3]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[38][3]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[44][3]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[36][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][3]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][3]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][3]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][3]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux28~15_combout\);

\BLOCO_MEM|RAM1|memRAM[37][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(67),
	ena => \BLOCO_MEM|RAM1|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[37][3]~q\);

\BLOCO_MEM|RAM1|memRAM[45][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(67),
	ena => \BLOCO_MEM|RAM1|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[45][3]~q\);

\BLOCO_MEM|RAM1|memRAM[39][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(67),
	ena => \BLOCO_MEM|RAM1|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[39][3]~q\);

\BLOCO_MEM|RAM1|memRAM[47][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(67),
	ena => \BLOCO_MEM|RAM1|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[47][3]~q\);

\BLOCO_MEM|RAM1|Mux28~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux28~16_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[47][3]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[39][3]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[45][3]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[37][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][3]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][3]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][3]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][3]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux28~16_combout\);

\BLOCO_MEM|RAM1|memRAM[52][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(67),
	ena => \BLOCO_MEM|RAM1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[52][3]~q\);

\BLOCO_MEM|RAM1|memRAM[60][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(67),
	ena => \BLOCO_MEM|RAM1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[60][3]~q\);

\BLOCO_MEM|RAM1|memRAM[54][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(67),
	ena => \BLOCO_MEM|RAM1|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[54][3]~q\);

\BLOCO_MEM|RAM1|memRAM[62][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(67),
	ena => \BLOCO_MEM|RAM1|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[62][3]~q\);

\BLOCO_MEM|RAM1|Mux28~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux28~17_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[62][3]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[54][3]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[60][3]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[52][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][3]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][3]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][3]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][3]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux28~17_combout\);

\BLOCO_MEM|RAM1|memRAM[53][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(67),
	ena => \BLOCO_MEM|RAM1|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[53][3]~q\);

\BLOCO_MEM|RAM1|memRAM[61][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(67),
	ena => \BLOCO_MEM|RAM1|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[61][3]~q\);

\BLOCO_MEM|RAM1|memRAM[55][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(67),
	ena => \BLOCO_MEM|RAM1|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[55][3]~q\);

\BLOCO_MEM|RAM1|memRAM[63][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(67),
	ena => \BLOCO_MEM|RAM1|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[63][3]~q\);

\BLOCO_MEM|RAM1|Mux28~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux28~18_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[63][3]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[55][3]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[61][3]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[53][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][3]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][3]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][3]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][3]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux28~18_combout\);

\BLOCO_MEM|RAM1|Mux28~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux28~19_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux28~18_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux28~17_combout\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|Mux28~16_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux28~15_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux28~15_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux28~16_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux28~17_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux28~18_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux28~19_combout\);

\BLOCO_MEM|RAM1|Mux28~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux28~20_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux28~19_combout\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux28~14_combout\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|Mux28~9_combout\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux28~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux28~4_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux28~9_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux28~14_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux28~19_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux28~20_combout\);

\BLOCO_MEM|RAM1|Dado_out[3]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Dado_out[3]~41_combout\ = (!\EX_MEM|DOUT\(162)) # (\BLOCO_MEM|RAM1|Mux28~20_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111011101110111011101110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|ALT_INV_DOUT\(162),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux28~20_combout\,
	combout => \BLOCO_MEM|RAM1|Dado_out[3]~41_combout\);

\MEM_WB|DOUT[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_MEM|RAM1|Dado_out[3]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(35));

\EX_MEM|DOUT[183]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(144),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(183));

\MEM_WB|DOUT[119]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(183),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(119));

\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[3]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[3]~9_combout\ = ( \MEM_WB|DOUT\(119) & ( (!\MEM_WB|DOUT\(68) & (((\MEM_WB|DOUT\(3))) # (\MEM_WB|DOUT\(69)))) # (\MEM_WB|DOUT\(68) & (!\MEM_WB|DOUT\(69) & (\MEM_WB|DOUT\(35)))) ) ) # ( !\MEM_WB|DOUT\(119) & ( 
-- (!\MEM_WB|DOUT\(69) & ((!\MEM_WB|DOUT\(68) & ((\MEM_WB|DOUT\(3)))) # (\MEM_WB|DOUT\(68) & (\MEM_WB|DOUT\(35))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000000100100011000010011010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(68),
	datab => \MEM_WB|ALT_INV_DOUT\(69),
	datac => \MEM_WB|ALT_INV_DOUT\(35),
	datad => \MEM_WB|ALT_INV_DOUT\(3),
	datae => \MEM_WB|ALT_INV_DOUT\(119),
	combout => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[3]~9_combout\);

\BLOCO_ID|BANCO_REG|registrador[12][3]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|registrador[12][3]~8_combout\ = !\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[3]~9_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[3]~9_combout\,
	combout => \BLOCO_ID|BANCO_REG|registrador[12][3]~8_combout\);

\BLOCO_ID|BANCO_REG|registrador[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|registrador[12][3]~8_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[12][3]~q\);

\BLOCO_ID|BANCO_REG|saidaA[3]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[3]~35_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[15][3]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[14][3]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & ( 
-- !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[13][3]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( !\BLOCO_ID|BANCO_REG|registrador[12][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][3]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][3]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][3]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][3]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[3]~35_combout\);

\BLOCO_ID|BANCO_REG|saidaA[3]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[3]~36_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[7][3]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[6][3]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & ( 
-- !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[5][3]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[4][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][3]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][3]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][3]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][3]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[3]~36_combout\);

\BLOCO_ID|BANCO_REG|saidaA[3]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[3]~37_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[3][3]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[2][3]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & ( 
-- !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[1][3]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[0][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][3]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][3]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][3]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][3]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[3]~37_combout\);

\BLOCO_ID|BANCO_REG|saidaA[3]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[3]~38_combout\ = ( \BLOCO_ID|BANCO_REG|saidaA[3]~37_combout\ & ( (!\IF_ID|DOUT\(24) & ((!\IF_ID|DOUT\(23)) # ((\BLOCO_ID|BANCO_REG|saidaA[3]~36_combout\)))) # (\IF_ID|DOUT\(24) & (((\BLOCO_ID|BANCO_REG|saidaA[3]~35_combout\)))) 
-- ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[3]~37_combout\ & ( (!\IF_ID|DOUT\(24) & (\IF_ID|DOUT\(23) & ((\BLOCO_ID|BANCO_REG|saidaA[3]~36_combout\)))) # (\IF_ID|DOUT\(24) & (((\BLOCO_ID|BANCO_REG|saidaA[3]~35_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111100011011010111100000101001001111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(24),
	datab => \IF_ID|ALT_INV_DOUT\(23),
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[3]~35_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[3]~36_combout\,
	datae => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[3]~37_combout\,
	combout => \BLOCO_ID|BANCO_REG|saidaA[3]~38_combout\);

\BLOCO_ID|BANCO_REG|registrador[16][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[3]~9_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[16][3]~q\);

\BLOCO_ID|BANCO_REG|registrador[20][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[3]~9_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[20][3]~q\);

\BLOCO_ID|BANCO_REG|registrador[24][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[3]~9_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[24][3]~q\);

\BLOCO_ID|BANCO_REG|registrador[28][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[3]~9_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[28][3]~q\);

\BLOCO_ID|BANCO_REG|saidaA[3]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[3]~39_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[28][3]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[24][3]~q\ ) ) ) # ( \IF_ID|DOUT\(23) & ( 
-- !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[20][3]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[16][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][3]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][3]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][3]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][3]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[3]~39_combout\);

\BLOCO_ID|BANCO_REG|registrador[17][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[3]~9_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[17][3]~q\);

\BLOCO_ID|BANCO_REG|registrador[21][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[3]~9_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[21][3]~q\);

\BLOCO_ID|BANCO_REG|registrador[25][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[3]~9_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[25][3]~q\);

\BLOCO_ID|BANCO_REG|registrador[29][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[3]~9_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[29][3]~q\);

\BLOCO_ID|BANCO_REG|saidaA[3]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[3]~40_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[29][3]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[25][3]~q\ ) ) ) # ( \IF_ID|DOUT\(23) & ( 
-- !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[21][3]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[17][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][3]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][3]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][3]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][3]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[3]~40_combout\);

\BLOCO_ID|BANCO_REG|registrador[18][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[3]~9_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[18][3]~q\);

\BLOCO_ID|BANCO_REG|registrador[22][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[3]~9_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[22][3]~q\);

\BLOCO_ID|BANCO_REG|registrador[26][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[3]~9_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[26][3]~q\);

\BLOCO_ID|BANCO_REG|registrador[30][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[3]~9_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[30][3]~q\);

\BLOCO_ID|BANCO_REG|saidaA[3]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[3]~41_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[30][3]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[26][3]~q\ ) ) ) # ( \IF_ID|DOUT\(23) & ( 
-- !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[22][3]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[18][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][3]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][3]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][3]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][3]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[3]~41_combout\);

\BLOCO_ID|BANCO_REG|registrador[19][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[3]~9_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[19][3]~q\);

\BLOCO_ID|BANCO_REG|registrador[23][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[3]~9_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[23][3]~q\);

\BLOCO_ID|BANCO_REG|registrador[27][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[3]~9_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[27][3]~q\);

\BLOCO_ID|BANCO_REG|registrador[31][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[3]~9_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[31][3]~q\);

\BLOCO_ID|BANCO_REG|saidaA[3]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[3]~42_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[31][3]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[27][3]~q\ ) ) ) # ( \IF_ID|DOUT\(23) & ( 
-- !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[23][3]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[19][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][3]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][3]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][3]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][3]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[3]~42_combout\);

\BLOCO_ID|BANCO_REG|saidaA[3]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[3]~43_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[3]~42_combout\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[3]~41_combout\ ) ) ) # ( \IF_ID|DOUT\(21) & ( 
-- !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[3]~40_combout\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[3]~39_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[3]~39_combout\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[3]~40_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[3]~41_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[3]~42_combout\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[3]~43_combout\);

\BLOCO_ID|BANCO_REG|saidaA[3]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[3]~44_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( !\BLOCO_ID|BANCO_REG|registrador[11][3]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( !\BLOCO_ID|BANCO_REG|registrador[10][3]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & 
-- ( !\IF_ID|DOUT\(22) & ( !\BLOCO_ID|BANCO_REG|registrador[9][3]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[8][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101110011001100110011110000111100001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][3]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][3]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][3]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][3]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[3]~44_combout\);

\BLOCO_ID|BANCO_REG|saidaA[3]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[3]~45_combout\ = ( \BLOCO_ID|BANCO_REG|saidaA[3]~43_combout\ & ( \BLOCO_ID|BANCO_REG|saidaA[3]~44_combout\ & ( (((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & \BLOCO_ID|BANCO_REG|saidaA[3]~38_combout\)) # 
-- (\BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\)) # (\IF_ID|DOUT\(25)) ) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[3]~43_combout\ & ( \BLOCO_ID|BANCO_REG|saidaA[3]~44_combout\ & ( ((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[3]~38_combout\)) # (\BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\) ) ) ) # ( \BLOCO_ID|BANCO_REG|saidaA[3]~43_combout\ & ( !\BLOCO_ID|BANCO_REG|saidaA[3]~44_combout\ & ( ((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[3]~38_combout\)) # (\IF_ID|DOUT\(25)) ) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[3]~43_combout\ & ( !\BLOCO_ID|BANCO_REG|saidaA[3]~44_combout\ & ( (\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[3]~38_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010101010111011100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(25),
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~4_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~11_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[3]~38_combout\,
	datae => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[3]~43_combout\,
	dataf => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[3]~44_combout\,
	combout => \BLOCO_ID|BANCO_REG|saidaA[3]~45_combout\);

\ID_EX|DOUT[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|saidaA[3]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(48));

\BLOCO_EX|ULA1|ULA4|InverterOuNao|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA4|InverterOuNao|saida_MUX[0]~0_combout\ = !\ID_EX|DOUT\(2) $ (((!\ID_EX|DOUT\(180) & (!\ID_EX|DOUT\(16))) # (\ID_EX|DOUT\(180) & ((!\ID_EX|DOUT\(112))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101100101101010010110010110101001011001011010100101100101101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(2),
	datab => \ID_EX|ALT_INV_DOUT\(180),
	datac => \ID_EX|ALT_INV_DOUT\(16),
	datad => \ID_EX|ALT_INV_DOUT\(112),
	combout => \BLOCO_EX|ULA1|ULA4|InverterOuNao|saida_MUX[0]~0_combout\);

\BLOCO_EX|ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ = ( \ID_EX|DOUT\(0) & ( (!\ID_EX|DOUT\(1) & ((\BLOCO_EX|ULA1|ULA4|InverterOuNao|saida_MUX[0]~0_combout\) # (\ID_EX|DOUT\(48)))) ) ) # ( !\ID_EX|DOUT\(0) & ( (!\ID_EX|DOUT\(1) & (((\ID_EX|DOUT\(48) & 
-- \BLOCO_EX|ULA1|ULA4|InverterOuNao|saida_MUX[0]~0_combout\)))) # (\ID_EX|DOUT\(1) & (!\BLOCO_EX|ULA1|ULA3|Somador|cOut~combout\ $ (!\ID_EX|DOUT\(48) $ (\BLOCO_EX|ULA1|ULA4|InverterOuNao|saida_MUX[0]~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101101001001111110000000000000011011010010011111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_EX|ULA1|ULA3|Somador|ALT_INV_cOut~combout\,
	datab => \ID_EX|ALT_INV_DOUT\(48),
	datac => \BLOCO_EX|ULA1|ULA4|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datad => \ID_EX|ALT_INV_DOUT\(1),
	datae => \ID_EX|ALT_INV_DOUT\(0),
	combout => \BLOCO_EX|ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\);

\MEM_WB|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_EX|ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(3));

\BLOCO_MEM|RAM1|Decoder0~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~24_combout\ = ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(6) & ( (\EX_MEM|DOUT\(161) & (\MEM_WB|DOUT\(2) & (!\MEM_WB|DOUT\(3) & !\MEM_WB|DOUT\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|ALT_INV_DOUT\(161),
	datab => \MEM_WB|ALT_INV_DOUT\(2),
	datac => \MEM_WB|ALT_INV_DOUT\(3),
	datad => \MEM_WB|ALT_INV_DOUT\(4),
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Decoder0~24_combout\);

\BLOCO_MEM|RAM1|Decoder0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~25_combout\ = (!\MEM_WB|DOUT\(7) & \BLOCO_MEM|RAM1|Decoder0~24_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(7),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Decoder0~24_combout\,
	combout => \BLOCO_MEM|RAM1|Decoder0~25_combout\);

\BLOCO_MEM|RAM1|memRAM[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(66),
	ena => \BLOCO_MEM|RAM1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[1][2]~q\);

\BLOCO_MEM|RAM1|memRAM[16][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(66),
	ena => \BLOCO_MEM|RAM1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[16][2]~q\);

\BLOCO_MEM|RAM1|memRAM[17][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(66),
	ena => \BLOCO_MEM|RAM1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[17][2]~q\);

\BLOCO_MEM|RAM1|Mux29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux29~0_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[17][2]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[16][2]~q\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[1][2]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[0][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][2]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][2]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][2]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][2]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux29~0_combout\);

\BLOCO_MEM|RAM1|memRAM[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(66),
	ena => \BLOCO_MEM|RAM1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[8][2]~q\);

\BLOCO_MEM|RAM1|memRAM[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(66),
	ena => \BLOCO_MEM|RAM1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[9][2]~q\);

\BLOCO_MEM|RAM1|memRAM[24][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(66),
	ena => \BLOCO_MEM|RAM1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[24][2]~q\);

\BLOCO_MEM|RAM1|memRAM[25][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(66),
	ena => \BLOCO_MEM|RAM1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[25][2]~q\);

\BLOCO_MEM|RAM1|Mux29~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux29~1_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[25][2]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[24][2]~q\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[9][2]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[8][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][2]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][2]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][2]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][2]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux29~1_combout\);

\BLOCO_MEM|RAM1|memRAM[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(66),
	ena => \BLOCO_MEM|RAM1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[4][2]~q\);

\BLOCO_MEM|RAM1|memRAM[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(66),
	ena => \BLOCO_MEM|RAM1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[5][2]~q\);

\BLOCO_MEM|RAM1|memRAM[20][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(66),
	ena => \BLOCO_MEM|RAM1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[20][2]~q\);

\BLOCO_MEM|RAM1|memRAM[21][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(66),
	ena => \BLOCO_MEM|RAM1|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[21][2]~q\);

\BLOCO_MEM|RAM1|Mux29~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux29~2_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[21][2]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[20][2]~q\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[5][2]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[4][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][2]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][2]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][2]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][2]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux29~2_combout\);

\BLOCO_MEM|RAM1|memRAM[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(66),
	ena => \BLOCO_MEM|RAM1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[12][2]~q\);

\BLOCO_MEM|RAM1|memRAM[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(66),
	ena => \BLOCO_MEM|RAM1|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[13][2]~q\);

\BLOCO_MEM|RAM1|memRAM[28][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(66),
	ena => \BLOCO_MEM|RAM1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[28][2]~q\);

\BLOCO_MEM|RAM1|memRAM[29][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(66),
	ena => \BLOCO_MEM|RAM1|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[29][2]~q\);

\BLOCO_MEM|RAM1|Mux29~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux29~3_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[29][2]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[28][2]~q\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[13][2]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[12][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][2]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][2]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][2]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][2]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux29~3_combout\);

\BLOCO_MEM|RAM1|Mux29~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux29~4_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux29~3_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux29~2_combout\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|Mux29~1_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux29~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux29~0_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux29~1_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux29~2_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux29~3_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux29~4_combout\);

\BLOCO_MEM|RAM1|memRAM[32][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(66),
	ena => \BLOCO_MEM|RAM1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[32][2]~q\);

\BLOCO_MEM|RAM1|memRAM[40][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(66),
	ena => \BLOCO_MEM|RAM1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[40][2]~q\);

\BLOCO_MEM|RAM1|memRAM[33][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(66),
	ena => \BLOCO_MEM|RAM1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[33][2]~q\);

\BLOCO_MEM|RAM1|memRAM[41][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(66),
	ena => \BLOCO_MEM|RAM1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[41][2]~q\);

\BLOCO_MEM|RAM1|Mux29~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux29~5_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[41][2]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[33][2]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[40][2]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[32][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][2]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][2]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][2]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][2]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux29~5_combout\);

\BLOCO_MEM|RAM1|memRAM[36][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(66),
	ena => \BLOCO_MEM|RAM1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[36][2]~q\);

\BLOCO_MEM|RAM1|memRAM[44][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(66),
	ena => \BLOCO_MEM|RAM1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[44][2]~q\);

\BLOCO_MEM|RAM1|memRAM[37][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(66),
	ena => \BLOCO_MEM|RAM1|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[37][2]~q\);

\BLOCO_MEM|RAM1|memRAM[45][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(66),
	ena => \BLOCO_MEM|RAM1|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[45][2]~q\);

\BLOCO_MEM|RAM1|Mux29~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux29~6_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[45][2]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[37][2]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[44][2]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[36][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][2]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][2]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][2]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][2]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux29~6_combout\);

\BLOCO_MEM|RAM1|memRAM[48][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(66),
	ena => \BLOCO_MEM|RAM1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[48][2]~q\);

\BLOCO_MEM|RAM1|memRAM[56][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(66),
	ena => \BLOCO_MEM|RAM1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[56][2]~q\);

\BLOCO_MEM|RAM1|memRAM[49][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(66),
	ena => \BLOCO_MEM|RAM1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[49][2]~q\);

\BLOCO_MEM|RAM1|memRAM[57][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(66),
	ena => \BLOCO_MEM|RAM1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[57][2]~q\);

\BLOCO_MEM|RAM1|Mux29~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux29~7_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[57][2]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[49][2]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[56][2]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[48][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][2]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][2]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][2]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][2]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux29~7_combout\);

\BLOCO_MEM|RAM1|memRAM[52][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(66),
	ena => \BLOCO_MEM|RAM1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[52][2]~q\);

\BLOCO_MEM|RAM1|memRAM[60][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(66),
	ena => \BLOCO_MEM|RAM1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[60][2]~q\);

\BLOCO_MEM|RAM1|memRAM[53][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(66),
	ena => \BLOCO_MEM|RAM1|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[53][2]~q\);

\BLOCO_MEM|RAM1|memRAM[61][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(66),
	ena => \BLOCO_MEM|RAM1|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[61][2]~q\);

\BLOCO_MEM|RAM1|Mux29~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux29~8_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[61][2]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[53][2]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[60][2]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[52][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][2]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][2]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][2]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][2]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux29~8_combout\);

\BLOCO_MEM|RAM1|Mux29~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux29~9_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux29~8_combout\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux29~7_combout\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|Mux29~6_combout\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux29~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux29~5_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux29~6_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux29~7_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux29~8_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux29~9_combout\);

\BLOCO_MEM|RAM1|memRAM[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(66),
	ena => \BLOCO_MEM|RAM1|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[2][2]~q\);

\BLOCO_MEM|RAM1|memRAM[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(66),
	ena => \BLOCO_MEM|RAM1|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[6][2]~q\);

\BLOCO_MEM|RAM1|memRAM[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(66),
	ena => \BLOCO_MEM|RAM1|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[3][2]~q\);

\BLOCO_MEM|RAM1|memRAM[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(66),
	ena => \BLOCO_MEM|RAM1|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[7][2]~q\);

\BLOCO_MEM|RAM1|Mux29~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux29~10_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[7][2]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[3][2]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[6][2]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[2][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][2]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][2]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][2]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][2]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux29~10_combout\);

\BLOCO_MEM|RAM1|memRAM[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(66),
	ena => \BLOCO_MEM|RAM1|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[10][2]~q\);

\BLOCO_MEM|RAM1|memRAM[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(66),
	ena => \BLOCO_MEM|RAM1|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[14][2]~q\);

\BLOCO_MEM|RAM1|memRAM[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(66),
	ena => \BLOCO_MEM|RAM1|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[11][2]~q\);

\BLOCO_MEM|RAM1|memRAM[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(66),
	ena => \BLOCO_MEM|RAM1|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[15][2]~q\);

\BLOCO_MEM|RAM1|Mux29~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux29~11_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[15][2]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[11][2]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[14][2]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[10][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][2]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][2]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][2]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][2]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux29~11_combout\);

\BLOCO_MEM|RAM1|memRAM[18][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(66),
	ena => \BLOCO_MEM|RAM1|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[18][2]~q\);

\BLOCO_MEM|RAM1|memRAM[22][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(66),
	ena => \BLOCO_MEM|RAM1|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[22][2]~q\);

\BLOCO_MEM|RAM1|memRAM[19][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(66),
	ena => \BLOCO_MEM|RAM1|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[19][2]~q\);

\BLOCO_MEM|RAM1|memRAM[23][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(66),
	ena => \BLOCO_MEM|RAM1|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[23][2]~q\);

\BLOCO_MEM|RAM1|Mux29~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux29~12_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[23][2]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[19][2]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[22][2]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[18][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][2]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][2]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][2]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][2]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux29~12_combout\);

\BLOCO_MEM|RAM1|memRAM[26][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(66),
	ena => \BLOCO_MEM|RAM1|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[26][2]~q\);

\BLOCO_MEM|RAM1|memRAM[30][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(66),
	ena => \BLOCO_MEM|RAM1|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[30][2]~q\);

\BLOCO_MEM|RAM1|memRAM[27][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(66),
	ena => \BLOCO_MEM|RAM1|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[27][2]~q\);

\BLOCO_MEM|RAM1|memRAM[31][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(66),
	ena => \BLOCO_MEM|RAM1|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[31][2]~q\);

\BLOCO_MEM|RAM1|Mux29~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux29~13_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[31][2]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[27][2]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[30][2]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[26][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][2]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][2]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][2]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][2]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux29~13_combout\);

\BLOCO_MEM|RAM1|Mux29~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux29~14_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux29~13_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux29~12_combout\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|Mux29~11_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux29~10_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux29~10_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux29~11_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux29~12_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux29~13_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux29~14_combout\);

\BLOCO_MEM|RAM1|memRAM[34][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(66),
	ena => \BLOCO_MEM|RAM1|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[34][2]~q\);

\BLOCO_MEM|RAM1|memRAM[35][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(66),
	ena => \BLOCO_MEM|RAM1|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[35][2]~q\);

\BLOCO_MEM|RAM1|memRAM[50][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(66),
	ena => \BLOCO_MEM|RAM1|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[50][2]~q\);

\BLOCO_MEM|RAM1|memRAM[51][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(66),
	ena => \BLOCO_MEM|RAM1|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[51][2]~q\);

\BLOCO_MEM|RAM1|Mux29~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux29~15_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[51][2]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[50][2]~q\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[35][2]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[34][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][2]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][2]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][2]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][2]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux29~15_combout\);

\BLOCO_MEM|RAM1|memRAM[42][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(66),
	ena => \BLOCO_MEM|RAM1|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[42][2]~q\);

\BLOCO_MEM|RAM1|memRAM[43][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(66),
	ena => \BLOCO_MEM|RAM1|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[43][2]~q\);

\BLOCO_MEM|RAM1|memRAM[58][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(66),
	ena => \BLOCO_MEM|RAM1|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[58][2]~q\);

\BLOCO_MEM|RAM1|memRAM[59][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(66),
	ena => \BLOCO_MEM|RAM1|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[59][2]~q\);

\BLOCO_MEM|RAM1|Mux29~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux29~16_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[59][2]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[58][2]~q\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[43][2]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[42][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][2]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][2]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][2]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][2]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux29~16_combout\);

\BLOCO_MEM|RAM1|memRAM[38][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(66),
	ena => \BLOCO_MEM|RAM1|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[38][2]~q\);

\BLOCO_MEM|RAM1|memRAM[39][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(66),
	ena => \BLOCO_MEM|RAM1|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[39][2]~q\);

\BLOCO_MEM|RAM1|memRAM[54][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(66),
	ena => \BLOCO_MEM|RAM1|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[54][2]~q\);

\BLOCO_MEM|RAM1|memRAM[55][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(66),
	ena => \BLOCO_MEM|RAM1|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[55][2]~q\);

\BLOCO_MEM|RAM1|Mux29~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux29~17_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[55][2]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[54][2]~q\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[39][2]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[38][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][2]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][2]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][2]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][2]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux29~17_combout\);

\BLOCO_MEM|RAM1|memRAM[46][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(66),
	ena => \BLOCO_MEM|RAM1|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[46][2]~q\);

\BLOCO_MEM|RAM1|memRAM[47][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(66),
	ena => \BLOCO_MEM|RAM1|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[47][2]~q\);

\BLOCO_MEM|RAM1|memRAM[62][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(66),
	ena => \BLOCO_MEM|RAM1|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[62][2]~q\);

\BLOCO_MEM|RAM1|memRAM[63][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(66),
	ena => \BLOCO_MEM|RAM1|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[63][2]~q\);

\BLOCO_MEM|RAM1|Mux29~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux29~18_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[63][2]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[62][2]~q\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[47][2]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[46][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][2]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][2]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][2]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][2]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux29~18_combout\);

\BLOCO_MEM|RAM1|Mux29~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux29~19_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux29~18_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux29~17_combout\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|Mux29~16_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux29~15_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux29~15_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux29~16_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux29~17_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux29~18_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux29~19_combout\);

\BLOCO_MEM|RAM1|Mux29~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux29~20_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux29~19_combout\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux29~14_combout\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|Mux29~9_combout\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux29~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux29~4_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux29~9_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux29~14_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux29~19_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux29~20_combout\);

\BLOCO_MEM|RAM1|Dado_out[2]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Dado_out[2]~43_combout\ = (!\EX_MEM|DOUT\(162)) # (\BLOCO_MEM|RAM1|Mux29~20_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111011101110111011101110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|ALT_INV_DOUT\(162),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux29~20_combout\,
	combout => \BLOCO_MEM|RAM1|Dado_out[2]~43_combout\);

\MEM_WB|DOUT[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_MEM|RAM1|Dado_out[2]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(34));

\EX_MEM|DOUT[182]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(143),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(182));

\MEM_WB|DOUT[118]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(182),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(118));

\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[2]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[2]~11_combout\ = ( \MEM_WB|DOUT\(118) & ( (!\MEM_WB|DOUT\(68) & (((\MEM_WB|DOUT\(2))) # (\MEM_WB|DOUT\(69)))) # (\MEM_WB|DOUT\(68) & (!\MEM_WB|DOUT\(69) & (\MEM_WB|DOUT\(34)))) ) ) # ( !\MEM_WB|DOUT\(118) & ( 
-- (!\MEM_WB|DOUT\(69) & ((!\MEM_WB|DOUT\(68) & ((\MEM_WB|DOUT\(2)))) # (\MEM_WB|DOUT\(68) & (\MEM_WB|DOUT\(34))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000000100100011000010011010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(68),
	datab => \MEM_WB|ALT_INV_DOUT\(69),
	datac => \MEM_WB|ALT_INV_DOUT\(34),
	datad => \MEM_WB|ALT_INV_DOUT\(2),
	datae => \MEM_WB|ALT_INV_DOUT\(118),
	combout => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[2]~11_combout\);

\BLOCO_ID|BANCO_REG|registrador[12][2]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|registrador[12][2]~5_combout\ = !\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[2]~11_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[2]~11_combout\,
	combout => \BLOCO_ID|BANCO_REG|registrador[12][2]~5_combout\);

\BLOCO_ID|BANCO_REG|registrador[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|registrador[12][2]~5_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[12][2]~q\);

\BLOCO_ID|BANCO_REG|saidaA[2]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[2]~24_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[15][2]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[14][2]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & ( 
-- !\IF_ID|DOUT\(22) & ( !\BLOCO_ID|BANCO_REG|registrador[13][2]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( !\BLOCO_ID|BANCO_REG|registrador[12][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010110011001100110000001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][2]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][2]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][2]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][2]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[2]~24_combout\);

\BLOCO_ID|BANCO_REG|saidaA[2]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[2]~25_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[7][2]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[6][2]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & ( 
-- !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[5][2]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[4][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][2]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][2]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][2]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][2]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[2]~25_combout\);

\BLOCO_ID|BANCO_REG|saidaA[2]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[2]~26_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[3][2]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[2][2]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & ( 
-- !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[1][2]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[0][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][2]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][2]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][2]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][2]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[2]~26_combout\);

\BLOCO_ID|BANCO_REG|saidaA[2]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[2]~27_combout\ = ( \BLOCO_ID|BANCO_REG|saidaA[2]~26_combout\ & ( (!\IF_ID|DOUT\(24) & ((!\IF_ID|DOUT\(23)) # ((\BLOCO_ID|BANCO_REG|saidaA[2]~25_combout\)))) # (\IF_ID|DOUT\(24) & (((\BLOCO_ID|BANCO_REG|saidaA[2]~24_combout\)))) 
-- ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[2]~26_combout\ & ( (!\IF_ID|DOUT\(24) & (\IF_ID|DOUT\(23) & ((\BLOCO_ID|BANCO_REG|saidaA[2]~25_combout\)))) # (\IF_ID|DOUT\(24) & (((\BLOCO_ID|BANCO_REG|saidaA[2]~24_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111100011011010111100000101001001111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(24),
	datab => \IF_ID|ALT_INV_DOUT\(23),
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[2]~24_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[2]~25_combout\,
	datae => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[2]~26_combout\,
	combout => \BLOCO_ID|BANCO_REG|saidaA[2]~27_combout\);

\BLOCO_ID|BANCO_REG|registrador[16][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[2]~11_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[16][2]~q\);

\BLOCO_ID|BANCO_REG|registrador[20][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[2]~11_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[20][2]~q\);

\BLOCO_ID|BANCO_REG|registrador[24][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[2]~11_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[24][2]~q\);

\BLOCO_ID|BANCO_REG|registrador[28][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[2]~11_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[28][2]~q\);

\BLOCO_ID|BANCO_REG|saidaA[2]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[2]~28_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[28][2]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[24][2]~q\ ) ) ) # ( \IF_ID|DOUT\(23) & ( 
-- !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[20][2]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[16][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][2]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][2]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][2]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][2]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[2]~28_combout\);

\BLOCO_ID|BANCO_REG|registrador[17][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[2]~11_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[17][2]~q\);

\BLOCO_ID|BANCO_REG|registrador[21][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[2]~11_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[21][2]~q\);

\BLOCO_ID|BANCO_REG|registrador[25][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[2]~11_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[25][2]~q\);

\BLOCO_ID|BANCO_REG|registrador[29][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[2]~11_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[29][2]~q\);

\BLOCO_ID|BANCO_REG|saidaA[2]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[2]~29_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[29][2]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[25][2]~q\ ) ) ) # ( \IF_ID|DOUT\(23) & ( 
-- !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[21][2]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[17][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][2]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][2]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][2]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][2]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[2]~29_combout\);

\BLOCO_ID|BANCO_REG|registrador[18][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[2]~11_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[18][2]~q\);

\BLOCO_ID|BANCO_REG|registrador[22][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[2]~11_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[22][2]~q\);

\BLOCO_ID|BANCO_REG|registrador[26][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[2]~11_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[26][2]~q\);

\BLOCO_ID|BANCO_REG|registrador[30][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[2]~11_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[30][2]~q\);

\BLOCO_ID|BANCO_REG|saidaA[2]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[2]~30_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[30][2]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[26][2]~q\ ) ) ) # ( \IF_ID|DOUT\(23) & ( 
-- !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[22][2]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[18][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][2]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][2]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][2]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][2]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[2]~30_combout\);

\BLOCO_ID|BANCO_REG|registrador[19][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[2]~11_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[19][2]~q\);

\BLOCO_ID|BANCO_REG|registrador[23][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[2]~11_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[23][2]~q\);

\BLOCO_ID|BANCO_REG|registrador[27][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[2]~11_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[27][2]~q\);

\BLOCO_ID|BANCO_REG|registrador[31][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[2]~11_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[31][2]~q\);

\BLOCO_ID|BANCO_REG|saidaA[2]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[2]~31_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[31][2]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[27][2]~q\ ) ) ) # ( \IF_ID|DOUT\(23) & ( 
-- !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[23][2]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[19][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][2]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][2]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][2]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][2]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[2]~31_combout\);

\BLOCO_ID|BANCO_REG|saidaA[2]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[2]~32_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[2]~31_combout\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[2]~30_combout\ ) ) ) # ( \IF_ID|DOUT\(21) & ( 
-- !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[2]~29_combout\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[2]~28_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[2]~28_combout\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[2]~29_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[2]~30_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[2]~31_combout\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[2]~32_combout\);

\BLOCO_ID|BANCO_REG|saidaA[2]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[2]~33_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( !\BLOCO_ID|BANCO_REG|registrador[11][2]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[10][2]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & 
-- ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[9][2]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[8][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011111111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][2]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][2]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][2]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][2]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[2]~33_combout\);

\BLOCO_ID|BANCO_REG|saidaA[2]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[2]~34_combout\ = ( \BLOCO_ID|BANCO_REG|saidaA[2]~32_combout\ & ( \BLOCO_ID|BANCO_REG|saidaA[2]~33_combout\ & ( (((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & \BLOCO_ID|BANCO_REG|saidaA[2]~27_combout\)) # 
-- (\BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\)) # (\IF_ID|DOUT\(25)) ) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[2]~32_combout\ & ( \BLOCO_ID|BANCO_REG|saidaA[2]~33_combout\ & ( ((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[2]~27_combout\)) # (\BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\) ) ) ) # ( \BLOCO_ID|BANCO_REG|saidaA[2]~32_combout\ & ( !\BLOCO_ID|BANCO_REG|saidaA[2]~33_combout\ & ( ((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[2]~27_combout\)) # (\IF_ID|DOUT\(25)) ) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[2]~32_combout\ & ( !\BLOCO_ID|BANCO_REG|saidaA[2]~33_combout\ & ( (\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[2]~27_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010101010111011100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(25),
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~4_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~11_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[2]~27_combout\,
	datae => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[2]~32_combout\,
	dataf => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[2]~33_combout\,
	combout => \BLOCO_ID|BANCO_REG|saidaA[2]~34_combout\);

\ID_EX|DOUT[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|saidaA[2]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(47));

\BLOCO_EX|ULA1|ULA3|MuxOperacao|MUX_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA3|MuxOperacao|MUX_OUT[0]~0_combout\ = ( \ID_EX|DOUT\(0) & ( (!\ID_EX|DOUT\(1) & ((\BLOCO_EX|ULA1|ULA3|InverterOuNao|saida_MUX[0]~0_combout\) # (\ID_EX|DOUT\(47)))) ) ) # ( !\ID_EX|DOUT\(0) & ( (!\ID_EX|DOUT\(1) & (((\ID_EX|DOUT\(47) & 
-- \BLOCO_EX|ULA1|ULA3|InverterOuNao|saida_MUX[0]~0_combout\)))) # (\ID_EX|DOUT\(1) & (!\BLOCO_EX|ULA1|ULA2|Somador|cOut~combout\ $ (!\ID_EX|DOUT\(47) $ (\BLOCO_EX|ULA1|ULA3|InverterOuNao|saida_MUX[0]~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101101001001111110000000000000011011010010011111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_EX|ULA1|ULA2|Somador|ALT_INV_cOut~combout\,
	datab => \ID_EX|ALT_INV_DOUT\(47),
	datac => \BLOCO_EX|ULA1|ULA3|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datad => \ID_EX|ALT_INV_DOUT\(1),
	datae => \ID_EX|ALT_INV_DOUT\(0),
	combout => \BLOCO_EX|ULA1|ULA3|MuxOperacao|MUX_OUT[0]~0_combout\);

\MEM_WB|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_EX|ULA1|ULA3|MuxOperacao|MUX_OUT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(2));

\BLOCO_MEM|RAM1|Decoder0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~3_combout\ = ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(6) & ( (\EX_MEM|DOUT\(161) & (!\MEM_WB|DOUT\(2) & (!\MEM_WB|DOUT\(3) & !\MEM_WB|DOUT\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|ALT_INV_DOUT\(161),
	datab => \MEM_WB|ALT_INV_DOUT\(2),
	datac => \MEM_WB|ALT_INV_DOUT\(3),
	datad => \MEM_WB|ALT_INV_DOUT\(4),
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Decoder0~3_combout\);

\BLOCO_MEM|RAM1|Decoder0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~4_combout\ = (!\MEM_WB|DOUT\(7) & \BLOCO_MEM|RAM1|Decoder0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(7),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Decoder0~3_combout\,
	combout => \BLOCO_MEM|RAM1|Decoder0~4_combout\);

\BLOCO_MEM|RAM1|memRAM[16][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(65),
	ena => \BLOCO_MEM|RAM1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[16][1]~q\);

\BLOCO_MEM|RAM1|memRAM[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(65),
	ena => \BLOCO_MEM|RAM1|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[2][1]~q\);

\BLOCO_MEM|RAM1|memRAM[18][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(65),
	ena => \BLOCO_MEM|RAM1|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[18][1]~q\);

\BLOCO_MEM|RAM1|Mux30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux30~0_combout\ = ( \MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[18][1]~q\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[2][1]~q\ ) ) ) # ( \MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[16][1]~q\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[0][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][1]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][1]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][1]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][1]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(6),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux30~0_combout\);

\BLOCO_MEM|RAM1|memRAM[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(65),
	ena => \BLOCO_MEM|RAM1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[8][1]~q\);

\BLOCO_MEM|RAM1|memRAM[24][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(65),
	ena => \BLOCO_MEM|RAM1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[24][1]~q\);

\BLOCO_MEM|RAM1|memRAM[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(65),
	ena => \BLOCO_MEM|RAM1|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[10][1]~q\);

\BLOCO_MEM|RAM1|memRAM[26][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(65),
	ena => \BLOCO_MEM|RAM1|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[26][1]~q\);

\BLOCO_MEM|RAM1|Mux30~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux30~1_combout\ = ( \MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[26][1]~q\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[10][1]~q\ ) ) ) # ( \MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[24][1]~q\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[8][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][1]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][1]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][1]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][1]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(6),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux30~1_combout\);

\BLOCO_MEM|RAM1|memRAM[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(65),
	ena => \BLOCO_MEM|RAM1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[4][1]~q\);

\BLOCO_MEM|RAM1|memRAM[20][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(65),
	ena => \BLOCO_MEM|RAM1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[20][1]~q\);

\BLOCO_MEM|RAM1|memRAM[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(65),
	ena => \BLOCO_MEM|RAM1|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[6][1]~q\);

\BLOCO_MEM|RAM1|memRAM[22][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(65),
	ena => \BLOCO_MEM|RAM1|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[22][1]~q\);

\BLOCO_MEM|RAM1|Mux30~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux30~2_combout\ = ( \MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[22][1]~q\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[6][1]~q\ ) ) ) # ( \MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[20][1]~q\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[4][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][1]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][1]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][1]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][1]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(6),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux30~2_combout\);

\BLOCO_MEM|RAM1|memRAM[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(65),
	ena => \BLOCO_MEM|RAM1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[12][1]~q\);

\BLOCO_MEM|RAM1|memRAM[28][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(65),
	ena => \BLOCO_MEM|RAM1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[28][1]~q\);

\BLOCO_MEM|RAM1|memRAM[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(65),
	ena => \BLOCO_MEM|RAM1|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[14][1]~q\);

\BLOCO_MEM|RAM1|memRAM[30][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(65),
	ena => \BLOCO_MEM|RAM1|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[30][1]~q\);

\BLOCO_MEM|RAM1|Mux30~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux30~3_combout\ = ( \MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[30][1]~q\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[14][1]~q\ ) ) ) # ( \MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[28][1]~q\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[12][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][1]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][1]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][1]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][1]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(6),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux30~3_combout\);

\BLOCO_MEM|RAM1|Mux30~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux30~4_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux30~3_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux30~2_combout\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|Mux30~1_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux30~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux30~0_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux30~1_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux30~2_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux30~3_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux30~4_combout\);

\BLOCO_MEM|RAM1|memRAM[32][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(65),
	ena => \BLOCO_MEM|RAM1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[32][1]~q\);

\BLOCO_MEM|RAM1|memRAM[40][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(65),
	ena => \BLOCO_MEM|RAM1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[40][1]~q\);

\BLOCO_MEM|RAM1|memRAM[48][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(65),
	ena => \BLOCO_MEM|RAM1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[48][1]~q\);

\BLOCO_MEM|RAM1|memRAM[56][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(65),
	ena => \BLOCO_MEM|RAM1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[56][1]~q\);

\BLOCO_MEM|RAM1|Mux30~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux30~5_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[56][1]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[48][1]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[40][1]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[32][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][1]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][1]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][1]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][1]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux30~5_combout\);

\BLOCO_MEM|RAM1|memRAM[36][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(65),
	ena => \BLOCO_MEM|RAM1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[36][1]~q\);

\BLOCO_MEM|RAM1|memRAM[44][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(65),
	ena => \BLOCO_MEM|RAM1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[44][1]~q\);

\BLOCO_MEM|RAM1|memRAM[52][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(65),
	ena => \BLOCO_MEM|RAM1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[52][1]~q\);

\BLOCO_MEM|RAM1|memRAM[60][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(65),
	ena => \BLOCO_MEM|RAM1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[60][1]~q\);

\BLOCO_MEM|RAM1|Mux30~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux30~6_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[60][1]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[52][1]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[44][1]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[36][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][1]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][1]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][1]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][1]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux30~6_combout\);

\BLOCO_MEM|RAM1|memRAM[34][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(65),
	ena => \BLOCO_MEM|RAM1|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[34][1]~q\);

\BLOCO_MEM|RAM1|memRAM[42][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(65),
	ena => \BLOCO_MEM|RAM1|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[42][1]~q\);

\BLOCO_MEM|RAM1|memRAM[50][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(65),
	ena => \BLOCO_MEM|RAM1|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[50][1]~q\);

\BLOCO_MEM|RAM1|memRAM[58][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(65),
	ena => \BLOCO_MEM|RAM1|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[58][1]~q\);

\BLOCO_MEM|RAM1|Mux30~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux30~7_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[58][1]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[50][1]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[42][1]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[34][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][1]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][1]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][1]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][1]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux30~7_combout\);

\BLOCO_MEM|RAM1|memRAM[38][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(65),
	ena => \BLOCO_MEM|RAM1|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[38][1]~q\);

\BLOCO_MEM|RAM1|memRAM[46][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(65),
	ena => \BLOCO_MEM|RAM1|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[46][1]~q\);

\BLOCO_MEM|RAM1|memRAM[54][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(65),
	ena => \BLOCO_MEM|RAM1|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[54][1]~q\);

\BLOCO_MEM|RAM1|memRAM[62][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(65),
	ena => \BLOCO_MEM|RAM1|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[62][1]~q\);

\BLOCO_MEM|RAM1|Mux30~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux30~8_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[62][1]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[54][1]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[46][1]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[38][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][1]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][1]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][1]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][1]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux30~8_combout\);

\BLOCO_MEM|RAM1|Mux30~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux30~9_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux30~8_combout\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux30~7_combout\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|Mux30~6_combout\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux30~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux30~5_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux30~6_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux30~7_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux30~8_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux30~9_combout\);

\BLOCO_MEM|RAM1|memRAM[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(65),
	ena => \BLOCO_MEM|RAM1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[1][1]~q\);

\BLOCO_MEM|RAM1|memRAM[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(65),
	ena => \BLOCO_MEM|RAM1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[5][1]~q\);

\BLOCO_MEM|RAM1|memRAM[17][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(65),
	ena => \BLOCO_MEM|RAM1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[17][1]~q\);

\BLOCO_MEM|RAM1|memRAM[21][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(65),
	ena => \BLOCO_MEM|RAM1|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[21][1]~q\);

\BLOCO_MEM|RAM1|Mux30~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux30~10_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[21][1]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[17][1]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[5][1]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[1][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][1]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][1]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][1]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][1]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux30~10_combout\);

\BLOCO_MEM|RAM1|memRAM[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(65),
	ena => \BLOCO_MEM|RAM1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[9][1]~q\);

\BLOCO_MEM|RAM1|memRAM[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(65),
	ena => \BLOCO_MEM|RAM1|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[13][1]~q\);

\BLOCO_MEM|RAM1|memRAM[25][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(65),
	ena => \BLOCO_MEM|RAM1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[25][1]~q\);

\BLOCO_MEM|RAM1|memRAM[29][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(65),
	ena => \BLOCO_MEM|RAM1|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[29][1]~q\);

\BLOCO_MEM|RAM1|Mux30~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux30~11_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[29][1]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[25][1]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[13][1]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[9][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][1]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][1]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][1]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][1]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux30~11_combout\);

\BLOCO_MEM|RAM1|memRAM[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(65),
	ena => \BLOCO_MEM|RAM1|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[3][1]~q\);

\BLOCO_MEM|RAM1|memRAM[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(65),
	ena => \BLOCO_MEM|RAM1|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[7][1]~q\);

\BLOCO_MEM|RAM1|memRAM[19][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(65),
	ena => \BLOCO_MEM|RAM1|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[19][1]~q\);

\BLOCO_MEM|RAM1|memRAM[23][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(65),
	ena => \BLOCO_MEM|RAM1|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[23][1]~q\);

\BLOCO_MEM|RAM1|Mux30~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux30~12_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[23][1]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[19][1]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[7][1]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[3][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][1]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][1]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][1]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][1]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux30~12_combout\);

\BLOCO_MEM|RAM1|memRAM[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(65),
	ena => \BLOCO_MEM|RAM1|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[11][1]~q\);

\BLOCO_MEM|RAM1|memRAM[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(65),
	ena => \BLOCO_MEM|RAM1|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[15][1]~q\);

\BLOCO_MEM|RAM1|memRAM[27][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(65),
	ena => \BLOCO_MEM|RAM1|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[27][1]~q\);

\BLOCO_MEM|RAM1|memRAM[31][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(65),
	ena => \BLOCO_MEM|RAM1|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[31][1]~q\);

\BLOCO_MEM|RAM1|Mux30~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux30~13_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[31][1]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[27][1]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[15][1]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[11][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][1]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][1]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][1]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][1]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux30~13_combout\);

\BLOCO_MEM|RAM1|Mux30~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux30~14_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux30~13_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux30~12_combout\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|Mux30~11_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux30~10_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux30~10_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux30~11_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux30~12_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux30~13_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux30~14_combout\);

\BLOCO_MEM|RAM1|memRAM[33][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(65),
	ena => \BLOCO_MEM|RAM1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[33][1]~q\);

\BLOCO_MEM|RAM1|memRAM[49][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(65),
	ena => \BLOCO_MEM|RAM1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[49][1]~q\);

\BLOCO_MEM|RAM1|memRAM[35][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(65),
	ena => \BLOCO_MEM|RAM1|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[35][1]~q\);

\BLOCO_MEM|RAM1|memRAM[51][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(65),
	ena => \BLOCO_MEM|RAM1|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[51][1]~q\);

\BLOCO_MEM|RAM1|Mux30~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux30~15_combout\ = ( \MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[51][1]~q\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[35][1]~q\ ) ) ) # ( \MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[49][1]~q\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[33][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][1]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][1]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][1]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][1]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(6),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux30~15_combout\);

\BLOCO_MEM|RAM1|memRAM[41][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(65),
	ena => \BLOCO_MEM|RAM1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[41][1]~q\);

\BLOCO_MEM|RAM1|memRAM[57][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(65),
	ena => \BLOCO_MEM|RAM1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[57][1]~q\);

\BLOCO_MEM|RAM1|memRAM[43][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(65),
	ena => \BLOCO_MEM|RAM1|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[43][1]~q\);

\BLOCO_MEM|RAM1|memRAM[59][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(65),
	ena => \BLOCO_MEM|RAM1|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[59][1]~q\);

\BLOCO_MEM|RAM1|Mux30~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux30~16_combout\ = ( \MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[59][1]~q\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[43][1]~q\ ) ) ) # ( \MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[57][1]~q\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[41][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][1]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][1]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][1]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][1]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(6),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux30~16_combout\);

\BLOCO_MEM|RAM1|memRAM[37][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(65),
	ena => \BLOCO_MEM|RAM1|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[37][1]~q\);

\BLOCO_MEM|RAM1|memRAM[53][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(65),
	ena => \BLOCO_MEM|RAM1|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[53][1]~q\);

\BLOCO_MEM|RAM1|memRAM[39][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(65),
	ena => \BLOCO_MEM|RAM1|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[39][1]~q\);

\BLOCO_MEM|RAM1|memRAM[55][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(65),
	ena => \BLOCO_MEM|RAM1|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[55][1]~q\);

\BLOCO_MEM|RAM1|Mux30~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux30~17_combout\ = ( \MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[55][1]~q\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[39][1]~q\ ) ) ) # ( \MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[53][1]~q\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[37][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][1]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][1]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][1]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][1]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(6),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux30~17_combout\);

\BLOCO_MEM|RAM1|memRAM[45][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(65),
	ena => \BLOCO_MEM|RAM1|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[45][1]~q\);

\BLOCO_MEM|RAM1|memRAM[61][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(65),
	ena => \BLOCO_MEM|RAM1|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[61][1]~q\);

\BLOCO_MEM|RAM1|memRAM[47][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(65),
	ena => \BLOCO_MEM|RAM1|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[47][1]~q\);

\BLOCO_MEM|RAM1|memRAM[63][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(65),
	ena => \BLOCO_MEM|RAM1|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[63][1]~q\);

\BLOCO_MEM|RAM1|Mux30~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux30~18_combout\ = ( \MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[63][1]~q\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[47][1]~q\ ) ) ) # ( \MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[61][1]~q\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[45][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][1]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][1]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][1]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][1]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(6),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux30~18_combout\);

\BLOCO_MEM|RAM1|Mux30~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux30~19_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux30~18_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux30~17_combout\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|Mux30~16_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux30~15_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux30~15_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux30~16_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux30~17_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux30~18_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux30~19_combout\);

\BLOCO_MEM|RAM1|Mux30~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux30~20_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|Mux30~19_combout\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|Mux30~14_combout\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|Mux30~9_combout\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|Mux30~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux30~4_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux30~9_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux30~14_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux30~19_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux30~20_combout\);

\BLOCO_MEM|RAM1|Dado_out[1]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Dado_out[1]~42_combout\ = (!\EX_MEM|DOUT\(162)) # (\BLOCO_MEM|RAM1|Mux30~20_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111011101110111011101110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|ALT_INV_DOUT\(162),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux30~20_combout\,
	combout => \BLOCO_MEM|RAM1|Dado_out[1]~42_combout\);

\MEM_WB|DOUT[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_MEM|RAM1|Dado_out[1]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(33));

\BLOCO_EX|ULA1|ULA2|MuxOperacao|MUX_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA2|MuxOperacao|MUX_OUT[0]~0_combout\ = ( \ID_EX|DOUT\(0) & ( (!\ID_EX|DOUT\(1) & ((\BLOCO_EX|ULA1|ULA2|InverterOuNao|saida_MUX[0]~0_combout\) # (\ID_EX|DOUT\(46)))) ) ) # ( !\ID_EX|DOUT\(0) & ( (!\ID_EX|DOUT\(1) & (((\ID_EX|DOUT\(46) & 
-- \BLOCO_EX|ULA1|ULA2|InverterOuNao|saida_MUX[0]~0_combout\)))) # (\ID_EX|DOUT\(1) & (!\BLOCO_EX|ULA1|ULA1|Somador|cOut~combout\ $ (!\ID_EX|DOUT\(46) $ (\BLOCO_EX|ULA1|ULA2|InverterOuNao|saida_MUX[0]~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101101001001111110000000000000011011010010011111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_EX|ULA1|ULA1|Somador|ALT_INV_cOut~combout\,
	datab => \ID_EX|ALT_INV_DOUT\(46),
	datac => \BLOCO_EX|ULA1|ULA2|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datad => \ID_EX|ALT_INV_DOUT\(1),
	datae => \ID_EX|ALT_INV_DOUT\(0),
	combout => \BLOCO_EX|ULA1|ULA2|MuxOperacao|MUX_OUT[0]~0_combout\);

\MEM_WB|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_EX|ULA1|ULA2|MuxOperacao|MUX_OUT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(1));

\BLOCO_ID|decoderInstru1|OUTPUT[13]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|decoderInstru1|OUTPUT[13]~11_combout\ = ( \IF_ID|DOUT\(31) & ( \BLOCO_ID|decoderInstru1|Equal0~0_combout\ & ( (!\IF_ID|DOUT\(26)) # ((!\IF_ID|DOUT\(27)) # (\IF_ID|DOUT\(28))) ) ) ) # ( !\IF_ID|DOUT\(31) & ( 
-- \BLOCO_ID|decoderInstru1|Equal0~0_combout\ & ( (!\IF_ID|DOUT\(27) & (!\IF_ID|DOUT\(28) & ((!\IF_ID|DOUT\(29)) # (\IF_ID|DOUT\(26))))) # (\IF_ID|DOUT\(27) & (!\IF_ID|DOUT\(28) $ (((!\IF_ID|DOUT\(26)) # (!\IF_ID|DOUT\(29)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000011010100101110111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(26),
	datab => \IF_ID|ALT_INV_DOUT\(27),
	datac => \IF_ID|ALT_INV_DOUT\(28),
	datad => \IF_ID|ALT_INV_DOUT\(29),
	datae => \IF_ID|ALT_INV_DOUT\(31),
	dataf => \BLOCO_ID|decoderInstru1|ALT_INV_Equal0~0_combout\,
	combout => \BLOCO_ID|decoderInstru1|OUTPUT[13]~11_combout\);

\BLOCO_ID|decoderInstru1|OUTPUT[13]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|decoderInstru1|OUTPUT[13]~12_combout\ = ( \IF_ID|DOUT\(31) & ( \BLOCO_ID|decoderInstru1|Equal0~0_combout\ & ( (!\IF_ID|DOUT\(26)) # ((!\IF_ID|DOUT\(27)) # (\IF_ID|DOUT\(28))) ) ) ) # ( !\IF_ID|DOUT\(31) & ( 
-- \BLOCO_ID|decoderInstru1|Equal0~0_combout\ & ( (!\IF_ID|DOUT\(26) & (\IF_ID|DOUT\(27) & (\IF_ID|DOUT\(28)))) # (\IF_ID|DOUT\(26) & (!\IF_ID|DOUT\(28) $ (((\IF_ID|DOUT\(27) & !\IF_ID|DOUT\(29)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000011010100101110111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(26),
	datab => \IF_ID|ALT_INV_DOUT\(27),
	datac => \IF_ID|ALT_INV_DOUT\(28),
	datad => \IF_ID|ALT_INV_DOUT\(29),
	datae => \IF_ID|ALT_INV_DOUT\(31),
	dataf => \BLOCO_ID|decoderInstru1|ALT_INV_Equal0~0_combout\,
	combout => \BLOCO_ID|decoderInstru1|OUTPUT[13]~12_combout\);

\BLOCO_ID|decoderInstru1|OUTPUT[13]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|decoderInstru1|OUTPUT[13]~13_combout\ = (!\BLOCO_ID|decoderInstru1|OUTPUT~0_combout\ & (\BLOCO_ID|decoderInstru1|OUTPUT[13]~11_combout\)) # (\BLOCO_ID|decoderInstru1|OUTPUT~0_combout\ & ((\BLOCO_ID|decoderInstru1|OUTPUT[13]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[13]~11_combout\,
	datab => \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[13]~12_combout\,
	datad => \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT~0_combout\,
	combout => \BLOCO_ID|decoderInstru1|OUTPUT[13]~13_combout\);

\BLOCO_ID|decoderInstru1|OUTPUT~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|decoderInstru1|OUTPUT~7_combout\ = (!\IF_ID|DOUT\(31) & (!\IF_ID|DOUT\(29) & (!\IF_ID|DOUT\(28) & \IF_ID|DOUT\(27))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000000000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(31),
	datab => \IF_ID|ALT_INV_DOUT\(29),
	datac => \IF_ID|ALT_INV_DOUT\(28),
	datad => \IF_ID|ALT_INV_DOUT\(27),
	combout => \BLOCO_ID|decoderInstru1|OUTPUT~7_combout\);

\MUX_JR|saida_MUX[1]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_JR|saida_MUX[1]~10_combout\ = (!\BLOCO_ID|decoderInstru1|OUTPUT[13]~13_combout\ & (\ID_EX|DOUT\(142) & (!\BLOCO_ID|decoderInstru1|OUTPUT~7_combout\))) # (\BLOCO_ID|decoderInstru1|OUTPUT[13]~13_combout\ & 
-- (((\BLOCO_ID|BANCO_REG|saidaA[1]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110011010000000111001101000000011100110100000001110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(142),
	datab => \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[13]~13_combout\,
	datac => \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT~7_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[1]~23_combout\,
	combout => \MUX_JR|saida_MUX[1]~10_combout\);

\BLOCO_ID|decoderOPCODE|Equal7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|decoderOPCODE|Equal7~0_combout\ = ( !\IF_ID|DOUT\(26) & ( (!\IF_ID|DOUT\(31) & (!\IF_ID|DOUT\(29) & (\IF_ID|DOUT\(28) & !\IF_ID|DOUT\(27)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000000000000000000001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(31),
	datab => \IF_ID|ALT_INV_DOUT\(29),
	datac => \IF_ID|ALT_INV_DOUT\(28),
	datad => \IF_ID|ALT_INV_DOUT\(27),
	datae => \IF_ID|ALT_INV_DOUT\(26),
	combout => \BLOCO_ID|decoderOPCODE|Equal7~0_combout\);

\ID_EX|DOUT[176]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|decoderOPCODE|Equal7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(176));

\EX_MEM|DOUT[164]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(176),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(164));

\ID_EX|DOUT[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|saidaA[7]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(52));

\BLOCO_EX|ULA1|ULA8|InverterOuNao|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA8|InverterOuNao|saida_MUX[0]~0_combout\ = !\ID_EX|DOUT\(2) $ (((!\ID_EX|DOUT\(180) & (!\ID_EX|DOUT\(20))) # (\ID_EX|DOUT\(180) & ((!\ID_EX|DOUT\(116))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101100101101010010110010110101001011001011010100101100101101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(2),
	datab => \ID_EX|ALT_INV_DOUT\(180),
	datac => \ID_EX|ALT_INV_DOUT\(20),
	datad => \ID_EX|ALT_INV_DOUT\(116),
	combout => \BLOCO_EX|ULA1|ULA8|InverterOuNao|saida_MUX[0]~0_combout\);

\BLOCO_ID|BANCO_REG|registrador[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[8]~16_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[0][8]~q\);

\BLOCO_ID|BANCO_REG|registrador[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[8]~16_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[1][8]~q\);

\BLOCO_ID|BANCO_REG|registrador[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[8]~16_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[2][8]~q\);

\BLOCO_ID|BANCO_REG|registrador[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[8]~16_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[3][8]~q\);

\BLOCO_ID|BANCO_REG|saidaB[8]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[8]~40_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[3][8]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[2][8]~q\ ) ) ) # ( \IF_ID|DOUT\(16) & ( 
-- !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[1][8]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[0][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][8]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][8]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][8]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][8]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[8]~40_combout\);

\BLOCO_ID|BANCO_REG|registrador[4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[8]~16_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[4][8]~q\);

\BLOCO_ID|BANCO_REG|registrador[5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[8]~16_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[5][8]~q\);

\BLOCO_ID|BANCO_REG|registrador[6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[8]~16_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[6][8]~q\);

\BLOCO_ID|BANCO_REG|registrador[7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[8]~16_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[7][8]~q\);

\BLOCO_ID|BANCO_REG|saidaB[8]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[8]~41_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[7][8]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[6][8]~q\ ) ) ) # ( \IF_ID|DOUT\(16) & ( 
-- !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[5][8]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[4][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][8]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][8]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][8]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][8]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[8]~41_combout\);

\BLOCO_ID|BANCO_REG|registrador[8][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[8]~16_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[8][8]~q\);

\BLOCO_ID|BANCO_REG|registrador[9][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[8]~16_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[9][8]~q\);

\BLOCO_ID|BANCO_REG|registrador[10][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[8]~16_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[10][8]~q\);

\BLOCO_ID|BANCO_REG|registrador[11][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[8]~16_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[11][8]~q\);

\BLOCO_ID|BANCO_REG|saidaB[8]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[8]~42_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[11][8]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[10][8]~q\ ) ) ) # ( \IF_ID|DOUT\(16) & ( 
-- !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[9][8]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[8][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][8]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][8]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][8]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][8]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[8]~42_combout\);

\BLOCO_ID|BANCO_REG|registrador[13][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[8]~16_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[13][8]~q\);

\BLOCO_ID|BANCO_REG|registrador[14][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[8]~16_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[14][8]~q\);

\BLOCO_ID|BANCO_REG|registrador[15][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[8]~16_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[15][8]~q\);

\BLOCO_ID|BANCO_REG|saidaB[8]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[8]~43_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[15][8]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[14][8]~q\ ) ) ) # ( \IF_ID|DOUT\(16) & ( 
-- !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[13][8]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[12][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][8]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][8]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][8]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][8]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[8]~43_combout\);

\BLOCO_ID|BANCO_REG|saidaB[8]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[8]~44_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|saidaB[8]~43_combout\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|saidaB[8]~42_combout\ ) ) ) # ( \IF_ID|DOUT\(18) & ( 
-- !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|saidaB[8]~41_combout\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|saidaB[8]~40_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[8]~40_combout\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[8]~41_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[8]~42_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[8]~43_combout\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[8]~44_combout\);

\ID_EX|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|saidaB[8]~44_combout\,
	sclr => \BLOCO_ID|BANCO_REG|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(21));

\EX_MEM|DOUT[72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(72));

\BLOCO_MEM|RAM1|memRAM[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(72),
	ena => \BLOCO_MEM|RAM1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[0][8]~q\);

\BLOCO_MEM|RAM1|memRAM[8][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(72),
	ena => \BLOCO_MEM|RAM1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[8][8]~q\);

\BLOCO_MEM|RAM1|memRAM[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(72),
	ena => \BLOCO_MEM|RAM1|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[2][8]~q\);

\BLOCO_MEM|RAM1|memRAM[10][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(72),
	ena => \BLOCO_MEM|RAM1|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[10][8]~q\);

\BLOCO_MEM|RAM1|Mux23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux23~0_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[10][8]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[2][8]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[8][8]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[0][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][8]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][8]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][8]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][8]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux23~0_combout\);

\BLOCO_MEM|RAM1|memRAM[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(72),
	ena => \BLOCO_MEM|RAM1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[1][8]~q\);

\BLOCO_MEM|RAM1|memRAM[9][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(72),
	ena => \BLOCO_MEM|RAM1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[9][8]~q\);

\BLOCO_MEM|RAM1|memRAM[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(72),
	ena => \BLOCO_MEM|RAM1|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[3][8]~q\);

\BLOCO_MEM|RAM1|memRAM[11][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(72),
	ena => \BLOCO_MEM|RAM1|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[11][8]~q\);

\BLOCO_MEM|RAM1|Mux23~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux23~1_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[11][8]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[3][8]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[9][8]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[1][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][8]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][8]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][8]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][8]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux23~1_combout\);

\BLOCO_MEM|RAM1|memRAM[16][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(72),
	ena => \BLOCO_MEM|RAM1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[16][8]~q\);

\BLOCO_MEM|RAM1|memRAM[24][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(72),
	ena => \BLOCO_MEM|RAM1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[24][8]~q\);

\BLOCO_MEM|RAM1|memRAM[18][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(72),
	ena => \BLOCO_MEM|RAM1|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[18][8]~q\);

\BLOCO_MEM|RAM1|memRAM[26][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(72),
	ena => \BLOCO_MEM|RAM1|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[26][8]~q\);

\BLOCO_MEM|RAM1|Mux23~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux23~2_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[26][8]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[18][8]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[24][8]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[16][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][8]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][8]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][8]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][8]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux23~2_combout\);

\BLOCO_MEM|RAM1|memRAM[17][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(72),
	ena => \BLOCO_MEM|RAM1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[17][8]~q\);

\BLOCO_MEM|RAM1|memRAM[25][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(72),
	ena => \BLOCO_MEM|RAM1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[25][8]~q\);

\BLOCO_MEM|RAM1|memRAM[19][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(72),
	ena => \BLOCO_MEM|RAM1|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[19][8]~q\);

\BLOCO_MEM|RAM1|memRAM[27][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(72),
	ena => \BLOCO_MEM|RAM1|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[27][8]~q\);

\BLOCO_MEM|RAM1|Mux23~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux23~3_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[27][8]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[19][8]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[25][8]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[17][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][8]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][8]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][8]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][8]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux23~3_combout\);

\BLOCO_MEM|RAM1|Mux23~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux23~4_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux23~3_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux23~2_combout\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|Mux23~1_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux23~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux23~0_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux23~1_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux23~2_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux23~3_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux23~4_combout\);

\BLOCO_MEM|RAM1|memRAM[32][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(72),
	ena => \BLOCO_MEM|RAM1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[32][8]~q\);

\BLOCO_MEM|RAM1|memRAM[34][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(72),
	ena => \BLOCO_MEM|RAM1|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[34][8]~q\);

\BLOCO_MEM|RAM1|memRAM[48][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(72),
	ena => \BLOCO_MEM|RAM1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[48][8]~q\);

\BLOCO_MEM|RAM1|memRAM[50][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(72),
	ena => \BLOCO_MEM|RAM1|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[50][8]~q\);

\BLOCO_MEM|RAM1|Mux23~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux23~5_combout\ = ( \MEM_WB|DOUT\(3) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[50][8]~q\ ) ) ) # ( !\MEM_WB|DOUT\(3) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[48][8]~q\ ) ) ) # ( \MEM_WB|DOUT\(3) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[34][8]~q\ ) ) ) # ( !\MEM_WB|DOUT\(3) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[32][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][8]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][8]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][8]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][8]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(3),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux23~5_combout\);

\BLOCO_MEM|RAM1|memRAM[40][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(72),
	ena => \BLOCO_MEM|RAM1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[40][8]~q\);

\BLOCO_MEM|RAM1|memRAM[42][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(72),
	ena => \BLOCO_MEM|RAM1|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[42][8]~q\);

\BLOCO_MEM|RAM1|memRAM[56][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(72),
	ena => \BLOCO_MEM|RAM1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[56][8]~q\);

\BLOCO_MEM|RAM1|memRAM[58][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(72),
	ena => \BLOCO_MEM|RAM1|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[58][8]~q\);

\BLOCO_MEM|RAM1|Mux23~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux23~6_combout\ = ( \MEM_WB|DOUT\(3) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[58][8]~q\ ) ) ) # ( !\MEM_WB|DOUT\(3) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[56][8]~q\ ) ) ) # ( \MEM_WB|DOUT\(3) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[42][8]~q\ ) ) ) # ( !\MEM_WB|DOUT\(3) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[40][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][8]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][8]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][8]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][8]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(3),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux23~6_combout\);

\BLOCO_MEM|RAM1|memRAM[33][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(72),
	ena => \BLOCO_MEM|RAM1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[33][8]~q\);

\BLOCO_MEM|RAM1|memRAM[35][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(72),
	ena => \BLOCO_MEM|RAM1|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[35][8]~q\);

\BLOCO_MEM|RAM1|memRAM[49][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(72),
	ena => \BLOCO_MEM|RAM1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[49][8]~q\);

\BLOCO_MEM|RAM1|memRAM[51][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(72),
	ena => \BLOCO_MEM|RAM1|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[51][8]~q\);

\BLOCO_MEM|RAM1|Mux23~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux23~7_combout\ = ( \MEM_WB|DOUT\(3) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[51][8]~q\ ) ) ) # ( !\MEM_WB|DOUT\(3) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[49][8]~q\ ) ) ) # ( \MEM_WB|DOUT\(3) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[35][8]~q\ ) ) ) # ( !\MEM_WB|DOUT\(3) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[33][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][8]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][8]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][8]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][8]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(3),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux23~7_combout\);

\BLOCO_MEM|RAM1|memRAM[41][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(72),
	ena => \BLOCO_MEM|RAM1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[41][8]~q\);

\BLOCO_MEM|RAM1|memRAM[43][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(72),
	ena => \BLOCO_MEM|RAM1|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[43][8]~q\);

\BLOCO_MEM|RAM1|memRAM[57][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(72),
	ena => \BLOCO_MEM|RAM1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[57][8]~q\);

\BLOCO_MEM|RAM1|memRAM[59][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(72),
	ena => \BLOCO_MEM|RAM1|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[59][8]~q\);

\BLOCO_MEM|RAM1|Mux23~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux23~8_combout\ = ( \MEM_WB|DOUT\(3) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[59][8]~q\ ) ) ) # ( !\MEM_WB|DOUT\(3) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[57][8]~q\ ) ) ) # ( \MEM_WB|DOUT\(3) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[43][8]~q\ ) ) ) # ( !\MEM_WB|DOUT\(3) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[41][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][8]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][8]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][8]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][8]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(3),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux23~8_combout\);

\BLOCO_MEM|RAM1|Mux23~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux23~9_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|Mux23~8_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|Mux23~7_combout\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|Mux23~6_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|Mux23~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux23~5_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux23~6_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux23~7_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux23~8_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux23~9_combout\);

\BLOCO_MEM|RAM1|memRAM[4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(72),
	ena => \BLOCO_MEM|RAM1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[4][8]~q\);

\BLOCO_MEM|RAM1|memRAM[5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(72),
	ena => \BLOCO_MEM|RAM1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[5][8]~q\);

\BLOCO_MEM|RAM1|memRAM[6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(72),
	ena => \BLOCO_MEM|RAM1|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[6][8]~q\);

\BLOCO_MEM|RAM1|memRAM[7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(72),
	ena => \BLOCO_MEM|RAM1|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[7][8]~q\);

\BLOCO_MEM|RAM1|Mux23~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux23~10_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[7][8]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[6][8]~q\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[5][8]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[4][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][8]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][8]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][8]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][8]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux23~10_combout\);

\BLOCO_MEM|RAM1|memRAM[12][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(72),
	ena => \BLOCO_MEM|RAM1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[12][8]~q\);

\BLOCO_MEM|RAM1|memRAM[13][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(72),
	ena => \BLOCO_MEM|RAM1|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[13][8]~q\);

\BLOCO_MEM|RAM1|memRAM[14][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(72),
	ena => \BLOCO_MEM|RAM1|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[14][8]~q\);

\BLOCO_MEM|RAM1|memRAM[15][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(72),
	ena => \BLOCO_MEM|RAM1|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[15][8]~q\);

\BLOCO_MEM|RAM1|Mux23~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux23~11_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[15][8]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[14][8]~q\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[13][8]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[12][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][8]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][8]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][8]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][8]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux23~11_combout\);

\BLOCO_MEM|RAM1|memRAM[20][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(72),
	ena => \BLOCO_MEM|RAM1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[20][8]~q\);

\BLOCO_MEM|RAM1|memRAM[21][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(72),
	ena => \BLOCO_MEM|RAM1|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[21][8]~q\);

\BLOCO_MEM|RAM1|memRAM[22][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(72),
	ena => \BLOCO_MEM|RAM1|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[22][8]~q\);

\BLOCO_MEM|RAM1|memRAM[23][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(72),
	ena => \BLOCO_MEM|RAM1|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[23][8]~q\);

\BLOCO_MEM|RAM1|Mux23~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux23~12_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[23][8]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[22][8]~q\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[21][8]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[20][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][8]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][8]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][8]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][8]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux23~12_combout\);

\BLOCO_MEM|RAM1|memRAM[28][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(72),
	ena => \BLOCO_MEM|RAM1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[28][8]~q\);

\BLOCO_MEM|RAM1|memRAM[29][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(72),
	ena => \BLOCO_MEM|RAM1|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[29][8]~q\);

\BLOCO_MEM|RAM1|memRAM[30][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(72),
	ena => \BLOCO_MEM|RAM1|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[30][8]~q\);

\BLOCO_MEM|RAM1|memRAM[31][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(72),
	ena => \BLOCO_MEM|RAM1|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[31][8]~q\);

\BLOCO_MEM|RAM1|Mux23~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux23~13_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[31][8]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[30][8]~q\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[29][8]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[28][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][8]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][8]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][8]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][8]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux23~13_combout\);

\BLOCO_MEM|RAM1|Mux23~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux23~14_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux23~13_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux23~12_combout\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|Mux23~11_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux23~10_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux23~10_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux23~11_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux23~12_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux23~13_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux23~14_combout\);

\BLOCO_MEM|RAM1|memRAM[36][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(72),
	ena => \BLOCO_MEM|RAM1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[36][8]~q\);

\BLOCO_MEM|RAM1|memRAM[44][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(72),
	ena => \BLOCO_MEM|RAM1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[44][8]~q\);

\BLOCO_MEM|RAM1|memRAM[38][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(72),
	ena => \BLOCO_MEM|RAM1|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[38][8]~q\);

\BLOCO_MEM|RAM1|memRAM[46][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(72),
	ena => \BLOCO_MEM|RAM1|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[46][8]~q\);

\BLOCO_MEM|RAM1|Mux23~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux23~15_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[46][8]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[38][8]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[44][8]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[36][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][8]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][8]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][8]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][8]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux23~15_combout\);

\BLOCO_MEM|RAM1|memRAM[37][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(72),
	ena => \BLOCO_MEM|RAM1|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[37][8]~q\);

\BLOCO_MEM|RAM1|memRAM[45][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(72),
	ena => \BLOCO_MEM|RAM1|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[45][8]~q\);

\BLOCO_MEM|RAM1|memRAM[39][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(72),
	ena => \BLOCO_MEM|RAM1|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[39][8]~q\);

\BLOCO_MEM|RAM1|memRAM[47][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(72),
	ena => \BLOCO_MEM|RAM1|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[47][8]~q\);

\BLOCO_MEM|RAM1|Mux23~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux23~16_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[47][8]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[39][8]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[45][8]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[37][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][8]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][8]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][8]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][8]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux23~16_combout\);

\BLOCO_MEM|RAM1|memRAM[52][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(72),
	ena => \BLOCO_MEM|RAM1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[52][8]~q\);

\BLOCO_MEM|RAM1|memRAM[60][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(72),
	ena => \BLOCO_MEM|RAM1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[60][8]~q\);

\BLOCO_MEM|RAM1|memRAM[54][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(72),
	ena => \BLOCO_MEM|RAM1|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[54][8]~q\);

\BLOCO_MEM|RAM1|memRAM[62][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(72),
	ena => \BLOCO_MEM|RAM1|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[62][8]~q\);

\BLOCO_MEM|RAM1|Mux23~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux23~17_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[62][8]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[54][8]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[60][8]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[52][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][8]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][8]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][8]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][8]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux23~17_combout\);

\BLOCO_MEM|RAM1|memRAM[53][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(72),
	ena => \BLOCO_MEM|RAM1|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[53][8]~q\);

\BLOCO_MEM|RAM1|memRAM[61][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(72),
	ena => \BLOCO_MEM|RAM1|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[61][8]~q\);

\BLOCO_MEM|RAM1|memRAM[55][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(72),
	ena => \BLOCO_MEM|RAM1|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[55][8]~q\);

\BLOCO_MEM|RAM1|memRAM[63][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(72),
	ena => \BLOCO_MEM|RAM1|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[63][8]~q\);

\BLOCO_MEM|RAM1|Mux23~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux23~18_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[63][8]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[55][8]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[61][8]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[53][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][8]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][8]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][8]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][8]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux23~18_combout\);

\BLOCO_MEM|RAM1|Mux23~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux23~19_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux23~18_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux23~17_combout\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|Mux23~16_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux23~15_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux23~15_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux23~16_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux23~17_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux23~18_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux23~19_combout\);

\BLOCO_MEM|RAM1|Mux23~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux23~20_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux23~19_combout\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux23~14_combout\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|Mux23~9_combout\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux23~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux23~4_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux23~9_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux23~14_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux23~19_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux23~20_combout\);

\BLOCO_MEM|RAM1|Dado_out[8]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Dado_out[8]~48_combout\ = (!\EX_MEM|DOUT\(162)) # (\BLOCO_MEM|RAM1|Mux23~20_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111011101110111011101110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|ALT_INV_DOUT\(162),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux23~20_combout\,
	combout => \BLOCO_MEM|RAM1|Dado_out[8]~48_combout\);

\MEM_WB|DOUT[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_MEM|RAM1|Dado_out[8]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(40));

\BLOCO_EX|ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ = ( \ID_EX|DOUT\(113) & ( \ID_EX|DOUT\(21) & ( (!\ID_EX|DOUT\(53) & (!\ID_EX|DOUT\(0) $ (\ID_EX|DOUT\(2)))) # (\ID_EX|DOUT\(53) & (!\ID_EX|DOUT\(0) & \ID_EX|DOUT\(2))) ) ) ) # ( !\ID_EX|DOUT\(113) & ( 
-- \ID_EX|DOUT\(21) & ( (!\ID_EX|DOUT\(53) & (!\ID_EX|DOUT\(0) $ (!\ID_EX|DOUT\(2) $ (!\ID_EX|DOUT\(180))))) # (\ID_EX|DOUT\(53) & (!\ID_EX|DOUT\(0) & (!\ID_EX|DOUT\(2) $ (!\ID_EX|DOUT\(180))))) ) ) ) # ( \ID_EX|DOUT\(113) & ( !\ID_EX|DOUT\(21) & ( 
-- (!\ID_EX|DOUT\(53) & (!\ID_EX|DOUT\(0) $ (!\ID_EX|DOUT\(2) $ (\ID_EX|DOUT\(180))))) # (\ID_EX|DOUT\(53) & (!\ID_EX|DOUT\(0) & (!\ID_EX|DOUT\(2) $ (\ID_EX|DOUT\(180))))) ) ) ) # ( !\ID_EX|DOUT\(113) & ( !\ID_EX|DOUT\(21) & ( (!\ID_EX|DOUT\(53) & 
-- (!\ID_EX|DOUT\(0) $ (!\ID_EX|DOUT\(2)))) # (\ID_EX|DOUT\(53) & (!\ID_EX|DOUT\(0) & !\ID_EX|DOUT\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100001101000011010001000011010000110011010001000011010000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(53),
	datab => \ID_EX|ALT_INV_DOUT\(0),
	datac => \ID_EX|ALT_INV_DOUT\(2),
	datad => \ID_EX|ALT_INV_DOUT\(180),
	datae => \ID_EX|ALT_INV_DOUT\(113),
	dataf => \ID_EX|ALT_INV_DOUT\(21),
	combout => \BLOCO_EX|ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\);

\BLOCO_EX|ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\ = (!\ID_EX|DOUT\(51) & (\ID_EX|DOUT\(52) & \BLOCO_EX|ULA1|ULA8|InverterOuNao|saida_MUX[0]~0_combout\)) # (\ID_EX|DOUT\(51) & ((\BLOCO_EX|ULA1|ULA8|InverterOuNao|saida_MUX[0]~0_combout\) # 
-- (\ID_EX|DOUT\(52))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011100010111000101110001011100010111000101110001011100010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(51),
	datab => \ID_EX|ALT_INV_DOUT\(52),
	datac => \BLOCO_EX|ULA1|ULA8|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \BLOCO_EX|ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\);

\BLOCO_EX|ULA1|ULA9|MuxOperacao|MUX_OUT[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA9|MuxOperacao|MUX_OUT[0]~3_combout\ = (!\BLOCO_EX|ULA1|ULA7|InverterOuNao|saida_MUX[0]~0_combout\ & (\ID_EX|DOUT\(52) & \BLOCO_EX|ULA1|ULA8|InverterOuNao|saida_MUX[0]~0_combout\)) # 
-- (\BLOCO_EX|ULA1|ULA7|InverterOuNao|saida_MUX[0]~0_combout\ & ((\BLOCO_EX|ULA1|ULA8|InverterOuNao|saida_MUX[0]~0_combout\) # (\ID_EX|DOUT\(52))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011100010111000101110001011100010111000101110001011100010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_EX|ULA1|ULA7|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datab => \ID_EX|ALT_INV_DOUT\(52),
	datac => \BLOCO_EX|ULA1|ULA8|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \BLOCO_EX|ULA1|ULA9|MuxOperacao|MUX_OUT[0]~3_combout\);

\BLOCO_EX|ULA1|ULA9|MuxOperacao|MUX_OUT[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA9|MuxOperacao|MUX_OUT[0]~4_combout\ = ( \ID_EX|DOUT\(113) & ( \ID_EX|DOUT\(21) & ( (!\ID_EX|DOUT\(1) & (!\ID_EX|DOUT\(0) & \ID_EX|DOUT\(2))) # (\ID_EX|DOUT\(1) & (\ID_EX|DOUT\(0))) ) ) ) # ( !\ID_EX|DOUT\(113) & ( \ID_EX|DOUT\(21) & ( 
-- (!\ID_EX|DOUT\(1) & (!\ID_EX|DOUT\(0) & (!\ID_EX|DOUT\(2) $ (!\ID_EX|DOUT\(180))))) # (\ID_EX|DOUT\(1) & (\ID_EX|DOUT\(0))) ) ) ) # ( \ID_EX|DOUT\(113) & ( !\ID_EX|DOUT\(21) & ( (!\ID_EX|DOUT\(1) & (!\ID_EX|DOUT\(0) & (!\ID_EX|DOUT\(2) $ 
-- (\ID_EX|DOUT\(180))))) # (\ID_EX|DOUT\(1) & (\ID_EX|DOUT\(0))) ) ) ) # ( !\ID_EX|DOUT\(113) & ( !\ID_EX|DOUT\(21) & ( (!\ID_EX|DOUT\(1) & (!\ID_EX|DOUT\(0) & !\ID_EX|DOUT\(2))) # (\ID_EX|DOUT\(1) & (\ID_EX|DOUT\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000110010001100100010001100100011001100100010001100100011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(1),
	datab => \ID_EX|ALT_INV_DOUT\(0),
	datac => \ID_EX|ALT_INV_DOUT\(2),
	datad => \ID_EX|ALT_INV_DOUT\(180),
	datae => \ID_EX|ALT_INV_DOUT\(113),
	dataf => \ID_EX|ALT_INV_DOUT\(21),
	combout => \BLOCO_EX|ULA1|ULA9|MuxOperacao|MUX_OUT[0]~4_combout\);

\BLOCO_EX|ULA1|ULA9|MuxOperacao|MUX_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA9|MuxOperacao|MUX_OUT[0]~0_combout\ = ( \BLOCO_EX|ULA1|ULA9|MuxOperacao|MUX_OUT[0]~3_combout\ & ( !\BLOCO_EX|ULA1|ULA9|MuxOperacao|MUX_OUT[0]~4_combout\ & ( !\BLOCO_EX|ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ $ (((\ID_EX|DOUT\(1) & 
-- (\BLOCO_EX|ULA1|ULA6|Somador|cOut~combout\ & !\BLOCO_EX|ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\)))) ) ) ) # ( !\BLOCO_EX|ULA1|ULA9|MuxOperacao|MUX_OUT[0]~3_combout\ & ( !\BLOCO_EX|ULA1|ULA9|MuxOperacao|MUX_OUT[0]~4_combout\ & ( 
-- !\BLOCO_EX|ULA1|ULA9|MuxOperacao|MUX_OUT[0]~1_combout\ $ (((\ID_EX|DOUT\(1) & ((!\BLOCO_EX|ULA1|ULA9|MuxOperacao|MUX_OUT[0]~2_combout\) # (\BLOCO_EX|ULA1|ULA6|Somador|cOut~combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010111100001111000011111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(1),
	datab => \BLOCO_EX|ULA1|ULA6|Somador|ALT_INV_cOut~combout\,
	datac => \BLOCO_EX|ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datad => \BLOCO_EX|ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\,
	datae => \BLOCO_EX|ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~3_combout\,
	dataf => \BLOCO_EX|ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~4_combout\,
	combout => \BLOCO_EX|ULA1|ULA9|MuxOperacao|MUX_OUT[0]~0_combout\);

\MEM_WB|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_EX|ULA1|ULA9|MuxOperacao|MUX_OUT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(8));

\BLOCO_EX|Somador2|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|Somador2|Add0~57_sumout\ = SUM(( \ID_EX|DOUT\(113) ) + ( \ID_EX|DOUT\(149) ) + ( \BLOCO_EX|Somador2|Add0~46\ ))
-- \BLOCO_EX|Somador2|Add0~58\ = CARRY(( \ID_EX|DOUT\(113) ) + ( \ID_EX|DOUT\(149) ) + ( \BLOCO_EX|Somador2|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ID_EX|ALT_INV_DOUT\(113),
	dataf => \ID_EX|ALT_INV_DOUT\(149),
	cin => \BLOCO_EX|Somador2|Add0~46\,
	sumout => \BLOCO_EX|Somador2|Add0~57_sumout\,
	cout => \BLOCO_EX|Somador2|Add0~58\);

\BLOCO_IF|PC_REG|DOUT[26]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_IF|PC_REG|DOUT[26]~0_combout\ = (!\BLOCO_ID|decoderInstru1|OUTPUT[13]~13_combout\ & ((\comb~0_combout\) # (\BLOCO_ID|decoderInstru1|OUTPUT~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101000101010001010100010101000101010001010100010101000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[13]~13_combout\,
	datab => \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT~7_combout\,
	datac => \ALT_INV_comb~0_combout\,
	combout => \BLOCO_IF|PC_REG|DOUT[26]~0_combout\);

\BLOCO_IF|PC_REG|DOUT[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_IF|PC_REG|DOUT[0]~1_combout\ = ( !\BLOCO_ID|decoderInstru1|OUTPUT~7_combout\ & ( (!\BLOCO_ID|decoderInstru1|OUTPUT~2_combout\) # (!\BLOCO_ID|decoderOPCODE|Equal9~0_combout\ $ (((!\BLOCO_ID|decoderInstru1|OUTPUT~1_combout\ & 
-- !\BLOCO_ID|decoderInstru1|OUTPUT[6]~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011011111010000000000000000011110110111110100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|decoderOPCODE|ALT_INV_Equal9~0_combout\,
	datab => \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT~1_combout\,
	datac => \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT~2_combout\,
	datad => \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[6]~3_combout\,
	datae => \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT~7_combout\,
	combout => \BLOCO_IF|PC_REG|DOUT[0]~1_combout\);

\MUX_JR|saida_MUX[8]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_JR|saida_MUX[8]~16_combout\ = ( \BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( \BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( \BLOCO_EX|Somador2|Add0~57_sumout\ ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( \BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( 
-- \BLOCO_IF|Somador1|Add0~57_sumout\ ) ) ) # ( \BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( !\BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( \IF_ID|DOUT\(10) ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( !\BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( 
-- \BLOCO_ID|BANCO_REG|saidaA[8]~100_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_IF|Somador1|ALT_INV_Add0~57_sumout\,
	datab => \BLOCO_EX|Somador2|ALT_INV_Add0~57_sumout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[8]~100_combout\,
	datad => \IF_ID|ALT_INV_DOUT\(10),
	datae => \BLOCO_IF|PC_REG|ALT_INV_DOUT[26]~0_combout\,
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT[0]~1_combout\,
	combout => \MUX_JR|saida_MUX[8]~16_combout\);

\BLOCO_IF|PC_REG|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_JR|saida_MUX[8]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_IF|PC_REG|DOUT\(8));

\BLOCO_IF|Somador1|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_IF|Somador1|Add0~57_sumout\ = SUM(( \BLOCO_IF|PC_REG|DOUT\(8) ) + ( GND ) + ( \BLOCO_IF|Somador1|Add0~46\ ))
-- \BLOCO_IF|Somador1|Add0~58\ = CARRY(( \BLOCO_IF|PC_REG|DOUT\(8) ) + ( GND ) + ( \BLOCO_IF|Somador1|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(8),
	cin => \BLOCO_IF|Somador1|Add0~46\,
	sumout => \BLOCO_IF|Somador1|Add0~57_sumout\,
	cout => \BLOCO_IF|Somador1|Add0~58\);

\IF_ID|DOUT[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_IF|Somador1|Add0~57_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|DOUT\(40));

\ID_EX|DOUT[149]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \IF_ID|DOUT\(40),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(149));

\EX_MEM|DOUT[188]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(149),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(188));

\MEM_WB|DOUT[124]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(188),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(124));

\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[8]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[8]~16_combout\ = ( \MEM_WB|DOUT\(124) & ( (!\MEM_WB|DOUT\(68) & (((\MEM_WB|DOUT\(8))) # (\MEM_WB|DOUT\(69)))) # (\MEM_WB|DOUT\(68) & (!\MEM_WB|DOUT\(69) & (\MEM_WB|DOUT\(40)))) ) ) # ( !\MEM_WB|DOUT\(124) & ( 
-- (!\MEM_WB|DOUT\(69) & ((!\MEM_WB|DOUT\(68) & ((\MEM_WB|DOUT\(8)))) # (\MEM_WB|DOUT\(68) & (\MEM_WB|DOUT\(40))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000000100100011000010011010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(68),
	datab => \MEM_WB|ALT_INV_DOUT\(69),
	datac => \MEM_WB|ALT_INV_DOUT\(40),
	datad => \MEM_WB|ALT_INV_DOUT\(8),
	datae => \MEM_WB|ALT_INV_DOUT\(124),
	combout => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[8]~16_combout\);

\BLOCO_ID|BANCO_REG|registrador[12][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[8]~16_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[12][8]~q\);

\BLOCO_ID|BANCO_REG|saidaA[8]~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[8]~90_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[15][8]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[14][8]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & ( 
-- !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[13][8]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[12][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][8]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][8]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][8]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][8]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[8]~90_combout\);

\BLOCO_ID|BANCO_REG|saidaA[8]~91\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[8]~91_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[7][8]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[6][8]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & ( 
-- !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[5][8]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[4][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][8]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][8]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][8]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][8]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[8]~91_combout\);

\BLOCO_ID|BANCO_REG|saidaA[8]~92\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[8]~92_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[3][8]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[2][8]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & ( 
-- !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[1][8]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[0][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][8]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][8]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][8]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][8]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[8]~92_combout\);

\BLOCO_ID|BANCO_REG|saidaA[8]~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[8]~93_combout\ = ( \BLOCO_ID|BANCO_REG|saidaA[8]~92_combout\ & ( (!\IF_ID|DOUT\(24) & ((!\IF_ID|DOUT\(23)) # ((\BLOCO_ID|BANCO_REG|saidaA[8]~91_combout\)))) # (\IF_ID|DOUT\(24) & (((\BLOCO_ID|BANCO_REG|saidaA[8]~90_combout\)))) 
-- ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[8]~92_combout\ & ( (!\IF_ID|DOUT\(24) & (\IF_ID|DOUT\(23) & ((\BLOCO_ID|BANCO_REG|saidaA[8]~91_combout\)))) # (\IF_ID|DOUT\(24) & (((\BLOCO_ID|BANCO_REG|saidaA[8]~90_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111100011011010111100000101001001111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(24),
	datab => \IF_ID|ALT_INV_DOUT\(23),
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[8]~90_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[8]~91_combout\,
	datae => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[8]~92_combout\,
	combout => \BLOCO_ID|BANCO_REG|saidaA[8]~93_combout\);

\BLOCO_ID|BANCO_REG|registrador[16][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[8]~16_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[16][8]~q\);

\BLOCO_ID|BANCO_REG|registrador[20][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[8]~16_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[20][8]~q\);

\BLOCO_ID|BANCO_REG|registrador[24][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[8]~16_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[24][8]~q\);

\BLOCO_ID|BANCO_REG|registrador[28][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[8]~16_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[28][8]~q\);

\BLOCO_ID|BANCO_REG|saidaA[8]~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[8]~94_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[28][8]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[24][8]~q\ ) ) ) # ( \IF_ID|DOUT\(23) & ( 
-- !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[20][8]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[16][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][8]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][8]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][8]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][8]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[8]~94_combout\);

\BLOCO_ID|BANCO_REG|registrador[17][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[8]~16_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[17][8]~q\);

\BLOCO_ID|BANCO_REG|registrador[21][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[8]~16_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[21][8]~q\);

\BLOCO_ID|BANCO_REG|registrador[25][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[8]~16_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[25][8]~q\);

\BLOCO_ID|BANCO_REG|registrador[29][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[8]~16_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[29][8]~q\);

\BLOCO_ID|BANCO_REG|saidaA[8]~95\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[8]~95_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[29][8]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[25][8]~q\ ) ) ) # ( \IF_ID|DOUT\(23) & ( 
-- !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[21][8]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[17][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][8]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][8]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][8]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][8]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[8]~95_combout\);

\BLOCO_ID|BANCO_REG|registrador[18][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[8]~16_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[18][8]~q\);

\BLOCO_ID|BANCO_REG|registrador[22][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[8]~16_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[22][8]~q\);

\BLOCO_ID|BANCO_REG|registrador[26][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[8]~16_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[26][8]~q\);

\BLOCO_ID|BANCO_REG|registrador[30][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[8]~16_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[30][8]~q\);

\BLOCO_ID|BANCO_REG|saidaA[8]~96\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[8]~96_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[30][8]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[26][8]~q\ ) ) ) # ( \IF_ID|DOUT\(23) & ( 
-- !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[22][8]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[18][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][8]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][8]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][8]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][8]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[8]~96_combout\);

\BLOCO_ID|BANCO_REG|registrador[19][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[8]~16_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[19][8]~q\);

\BLOCO_ID|BANCO_REG|registrador[23][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[8]~16_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[23][8]~q\);

\BLOCO_ID|BANCO_REG|registrador[27][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[8]~16_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[27][8]~q\);

\BLOCO_ID|BANCO_REG|registrador[31][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[8]~16_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[31][8]~q\);

\BLOCO_ID|BANCO_REG|saidaA[8]~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[8]~97_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[31][8]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[27][8]~q\ ) ) ) # ( \IF_ID|DOUT\(23) & ( 
-- !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[23][8]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[19][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][8]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][8]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][8]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][8]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[8]~97_combout\);

\BLOCO_ID|BANCO_REG|saidaA[8]~98\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[8]~98_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[8]~97_combout\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[8]~96_combout\ ) ) ) # ( \IF_ID|DOUT\(21) & ( 
-- !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[8]~95_combout\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[8]~94_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[8]~94_combout\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[8]~95_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[8]~96_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[8]~97_combout\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[8]~98_combout\);

\BLOCO_ID|BANCO_REG|saidaA[8]~99\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[8]~99_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[11][8]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[10][8]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & ( 
-- !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[9][8]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[8][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][8]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][8]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][8]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][8]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[8]~99_combout\);

\BLOCO_ID|BANCO_REG|saidaA[8]~100\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[8]~100_combout\ = ( \BLOCO_ID|BANCO_REG|saidaA[8]~98_combout\ & ( \BLOCO_ID|BANCO_REG|saidaA[8]~99_combout\ & ( (((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & \BLOCO_ID|BANCO_REG|saidaA[8]~93_combout\)) # 
-- (\BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\)) # (\IF_ID|DOUT\(25)) ) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[8]~98_combout\ & ( \BLOCO_ID|BANCO_REG|saidaA[8]~99_combout\ & ( ((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[8]~93_combout\)) # (\BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\) ) ) ) # ( \BLOCO_ID|BANCO_REG|saidaA[8]~98_combout\ & ( !\BLOCO_ID|BANCO_REG|saidaA[8]~99_combout\ & ( ((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[8]~93_combout\)) # (\IF_ID|DOUT\(25)) ) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[8]~98_combout\ & ( !\BLOCO_ID|BANCO_REG|saidaA[8]~99_combout\ & ( (\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[8]~93_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010101010111011100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(25),
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~4_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~11_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[8]~93_combout\,
	datae => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[8]~98_combout\,
	dataf => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[8]~99_combout\,
	combout => \BLOCO_ID|BANCO_REG|saidaA[8]~100_combout\);

\ID_EX|DOUT[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|saidaA[8]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(53));

\BLOCO_EX|ULA1|ULA9|Somador|saida~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA9|Somador|saida~0_combout\ = ( \ID_EX|DOUT\(21) & ( !\ID_EX|DOUT\(2) $ (!\ID_EX|DOUT\(53) $ (((!\ID_EX|DOUT\(180)) # (\ID_EX|DOUT\(113))))) ) ) # ( !\ID_EX|DOUT\(21) & ( !\ID_EX|DOUT\(2) $ (!\ID_EX|DOUT\(53) $ (((\ID_EX|DOUT\(180) & 
-- \ID_EX|DOUT\(113))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011010101001100110100110010101010110101010011001101001100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(2),
	datab => \ID_EX|ALT_INV_DOUT\(180),
	datac => \ID_EX|ALT_INV_DOUT\(113),
	datad => \ID_EX|ALT_INV_DOUT\(53),
	datae => \ID_EX|ALT_INV_DOUT\(21),
	combout => \BLOCO_EX|ULA1|ULA9|Somador|saida~0_combout\);

\BLOCO_EX|ULA1|ULA9|Somador|cOut~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA9|Somador|cOut~0_combout\ = ( \BLOCO_EX|ULA1|ULA8|InverterOuNao|saida_MUX[0]~0_combout\ & ( \BLOCO_EX|ULA1|ULA9|Somador|saida~0_combout\ & ( ((!\BLOCO_EX|ULA1|ULA6|Somador|cOut~combout\ & 
-- ((\BLOCO_EX|ULA1|ULA7|InverterOuNao|saida_MUX[0]~0_combout\) # (\ID_EX|DOUT\(51)))) # (\BLOCO_EX|ULA1|ULA6|Somador|cOut~combout\ & (\ID_EX|DOUT\(51) & \BLOCO_EX|ULA1|ULA7|InverterOuNao|saida_MUX[0]~0_combout\))) # (\ID_EX|DOUT\(52)) ) ) ) # ( 
-- !\BLOCO_EX|ULA1|ULA8|InverterOuNao|saida_MUX[0]~0_combout\ & ( \BLOCO_EX|ULA1|ULA9|Somador|saida~0_combout\ & ( (\ID_EX|DOUT\(52) & ((!\BLOCO_EX|ULA1|ULA6|Somador|cOut~combout\ & ((\BLOCO_EX|ULA1|ULA7|InverterOuNao|saida_MUX[0]~0_combout\) # 
-- (\ID_EX|DOUT\(51)))) # (\BLOCO_EX|ULA1|ULA6|Somador|cOut~combout\ & (\ID_EX|DOUT\(51) & \BLOCO_EX|ULA1|ULA7|InverterOuNao|saida_MUX[0]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001010110010101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_EX|ULA1|ULA6|Somador|ALT_INV_cOut~combout\,
	datab => \ID_EX|ALT_INV_DOUT\(51),
	datac => \BLOCO_EX|ULA1|ULA7|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datad => \ID_EX|ALT_INV_DOUT\(52),
	datae => \BLOCO_EX|ULA1|ULA8|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	dataf => \BLOCO_EX|ULA1|ULA9|Somador|ALT_INV_saida~0_combout\,
	combout => \BLOCO_EX|ULA1|ULA9|Somador|cOut~0_combout\);

\BLOCO_EX|ULA1|ULA9|Somador|cOut~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA9|Somador|cOut~1_combout\ = ( \ID_EX|DOUT\(21) & ( (\ID_EX|DOUT\(53) & (!\ID_EX|DOUT\(2) $ (((\ID_EX|DOUT\(180) & !\ID_EX|DOUT\(113)))))) ) ) # ( !\ID_EX|DOUT\(21) & ( (\ID_EX|DOUT\(53) & (!\ID_EX|DOUT\(2) $ (((!\ID_EX|DOUT\(180)) # 
-- (!\ID_EX|DOUT\(113)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010110000000001001101000000000010101100000000010011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(2),
	datab => \ID_EX|ALT_INV_DOUT\(180),
	datac => \ID_EX|ALT_INV_DOUT\(113),
	datad => \ID_EX|ALT_INV_DOUT\(53),
	datae => \ID_EX|ALT_INV_DOUT\(21),
	combout => \BLOCO_EX|ULA1|ULA9|Somador|cOut~1_combout\);

\BLOCO_ID|BANCO_REG|registrador[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[9]~18_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[0][9]~q\);

\BLOCO_ID|BANCO_REG|registrador[4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[9]~18_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[4][9]~q\);

\BLOCO_ID|BANCO_REG|registrador[8][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[9]~18_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[8][9]~q\);

\BLOCO_ID|BANCO_REG|saidaB[9]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[9]~45_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[12][9]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[8][9]~q\ ) ) ) # ( \IF_ID|DOUT\(18) & ( 
-- !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[4][9]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[0][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][9]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][9]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][9]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][9]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[9]~45_combout\);

\BLOCO_ID|BANCO_REG|registrador[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[9]~18_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[1][9]~q\);

\BLOCO_ID|BANCO_REG|registrador[5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[9]~18_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[5][9]~q\);

\BLOCO_ID|BANCO_REG|registrador[9][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[9]~18_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[9][9]~q\);

\BLOCO_ID|BANCO_REG|registrador[13][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[9]~18_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[13][9]~q\);

\BLOCO_ID|BANCO_REG|saidaB[9]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[9]~46_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[13][9]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[9][9]~q\ ) ) ) # ( \IF_ID|DOUT\(18) & ( 
-- !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[5][9]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[1][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][9]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][9]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][9]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][9]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[9]~46_combout\);

\BLOCO_ID|BANCO_REG|registrador[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[9]~18_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[2][9]~q\);

\BLOCO_ID|BANCO_REG|registrador[6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[9]~18_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[6][9]~q\);

\BLOCO_ID|BANCO_REG|registrador[10][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[9]~18_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[10][9]~q\);

\BLOCO_ID|BANCO_REG|registrador[14][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[9]~18_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[14][9]~q\);

\BLOCO_ID|BANCO_REG|saidaB[9]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[9]~47_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[14][9]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[10][9]~q\ ) ) ) # ( \IF_ID|DOUT\(18) & ( 
-- !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[6][9]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[2][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][9]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][9]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][9]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][9]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[9]~47_combout\);

\BLOCO_ID|BANCO_REG|registrador[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[9]~18_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[3][9]~q\);

\BLOCO_ID|BANCO_REG|registrador[7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[9]~18_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[7][9]~q\);

\BLOCO_ID|BANCO_REG|registrador[11][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[9]~18_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[11][9]~q\);

\BLOCO_ID|BANCO_REG|registrador[15][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[9]~18_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[15][9]~q\);

\BLOCO_ID|BANCO_REG|saidaB[9]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[9]~48_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[15][9]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[11][9]~q\ ) ) ) # ( \IF_ID|DOUT\(18) & ( 
-- !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[7][9]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[3][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][9]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][9]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][9]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][9]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[9]~48_combout\);

\BLOCO_ID|BANCO_REG|saidaB[9]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[9]~49_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|saidaB[9]~48_combout\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|saidaB[9]~47_combout\ ) ) ) # ( \IF_ID|DOUT\(16) & ( 
-- !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|saidaB[9]~46_combout\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|saidaB[9]~45_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[9]~45_combout\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[9]~46_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[9]~47_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[9]~48_combout\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[9]~49_combout\);

\ID_EX|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|saidaB[9]~49_combout\,
	sclr => \BLOCO_ID|BANCO_REG|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(22));

\EX_MEM|DOUT[73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(73));

\BLOCO_MEM|RAM1|memRAM[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(73),
	ena => \BLOCO_MEM|RAM1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[0][9]~q\);

\BLOCO_MEM|RAM1|memRAM[4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(73),
	ena => \BLOCO_MEM|RAM1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[4][9]~q\);

\BLOCO_MEM|RAM1|memRAM[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(73),
	ena => \BLOCO_MEM|RAM1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[1][9]~q\);

\BLOCO_MEM|RAM1|memRAM[5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(73),
	ena => \BLOCO_MEM|RAM1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[5][9]~q\);

\BLOCO_MEM|RAM1|Mux22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux22~0_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[5][9]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[1][9]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[4][9]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[0][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][9]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][9]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][9]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][9]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux22~0_combout\);

\BLOCO_MEM|RAM1|memRAM[16][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(73),
	ena => \BLOCO_MEM|RAM1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[16][9]~q\);

\BLOCO_MEM|RAM1|memRAM[20][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(73),
	ena => \BLOCO_MEM|RAM1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[20][9]~q\);

\BLOCO_MEM|RAM1|memRAM[17][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(73),
	ena => \BLOCO_MEM|RAM1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[17][9]~q\);

\BLOCO_MEM|RAM1|memRAM[21][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(73),
	ena => \BLOCO_MEM|RAM1|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[21][9]~q\);

\BLOCO_MEM|RAM1|Mux22~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux22~1_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[21][9]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[17][9]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[20][9]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[16][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][9]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][9]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][9]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][9]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux22~1_combout\);

\BLOCO_MEM|RAM1|memRAM[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(73),
	ena => \BLOCO_MEM|RAM1|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[2][9]~q\);

\BLOCO_MEM|RAM1|memRAM[6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(73),
	ena => \BLOCO_MEM|RAM1|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[6][9]~q\);

\BLOCO_MEM|RAM1|memRAM[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(73),
	ena => \BLOCO_MEM|RAM1|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[3][9]~q\);

\BLOCO_MEM|RAM1|memRAM[7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(73),
	ena => \BLOCO_MEM|RAM1|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[7][9]~q\);

\BLOCO_MEM|RAM1|Mux22~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux22~2_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[7][9]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[3][9]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[6][9]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[2][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][9]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][9]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][9]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][9]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux22~2_combout\);

\BLOCO_MEM|RAM1|memRAM[18][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(73),
	ena => \BLOCO_MEM|RAM1|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[18][9]~q\);

\BLOCO_MEM|RAM1|memRAM[22][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(73),
	ena => \BLOCO_MEM|RAM1|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[22][9]~q\);

\BLOCO_MEM|RAM1|memRAM[19][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(73),
	ena => \BLOCO_MEM|RAM1|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[19][9]~q\);

\BLOCO_MEM|RAM1|memRAM[23][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(73),
	ena => \BLOCO_MEM|RAM1|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[23][9]~q\);

\BLOCO_MEM|RAM1|Mux22~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux22~3_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[23][9]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[19][9]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[22][9]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[18][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][9]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][9]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][9]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][9]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux22~3_combout\);

\BLOCO_MEM|RAM1|Mux22~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux22~4_combout\ = ( \MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux22~3_combout\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux22~2_combout\ ) ) ) # ( \MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|Mux22~1_combout\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux22~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux22~0_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux22~1_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux22~2_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux22~3_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(6),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux22~4_combout\);

\BLOCO_MEM|RAM1|memRAM[32][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(73),
	ena => \BLOCO_MEM|RAM1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[32][9]~q\);

\BLOCO_MEM|RAM1|memRAM[36][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(73),
	ena => \BLOCO_MEM|RAM1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[36][9]~q\);

\BLOCO_MEM|RAM1|memRAM[34][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(73),
	ena => \BLOCO_MEM|RAM1|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[34][9]~q\);

\BLOCO_MEM|RAM1|memRAM[38][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(73),
	ena => \BLOCO_MEM|RAM1|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[38][9]~q\);

\BLOCO_MEM|RAM1|Mux22~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux22~5_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[38][9]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[34][9]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[36][9]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[32][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][9]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][9]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][9]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][9]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux22~5_combout\);

\BLOCO_MEM|RAM1|memRAM[33][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(73),
	ena => \BLOCO_MEM|RAM1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[33][9]~q\);

\BLOCO_MEM|RAM1|memRAM[37][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(73),
	ena => \BLOCO_MEM|RAM1|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[37][9]~q\);

\BLOCO_MEM|RAM1|memRAM[35][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(73),
	ena => \BLOCO_MEM|RAM1|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[35][9]~q\);

\BLOCO_MEM|RAM1|memRAM[39][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(73),
	ena => \BLOCO_MEM|RAM1|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[39][9]~q\);

\BLOCO_MEM|RAM1|Mux22~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux22~6_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[39][9]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[35][9]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[37][9]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[33][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][9]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][9]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][9]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][9]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux22~6_combout\);

\BLOCO_MEM|RAM1|memRAM[48][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(73),
	ena => \BLOCO_MEM|RAM1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[48][9]~q\);

\BLOCO_MEM|RAM1|memRAM[52][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(73),
	ena => \BLOCO_MEM|RAM1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[52][9]~q\);

\BLOCO_MEM|RAM1|memRAM[50][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(73),
	ena => \BLOCO_MEM|RAM1|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[50][9]~q\);

\BLOCO_MEM|RAM1|memRAM[54][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(73),
	ena => \BLOCO_MEM|RAM1|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[54][9]~q\);

\BLOCO_MEM|RAM1|Mux22~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux22~7_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[54][9]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[50][9]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[52][9]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[48][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][9]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][9]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][9]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][9]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux22~7_combout\);

\BLOCO_MEM|RAM1|memRAM[49][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(73),
	ena => \BLOCO_MEM|RAM1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[49][9]~q\);

\BLOCO_MEM|RAM1|memRAM[53][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(73),
	ena => \BLOCO_MEM|RAM1|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[53][9]~q\);

\BLOCO_MEM|RAM1|memRAM[51][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(73),
	ena => \BLOCO_MEM|RAM1|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[51][9]~q\);

\BLOCO_MEM|RAM1|memRAM[55][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(73),
	ena => \BLOCO_MEM|RAM1|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[55][9]~q\);

\BLOCO_MEM|RAM1|Mux22~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux22~8_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[55][9]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[51][9]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[53][9]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[49][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][9]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][9]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][9]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][9]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux22~8_combout\);

\BLOCO_MEM|RAM1|Mux22~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux22~9_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux22~8_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux22~7_combout\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|Mux22~6_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux22~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux22~5_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux22~6_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux22~7_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux22~8_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux22~9_combout\);

\BLOCO_MEM|RAM1|memRAM[8][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(73),
	ena => \BLOCO_MEM|RAM1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[8][9]~q\);

\BLOCO_MEM|RAM1|memRAM[12][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(73),
	ena => \BLOCO_MEM|RAM1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[12][9]~q\);

\BLOCO_MEM|RAM1|memRAM[24][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(73),
	ena => \BLOCO_MEM|RAM1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[24][9]~q\);

\BLOCO_MEM|RAM1|memRAM[28][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(73),
	ena => \BLOCO_MEM|RAM1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[28][9]~q\);

\BLOCO_MEM|RAM1|Mux22~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux22~10_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[28][9]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[24][9]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[12][9]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[8][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][9]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][9]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][9]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][9]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux22~10_combout\);

\BLOCO_MEM|RAM1|memRAM[9][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(73),
	ena => \BLOCO_MEM|RAM1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[9][9]~q\);

\BLOCO_MEM|RAM1|memRAM[13][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(73),
	ena => \BLOCO_MEM|RAM1|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[13][9]~q\);

\BLOCO_MEM|RAM1|memRAM[25][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(73),
	ena => \BLOCO_MEM|RAM1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[25][9]~q\);

\BLOCO_MEM|RAM1|memRAM[29][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(73),
	ena => \BLOCO_MEM|RAM1|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[29][9]~q\);

\BLOCO_MEM|RAM1|Mux22~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux22~11_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[29][9]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[25][9]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[13][9]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[9][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][9]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][9]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][9]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][9]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux22~11_combout\);

\BLOCO_MEM|RAM1|memRAM[10][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(73),
	ena => \BLOCO_MEM|RAM1|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[10][9]~q\);

\BLOCO_MEM|RAM1|memRAM[14][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(73),
	ena => \BLOCO_MEM|RAM1|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[14][9]~q\);

\BLOCO_MEM|RAM1|memRAM[26][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(73),
	ena => \BLOCO_MEM|RAM1|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[26][9]~q\);

\BLOCO_MEM|RAM1|memRAM[30][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(73),
	ena => \BLOCO_MEM|RAM1|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[30][9]~q\);

\BLOCO_MEM|RAM1|Mux22~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux22~12_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[30][9]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[26][9]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[14][9]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[10][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][9]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][9]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][9]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][9]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux22~12_combout\);

\BLOCO_MEM|RAM1|memRAM[11][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(73),
	ena => \BLOCO_MEM|RAM1|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[11][9]~q\);

\BLOCO_MEM|RAM1|memRAM[15][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(73),
	ena => \BLOCO_MEM|RAM1|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[15][9]~q\);

\BLOCO_MEM|RAM1|memRAM[27][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(73),
	ena => \BLOCO_MEM|RAM1|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[27][9]~q\);

\BLOCO_MEM|RAM1|memRAM[31][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(73),
	ena => \BLOCO_MEM|RAM1|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[31][9]~q\);

\BLOCO_MEM|RAM1|Mux22~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux22~13_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[31][9]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[27][9]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[15][9]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[11][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][9]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][9]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][9]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][9]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux22~13_combout\);

\BLOCO_MEM|RAM1|Mux22~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux22~14_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux22~13_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux22~12_combout\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|Mux22~11_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux22~10_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux22~10_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux22~11_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux22~12_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux22~13_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux22~14_combout\);

\BLOCO_MEM|RAM1|memRAM[40][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(73),
	ena => \BLOCO_MEM|RAM1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[40][9]~q\);

\BLOCO_MEM|RAM1|memRAM[44][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(73),
	ena => \BLOCO_MEM|RAM1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[44][9]~q\);

\BLOCO_MEM|RAM1|memRAM[41][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(73),
	ena => \BLOCO_MEM|RAM1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[41][9]~q\);

\BLOCO_MEM|RAM1|memRAM[45][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(73),
	ena => \BLOCO_MEM|RAM1|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[45][9]~q\);

\BLOCO_MEM|RAM1|Mux22~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux22~15_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[45][9]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[41][9]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[44][9]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[40][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][9]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][9]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][9]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][9]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux22~15_combout\);

\BLOCO_MEM|RAM1|memRAM[56][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(73),
	ena => \BLOCO_MEM|RAM1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[56][9]~q\);

\BLOCO_MEM|RAM1|memRAM[60][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(73),
	ena => \BLOCO_MEM|RAM1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[60][9]~q\);

\BLOCO_MEM|RAM1|memRAM[57][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(73),
	ena => \BLOCO_MEM|RAM1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[57][9]~q\);

\BLOCO_MEM|RAM1|memRAM[61][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(73),
	ena => \BLOCO_MEM|RAM1|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[61][9]~q\);

\BLOCO_MEM|RAM1|Mux22~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux22~16_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[61][9]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[57][9]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[60][9]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[56][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][9]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][9]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][9]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][9]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux22~16_combout\);

\BLOCO_MEM|RAM1|memRAM[42][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(73),
	ena => \BLOCO_MEM|RAM1|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[42][9]~q\);

\BLOCO_MEM|RAM1|memRAM[46][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(73),
	ena => \BLOCO_MEM|RAM1|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[46][9]~q\);

\BLOCO_MEM|RAM1|memRAM[43][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(73),
	ena => \BLOCO_MEM|RAM1|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[43][9]~q\);

\BLOCO_MEM|RAM1|memRAM[47][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(73),
	ena => \BLOCO_MEM|RAM1|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[47][9]~q\);

\BLOCO_MEM|RAM1|Mux22~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux22~17_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[47][9]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[43][9]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[46][9]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[42][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][9]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][9]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][9]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][9]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux22~17_combout\);

\BLOCO_MEM|RAM1|memRAM[58][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(73),
	ena => \BLOCO_MEM|RAM1|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[58][9]~q\);

\BLOCO_MEM|RAM1|memRAM[62][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(73),
	ena => \BLOCO_MEM|RAM1|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[62][9]~q\);

\BLOCO_MEM|RAM1|memRAM[59][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(73),
	ena => \BLOCO_MEM|RAM1|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[59][9]~q\);

\BLOCO_MEM|RAM1|memRAM[63][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(73),
	ena => \BLOCO_MEM|RAM1|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[63][9]~q\);

\BLOCO_MEM|RAM1|Mux22~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux22~18_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[63][9]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[59][9]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[62][9]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[58][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][9]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][9]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][9]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][9]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux22~18_combout\);

\BLOCO_MEM|RAM1|Mux22~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux22~19_combout\ = ( \MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux22~18_combout\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux22~17_combout\ ) ) ) # ( \MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|Mux22~16_combout\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux22~15_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux22~15_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux22~16_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux22~17_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux22~18_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(6),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux22~19_combout\);

\BLOCO_MEM|RAM1|Mux22~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux22~20_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(5) & ( \BLOCO_MEM|RAM1|Mux22~19_combout\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(5) & ( \BLOCO_MEM|RAM1|Mux22~14_combout\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(5) & ( 
-- \BLOCO_MEM|RAM1|Mux22~9_combout\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(5) & ( \BLOCO_MEM|RAM1|Mux22~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux22~4_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux22~9_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux22~14_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux22~19_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(5),
	combout => \BLOCO_MEM|RAM1|Mux22~20_combout\);

\BLOCO_MEM|RAM1|Dado_out[9]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Dado_out[9]~50_combout\ = (!\EX_MEM|DOUT\(162)) # (\BLOCO_MEM|RAM1|Mux22~20_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111011101110111011101110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|ALT_INV_DOUT\(162),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux22~20_combout\,
	combout => \BLOCO_MEM|RAM1|Dado_out[9]~50_combout\);

\MEM_WB|DOUT[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_MEM|RAM1|Dado_out[9]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(41));

\BLOCO_EX|ULA1|ULA10|InverterOuNao|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA10|InverterOuNao|saida_MUX[0]~0_combout\ = !\ID_EX|DOUT\(2) $ (((!\ID_EX|DOUT\(180) & ((!\ID_EX|DOUT\(22)))) # (\ID_EX|DOUT\(180) & (!\ID_EX|DOUT\(116)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011010011010010101101001101001010110100110100101011010011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(2),
	datab => \ID_EX|ALT_INV_DOUT\(180),
	datac => \ID_EX|ALT_INV_DOUT\(116),
	datad => \ID_EX|ALT_INV_DOUT\(22),
	combout => \BLOCO_EX|ULA1|ULA10|InverterOuNao|saida_MUX[0]~0_combout\);

\BLOCO_EX|ULA1|ULA10|MuxOperacao|MUX_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA10|MuxOperacao|MUX_OUT[0]~0_combout\ = ( !\ID_EX|DOUT\(1) & ( \ID_EX|DOUT\(0) & ( (\BLOCO_EX|ULA1|ULA10|InverterOuNao|saida_MUX[0]~0_combout\) # (\ID_EX|DOUT\(54)) ) ) ) # ( \ID_EX|DOUT\(1) & ( !\ID_EX|DOUT\(0) & ( !\ID_EX|DOUT\(54) $ 
-- (!\BLOCO_EX|ULA1|ULA10|InverterOuNao|saida_MUX[0]~0_combout\ $ (((\BLOCO_EX|ULA1|ULA9|Somador|cOut~1_combout\) # (\BLOCO_EX|ULA1|ULA9|Somador|cOut~0_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(1) & ( !\ID_EX|DOUT\(0) & ( (\ID_EX|DOUT\(54) & 
-- \BLOCO_EX|ULA1|ULA10|InverterOuNao|saida_MUX[0]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111011110001000011100001111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_EX|ULA1|ULA9|Somador|ALT_INV_cOut~0_combout\,
	datab => \BLOCO_EX|ULA1|ULA9|Somador|ALT_INV_cOut~1_combout\,
	datac => \ID_EX|ALT_INV_DOUT\(54),
	datad => \BLOCO_EX|ULA1|ULA10|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datae => \ID_EX|ALT_INV_DOUT\(1),
	dataf => \ID_EX|ALT_INV_DOUT\(0),
	combout => \BLOCO_EX|ULA1|ULA10|MuxOperacao|MUX_OUT[0]~0_combout\);

\MEM_WB|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_EX|ULA1|ULA10|MuxOperacao|MUX_OUT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(9));

\BLOCO_EX|Somador2|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|Somador2|Add0~65_sumout\ = SUM(( \ID_EX|DOUT\(116) ) + ( \ID_EX|DOUT\(150) ) + ( \BLOCO_EX|Somador2|Add0~58\ ))
-- \BLOCO_EX|Somador2|Add0~66\ = CARRY(( \ID_EX|DOUT\(116) ) + ( \ID_EX|DOUT\(150) ) + ( \BLOCO_EX|Somador2|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ID_EX|ALT_INV_DOUT\(116),
	dataf => \ID_EX|ALT_INV_DOUT\(150),
	cin => \BLOCO_EX|Somador2|Add0~58\,
	sumout => \BLOCO_EX|Somador2|Add0~65_sumout\,
	cout => \BLOCO_EX|Somador2|Add0~66\);

\MUX_JR|saida_MUX[9]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_JR|saida_MUX[9]~18_combout\ = ( \BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( \BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( \BLOCO_EX|Somador2|Add0~65_sumout\ ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( \BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( 
-- \BLOCO_IF|Somador1|Add0~65_sumout\ ) ) ) # ( \BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( !\BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( \IF_ID|DOUT\(15) ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( !\BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( 
-- \BLOCO_ID|BANCO_REG|saidaA[9]~111_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_IF|Somador1|ALT_INV_Add0~65_sumout\,
	datab => \BLOCO_EX|Somador2|ALT_INV_Add0~65_sumout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[9]~111_combout\,
	datad => \IF_ID|ALT_INV_DOUT\(15),
	datae => \BLOCO_IF|PC_REG|ALT_INV_DOUT[26]~0_combout\,
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT[0]~1_combout\,
	combout => \MUX_JR|saida_MUX[9]~18_combout\);

\BLOCO_IF|PC_REG|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_JR|saida_MUX[9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_IF|PC_REG|DOUT\(9));

\BLOCO_IF|Somador1|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_IF|Somador1|Add0~65_sumout\ = SUM(( \BLOCO_IF|PC_REG|DOUT\(9) ) + ( GND ) + ( \BLOCO_IF|Somador1|Add0~58\ ))
-- \BLOCO_IF|Somador1|Add0~66\ = CARRY(( \BLOCO_IF|PC_REG|DOUT\(9) ) + ( GND ) + ( \BLOCO_IF|Somador1|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(9),
	cin => \BLOCO_IF|Somador1|Add0~58\,
	sumout => \BLOCO_IF|Somador1|Add0~65_sumout\,
	cout => \BLOCO_IF|Somador1|Add0~66\);

\IF_ID|DOUT[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_IF|Somador1|Add0~65_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|DOUT\(41));

\ID_EX|DOUT[150]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \IF_ID|DOUT\(41),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(150));

\EX_MEM|DOUT[189]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(150),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(189));

\MEM_WB|DOUT[125]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(189),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(125));

\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[9]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[9]~18_combout\ = ( \MEM_WB|DOUT\(125) & ( (!\MEM_WB|DOUT\(68) & (((\MEM_WB|DOUT\(9))) # (\MEM_WB|DOUT\(69)))) # (\MEM_WB|DOUT\(68) & (!\MEM_WB|DOUT\(69) & (\MEM_WB|DOUT\(41)))) ) ) # ( !\MEM_WB|DOUT\(125) & ( 
-- (!\MEM_WB|DOUT\(69) & ((!\MEM_WB|DOUT\(68) & ((\MEM_WB|DOUT\(9)))) # (\MEM_WB|DOUT\(68) & (\MEM_WB|DOUT\(41))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000000100100011000010011010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(68),
	datab => \MEM_WB|ALT_INV_DOUT\(69),
	datac => \MEM_WB|ALT_INV_DOUT\(41),
	datad => \MEM_WB|ALT_INV_DOUT\(9),
	datae => \MEM_WB|ALT_INV_DOUT\(125),
	combout => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[9]~18_combout\);

\BLOCO_ID|BANCO_REG|registrador[12][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[9]~18_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[12][9]~q\);

\BLOCO_ID|BANCO_REG|saidaA[9]~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[9]~101_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[15][9]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[14][9]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & 
-- ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[13][9]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[12][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][9]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][9]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][9]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][9]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[9]~101_combout\);

\BLOCO_ID|BANCO_REG|saidaA[9]~102\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[9]~102_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[7][9]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[6][9]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & ( 
-- !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[5][9]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[4][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][9]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][9]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][9]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][9]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[9]~102_combout\);

\BLOCO_ID|BANCO_REG|saidaA[9]~103\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[9]~103_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[3][9]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[2][9]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & ( 
-- !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[1][9]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[0][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][9]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][9]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][9]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][9]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[9]~103_combout\);

\BLOCO_ID|BANCO_REG|saidaA[9]~104\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[9]~104_combout\ = ( \BLOCO_ID|BANCO_REG|saidaA[9]~103_combout\ & ( (!\IF_ID|DOUT\(24) & ((!\IF_ID|DOUT\(23)) # ((\BLOCO_ID|BANCO_REG|saidaA[9]~102_combout\)))) # (\IF_ID|DOUT\(24) & 
-- (((\BLOCO_ID|BANCO_REG|saidaA[9]~101_combout\)))) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[9]~103_combout\ & ( (!\IF_ID|DOUT\(24) & (\IF_ID|DOUT\(23) & ((\BLOCO_ID|BANCO_REG|saidaA[9]~102_combout\)))) # (\IF_ID|DOUT\(24) & 
-- (((\BLOCO_ID|BANCO_REG|saidaA[9]~101_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111100011011010111100000101001001111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(24),
	datab => \IF_ID|ALT_INV_DOUT\(23),
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[9]~101_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[9]~102_combout\,
	datae => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[9]~103_combout\,
	combout => \BLOCO_ID|BANCO_REG|saidaA[9]~104_combout\);

\BLOCO_ID|BANCO_REG|registrador[16][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[9]~18_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[16][9]~q\);

\BLOCO_ID|BANCO_REG|registrador[20][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[9]~18_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[20][9]~q\);

\BLOCO_ID|BANCO_REG|registrador[24][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[9]~18_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[24][9]~q\);

\BLOCO_ID|BANCO_REG|registrador[28][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[9]~18_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[28][9]~q\);

\BLOCO_ID|BANCO_REG|saidaA[9]~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[9]~105_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[28][9]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[24][9]~q\ ) ) ) # ( \IF_ID|DOUT\(23) & 
-- ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[20][9]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[16][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][9]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][9]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][9]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][9]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[9]~105_combout\);

\BLOCO_ID|BANCO_REG|registrador[17][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[9]~18_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[17][9]~q\);

\BLOCO_ID|BANCO_REG|registrador[21][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[9]~18_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[21][9]~q\);

\BLOCO_ID|BANCO_REG|registrador[25][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[9]~18_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[25][9]~q\);

\BLOCO_ID|BANCO_REG|registrador[29][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[9]~18_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[29][9]~q\);

\BLOCO_ID|BANCO_REG|saidaA[9]~106\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[9]~106_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[29][9]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[25][9]~q\ ) ) ) # ( \IF_ID|DOUT\(23) & 
-- ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[21][9]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[17][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][9]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][9]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][9]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][9]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[9]~106_combout\);

\BLOCO_ID|BANCO_REG|registrador[18][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[9]~18_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[18][9]~q\);

\BLOCO_ID|BANCO_REG|registrador[22][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[9]~18_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[22][9]~q\);

\BLOCO_ID|BANCO_REG|registrador[26][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[9]~18_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[26][9]~q\);

\BLOCO_ID|BANCO_REG|registrador[30][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[9]~18_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[30][9]~q\);

\BLOCO_ID|BANCO_REG|saidaA[9]~107\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[9]~107_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[30][9]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[26][9]~q\ ) ) ) # ( \IF_ID|DOUT\(23) & 
-- ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[22][9]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[18][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][9]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][9]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][9]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][9]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[9]~107_combout\);

\BLOCO_ID|BANCO_REG|registrador[19][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[9]~18_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[19][9]~q\);

\BLOCO_ID|BANCO_REG|registrador[23][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[9]~18_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[23][9]~q\);

\BLOCO_ID|BANCO_REG|registrador[27][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[9]~18_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[27][9]~q\);

\BLOCO_ID|BANCO_REG|registrador[31][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[9]~18_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[31][9]~q\);

\BLOCO_ID|BANCO_REG|saidaA[9]~108\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[9]~108_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[31][9]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[27][9]~q\ ) ) ) # ( \IF_ID|DOUT\(23) & 
-- ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[23][9]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[19][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][9]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][9]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][9]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][9]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[9]~108_combout\);

\BLOCO_ID|BANCO_REG|saidaA[9]~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[9]~109_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[9]~108_combout\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[9]~107_combout\ ) ) ) # ( \IF_ID|DOUT\(21) 
-- & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[9]~106_combout\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[9]~105_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[9]~105_combout\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[9]~106_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[9]~107_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[9]~108_combout\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[9]~109_combout\);

\BLOCO_ID|BANCO_REG|saidaA[9]~110\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[9]~110_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[11][9]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[10][9]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & 
-- ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[9][9]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[8][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][9]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][9]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][9]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][9]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[9]~110_combout\);

\BLOCO_ID|BANCO_REG|saidaA[9]~111\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[9]~111_combout\ = ( \BLOCO_ID|BANCO_REG|saidaA[9]~109_combout\ & ( \BLOCO_ID|BANCO_REG|saidaA[9]~110_combout\ & ( (((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & \BLOCO_ID|BANCO_REG|saidaA[9]~104_combout\)) # 
-- (\BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\)) # (\IF_ID|DOUT\(25)) ) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[9]~109_combout\ & ( \BLOCO_ID|BANCO_REG|saidaA[9]~110_combout\ & ( ((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[9]~104_combout\)) # (\BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\) ) ) ) # ( \BLOCO_ID|BANCO_REG|saidaA[9]~109_combout\ & ( !\BLOCO_ID|BANCO_REG|saidaA[9]~110_combout\ & ( ((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[9]~104_combout\)) # (\IF_ID|DOUT\(25)) ) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[9]~109_combout\ & ( !\BLOCO_ID|BANCO_REG|saidaA[9]~110_combout\ & ( (\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[9]~104_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010101010111011100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(25),
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~4_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~11_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[9]~104_combout\,
	datae => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[9]~109_combout\,
	dataf => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[9]~110_combout\,
	combout => \BLOCO_ID|BANCO_REG|saidaA[9]~111_combout\);

\ID_EX|DOUT[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|saidaA[9]~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(54));

\BLOCO_ID|BANCO_REG|registrador[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[10]~19_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[0][10]~q\);

\BLOCO_ID|BANCO_REG|registrador[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[10]~19_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[1][10]~q\);

\BLOCO_ID|BANCO_REG|registrador[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[10]~19_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[2][10]~q\);

\BLOCO_ID|BANCO_REG|registrador[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[10]~19_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[3][10]~q\);

\BLOCO_ID|BANCO_REG|saidaB[10]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[10]~50_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[3][10]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[2][10]~q\ ) ) ) # ( \IF_ID|DOUT\(16) & 
-- ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[1][10]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[0][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][10]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][10]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][10]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][10]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[10]~50_combout\);

\BLOCO_ID|BANCO_REG|registrador[4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[10]~19_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[4][10]~q\);

\BLOCO_ID|BANCO_REG|registrador[5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[10]~19_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[5][10]~q\);

\BLOCO_ID|BANCO_REG|registrador[6][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[10]~19_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[6][10]~q\);

\BLOCO_ID|BANCO_REG|registrador[7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[10]~19_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[7][10]~q\);

\BLOCO_ID|BANCO_REG|saidaB[10]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[10]~51_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[7][10]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[6][10]~q\ ) ) ) # ( \IF_ID|DOUT\(16) & 
-- ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[5][10]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[4][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][10]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][10]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][10]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][10]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[10]~51_combout\);

\BLOCO_ID|BANCO_REG|registrador[8][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[10]~19_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[8][10]~q\);

\BLOCO_ID|BANCO_REG|registrador[9][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[10]~19_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[9][10]~q\);

\BLOCO_ID|BANCO_REG|registrador[10][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[10]~19_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[10][10]~q\);

\BLOCO_ID|BANCO_REG|registrador[11][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[10]~19_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[11][10]~q\);

\BLOCO_ID|BANCO_REG|saidaB[10]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[10]~52_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[11][10]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[10][10]~q\ ) ) ) # ( \IF_ID|DOUT\(16) 
-- & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[9][10]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[8][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][10]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][10]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][10]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][10]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[10]~52_combout\);

\BLOCO_ID|BANCO_REG|registrador[13][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[10]~19_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[13][10]~q\);

\BLOCO_ID|BANCO_REG|registrador[14][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[10]~19_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[14][10]~q\);

\BLOCO_ID|BANCO_REG|registrador[15][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[10]~19_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[15][10]~q\);

\BLOCO_ID|BANCO_REG|saidaB[10]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[10]~53_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[15][10]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[14][10]~q\ ) ) ) # ( \IF_ID|DOUT\(16) 
-- & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[13][10]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[12][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][10]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][10]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][10]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][10]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[10]~53_combout\);

\BLOCO_ID|BANCO_REG|saidaB[10]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[10]~54_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|saidaB[10]~53_combout\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|saidaB[10]~52_combout\ ) ) ) # ( \IF_ID|DOUT\(18) 
-- & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|saidaB[10]~51_combout\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|saidaB[10]~50_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[10]~50_combout\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[10]~51_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[10]~52_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[10]~53_combout\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[10]~54_combout\);

\ID_EX|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|saidaB[10]~54_combout\,
	sclr => \BLOCO_ID|BANCO_REG|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(23));

\EX_MEM|DOUT[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(74));

\BLOCO_MEM|RAM1|memRAM[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(74),
	ena => \BLOCO_MEM|RAM1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[0][10]~q\);

\BLOCO_MEM|RAM1|memRAM[8][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(74),
	ena => \BLOCO_MEM|RAM1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[8][10]~q\);

\BLOCO_MEM|RAM1|memRAM[4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(74),
	ena => \BLOCO_MEM|RAM1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[4][10]~q\);

\BLOCO_MEM|RAM1|memRAM[12][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(74),
	ena => \BLOCO_MEM|RAM1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[12][10]~q\);

\BLOCO_MEM|RAM1|Mux21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux21~0_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[12][10]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[4][10]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[8][10]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[0][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][10]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][10]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][10]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][10]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux21~0_combout\);

\BLOCO_MEM|RAM1|memRAM[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(74),
	ena => \BLOCO_MEM|RAM1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[1][10]~q\);

\BLOCO_MEM|RAM1|memRAM[9][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(74),
	ena => \BLOCO_MEM|RAM1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[9][10]~q\);

\BLOCO_MEM|RAM1|memRAM[5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(74),
	ena => \BLOCO_MEM|RAM1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[5][10]~q\);

\BLOCO_MEM|RAM1|memRAM[13][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(74),
	ena => \BLOCO_MEM|RAM1|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[13][10]~q\);

\BLOCO_MEM|RAM1|Mux21~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux21~1_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[13][10]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[5][10]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[9][10]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[1][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][10]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][10]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][10]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][10]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux21~1_combout\);

\BLOCO_MEM|RAM1|memRAM[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(74),
	ena => \BLOCO_MEM|RAM1|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[2][10]~q\);

\BLOCO_MEM|RAM1|memRAM[10][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(74),
	ena => \BLOCO_MEM|RAM1|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[10][10]~q\);

\BLOCO_MEM|RAM1|memRAM[6][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(74),
	ena => \BLOCO_MEM|RAM1|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[6][10]~q\);

\BLOCO_MEM|RAM1|memRAM[14][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(74),
	ena => \BLOCO_MEM|RAM1|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[14][10]~q\);

\BLOCO_MEM|RAM1|Mux21~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux21~2_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[14][10]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[6][10]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[10][10]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[2][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][10]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][10]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][10]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][10]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux21~2_combout\);

\BLOCO_MEM|RAM1|memRAM[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(74),
	ena => \BLOCO_MEM|RAM1|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[3][10]~q\);

\BLOCO_MEM|RAM1|memRAM[11][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(74),
	ena => \BLOCO_MEM|RAM1|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[11][10]~q\);

\BLOCO_MEM|RAM1|memRAM[7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(74),
	ena => \BLOCO_MEM|RAM1|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[7][10]~q\);

\BLOCO_MEM|RAM1|memRAM[15][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(74),
	ena => \BLOCO_MEM|RAM1|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[15][10]~q\);

\BLOCO_MEM|RAM1|Mux21~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux21~3_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[15][10]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[7][10]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[11][10]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[3][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][10]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][10]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][10]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][10]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux21~3_combout\);

\BLOCO_MEM|RAM1|Mux21~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux21~4_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux21~3_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux21~2_combout\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|Mux21~1_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux21~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux21~0_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux21~1_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux21~2_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux21~3_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux21~4_combout\);

\BLOCO_MEM|RAM1|memRAM[32][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(74),
	ena => \BLOCO_MEM|RAM1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[32][10]~q\);

\BLOCO_MEM|RAM1|memRAM[40][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(74),
	ena => \BLOCO_MEM|RAM1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[40][10]~q\);

\BLOCO_MEM|RAM1|memRAM[36][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(74),
	ena => \BLOCO_MEM|RAM1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[36][10]~q\);

\BLOCO_MEM|RAM1|memRAM[44][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(74),
	ena => \BLOCO_MEM|RAM1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[44][10]~q\);

\BLOCO_MEM|RAM1|Mux21~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux21~5_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[44][10]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[36][10]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[40][10]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[32][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][10]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][10]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][10]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][10]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux21~5_combout\);

\BLOCO_MEM|RAM1|memRAM[33][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(74),
	ena => \BLOCO_MEM|RAM1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[33][10]~q\);

\BLOCO_MEM|RAM1|memRAM[41][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(74),
	ena => \BLOCO_MEM|RAM1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[41][10]~q\);

\BLOCO_MEM|RAM1|memRAM[37][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(74),
	ena => \BLOCO_MEM|RAM1|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[37][10]~q\);

\BLOCO_MEM|RAM1|memRAM[45][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(74),
	ena => \BLOCO_MEM|RAM1|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[45][10]~q\);

\BLOCO_MEM|RAM1|Mux21~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux21~6_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[45][10]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[37][10]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[41][10]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[33][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][10]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][10]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][10]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][10]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux21~6_combout\);

\BLOCO_MEM|RAM1|memRAM[34][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(74),
	ena => \BLOCO_MEM|RAM1|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[34][10]~q\);

\BLOCO_MEM|RAM1|memRAM[42][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(74),
	ena => \BLOCO_MEM|RAM1|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[42][10]~q\);

\BLOCO_MEM|RAM1|memRAM[38][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(74),
	ena => \BLOCO_MEM|RAM1|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[38][10]~q\);

\BLOCO_MEM|RAM1|memRAM[46][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(74),
	ena => \BLOCO_MEM|RAM1|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[46][10]~q\);

\BLOCO_MEM|RAM1|Mux21~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux21~7_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[46][10]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[38][10]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[42][10]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[34][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][10]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][10]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][10]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][10]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux21~7_combout\);

\BLOCO_MEM|RAM1|memRAM[35][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(74),
	ena => \BLOCO_MEM|RAM1|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[35][10]~q\);

\BLOCO_MEM|RAM1|memRAM[43][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(74),
	ena => \BLOCO_MEM|RAM1|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[43][10]~q\);

\BLOCO_MEM|RAM1|memRAM[39][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(74),
	ena => \BLOCO_MEM|RAM1|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[39][10]~q\);

\BLOCO_MEM|RAM1|memRAM[47][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(74),
	ena => \BLOCO_MEM|RAM1|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[47][10]~q\);

\BLOCO_MEM|RAM1|Mux21~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux21~8_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[47][10]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[39][10]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[43][10]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[35][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][10]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][10]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][10]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][10]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux21~8_combout\);

\BLOCO_MEM|RAM1|Mux21~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux21~9_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux21~8_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux21~7_combout\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|Mux21~6_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux21~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux21~5_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux21~6_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux21~7_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux21~8_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux21~9_combout\);

\BLOCO_MEM|RAM1|memRAM[16][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(74),
	ena => \BLOCO_MEM|RAM1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[16][10]~q\);

\BLOCO_MEM|RAM1|memRAM[24][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(74),
	ena => \BLOCO_MEM|RAM1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[24][10]~q\);

\BLOCO_MEM|RAM1|memRAM[18][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(74),
	ena => \BLOCO_MEM|RAM1|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[18][10]~q\);

\BLOCO_MEM|RAM1|memRAM[26][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(74),
	ena => \BLOCO_MEM|RAM1|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[26][10]~q\);

\BLOCO_MEM|RAM1|Mux21~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux21~10_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[26][10]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[18][10]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[24][10]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[16][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][10]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][10]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][10]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][10]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux21~10_combout\);

\BLOCO_MEM|RAM1|memRAM[20][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(74),
	ena => \BLOCO_MEM|RAM1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[20][10]~q\);

\BLOCO_MEM|RAM1|memRAM[28][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(74),
	ena => \BLOCO_MEM|RAM1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[28][10]~q\);

\BLOCO_MEM|RAM1|memRAM[22][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(74),
	ena => \BLOCO_MEM|RAM1|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[22][10]~q\);

\BLOCO_MEM|RAM1|memRAM[30][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(74),
	ena => \BLOCO_MEM|RAM1|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[30][10]~q\);

\BLOCO_MEM|RAM1|Mux21~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux21~11_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[30][10]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[22][10]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[28][10]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[20][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][10]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][10]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][10]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][10]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux21~11_combout\);

\BLOCO_MEM|RAM1|memRAM[17][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(74),
	ena => \BLOCO_MEM|RAM1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[17][10]~q\);

\BLOCO_MEM|RAM1|memRAM[25][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(74),
	ena => \BLOCO_MEM|RAM1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[25][10]~q\);

\BLOCO_MEM|RAM1|memRAM[19][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(74),
	ena => \BLOCO_MEM|RAM1|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[19][10]~q\);

\BLOCO_MEM|RAM1|memRAM[27][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(74),
	ena => \BLOCO_MEM|RAM1|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[27][10]~q\);

\BLOCO_MEM|RAM1|Mux21~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux21~12_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[27][10]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[19][10]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[25][10]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[17][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][10]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][10]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][10]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][10]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux21~12_combout\);

\BLOCO_MEM|RAM1|memRAM[21][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(74),
	ena => \BLOCO_MEM|RAM1|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[21][10]~q\);

\BLOCO_MEM|RAM1|memRAM[29][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(74),
	ena => \BLOCO_MEM|RAM1|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[29][10]~q\);

\BLOCO_MEM|RAM1|memRAM[23][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(74),
	ena => \BLOCO_MEM|RAM1|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[23][10]~q\);

\BLOCO_MEM|RAM1|memRAM[31][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(74),
	ena => \BLOCO_MEM|RAM1|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[31][10]~q\);

\BLOCO_MEM|RAM1|Mux21~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux21~13_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[31][10]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[23][10]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[29][10]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[21][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][10]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][10]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][10]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][10]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux21~13_combout\);

\BLOCO_MEM|RAM1|Mux21~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux21~14_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|Mux21~13_combout\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|Mux21~12_combout\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|Mux21~11_combout\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|Mux21~10_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux21~10_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux21~11_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux21~12_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux21~13_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux21~14_combout\);

\BLOCO_MEM|RAM1|memRAM[48][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(74),
	ena => \BLOCO_MEM|RAM1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[48][10]~q\);

\BLOCO_MEM|RAM1|memRAM[56][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(74),
	ena => \BLOCO_MEM|RAM1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[56][10]~q\);

\BLOCO_MEM|RAM1|memRAM[49][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(74),
	ena => \BLOCO_MEM|RAM1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[49][10]~q\);

\BLOCO_MEM|RAM1|memRAM[57][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(74),
	ena => \BLOCO_MEM|RAM1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[57][10]~q\);

\BLOCO_MEM|RAM1|Mux21~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux21~15_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[57][10]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[49][10]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[56][10]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[48][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][10]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][10]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][10]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][10]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux21~15_combout\);

\BLOCO_MEM|RAM1|memRAM[52][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(74),
	ena => \BLOCO_MEM|RAM1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[52][10]~q\);

\BLOCO_MEM|RAM1|memRAM[60][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(74),
	ena => \BLOCO_MEM|RAM1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[60][10]~q\);

\BLOCO_MEM|RAM1|memRAM[53][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(74),
	ena => \BLOCO_MEM|RAM1|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[53][10]~q\);

\BLOCO_MEM|RAM1|memRAM[61][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(74),
	ena => \BLOCO_MEM|RAM1|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[61][10]~q\);

\BLOCO_MEM|RAM1|Mux21~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux21~16_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[61][10]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[53][10]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[60][10]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[52][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][10]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][10]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][10]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][10]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux21~16_combout\);

\BLOCO_MEM|RAM1|memRAM[50][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(74),
	ena => \BLOCO_MEM|RAM1|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[50][10]~q\);

\BLOCO_MEM|RAM1|memRAM[58][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(74),
	ena => \BLOCO_MEM|RAM1|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[58][10]~q\);

\BLOCO_MEM|RAM1|memRAM[51][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(74),
	ena => \BLOCO_MEM|RAM1|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[51][10]~q\);

\BLOCO_MEM|RAM1|memRAM[59][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(74),
	ena => \BLOCO_MEM|RAM1|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[59][10]~q\);

\BLOCO_MEM|RAM1|Mux21~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux21~17_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[59][10]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[51][10]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[58][10]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[50][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][10]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][10]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][10]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][10]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux21~17_combout\);

\BLOCO_MEM|RAM1|memRAM[54][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(74),
	ena => \BLOCO_MEM|RAM1|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[54][10]~q\);

\BLOCO_MEM|RAM1|memRAM[62][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(74),
	ena => \BLOCO_MEM|RAM1|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[62][10]~q\);

\BLOCO_MEM|RAM1|memRAM[55][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(74),
	ena => \BLOCO_MEM|RAM1|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[55][10]~q\);

\BLOCO_MEM|RAM1|memRAM[63][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(74),
	ena => \BLOCO_MEM|RAM1|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[63][10]~q\);

\BLOCO_MEM|RAM1|Mux21~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux21~18_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[63][10]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[55][10]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[62][10]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[54][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][10]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][10]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][10]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][10]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux21~18_combout\);

\BLOCO_MEM|RAM1|Mux21~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux21~19_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux21~18_combout\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux21~17_combout\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|Mux21~16_combout\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux21~15_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux21~15_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux21~16_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux21~17_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux21~18_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux21~19_combout\);

\BLOCO_MEM|RAM1|Mux21~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux21~20_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux21~19_combout\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux21~14_combout\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|Mux21~9_combout\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux21~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux21~4_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux21~9_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux21~14_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux21~19_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux21~20_combout\);

\BLOCO_MEM|RAM1|Dado_out[10]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Dado_out[10]~51_combout\ = (!\EX_MEM|DOUT\(162)) # (\BLOCO_MEM|RAM1|Mux21~20_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111011101110111011101110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|ALT_INV_DOUT\(162),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux21~20_combout\,
	combout => \BLOCO_MEM|RAM1|Dado_out[10]~51_combout\);

\MEM_WB|DOUT[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_MEM|RAM1|Dado_out[10]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(42));

\BLOCO_EX|ULA1|ULA11|InverterOuNao|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA11|InverterOuNao|saida_MUX[0]~0_combout\ = !\ID_EX|DOUT\(2) $ (((!\ID_EX|DOUT\(180) & ((!\ID_EX|DOUT\(23)))) # (\ID_EX|DOUT\(180) & (!\ID_EX|DOUT\(113)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011010011010010101101001101001010110100110100101011010011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(2),
	datab => \ID_EX|ALT_INV_DOUT\(180),
	datac => \ID_EX|ALT_INV_DOUT\(113),
	datad => \ID_EX|ALT_INV_DOUT\(23),
	combout => \BLOCO_EX|ULA1|ULA11|InverterOuNao|saida_MUX[0]~0_combout\);

\BLOCO_EX|ULA1|ULA11|MuxOperacao|MUX_OUT[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA11|MuxOperacao|MUX_OUT[0]~1_combout\ = ( \ID_EX|DOUT\(54) & ( \BLOCO_EX|ULA1|ULA10|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\ID_EX|DOUT\(0) & ((!\ID_EX|DOUT\(55) & (!\BLOCO_EX|ULA1|ULA11|InverterOuNao|saida_MUX[0]~0_combout\ & 
-- \ID_EX|DOUT\(1))) # (\ID_EX|DOUT\(55) & (\BLOCO_EX|ULA1|ULA11|InverterOuNao|saida_MUX[0]~0_combout\)))) # (\ID_EX|DOUT\(0) & (!\ID_EX|DOUT\(1) & ((\BLOCO_EX|ULA1|ULA11|InverterOuNao|saida_MUX[0]~0_combout\) # (\ID_EX|DOUT\(55))))) ) ) ) # ( 
-- !\ID_EX|DOUT\(54) & ( \BLOCO_EX|ULA1|ULA10|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\ID_EX|DOUT\(0) & ((!\ID_EX|DOUT\(55) & (!\BLOCO_EX|ULA1|ULA11|InverterOuNao|saida_MUX[0]~0_combout\ & \ID_EX|DOUT\(1))) # (\ID_EX|DOUT\(55) & 
-- (\BLOCO_EX|ULA1|ULA11|InverterOuNao|saida_MUX[0]~0_combout\)))) # (\ID_EX|DOUT\(0) & (!\ID_EX|DOUT\(1) & ((\BLOCO_EX|ULA1|ULA11|InverterOuNao|saida_MUX[0]~0_combout\) # (\ID_EX|DOUT\(55))))) ) ) ) # ( \ID_EX|DOUT\(54) & ( 
-- !\BLOCO_EX|ULA1|ULA10|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\ID_EX|DOUT\(0) & ((!\ID_EX|DOUT\(55) & (!\BLOCO_EX|ULA1|ULA11|InverterOuNao|saida_MUX[0]~0_combout\ & \ID_EX|DOUT\(1))) # (\ID_EX|DOUT\(55) & 
-- (\BLOCO_EX|ULA1|ULA11|InverterOuNao|saida_MUX[0]~0_combout\)))) # (\ID_EX|DOUT\(0) & (!\ID_EX|DOUT\(1) & ((\BLOCO_EX|ULA1|ULA11|InverterOuNao|saida_MUX[0]~0_combout\) # (\ID_EX|DOUT\(55))))) ) ) ) # ( !\ID_EX|DOUT\(54) & ( 
-- !\BLOCO_EX|ULA1|ULA10|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\ID_EX|DOUT\(55) & (\BLOCO_EX|ULA1|ULA11|InverterOuNao|saida_MUX[0]~0_combout\ & (!\ID_EX|DOUT\(1) $ (!\ID_EX|DOUT\(0))))) # (\ID_EX|DOUT\(55) & (!\ID_EX|DOUT\(1) $ 
-- (((!\BLOCO_EX|ULA1|ULA11|InverterOuNao|saida_MUX[0]~0_combout\ & !\ID_EX|DOUT\(0)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011001110000000110010111000000011001011100000001100101110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(55),
	datab => \BLOCO_EX|ULA1|ULA11|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datac => \ID_EX|ALT_INV_DOUT\(1),
	datad => \ID_EX|ALT_INV_DOUT\(0),
	datae => \ID_EX|ALT_INV_DOUT\(54),
	dataf => \BLOCO_EX|ULA1|ULA10|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \BLOCO_EX|ULA1|ULA11|MuxOperacao|MUX_OUT[0]~1_combout\);

\BLOCO_EX|ULA1|ULA11|MuxOperacao|MUX_OUT[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA11|MuxOperacao|MUX_OUT[0]~2_combout\ = !\ID_EX|DOUT\(54) $ (\BLOCO_EX|ULA1|ULA10|InverterOuNao|saida_MUX[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100110011001100110011001100110011001100110011001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(54),
	datab => \BLOCO_EX|ULA1|ULA10|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \BLOCO_EX|ULA1|ULA11|MuxOperacao|MUX_OUT[0]~2_combout\);

\BLOCO_EX|ULA1|ULA11|MuxOperacao|MUX_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA11|MuxOperacao|MUX_OUT[0]~0_combout\ = ( \BLOCO_EX|ULA1|ULA11|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \BLOCO_EX|ULA1|ULA11|MuxOperacao|MUX_OUT[0]~2_combout\ & ( (!\ID_EX|DOUT\(1)) # (!\ID_EX|DOUT\(0)) ) ) ) # ( 
-- \BLOCO_EX|ULA1|ULA11|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\BLOCO_EX|ULA1|ULA11|MuxOperacao|MUX_OUT[0]~2_combout\ & ( (!\ID_EX|DOUT\(1)) # ((!\ID_EX|DOUT\(0) & ((\BLOCO_EX|ULA1|ULA9|Somador|cOut~1_combout\) # 
-- (\BLOCO_EX|ULA1|ULA9|Somador|cOut~0_combout\)))) ) ) ) # ( !\BLOCO_EX|ULA1|ULA11|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\BLOCO_EX|ULA1|ULA11|MuxOperacao|MUX_OUT[0]~2_combout\ & ( (\ID_EX|DOUT\(1) & (!\ID_EX|DOUT\(0) & 
-- (!\BLOCO_EX|ULA1|ULA9|Somador|cOut~0_combout\ & !\BLOCO_EX|ULA1|ULA9|Somador|cOut~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000101011101110111000000000000000001110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(1),
	datab => \ID_EX|ALT_INV_DOUT\(0),
	datac => \BLOCO_EX|ULA1|ULA9|Somador|ALT_INV_cOut~0_combout\,
	datad => \BLOCO_EX|ULA1|ULA9|Somador|ALT_INV_cOut~1_combout\,
	datae => \BLOCO_EX|ULA1|ULA11|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \BLOCO_EX|ULA1|ULA11|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\,
	combout => \BLOCO_EX|ULA1|ULA11|MuxOperacao|MUX_OUT[0]~0_combout\);

\MEM_WB|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_EX|ULA1|ULA11|MuxOperacao|MUX_OUT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(10));

\BLOCO_EX|Somador2|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|Somador2|Add0~69_sumout\ = SUM(( \ID_EX|DOUT\(113) ) + ( \ID_EX|DOUT\(151) ) + ( \BLOCO_EX|Somador2|Add0~66\ ))
-- \BLOCO_EX|Somador2|Add0~70\ = CARRY(( \ID_EX|DOUT\(113) ) + ( \ID_EX|DOUT\(151) ) + ( \BLOCO_EX|Somador2|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ID_EX|ALT_INV_DOUT\(113),
	dataf => \ID_EX|ALT_INV_DOUT\(151),
	cin => \BLOCO_EX|Somador2|Add0~66\,
	sumout => \BLOCO_EX|Somador2|Add0~69_sumout\,
	cout => \BLOCO_EX|Somador2|Add0~70\);

\MUX_JR|saida_MUX[10]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_JR|saida_MUX[10]~19_combout\ = ( \BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( \BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( \BLOCO_EX|Somador2|Add0~69_sumout\ ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( \BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( 
-- \BLOCO_IF|Somador1|Add0~69_sumout\ ) ) ) # ( \BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( !\BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( \IF_ID|DOUT\(10) ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( !\BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( 
-- \BLOCO_ID|BANCO_REG|saidaA[10]~122_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_IF|Somador1|ALT_INV_Add0~69_sumout\,
	datab => \BLOCO_EX|Somador2|ALT_INV_Add0~69_sumout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[10]~122_combout\,
	datad => \IF_ID|ALT_INV_DOUT\(10),
	datae => \BLOCO_IF|PC_REG|ALT_INV_DOUT[26]~0_combout\,
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT[0]~1_combout\,
	combout => \MUX_JR|saida_MUX[10]~19_combout\);

\BLOCO_IF|PC_REG|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_JR|saida_MUX[10]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_IF|PC_REG|DOUT\(10));

\BLOCO_IF|Somador1|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_IF|Somador1|Add0~69_sumout\ = SUM(( \BLOCO_IF|PC_REG|DOUT\(10) ) + ( GND ) + ( \BLOCO_IF|Somador1|Add0~66\ ))
-- \BLOCO_IF|Somador1|Add0~70\ = CARRY(( \BLOCO_IF|PC_REG|DOUT\(10) ) + ( GND ) + ( \BLOCO_IF|Somador1|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(10),
	cin => \BLOCO_IF|Somador1|Add0~66\,
	sumout => \BLOCO_IF|Somador1|Add0~69_sumout\,
	cout => \BLOCO_IF|Somador1|Add0~70\);

\IF_ID|DOUT[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_IF|Somador1|Add0~69_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|DOUT\(42));

\ID_EX|DOUT[151]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \IF_ID|DOUT\(42),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(151));

\EX_MEM|DOUT[190]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(151),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(190));

\MEM_WB|DOUT[126]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(190),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(126));

\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[10]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[10]~19_combout\ = ( \MEM_WB|DOUT\(126) & ( (!\MEM_WB|DOUT\(68) & (((\MEM_WB|DOUT\(10))) # (\MEM_WB|DOUT\(69)))) # (\MEM_WB|DOUT\(68) & (!\MEM_WB|DOUT\(69) & (\MEM_WB|DOUT\(42)))) ) ) # ( !\MEM_WB|DOUT\(126) & ( 
-- (!\MEM_WB|DOUT\(69) & ((!\MEM_WB|DOUT\(68) & ((\MEM_WB|DOUT\(10)))) # (\MEM_WB|DOUT\(68) & (\MEM_WB|DOUT\(42))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000000100100011000010011010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(68),
	datab => \MEM_WB|ALT_INV_DOUT\(69),
	datac => \MEM_WB|ALT_INV_DOUT\(42),
	datad => \MEM_WB|ALT_INV_DOUT\(10),
	datae => \MEM_WB|ALT_INV_DOUT\(126),
	combout => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[10]~19_combout\);

\BLOCO_ID|BANCO_REG|registrador[12][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[10]~19_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[12][10]~q\);

\BLOCO_ID|BANCO_REG|saidaA[10]~112\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[10]~112_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[15][10]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[14][10]~q\ ) ) ) # ( \IF_ID|DOUT\(21) 
-- & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[13][10]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[12][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][10]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][10]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][10]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][10]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[10]~112_combout\);

\BLOCO_ID|BANCO_REG|saidaA[10]~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[10]~113_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[7][10]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[6][10]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & 
-- ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[5][10]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[4][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][10]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][10]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][10]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][10]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[10]~113_combout\);

\BLOCO_ID|BANCO_REG|saidaA[10]~114\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[10]~114_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[3][10]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[2][10]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & 
-- ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[1][10]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[0][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][10]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][10]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][10]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][10]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[10]~114_combout\);

\BLOCO_ID|BANCO_REG|saidaA[10]~115\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[10]~115_combout\ = ( \BLOCO_ID|BANCO_REG|saidaA[10]~114_combout\ & ( (!\IF_ID|DOUT\(24) & ((!\IF_ID|DOUT\(23)) # ((\BLOCO_ID|BANCO_REG|saidaA[10]~113_combout\)))) # (\IF_ID|DOUT\(24) & 
-- (((\BLOCO_ID|BANCO_REG|saidaA[10]~112_combout\)))) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[10]~114_combout\ & ( (!\IF_ID|DOUT\(24) & (\IF_ID|DOUT\(23) & ((\BLOCO_ID|BANCO_REG|saidaA[10]~113_combout\)))) # (\IF_ID|DOUT\(24) & 
-- (((\BLOCO_ID|BANCO_REG|saidaA[10]~112_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111100011011010111100000101001001111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(24),
	datab => \IF_ID|ALT_INV_DOUT\(23),
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[10]~112_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[10]~113_combout\,
	datae => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[10]~114_combout\,
	combout => \BLOCO_ID|BANCO_REG|saidaA[10]~115_combout\);

\BLOCO_ID|BANCO_REG|registrador[16][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[10]~19_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[16][10]~q\);

\BLOCO_ID|BANCO_REG|registrador[20][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[10]~19_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[20][10]~q\);

\BLOCO_ID|BANCO_REG|registrador[24][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[10]~19_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[24][10]~q\);

\BLOCO_ID|BANCO_REG|registrador[28][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[10]~19_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[28][10]~q\);

\BLOCO_ID|BANCO_REG|saidaA[10]~116\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[10]~116_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[28][10]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[24][10]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[20][10]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[16][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][10]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][10]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][10]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][10]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[10]~116_combout\);

\BLOCO_ID|BANCO_REG|registrador[17][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[10]~19_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[17][10]~q\);

\BLOCO_ID|BANCO_REG|registrador[21][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[10]~19_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[21][10]~q\);

\BLOCO_ID|BANCO_REG|registrador[25][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[10]~19_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[25][10]~q\);

\BLOCO_ID|BANCO_REG|registrador[29][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[10]~19_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[29][10]~q\);

\BLOCO_ID|BANCO_REG|saidaA[10]~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[10]~117_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[29][10]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[25][10]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[21][10]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[17][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][10]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][10]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][10]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][10]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[10]~117_combout\);

\BLOCO_ID|BANCO_REG|registrador[18][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[10]~19_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[18][10]~q\);

\BLOCO_ID|BANCO_REG|registrador[22][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[10]~19_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[22][10]~q\);

\BLOCO_ID|BANCO_REG|registrador[26][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[10]~19_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[26][10]~q\);

\BLOCO_ID|BANCO_REG|registrador[30][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[10]~19_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[30][10]~q\);

\BLOCO_ID|BANCO_REG|saidaA[10]~118\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[10]~118_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[30][10]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[26][10]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[22][10]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[18][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][10]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][10]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][10]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][10]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[10]~118_combout\);

\BLOCO_ID|BANCO_REG|registrador[19][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[10]~19_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[19][10]~q\);

\BLOCO_ID|BANCO_REG|registrador[23][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[10]~19_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[23][10]~q\);

\BLOCO_ID|BANCO_REG|registrador[27][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[10]~19_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[27][10]~q\);

\BLOCO_ID|BANCO_REG|registrador[31][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[10]~19_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[31][10]~q\);

\BLOCO_ID|BANCO_REG|saidaA[10]~119\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[10]~119_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[31][10]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[27][10]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[23][10]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[19][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][10]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][10]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][10]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][10]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[10]~119_combout\);

\BLOCO_ID|BANCO_REG|saidaA[10]~120\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[10]~120_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[10]~119_combout\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[10]~118_combout\ ) ) ) # ( 
-- \IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[10]~117_combout\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[10]~116_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[10]~116_combout\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[10]~117_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[10]~118_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[10]~119_combout\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[10]~120_combout\);

\BLOCO_ID|BANCO_REG|saidaA[10]~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[10]~121_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[11][10]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[10][10]~q\ ) ) ) # ( \IF_ID|DOUT\(21) 
-- & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[9][10]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[8][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][10]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][10]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][10]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][10]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[10]~121_combout\);

\BLOCO_ID|BANCO_REG|saidaA[10]~122\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[10]~122_combout\ = ( \BLOCO_ID|BANCO_REG|saidaA[10]~120_combout\ & ( \BLOCO_ID|BANCO_REG|saidaA[10]~121_combout\ & ( (((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & \BLOCO_ID|BANCO_REG|saidaA[10]~115_combout\)) # 
-- (\BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\)) # (\IF_ID|DOUT\(25)) ) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[10]~120_combout\ & ( \BLOCO_ID|BANCO_REG|saidaA[10]~121_combout\ & ( ((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[10]~115_combout\)) # (\BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\) ) ) ) # ( \BLOCO_ID|BANCO_REG|saidaA[10]~120_combout\ & ( !\BLOCO_ID|BANCO_REG|saidaA[10]~121_combout\ & ( ((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[10]~115_combout\)) # (\IF_ID|DOUT\(25)) ) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[10]~120_combout\ & ( !\BLOCO_ID|BANCO_REG|saidaA[10]~121_combout\ & ( (\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[10]~115_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010101010111011100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(25),
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~4_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~11_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[10]~115_combout\,
	datae => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[10]~120_combout\,
	dataf => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[10]~121_combout\,
	combout => \BLOCO_ID|BANCO_REG|saidaA[10]~122_combout\);

\ID_EX|DOUT[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|saidaA[10]~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(55));

\BLOCO_EX|ULA1|ULA11|Somador|cOut\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA11|Somador|cOut~combout\ = ( !\ID_EX|DOUT\(55) & ( \BLOCO_EX|ULA1|ULA11|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\ID_EX|DOUT\(54) & ((!\BLOCO_EX|ULA1|ULA10|InverterOuNao|saida_MUX[0]~0_combout\) # 
-- ((!\BLOCO_EX|ULA1|ULA9|Somador|cOut~0_combout\ & !\BLOCO_EX|ULA1|ULA9|Somador|cOut~1_combout\)))) # (\ID_EX|DOUT\(54) & (!\BLOCO_EX|ULA1|ULA9|Somador|cOut~0_combout\ & (!\BLOCO_EX|ULA1|ULA9|Somador|cOut~1_combout\ & 
-- !\BLOCO_EX|ULA1|ULA10|InverterOuNao|saida_MUX[0]~0_combout\))) ) ) ) # ( \ID_EX|DOUT\(55) & ( !\BLOCO_EX|ULA1|ULA11|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\ID_EX|DOUT\(54) & ((!\BLOCO_EX|ULA1|ULA10|InverterOuNao|saida_MUX[0]~0_combout\) # 
-- ((!\BLOCO_EX|ULA1|ULA9|Somador|cOut~0_combout\ & !\BLOCO_EX|ULA1|ULA9|Somador|cOut~1_combout\)))) # (\ID_EX|DOUT\(54) & (!\BLOCO_EX|ULA1|ULA9|Somador|cOut~0_combout\ & (!\BLOCO_EX|ULA1|ULA9|Somador|cOut~1_combout\ & 
-- !\BLOCO_EX|ULA1|ULA10|InverterOuNao|saida_MUX[0]~0_combout\))) ) ) ) # ( !\ID_EX|DOUT\(55) & ( !\BLOCO_EX|ULA1|ULA11|InverterOuNao|saida_MUX[0]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111110001000000011111000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_EX|ULA1|ULA9|Somador|ALT_INV_cOut~0_combout\,
	datab => \BLOCO_EX|ULA1|ULA9|Somador|ALT_INV_cOut~1_combout\,
	datac => \ID_EX|ALT_INV_DOUT\(54),
	datad => \BLOCO_EX|ULA1|ULA10|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datae => \ID_EX|ALT_INV_DOUT\(55),
	dataf => \BLOCO_EX|ULA1|ULA11|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \BLOCO_EX|ULA1|ULA11|Somador|cOut~combout\);

\BLOCO_ID|BANCO_REG|registrador[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[11]~17_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[0][11]~q\);

\BLOCO_ID|BANCO_REG|registrador[4][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[11]~17_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[4][11]~q\);

\BLOCO_ID|BANCO_REG|registrador[8][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[11]~17_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[8][11]~q\);

\BLOCO_ID|BANCO_REG|saidaB[11]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[11]~55_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[12][11]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[8][11]~q\ ) ) ) # ( \IF_ID|DOUT\(18) & 
-- ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[4][11]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[0][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][11]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][11]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][11]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][11]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[11]~55_combout\);

\BLOCO_ID|BANCO_REG|registrador[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[11]~17_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[1][11]~q\);

\BLOCO_ID|BANCO_REG|registrador[5][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[11]~17_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[5][11]~q\);

\BLOCO_ID|BANCO_REG|registrador[9][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[11]~17_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[9][11]~q\);

\BLOCO_ID|BANCO_REG|registrador[13][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[11]~17_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[13][11]~q\);

\BLOCO_ID|BANCO_REG|saidaB[11]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[11]~56_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[13][11]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[9][11]~q\ ) ) ) # ( \IF_ID|DOUT\(18) & 
-- ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[5][11]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[1][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][11]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][11]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][11]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][11]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[11]~56_combout\);

\BLOCO_ID|BANCO_REG|registrador[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[11]~17_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[2][11]~q\);

\BLOCO_ID|BANCO_REG|registrador[6][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[11]~17_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[6][11]~q\);

\BLOCO_ID|BANCO_REG|registrador[10][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[11]~17_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[10][11]~q\);

\BLOCO_ID|BANCO_REG|registrador[14][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[11]~17_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[14][11]~q\);

\BLOCO_ID|BANCO_REG|saidaB[11]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[11]~57_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[14][11]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[10][11]~q\ ) ) ) # ( \IF_ID|DOUT\(18) 
-- & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[6][11]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[2][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][11]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][11]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][11]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][11]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[11]~57_combout\);

\BLOCO_ID|BANCO_REG|registrador[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[11]~17_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[3][11]~q\);

\BLOCO_ID|BANCO_REG|registrador[7][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[11]~17_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[7][11]~q\);

\BLOCO_ID|BANCO_REG|registrador[11][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[11]~17_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[11][11]~q\);

\BLOCO_ID|BANCO_REG|registrador[15][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[11]~17_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[15][11]~q\);

\BLOCO_ID|BANCO_REG|saidaB[11]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[11]~58_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[15][11]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[11][11]~q\ ) ) ) # ( \IF_ID|DOUT\(18) 
-- & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[7][11]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[3][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][11]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][11]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][11]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][11]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[11]~58_combout\);

\BLOCO_ID|BANCO_REG|saidaB[11]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[11]~59_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|saidaB[11]~58_combout\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|saidaB[11]~57_combout\ ) ) ) # ( \IF_ID|DOUT\(16) 
-- & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|saidaB[11]~56_combout\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|saidaB[11]~55_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[11]~55_combout\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[11]~56_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[11]~57_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[11]~58_combout\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[11]~59_combout\);

\ID_EX|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|saidaB[11]~59_combout\,
	sclr => \BLOCO_ID|BANCO_REG|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(24));

\EX_MEM|DOUT[75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(75));

\BLOCO_MEM|RAM1|memRAM[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(75),
	ena => \BLOCO_MEM|RAM1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[0][11]~q\);

\BLOCO_MEM|RAM1|memRAM[16][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(75),
	ena => \BLOCO_MEM|RAM1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[16][11]~q\);

\BLOCO_MEM|RAM1|memRAM[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(75),
	ena => \BLOCO_MEM|RAM1|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[2][11]~q\);

\BLOCO_MEM|RAM1|memRAM[18][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(75),
	ena => \BLOCO_MEM|RAM1|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[18][11]~q\);

\BLOCO_MEM|RAM1|Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux20~0_combout\ = ( \MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[18][11]~q\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[2][11]~q\ ) ) ) # ( \MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[16][11]~q\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[0][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][11]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][11]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][11]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][11]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(6),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux20~0_combout\);

\BLOCO_MEM|RAM1|memRAM[8][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(75),
	ena => \BLOCO_MEM|RAM1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[8][11]~q\);

\BLOCO_MEM|RAM1|memRAM[24][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(75),
	ena => \BLOCO_MEM|RAM1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[24][11]~q\);

\BLOCO_MEM|RAM1|memRAM[10][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(75),
	ena => \BLOCO_MEM|RAM1|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[10][11]~q\);

\BLOCO_MEM|RAM1|memRAM[26][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(75),
	ena => \BLOCO_MEM|RAM1|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[26][11]~q\);

\BLOCO_MEM|RAM1|Mux20~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux20~1_combout\ = ( \MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[26][11]~q\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[10][11]~q\ ) ) ) # ( \MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[24][11]~q\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[8][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][11]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][11]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][11]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][11]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(6),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux20~1_combout\);

\BLOCO_MEM|RAM1|memRAM[4][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(75),
	ena => \BLOCO_MEM|RAM1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[4][11]~q\);

\BLOCO_MEM|RAM1|memRAM[20][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(75),
	ena => \BLOCO_MEM|RAM1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[20][11]~q\);

\BLOCO_MEM|RAM1|memRAM[6][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(75),
	ena => \BLOCO_MEM|RAM1|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[6][11]~q\);

\BLOCO_MEM|RAM1|memRAM[22][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(75),
	ena => \BLOCO_MEM|RAM1|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[22][11]~q\);

\BLOCO_MEM|RAM1|Mux20~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux20~2_combout\ = ( \MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[22][11]~q\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[6][11]~q\ ) ) ) # ( \MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[20][11]~q\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[4][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][11]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][11]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][11]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][11]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(6),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux20~2_combout\);

\BLOCO_MEM|RAM1|memRAM[12][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(75),
	ena => \BLOCO_MEM|RAM1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[12][11]~q\);

\BLOCO_MEM|RAM1|memRAM[28][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(75),
	ena => \BLOCO_MEM|RAM1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[28][11]~q\);

\BLOCO_MEM|RAM1|memRAM[14][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(75),
	ena => \BLOCO_MEM|RAM1|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[14][11]~q\);

\BLOCO_MEM|RAM1|memRAM[30][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(75),
	ena => \BLOCO_MEM|RAM1|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[30][11]~q\);

\BLOCO_MEM|RAM1|Mux20~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux20~3_combout\ = ( \MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[30][11]~q\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[14][11]~q\ ) ) ) # ( \MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[28][11]~q\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[12][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][11]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][11]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][11]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][11]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(6),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux20~3_combout\);

\BLOCO_MEM|RAM1|Mux20~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux20~4_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux20~3_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux20~2_combout\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|Mux20~1_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux20~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux20~0_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux20~1_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux20~2_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux20~3_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux20~4_combout\);

\BLOCO_MEM|RAM1|memRAM[32][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(75),
	ena => \BLOCO_MEM|RAM1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[32][11]~q\);

\BLOCO_MEM|RAM1|memRAM[40][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(75),
	ena => \BLOCO_MEM|RAM1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[40][11]~q\);

\BLOCO_MEM|RAM1|memRAM[48][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(75),
	ena => \BLOCO_MEM|RAM1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[48][11]~q\);

\BLOCO_MEM|RAM1|memRAM[56][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(75),
	ena => \BLOCO_MEM|RAM1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[56][11]~q\);

\BLOCO_MEM|RAM1|Mux20~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux20~5_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[56][11]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[48][11]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[40][11]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[32][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][11]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][11]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][11]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][11]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux20~5_combout\);

\BLOCO_MEM|RAM1|memRAM[36][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(75),
	ena => \BLOCO_MEM|RAM1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[36][11]~q\);

\BLOCO_MEM|RAM1|memRAM[44][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(75),
	ena => \BLOCO_MEM|RAM1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[44][11]~q\);

\BLOCO_MEM|RAM1|memRAM[52][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(75),
	ena => \BLOCO_MEM|RAM1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[52][11]~q\);

\BLOCO_MEM|RAM1|memRAM[60][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(75),
	ena => \BLOCO_MEM|RAM1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[60][11]~q\);

\BLOCO_MEM|RAM1|Mux20~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux20~6_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[60][11]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[52][11]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[44][11]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[36][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][11]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][11]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][11]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][11]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux20~6_combout\);

\BLOCO_MEM|RAM1|memRAM[34][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(75),
	ena => \BLOCO_MEM|RAM1|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[34][11]~q\);

\BLOCO_MEM|RAM1|memRAM[42][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(75),
	ena => \BLOCO_MEM|RAM1|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[42][11]~q\);

\BLOCO_MEM|RAM1|memRAM[50][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(75),
	ena => \BLOCO_MEM|RAM1|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[50][11]~q\);

\BLOCO_MEM|RAM1|memRAM[58][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(75),
	ena => \BLOCO_MEM|RAM1|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[58][11]~q\);

\BLOCO_MEM|RAM1|Mux20~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux20~7_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[58][11]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[50][11]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[42][11]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[34][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][11]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][11]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][11]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][11]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux20~7_combout\);

\BLOCO_MEM|RAM1|memRAM[38][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(75),
	ena => \BLOCO_MEM|RAM1|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[38][11]~q\);

\BLOCO_MEM|RAM1|memRAM[46][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(75),
	ena => \BLOCO_MEM|RAM1|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[46][11]~q\);

\BLOCO_MEM|RAM1|memRAM[54][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(75),
	ena => \BLOCO_MEM|RAM1|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[54][11]~q\);

\BLOCO_MEM|RAM1|memRAM[62][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(75),
	ena => \BLOCO_MEM|RAM1|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[62][11]~q\);

\BLOCO_MEM|RAM1|Mux20~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux20~8_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[62][11]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[54][11]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[46][11]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[38][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][11]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][11]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][11]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][11]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux20~8_combout\);

\BLOCO_MEM|RAM1|Mux20~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux20~9_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux20~8_combout\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux20~7_combout\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|Mux20~6_combout\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux20~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux20~5_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux20~6_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux20~7_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux20~8_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux20~9_combout\);

\BLOCO_MEM|RAM1|memRAM[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(75),
	ena => \BLOCO_MEM|RAM1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[1][11]~q\);

\BLOCO_MEM|RAM1|memRAM[5][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(75),
	ena => \BLOCO_MEM|RAM1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[5][11]~q\);

\BLOCO_MEM|RAM1|memRAM[17][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(75),
	ena => \BLOCO_MEM|RAM1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[17][11]~q\);

\BLOCO_MEM|RAM1|memRAM[21][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(75),
	ena => \BLOCO_MEM|RAM1|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[21][11]~q\);

\BLOCO_MEM|RAM1|Mux20~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux20~10_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[21][11]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[17][11]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[5][11]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[1][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][11]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][11]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][11]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][11]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux20~10_combout\);

\BLOCO_MEM|RAM1|memRAM[9][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(75),
	ena => \BLOCO_MEM|RAM1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[9][11]~q\);

\BLOCO_MEM|RAM1|memRAM[13][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(75),
	ena => \BLOCO_MEM|RAM1|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[13][11]~q\);

\BLOCO_MEM|RAM1|memRAM[25][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(75),
	ena => \BLOCO_MEM|RAM1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[25][11]~q\);

\BLOCO_MEM|RAM1|memRAM[29][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(75),
	ena => \BLOCO_MEM|RAM1|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[29][11]~q\);

\BLOCO_MEM|RAM1|Mux20~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux20~11_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[29][11]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[25][11]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[13][11]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[9][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][11]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][11]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][11]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][11]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux20~11_combout\);

\BLOCO_MEM|RAM1|memRAM[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(75),
	ena => \BLOCO_MEM|RAM1|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[3][11]~q\);

\BLOCO_MEM|RAM1|memRAM[7][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(75),
	ena => \BLOCO_MEM|RAM1|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[7][11]~q\);

\BLOCO_MEM|RAM1|memRAM[19][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(75),
	ena => \BLOCO_MEM|RAM1|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[19][11]~q\);

\BLOCO_MEM|RAM1|memRAM[23][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(75),
	ena => \BLOCO_MEM|RAM1|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[23][11]~q\);

\BLOCO_MEM|RAM1|Mux20~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux20~12_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[23][11]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[19][11]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[7][11]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[3][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][11]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][11]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][11]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][11]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux20~12_combout\);

\BLOCO_MEM|RAM1|memRAM[11][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(75),
	ena => \BLOCO_MEM|RAM1|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[11][11]~q\);

\BLOCO_MEM|RAM1|memRAM[15][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(75),
	ena => \BLOCO_MEM|RAM1|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[15][11]~q\);

\BLOCO_MEM|RAM1|memRAM[27][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(75),
	ena => \BLOCO_MEM|RAM1|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[27][11]~q\);

\BLOCO_MEM|RAM1|memRAM[31][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(75),
	ena => \BLOCO_MEM|RAM1|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[31][11]~q\);

\BLOCO_MEM|RAM1|Mux20~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux20~13_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[31][11]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[27][11]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[15][11]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[11][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][11]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][11]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][11]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][11]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux20~13_combout\);

\BLOCO_MEM|RAM1|Mux20~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux20~14_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux20~13_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux20~12_combout\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|Mux20~11_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux20~10_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux20~10_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux20~11_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux20~12_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux20~13_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux20~14_combout\);

\BLOCO_MEM|RAM1|memRAM[33][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(75),
	ena => \BLOCO_MEM|RAM1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[33][11]~q\);

\BLOCO_MEM|RAM1|memRAM[49][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(75),
	ena => \BLOCO_MEM|RAM1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[49][11]~q\);

\BLOCO_MEM|RAM1|memRAM[35][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(75),
	ena => \BLOCO_MEM|RAM1|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[35][11]~q\);

\BLOCO_MEM|RAM1|memRAM[51][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(75),
	ena => \BLOCO_MEM|RAM1|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[51][11]~q\);

\BLOCO_MEM|RAM1|Mux20~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux20~15_combout\ = ( \MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[51][11]~q\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[35][11]~q\ ) ) ) # ( \MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[49][11]~q\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[33][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][11]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][11]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][11]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][11]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(6),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux20~15_combout\);

\BLOCO_MEM|RAM1|memRAM[41][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(75),
	ena => \BLOCO_MEM|RAM1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[41][11]~q\);

\BLOCO_MEM|RAM1|memRAM[57][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(75),
	ena => \BLOCO_MEM|RAM1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[57][11]~q\);

\BLOCO_MEM|RAM1|memRAM[43][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(75),
	ena => \BLOCO_MEM|RAM1|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[43][11]~q\);

\BLOCO_MEM|RAM1|memRAM[59][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(75),
	ena => \BLOCO_MEM|RAM1|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[59][11]~q\);

\BLOCO_MEM|RAM1|Mux20~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux20~16_combout\ = ( \MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[59][11]~q\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[43][11]~q\ ) ) ) # ( \MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[57][11]~q\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[41][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][11]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][11]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][11]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][11]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(6),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux20~16_combout\);

\BLOCO_MEM|RAM1|memRAM[37][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(75),
	ena => \BLOCO_MEM|RAM1|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[37][11]~q\);

\BLOCO_MEM|RAM1|memRAM[53][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(75),
	ena => \BLOCO_MEM|RAM1|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[53][11]~q\);

\BLOCO_MEM|RAM1|memRAM[39][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(75),
	ena => \BLOCO_MEM|RAM1|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[39][11]~q\);

\BLOCO_MEM|RAM1|memRAM[55][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(75),
	ena => \BLOCO_MEM|RAM1|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[55][11]~q\);

\BLOCO_MEM|RAM1|Mux20~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux20~17_combout\ = ( \MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[55][11]~q\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[39][11]~q\ ) ) ) # ( \MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[53][11]~q\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[37][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][11]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][11]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][11]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][11]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(6),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux20~17_combout\);

\BLOCO_MEM|RAM1|memRAM[45][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(75),
	ena => \BLOCO_MEM|RAM1|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[45][11]~q\);

\BLOCO_MEM|RAM1|memRAM[61][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(75),
	ena => \BLOCO_MEM|RAM1|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[61][11]~q\);

\BLOCO_MEM|RAM1|memRAM[47][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(75),
	ena => \BLOCO_MEM|RAM1|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[47][11]~q\);

\BLOCO_MEM|RAM1|memRAM[63][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(75),
	ena => \BLOCO_MEM|RAM1|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[63][11]~q\);

\BLOCO_MEM|RAM1|Mux20~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux20~18_combout\ = ( \MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[63][11]~q\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[47][11]~q\ ) ) ) # ( \MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[61][11]~q\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[45][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][11]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][11]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][11]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][11]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(6),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux20~18_combout\);

\BLOCO_MEM|RAM1|Mux20~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux20~19_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux20~18_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux20~17_combout\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|Mux20~16_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux20~15_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux20~15_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux20~16_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux20~17_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux20~18_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux20~19_combout\);

\BLOCO_MEM|RAM1|Mux20~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux20~20_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|Mux20~19_combout\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|Mux20~14_combout\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|Mux20~9_combout\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|Mux20~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux20~4_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux20~9_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux20~14_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux20~19_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux20~20_combout\);

\BLOCO_MEM|RAM1|Dado_out[11]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Dado_out[11]~49_combout\ = (!\EX_MEM|DOUT\(162)) # (\BLOCO_MEM|RAM1|Mux20~20_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111011101110111011101110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|ALT_INV_DOUT\(162),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux20~20_combout\,
	combout => \BLOCO_MEM|RAM1|Dado_out[11]~49_combout\);

\MEM_WB|DOUT[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_MEM|RAM1|Dado_out[11]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(43));

\BLOCO_EX|ULA1|ULA12|InverterOuNao|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA12|InverterOuNao|saida_MUX[0]~0_combout\ = !\ID_EX|DOUT\(2) $ (((!\ID_EX|DOUT\(180) & (!\ID_EX|DOUT\(24))) # (\ID_EX|DOUT\(180) & ((!\ID_EX|DOUT\(120))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101100101101010010110010110101001011001011010100101100101101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(2),
	datab => \ID_EX|ALT_INV_DOUT\(180),
	datac => \ID_EX|ALT_INV_DOUT\(24),
	datad => \ID_EX|ALT_INV_DOUT\(120),
	combout => \BLOCO_EX|ULA1|ULA12|InverterOuNao|saida_MUX[0]~0_combout\);

\BLOCO_EX|ULA1|ULA12|MuxOperacao|MUX_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA12|MuxOperacao|MUX_OUT[0]~0_combout\ = ( \ID_EX|DOUT\(0) & ( (!\ID_EX|DOUT\(1) & ((\BLOCO_EX|ULA1|ULA12|InverterOuNao|saida_MUX[0]~0_combout\) # (\ID_EX|DOUT\(56)))) ) ) # ( !\ID_EX|DOUT\(0) & ( (!\ID_EX|DOUT\(1) & (((\ID_EX|DOUT\(56) & 
-- \BLOCO_EX|ULA1|ULA12|InverterOuNao|saida_MUX[0]~0_combout\)))) # (\ID_EX|DOUT\(1) & (!\BLOCO_EX|ULA1|ULA11|Somador|cOut~combout\ $ (!\ID_EX|DOUT\(56) $ (!\BLOCO_EX|ULA1|ULA12|InverterOuNao|saida_MUX[0]~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110010110001111110000000000000011100101100011111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_EX|ULA1|ULA11|Somador|ALT_INV_cOut~combout\,
	datab => \ID_EX|ALT_INV_DOUT\(56),
	datac => \BLOCO_EX|ULA1|ULA12|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datad => \ID_EX|ALT_INV_DOUT\(1),
	datae => \ID_EX|ALT_INV_DOUT\(0),
	combout => \BLOCO_EX|ULA1|ULA12|MuxOperacao|MUX_OUT[0]~0_combout\);

\MEM_WB|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_EX|ULA1|ULA12|MuxOperacao|MUX_OUT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(11));

\BLOCO_EX|Somador2|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|Somador2|Add0~61_sumout\ = SUM(( \ID_EX|DOUT\(116) ) + ( \ID_EX|DOUT\(152) ) + ( \BLOCO_EX|Somador2|Add0~70\ ))
-- \BLOCO_EX|Somador2|Add0~62\ = CARRY(( \ID_EX|DOUT\(116) ) + ( \ID_EX|DOUT\(152) ) + ( \BLOCO_EX|Somador2|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ID_EX|ALT_INV_DOUT\(116),
	dataf => \ID_EX|ALT_INV_DOUT\(152),
	cin => \BLOCO_EX|Somador2|Add0~70\,
	sumout => \BLOCO_EX|Somador2|Add0~61_sumout\,
	cout => \BLOCO_EX|Somador2|Add0~62\);

\MUX_JR|saida_MUX[11]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_JR|saida_MUX[11]~17_combout\ = ( \BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( \BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( \BLOCO_EX|Somador2|Add0~61_sumout\ ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( \BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( 
-- \BLOCO_IF|Somador1|Add0~61_sumout\ ) ) ) # ( \BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( !\BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( \IF_ID|DOUT\(15) ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( !\BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( 
-- \BLOCO_ID|BANCO_REG|saidaA[11]~133_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_IF|Somador1|ALT_INV_Add0~61_sumout\,
	datab => \BLOCO_EX|Somador2|ALT_INV_Add0~61_sumout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[11]~133_combout\,
	datad => \IF_ID|ALT_INV_DOUT\(15),
	datae => \BLOCO_IF|PC_REG|ALT_INV_DOUT[26]~0_combout\,
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT[0]~1_combout\,
	combout => \MUX_JR|saida_MUX[11]~17_combout\);

\BLOCO_IF|PC_REG|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_JR|saida_MUX[11]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_IF|PC_REG|DOUT\(11));

\BLOCO_IF|Somador1|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_IF|Somador1|Add0~61_sumout\ = SUM(( \BLOCO_IF|PC_REG|DOUT\(11) ) + ( GND ) + ( \BLOCO_IF|Somador1|Add0~70\ ))
-- \BLOCO_IF|Somador1|Add0~62\ = CARRY(( \BLOCO_IF|PC_REG|DOUT\(11) ) + ( GND ) + ( \BLOCO_IF|Somador1|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(11),
	cin => \BLOCO_IF|Somador1|Add0~70\,
	sumout => \BLOCO_IF|Somador1|Add0~61_sumout\,
	cout => \BLOCO_IF|Somador1|Add0~62\);

\IF_ID|DOUT[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_IF|Somador1|Add0~61_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|DOUT\(43));

\ID_EX|DOUT[152]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \IF_ID|DOUT\(43),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(152));

\EX_MEM|DOUT[191]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(152),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(191));

\MEM_WB|DOUT[127]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(191),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(127));

\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[11]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[11]~17_combout\ = ( \MEM_WB|DOUT\(127) & ( (!\MEM_WB|DOUT\(68) & (((\MEM_WB|DOUT\(11))) # (\MEM_WB|DOUT\(69)))) # (\MEM_WB|DOUT\(68) & (!\MEM_WB|DOUT\(69) & (\MEM_WB|DOUT\(43)))) ) ) # ( !\MEM_WB|DOUT\(127) & ( 
-- (!\MEM_WB|DOUT\(69) & ((!\MEM_WB|DOUT\(68) & ((\MEM_WB|DOUT\(11)))) # (\MEM_WB|DOUT\(68) & (\MEM_WB|DOUT\(43))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000000100100011000010011010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(68),
	datab => \MEM_WB|ALT_INV_DOUT\(69),
	datac => \MEM_WB|ALT_INV_DOUT\(43),
	datad => \MEM_WB|ALT_INV_DOUT\(11),
	datae => \MEM_WB|ALT_INV_DOUT\(127),
	combout => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[11]~17_combout\);

\BLOCO_ID|BANCO_REG|registrador[12][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[11]~17_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[12][11]~q\);

\BLOCO_ID|BANCO_REG|saidaA[11]~123\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[11]~123_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[15][11]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[14][11]~q\ ) ) ) # ( \IF_ID|DOUT\(21) 
-- & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[13][11]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[12][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][11]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][11]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][11]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][11]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[11]~123_combout\);

\BLOCO_ID|BANCO_REG|saidaA[11]~124\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[11]~124_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[7][11]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[6][11]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & 
-- ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[5][11]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[4][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][11]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][11]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][11]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][11]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[11]~124_combout\);

\BLOCO_ID|BANCO_REG|saidaA[11]~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[11]~125_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[3][11]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[2][11]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & 
-- ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[1][11]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[0][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][11]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][11]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][11]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][11]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[11]~125_combout\);

\BLOCO_ID|BANCO_REG|saidaA[11]~126\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[11]~126_combout\ = ( \BLOCO_ID|BANCO_REG|saidaA[11]~125_combout\ & ( (!\IF_ID|DOUT\(24) & ((!\IF_ID|DOUT\(23)) # ((\BLOCO_ID|BANCO_REG|saidaA[11]~124_combout\)))) # (\IF_ID|DOUT\(24) & 
-- (((\BLOCO_ID|BANCO_REG|saidaA[11]~123_combout\)))) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[11]~125_combout\ & ( (!\IF_ID|DOUT\(24) & (\IF_ID|DOUT\(23) & ((\BLOCO_ID|BANCO_REG|saidaA[11]~124_combout\)))) # (\IF_ID|DOUT\(24) & 
-- (((\BLOCO_ID|BANCO_REG|saidaA[11]~123_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111100011011010111100000101001001111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(24),
	datab => \IF_ID|ALT_INV_DOUT\(23),
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[11]~123_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[11]~124_combout\,
	datae => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[11]~125_combout\,
	combout => \BLOCO_ID|BANCO_REG|saidaA[11]~126_combout\);

\BLOCO_ID|BANCO_REG|registrador[16][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[11]~17_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[16][11]~q\);

\BLOCO_ID|BANCO_REG|registrador[20][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[11]~17_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[20][11]~q\);

\BLOCO_ID|BANCO_REG|registrador[24][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[11]~17_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[24][11]~q\);

\BLOCO_ID|BANCO_REG|registrador[28][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[11]~17_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[28][11]~q\);

\BLOCO_ID|BANCO_REG|saidaA[11]~127\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[11]~127_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[28][11]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[24][11]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[20][11]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[16][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][11]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][11]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][11]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][11]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[11]~127_combout\);

\BLOCO_ID|BANCO_REG|registrador[17][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[11]~17_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[17][11]~q\);

\BLOCO_ID|BANCO_REG|registrador[21][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[11]~17_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[21][11]~q\);

\BLOCO_ID|BANCO_REG|registrador[25][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[11]~17_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[25][11]~q\);

\BLOCO_ID|BANCO_REG|registrador[29][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[11]~17_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[29][11]~q\);

\BLOCO_ID|BANCO_REG|saidaA[11]~128\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[11]~128_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[29][11]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[25][11]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[21][11]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[17][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][11]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][11]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][11]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][11]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[11]~128_combout\);

\BLOCO_ID|BANCO_REG|registrador[18][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[11]~17_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[18][11]~q\);

\BLOCO_ID|BANCO_REG|registrador[22][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[11]~17_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[22][11]~q\);

\BLOCO_ID|BANCO_REG|registrador[26][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[11]~17_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[26][11]~q\);

\BLOCO_ID|BANCO_REG|registrador[30][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[11]~17_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[30][11]~q\);

\BLOCO_ID|BANCO_REG|saidaA[11]~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[11]~129_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[30][11]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[26][11]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[22][11]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[18][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][11]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][11]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][11]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][11]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[11]~129_combout\);

\BLOCO_ID|BANCO_REG|registrador[19][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[11]~17_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[19][11]~q\);

\BLOCO_ID|BANCO_REG|registrador[23][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[11]~17_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[23][11]~q\);

\BLOCO_ID|BANCO_REG|registrador[27][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[11]~17_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[27][11]~q\);

\BLOCO_ID|BANCO_REG|registrador[31][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[11]~17_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[31][11]~q\);

\BLOCO_ID|BANCO_REG|saidaA[11]~130\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[11]~130_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[31][11]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[27][11]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[23][11]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[19][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][11]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][11]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][11]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][11]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[11]~130_combout\);

\BLOCO_ID|BANCO_REG|saidaA[11]~131\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[11]~131_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[11]~130_combout\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[11]~129_combout\ ) ) ) # ( 
-- \IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[11]~128_combout\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[11]~127_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[11]~127_combout\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[11]~128_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[11]~129_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[11]~130_combout\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[11]~131_combout\);

\BLOCO_ID|BANCO_REG|saidaA[11]~132\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[11]~132_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[11][11]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[10][11]~q\ ) ) ) # ( \IF_ID|DOUT\(21) 
-- & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[9][11]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[8][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][11]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][11]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][11]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][11]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[11]~132_combout\);

\BLOCO_ID|BANCO_REG|saidaA[11]~133\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[11]~133_combout\ = ( \BLOCO_ID|BANCO_REG|saidaA[11]~131_combout\ & ( \BLOCO_ID|BANCO_REG|saidaA[11]~132_combout\ & ( (((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & \BLOCO_ID|BANCO_REG|saidaA[11]~126_combout\)) # 
-- (\BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\)) # (\IF_ID|DOUT\(25)) ) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[11]~131_combout\ & ( \BLOCO_ID|BANCO_REG|saidaA[11]~132_combout\ & ( ((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[11]~126_combout\)) # (\BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\) ) ) ) # ( \BLOCO_ID|BANCO_REG|saidaA[11]~131_combout\ & ( !\BLOCO_ID|BANCO_REG|saidaA[11]~132_combout\ & ( ((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[11]~126_combout\)) # (\IF_ID|DOUT\(25)) ) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[11]~131_combout\ & ( !\BLOCO_ID|BANCO_REG|saidaA[11]~132_combout\ & ( (\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[11]~126_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010101010111011100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(25),
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~4_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~11_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[11]~126_combout\,
	datae => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[11]~131_combout\,
	dataf => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[11]~132_combout\,
	combout => \BLOCO_ID|BANCO_REG|saidaA[11]~133_combout\);

\ID_EX|DOUT[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|saidaA[11]~133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(56));

\BLOCO_ID|BANCO_REG|registrador[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[12]~20_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[0][12]~q\);

\BLOCO_ID|BANCO_REG|registrador[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[12]~20_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[1][12]~q\);

\BLOCO_ID|BANCO_REG|registrador[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[12]~20_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[2][12]~q\);

\BLOCO_ID|BANCO_REG|registrador[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[12]~20_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[3][12]~q\);

\BLOCO_ID|BANCO_REG|saidaB[12]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[12]~60_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[3][12]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[2][12]~q\ ) ) ) # ( \IF_ID|DOUT\(16) & 
-- ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[1][12]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[0][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][12]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][12]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][12]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][12]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[12]~60_combout\);

\BLOCO_ID|BANCO_REG|registrador[4][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[12]~20_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[4][12]~q\);

\BLOCO_ID|BANCO_REG|registrador[5][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[12]~20_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[5][12]~q\);

\BLOCO_ID|BANCO_REG|registrador[6][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[12]~20_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[6][12]~q\);

\BLOCO_ID|BANCO_REG|registrador[7][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[12]~20_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[7][12]~q\);

\BLOCO_ID|BANCO_REG|saidaB[12]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[12]~61_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[7][12]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[6][12]~q\ ) ) ) # ( \IF_ID|DOUT\(16) & 
-- ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[5][12]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[4][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][12]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][12]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][12]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][12]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[12]~61_combout\);

\BLOCO_ID|BANCO_REG|registrador[8][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[12]~20_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[8][12]~q\);

\BLOCO_ID|BANCO_REG|registrador[9][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[12]~20_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[9][12]~q\);

\BLOCO_ID|BANCO_REG|registrador[10][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[12]~20_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[10][12]~q\);

\BLOCO_ID|BANCO_REG|registrador[11][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[12]~20_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[11][12]~q\);

\BLOCO_ID|BANCO_REG|saidaB[12]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[12]~62_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[11][12]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[10][12]~q\ ) ) ) # ( \IF_ID|DOUT\(16) 
-- & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[9][12]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[8][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][12]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][12]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][12]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][12]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[12]~62_combout\);

\BLOCO_ID|BANCO_REG|registrador[13][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[12]~20_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[13][12]~q\);

\BLOCO_ID|BANCO_REG|registrador[14][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[12]~20_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[14][12]~q\);

\BLOCO_ID|BANCO_REG|registrador[15][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[12]~20_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[15][12]~q\);

\BLOCO_ID|BANCO_REG|saidaB[12]~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[12]~63_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[15][12]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[14][12]~q\ ) ) ) # ( \IF_ID|DOUT\(16) 
-- & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[13][12]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[12][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][12]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][12]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][12]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][12]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[12]~63_combout\);

\BLOCO_ID|BANCO_REG|saidaB[12]~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[12]~64_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|saidaB[12]~63_combout\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|saidaB[12]~62_combout\ ) ) ) # ( \IF_ID|DOUT\(18) 
-- & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|saidaB[12]~61_combout\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|saidaB[12]~60_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[12]~60_combout\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[12]~61_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[12]~62_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[12]~63_combout\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[12]~64_combout\);

\ID_EX|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|saidaB[12]~64_combout\,
	sclr => \BLOCO_ID|BANCO_REG|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(25));

\EX_MEM|DOUT[76]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(76));

\BLOCO_MEM|RAM1|memRAM[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(76),
	ena => \BLOCO_MEM|RAM1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[0][12]~q\);

\BLOCO_MEM|RAM1|memRAM[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(76),
	ena => \BLOCO_MEM|RAM1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[1][12]~q\);

\BLOCO_MEM|RAM1|memRAM[16][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(76),
	ena => \BLOCO_MEM|RAM1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[16][12]~q\);

\BLOCO_MEM|RAM1|memRAM[17][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(76),
	ena => \BLOCO_MEM|RAM1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[17][12]~q\);

\BLOCO_MEM|RAM1|Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux19~0_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[17][12]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[16][12]~q\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[1][12]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[0][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][12]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][12]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][12]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][12]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux19~0_combout\);

\BLOCO_MEM|RAM1|memRAM[8][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(76),
	ena => \BLOCO_MEM|RAM1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[8][12]~q\);

\BLOCO_MEM|RAM1|memRAM[9][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(76),
	ena => \BLOCO_MEM|RAM1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[9][12]~q\);

\BLOCO_MEM|RAM1|memRAM[24][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(76),
	ena => \BLOCO_MEM|RAM1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[24][12]~q\);

\BLOCO_MEM|RAM1|memRAM[25][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(76),
	ena => \BLOCO_MEM|RAM1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[25][12]~q\);

\BLOCO_MEM|RAM1|Mux19~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux19~1_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[25][12]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[24][12]~q\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[9][12]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[8][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][12]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][12]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][12]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][12]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux19~1_combout\);

\BLOCO_MEM|RAM1|memRAM[4][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(76),
	ena => \BLOCO_MEM|RAM1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[4][12]~q\);

\BLOCO_MEM|RAM1|memRAM[5][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(76),
	ena => \BLOCO_MEM|RAM1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[5][12]~q\);

\BLOCO_MEM|RAM1|memRAM[20][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(76),
	ena => \BLOCO_MEM|RAM1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[20][12]~q\);

\BLOCO_MEM|RAM1|memRAM[21][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(76),
	ena => \BLOCO_MEM|RAM1|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[21][12]~q\);

\BLOCO_MEM|RAM1|Mux19~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux19~2_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[21][12]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[20][12]~q\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[5][12]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[4][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][12]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][12]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][12]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][12]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux19~2_combout\);

\BLOCO_MEM|RAM1|memRAM[12][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(76),
	ena => \BLOCO_MEM|RAM1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[12][12]~q\);

\BLOCO_MEM|RAM1|memRAM[13][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(76),
	ena => \BLOCO_MEM|RAM1|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[13][12]~q\);

\BLOCO_MEM|RAM1|memRAM[28][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(76),
	ena => \BLOCO_MEM|RAM1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[28][12]~q\);

\BLOCO_MEM|RAM1|memRAM[29][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(76),
	ena => \BLOCO_MEM|RAM1|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[29][12]~q\);

\BLOCO_MEM|RAM1|Mux19~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux19~3_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[29][12]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[28][12]~q\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[13][12]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[12][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][12]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][12]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][12]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][12]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux19~3_combout\);

\BLOCO_MEM|RAM1|Mux19~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux19~4_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux19~3_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux19~2_combout\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|Mux19~1_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux19~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux19~0_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux19~1_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux19~2_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux19~3_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux19~4_combout\);

\BLOCO_MEM|RAM1|memRAM[32][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(76),
	ena => \BLOCO_MEM|RAM1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[32][12]~q\);

\BLOCO_MEM|RAM1|memRAM[40][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(76),
	ena => \BLOCO_MEM|RAM1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[40][12]~q\);

\BLOCO_MEM|RAM1|memRAM[33][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(76),
	ena => \BLOCO_MEM|RAM1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[33][12]~q\);

\BLOCO_MEM|RAM1|memRAM[41][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(76),
	ena => \BLOCO_MEM|RAM1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[41][12]~q\);

\BLOCO_MEM|RAM1|Mux19~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux19~5_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[41][12]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[33][12]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[40][12]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[32][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][12]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][12]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][12]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][12]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux19~5_combout\);

\BLOCO_MEM|RAM1|memRAM[36][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(76),
	ena => \BLOCO_MEM|RAM1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[36][12]~q\);

\BLOCO_MEM|RAM1|memRAM[44][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(76),
	ena => \BLOCO_MEM|RAM1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[44][12]~q\);

\BLOCO_MEM|RAM1|memRAM[37][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(76),
	ena => \BLOCO_MEM|RAM1|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[37][12]~q\);

\BLOCO_MEM|RAM1|memRAM[45][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(76),
	ena => \BLOCO_MEM|RAM1|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[45][12]~q\);

\BLOCO_MEM|RAM1|Mux19~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux19~6_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[45][12]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[37][12]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[44][12]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[36][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][12]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][12]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][12]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][12]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux19~6_combout\);

\BLOCO_MEM|RAM1|memRAM[48][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(76),
	ena => \BLOCO_MEM|RAM1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[48][12]~q\);

\BLOCO_MEM|RAM1|memRAM[56][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(76),
	ena => \BLOCO_MEM|RAM1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[56][12]~q\);

\BLOCO_MEM|RAM1|memRAM[49][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(76),
	ena => \BLOCO_MEM|RAM1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[49][12]~q\);

\BLOCO_MEM|RAM1|memRAM[57][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(76),
	ena => \BLOCO_MEM|RAM1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[57][12]~q\);

\BLOCO_MEM|RAM1|Mux19~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux19~7_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[57][12]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[49][12]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[56][12]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[48][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][12]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][12]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][12]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][12]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux19~7_combout\);

\BLOCO_MEM|RAM1|memRAM[52][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(76),
	ena => \BLOCO_MEM|RAM1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[52][12]~q\);

\BLOCO_MEM|RAM1|memRAM[60][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(76),
	ena => \BLOCO_MEM|RAM1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[60][12]~q\);

\BLOCO_MEM|RAM1|memRAM[53][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(76),
	ena => \BLOCO_MEM|RAM1|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[53][12]~q\);

\BLOCO_MEM|RAM1|memRAM[61][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(76),
	ena => \BLOCO_MEM|RAM1|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[61][12]~q\);

\BLOCO_MEM|RAM1|Mux19~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux19~8_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[61][12]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[53][12]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[60][12]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[52][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][12]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][12]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][12]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][12]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux19~8_combout\);

\BLOCO_MEM|RAM1|Mux19~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux19~9_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux19~8_combout\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux19~7_combout\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|Mux19~6_combout\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux19~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux19~5_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux19~6_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux19~7_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux19~8_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux19~9_combout\);

\BLOCO_MEM|RAM1|memRAM[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(76),
	ena => \BLOCO_MEM|RAM1|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[2][12]~q\);

\BLOCO_MEM|RAM1|memRAM[6][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(76),
	ena => \BLOCO_MEM|RAM1|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[6][12]~q\);

\BLOCO_MEM|RAM1|memRAM[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(76),
	ena => \BLOCO_MEM|RAM1|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[3][12]~q\);

\BLOCO_MEM|RAM1|memRAM[7][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(76),
	ena => \BLOCO_MEM|RAM1|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[7][12]~q\);

\BLOCO_MEM|RAM1|Mux19~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux19~10_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[7][12]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[3][12]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[6][12]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[2][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][12]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][12]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][12]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][12]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux19~10_combout\);

\BLOCO_MEM|RAM1|memRAM[10][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(76),
	ena => \BLOCO_MEM|RAM1|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[10][12]~q\);

\BLOCO_MEM|RAM1|memRAM[14][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(76),
	ena => \BLOCO_MEM|RAM1|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[14][12]~q\);

\BLOCO_MEM|RAM1|memRAM[11][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(76),
	ena => \BLOCO_MEM|RAM1|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[11][12]~q\);

\BLOCO_MEM|RAM1|memRAM[15][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(76),
	ena => \BLOCO_MEM|RAM1|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[15][12]~q\);

\BLOCO_MEM|RAM1|Mux19~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux19~11_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[15][12]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[11][12]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[14][12]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[10][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][12]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][12]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][12]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][12]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux19~11_combout\);

\BLOCO_MEM|RAM1|memRAM[18][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(76),
	ena => \BLOCO_MEM|RAM1|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[18][12]~q\);

\BLOCO_MEM|RAM1|memRAM[22][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(76),
	ena => \BLOCO_MEM|RAM1|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[22][12]~q\);

\BLOCO_MEM|RAM1|memRAM[19][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(76),
	ena => \BLOCO_MEM|RAM1|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[19][12]~q\);

\BLOCO_MEM|RAM1|memRAM[23][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(76),
	ena => \BLOCO_MEM|RAM1|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[23][12]~q\);

\BLOCO_MEM|RAM1|Mux19~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux19~12_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[23][12]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[19][12]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[22][12]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[18][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][12]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][12]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][12]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][12]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux19~12_combout\);

\BLOCO_MEM|RAM1|memRAM[26][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(76),
	ena => \BLOCO_MEM|RAM1|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[26][12]~q\);

\BLOCO_MEM|RAM1|memRAM[30][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(76),
	ena => \BLOCO_MEM|RAM1|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[30][12]~q\);

\BLOCO_MEM|RAM1|memRAM[27][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(76),
	ena => \BLOCO_MEM|RAM1|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[27][12]~q\);

\BLOCO_MEM|RAM1|memRAM[31][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(76),
	ena => \BLOCO_MEM|RAM1|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[31][12]~q\);

\BLOCO_MEM|RAM1|Mux19~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux19~13_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[31][12]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[27][12]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[30][12]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[26][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][12]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][12]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][12]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][12]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux19~13_combout\);

\BLOCO_MEM|RAM1|Mux19~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux19~14_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux19~13_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux19~12_combout\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|Mux19~11_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux19~10_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux19~10_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux19~11_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux19~12_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux19~13_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux19~14_combout\);

\BLOCO_MEM|RAM1|memRAM[34][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(76),
	ena => \BLOCO_MEM|RAM1|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[34][12]~q\);

\BLOCO_MEM|RAM1|memRAM[35][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(76),
	ena => \BLOCO_MEM|RAM1|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[35][12]~q\);

\BLOCO_MEM|RAM1|memRAM[50][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(76),
	ena => \BLOCO_MEM|RAM1|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[50][12]~q\);

\BLOCO_MEM|RAM1|memRAM[51][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(76),
	ena => \BLOCO_MEM|RAM1|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[51][12]~q\);

\BLOCO_MEM|RAM1|Mux19~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux19~15_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[51][12]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[50][12]~q\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[35][12]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[34][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][12]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][12]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][12]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][12]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux19~15_combout\);

\BLOCO_MEM|RAM1|memRAM[42][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(76),
	ena => \BLOCO_MEM|RAM1|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[42][12]~q\);

\BLOCO_MEM|RAM1|memRAM[43][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(76),
	ena => \BLOCO_MEM|RAM1|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[43][12]~q\);

\BLOCO_MEM|RAM1|memRAM[58][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(76),
	ena => \BLOCO_MEM|RAM1|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[58][12]~q\);

\BLOCO_MEM|RAM1|memRAM[59][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(76),
	ena => \BLOCO_MEM|RAM1|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[59][12]~q\);

\BLOCO_MEM|RAM1|Mux19~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux19~16_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[59][12]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[58][12]~q\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[43][12]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[42][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][12]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][12]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][12]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][12]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux19~16_combout\);

\BLOCO_MEM|RAM1|memRAM[38][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(76),
	ena => \BLOCO_MEM|RAM1|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[38][12]~q\);

\BLOCO_MEM|RAM1|memRAM[39][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(76),
	ena => \BLOCO_MEM|RAM1|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[39][12]~q\);

\BLOCO_MEM|RAM1|memRAM[54][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(76),
	ena => \BLOCO_MEM|RAM1|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[54][12]~q\);

\BLOCO_MEM|RAM1|memRAM[55][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(76),
	ena => \BLOCO_MEM|RAM1|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[55][12]~q\);

\BLOCO_MEM|RAM1|Mux19~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux19~17_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[55][12]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[54][12]~q\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[39][12]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[38][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][12]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][12]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][12]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][12]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux19~17_combout\);

\BLOCO_MEM|RAM1|memRAM[46][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(76),
	ena => \BLOCO_MEM|RAM1|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[46][12]~q\);

\BLOCO_MEM|RAM1|memRAM[47][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(76),
	ena => \BLOCO_MEM|RAM1|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[47][12]~q\);

\BLOCO_MEM|RAM1|memRAM[62][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(76),
	ena => \BLOCO_MEM|RAM1|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[62][12]~q\);

\BLOCO_MEM|RAM1|memRAM[63][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(76),
	ena => \BLOCO_MEM|RAM1|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[63][12]~q\);

\BLOCO_MEM|RAM1|Mux19~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux19~18_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[63][12]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[62][12]~q\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[47][12]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[46][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][12]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][12]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][12]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][12]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux19~18_combout\);

\BLOCO_MEM|RAM1|Mux19~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux19~19_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux19~18_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux19~17_combout\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|Mux19~16_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux19~15_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux19~15_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux19~16_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux19~17_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux19~18_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux19~19_combout\);

\BLOCO_MEM|RAM1|Mux19~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux19~20_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux19~19_combout\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux19~14_combout\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|Mux19~9_combout\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux19~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux19~4_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux19~9_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux19~14_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux19~19_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux19~20_combout\);

\BLOCO_MEM|RAM1|Dado_out[12]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Dado_out[12]~52_combout\ = (!\EX_MEM|DOUT\(162)) # (\BLOCO_MEM|RAM1|Mux19~20_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111011101110111011101110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|ALT_INV_DOUT\(162),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux19~20_combout\,
	combout => \BLOCO_MEM|RAM1|Dado_out[12]~52_combout\);

\MEM_WB|DOUT[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_MEM|RAM1|Dado_out[12]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(44));

\BLOCO_EX|ULA1|ULA13|InverterOuNao|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA13|InverterOuNao|saida_MUX[0]~0_combout\ = !\ID_EX|DOUT\(2) $ (((!\ID_EX|DOUT\(180) & (!\ID_EX|DOUT\(25))) # (\ID_EX|DOUT\(180) & ((!\ID_EX|DOUT\(121))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101100101101010010110010110101001011001011010100101100101101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(2),
	datab => \ID_EX|ALT_INV_DOUT\(180),
	datac => \ID_EX|ALT_INV_DOUT\(25),
	datad => \ID_EX|ALT_INV_DOUT\(121),
	combout => \BLOCO_EX|ULA1|ULA13|InverterOuNao|saida_MUX[0]~0_combout\);

\BLOCO_EX|ULA1|ULA13|Somador|saida~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA13|Somador|saida~0_combout\ = !\ID_EX|DOUT\(57) $ (!\BLOCO_EX|ULA1|ULA13|InverterOuNao|saida_MUX[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(57),
	datab => \BLOCO_EX|ULA1|ULA13|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \BLOCO_EX|ULA1|ULA13|Somador|saida~0_combout\);

\BLOCO_EX|ULA1|ULA11|MuxOperacao|Equal2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA11|MuxOperacao|Equal2~0_combout\ = (\ID_EX|DOUT\(1) & !\ID_EX|DOUT\(0))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(1),
	datab => \ID_EX|ALT_INV_DOUT\(0),
	combout => \BLOCO_EX|ULA1|ULA11|MuxOperacao|Equal2~0_combout\);

\BLOCO_EX|ULA1|ULA13|MuxOperacao|MUX_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA13|MuxOperacao|MUX_OUT[0]~0_combout\ = (!\ID_EX|DOUT\(1) & ((!\ID_EX|DOUT\(57) & (\BLOCO_EX|ULA1|ULA13|InverterOuNao|saida_MUX[0]~0_combout\ & \ID_EX|DOUT\(0))) # (\ID_EX|DOUT\(57) & ((\ID_EX|DOUT\(0)) # 
-- (\BLOCO_EX|ULA1|ULA13|InverterOuNao|saida_MUX[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000001110000000100000111000000010000011100000001000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(57),
	datab => \BLOCO_EX|ULA1|ULA13|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datac => \ID_EX|ALT_INV_DOUT\(1),
	datad => \ID_EX|ALT_INV_DOUT\(0),
	combout => \BLOCO_EX|ULA1|ULA13|MuxOperacao|MUX_OUT[0]~0_combout\);

\BLOCO_EX|ULA1|ULA13|MuxOperacao|MUX_OUT[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA13|MuxOperacao|MUX_OUT[0]~1_combout\ = ( \BLOCO_EX|ULA1|ULA11|MuxOperacao|Equal2~0_combout\ & ( \BLOCO_EX|ULA1|ULA13|MuxOperacao|MUX_OUT[0]~0_combout\ ) ) # ( !\BLOCO_EX|ULA1|ULA11|MuxOperacao|Equal2~0_combout\ & ( 
-- \BLOCO_EX|ULA1|ULA13|MuxOperacao|MUX_OUT[0]~0_combout\ ) ) # ( \BLOCO_EX|ULA1|ULA11|MuxOperacao|Equal2~0_combout\ & ( !\BLOCO_EX|ULA1|ULA13|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\BLOCO_EX|ULA1|ULA13|Somador|saida~0_combout\ $ 
-- (((!\BLOCO_EX|ULA1|ULA11|Somador|cOut~combout\ & (!\ID_EX|DOUT\(56) & !\BLOCO_EX|ULA1|ULA12|InverterOuNao|saida_MUX[0]~0_combout\)) # (\BLOCO_EX|ULA1|ULA11|Somador|cOut~combout\ & ((!\ID_EX|DOUT\(56)) # 
-- (!\BLOCO_EX|ULA1|ULA12|InverterOuNao|saida_MUX[0]~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001010111101010011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_EX|ULA1|ULA11|Somador|ALT_INV_cOut~combout\,
	datab => \ID_EX|ALT_INV_DOUT\(56),
	datac => \BLOCO_EX|ULA1|ULA12|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datad => \BLOCO_EX|ULA1|ULA13|Somador|ALT_INV_saida~0_combout\,
	datae => \BLOCO_EX|ULA1|ULA11|MuxOperacao|ALT_INV_Equal2~0_combout\,
	dataf => \BLOCO_EX|ULA1|ULA13|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \BLOCO_EX|ULA1|ULA13|MuxOperacao|MUX_OUT[0]~1_combout\);

\MEM_WB|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_EX|ULA1|ULA13|MuxOperacao|MUX_OUT[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(12));

\BLOCO_EX|Somador2|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|Somador2|Add0~73_sumout\ = SUM(( \ID_EX|DOUT\(113) ) + ( \ID_EX|DOUT\(153) ) + ( \BLOCO_EX|Somador2|Add0~62\ ))
-- \BLOCO_EX|Somador2|Add0~74\ = CARRY(( \ID_EX|DOUT\(113) ) + ( \ID_EX|DOUT\(153) ) + ( \BLOCO_EX|Somador2|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ID_EX|ALT_INV_DOUT\(113),
	dataf => \ID_EX|ALT_INV_DOUT\(153),
	cin => \BLOCO_EX|Somador2|Add0~62\,
	sumout => \BLOCO_EX|Somador2|Add0~73_sumout\,
	cout => \BLOCO_EX|Somador2|Add0~74\);

\MUX_JR|saida_MUX[12]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_JR|saida_MUX[12]~20_combout\ = ( \BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( \BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( \BLOCO_EX|Somador2|Add0~73_sumout\ ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( \BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( 
-- \BLOCO_IF|Somador1|Add0~73_sumout\ ) ) ) # ( \BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( !\BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( \IF_ID|DOUT\(10) ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( !\BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( 
-- \BLOCO_ID|BANCO_REG|saidaA[12]~144_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_IF|Somador1|ALT_INV_Add0~73_sumout\,
	datab => \BLOCO_EX|Somador2|ALT_INV_Add0~73_sumout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[12]~144_combout\,
	datad => \IF_ID|ALT_INV_DOUT\(10),
	datae => \BLOCO_IF|PC_REG|ALT_INV_DOUT[26]~0_combout\,
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT[0]~1_combout\,
	combout => \MUX_JR|saida_MUX[12]~20_combout\);

\BLOCO_IF|PC_REG|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_JR|saida_MUX[12]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_IF|PC_REG|DOUT\(12));

\BLOCO_IF|Somador1|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_IF|Somador1|Add0~73_sumout\ = SUM(( \BLOCO_IF|PC_REG|DOUT\(12) ) + ( GND ) + ( \BLOCO_IF|Somador1|Add0~62\ ))
-- \BLOCO_IF|Somador1|Add0~74\ = CARRY(( \BLOCO_IF|PC_REG|DOUT\(12) ) + ( GND ) + ( \BLOCO_IF|Somador1|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(12),
	cin => \BLOCO_IF|Somador1|Add0~62\,
	sumout => \BLOCO_IF|Somador1|Add0~73_sumout\,
	cout => \BLOCO_IF|Somador1|Add0~74\);

\IF_ID|DOUT[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_IF|Somador1|Add0~73_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|DOUT\(44));

\ID_EX|DOUT[153]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \IF_ID|DOUT\(44),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(153));

\EX_MEM|DOUT[192]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(153),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(192));

\MEM_WB|DOUT[128]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(192),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(128));

\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[12]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[12]~20_combout\ = ( \MEM_WB|DOUT\(128) & ( (!\MEM_WB|DOUT\(68) & (((\MEM_WB|DOUT\(12))) # (\MEM_WB|DOUT\(69)))) # (\MEM_WB|DOUT\(68) & (!\MEM_WB|DOUT\(69) & (\MEM_WB|DOUT\(44)))) ) ) # ( !\MEM_WB|DOUT\(128) & ( 
-- (!\MEM_WB|DOUT\(69) & ((!\MEM_WB|DOUT\(68) & ((\MEM_WB|DOUT\(12)))) # (\MEM_WB|DOUT\(68) & (\MEM_WB|DOUT\(44))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000000100100011000010011010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(68),
	datab => \MEM_WB|ALT_INV_DOUT\(69),
	datac => \MEM_WB|ALT_INV_DOUT\(44),
	datad => \MEM_WB|ALT_INV_DOUT\(12),
	datae => \MEM_WB|ALT_INV_DOUT\(128),
	combout => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[12]~20_combout\);

\BLOCO_ID|BANCO_REG|registrador[12][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[12]~20_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[12][12]~q\);

\BLOCO_ID|BANCO_REG|saidaA[12]~134\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[12]~134_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[15][12]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[14][12]~q\ ) ) ) # ( \IF_ID|DOUT\(21) 
-- & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[13][12]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[12][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][12]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][12]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][12]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][12]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[12]~134_combout\);

\BLOCO_ID|BANCO_REG|saidaA[12]~135\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[12]~135_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[7][12]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[6][12]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & 
-- ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[5][12]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[4][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][12]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][12]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][12]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][12]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[12]~135_combout\);

\BLOCO_ID|BANCO_REG|saidaA[12]~136\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[12]~136_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[3][12]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[2][12]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & 
-- ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[1][12]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[0][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][12]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][12]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][12]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][12]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[12]~136_combout\);

\BLOCO_ID|BANCO_REG|saidaA[12]~137\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[12]~137_combout\ = ( \BLOCO_ID|BANCO_REG|saidaA[12]~136_combout\ & ( (!\IF_ID|DOUT\(24) & ((!\IF_ID|DOUT\(23)) # ((\BLOCO_ID|BANCO_REG|saidaA[12]~135_combout\)))) # (\IF_ID|DOUT\(24) & 
-- (((\BLOCO_ID|BANCO_REG|saidaA[12]~134_combout\)))) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[12]~136_combout\ & ( (!\IF_ID|DOUT\(24) & (\IF_ID|DOUT\(23) & ((\BLOCO_ID|BANCO_REG|saidaA[12]~135_combout\)))) # (\IF_ID|DOUT\(24) & 
-- (((\BLOCO_ID|BANCO_REG|saidaA[12]~134_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111100011011010111100000101001001111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(24),
	datab => \IF_ID|ALT_INV_DOUT\(23),
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[12]~134_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[12]~135_combout\,
	datae => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[12]~136_combout\,
	combout => \BLOCO_ID|BANCO_REG|saidaA[12]~137_combout\);

\BLOCO_ID|BANCO_REG|registrador[16][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[12]~20_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[16][12]~q\);

\BLOCO_ID|BANCO_REG|registrador[20][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[12]~20_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[20][12]~q\);

\BLOCO_ID|BANCO_REG|registrador[24][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[12]~20_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[24][12]~q\);

\BLOCO_ID|BANCO_REG|registrador[28][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[12]~20_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[28][12]~q\);

\BLOCO_ID|BANCO_REG|saidaA[12]~138\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[12]~138_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[28][12]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[24][12]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[20][12]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[16][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][12]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][12]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][12]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][12]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[12]~138_combout\);

\BLOCO_ID|BANCO_REG|registrador[17][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[12]~20_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[17][12]~q\);

\BLOCO_ID|BANCO_REG|registrador[21][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[12]~20_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[21][12]~q\);

\BLOCO_ID|BANCO_REG|registrador[25][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[12]~20_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[25][12]~q\);

\BLOCO_ID|BANCO_REG|registrador[29][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[12]~20_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[29][12]~q\);

\BLOCO_ID|BANCO_REG|saidaA[12]~139\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[12]~139_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[29][12]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[25][12]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[21][12]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[17][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][12]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][12]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][12]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][12]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[12]~139_combout\);

\BLOCO_ID|BANCO_REG|registrador[18][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[12]~20_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[18][12]~q\);

\BLOCO_ID|BANCO_REG|registrador[22][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[12]~20_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[22][12]~q\);

\BLOCO_ID|BANCO_REG|registrador[26][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[12]~20_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[26][12]~q\);

\BLOCO_ID|BANCO_REG|registrador[30][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[12]~20_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[30][12]~q\);

\BLOCO_ID|BANCO_REG|saidaA[12]~140\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[12]~140_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[30][12]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[26][12]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[22][12]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[18][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][12]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][12]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][12]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][12]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[12]~140_combout\);

\BLOCO_ID|BANCO_REG|registrador[19][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[12]~20_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[19][12]~q\);

\BLOCO_ID|BANCO_REG|registrador[23][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[12]~20_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[23][12]~q\);

\BLOCO_ID|BANCO_REG|registrador[27][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[12]~20_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[27][12]~q\);

\BLOCO_ID|BANCO_REG|registrador[31][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[12]~20_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[31][12]~q\);

\BLOCO_ID|BANCO_REG|saidaA[12]~141\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[12]~141_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[31][12]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[27][12]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[23][12]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[19][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][12]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][12]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][12]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][12]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[12]~141_combout\);

\BLOCO_ID|BANCO_REG|saidaA[12]~142\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[12]~142_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[12]~141_combout\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[12]~140_combout\ ) ) ) # ( 
-- \IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[12]~139_combout\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[12]~138_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[12]~138_combout\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[12]~139_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[12]~140_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[12]~141_combout\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[12]~142_combout\);

\BLOCO_ID|BANCO_REG|saidaA[12]~143\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[12]~143_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[11][12]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[10][12]~q\ ) ) ) # ( \IF_ID|DOUT\(21) 
-- & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[9][12]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[8][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][12]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][12]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][12]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][12]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[12]~143_combout\);

\BLOCO_ID|BANCO_REG|saidaA[12]~144\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[12]~144_combout\ = ( \BLOCO_ID|BANCO_REG|saidaA[12]~142_combout\ & ( \BLOCO_ID|BANCO_REG|saidaA[12]~143_combout\ & ( (((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & \BLOCO_ID|BANCO_REG|saidaA[12]~137_combout\)) # 
-- (\BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\)) # (\IF_ID|DOUT\(25)) ) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[12]~142_combout\ & ( \BLOCO_ID|BANCO_REG|saidaA[12]~143_combout\ & ( ((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[12]~137_combout\)) # (\BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\) ) ) ) # ( \BLOCO_ID|BANCO_REG|saidaA[12]~142_combout\ & ( !\BLOCO_ID|BANCO_REG|saidaA[12]~143_combout\ & ( ((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[12]~137_combout\)) # (\IF_ID|DOUT\(25)) ) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[12]~142_combout\ & ( !\BLOCO_ID|BANCO_REG|saidaA[12]~143_combout\ & ( (\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[12]~137_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010101010111011100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(25),
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~4_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~11_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[12]~137_combout\,
	datae => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[12]~142_combout\,
	dataf => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[12]~143_combout\,
	combout => \BLOCO_ID|BANCO_REG|saidaA[12]~144_combout\);

\ID_EX|DOUT[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|saidaA[12]~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(57));

\BLOCO_ID|BANCO_REG|registrador[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[13]~22_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[0][13]~q\);

\BLOCO_ID|BANCO_REG|registrador[4][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[13]~22_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[4][13]~q\);

\BLOCO_ID|BANCO_REG|registrador[8][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[13]~22_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[8][13]~q\);

\BLOCO_ID|BANCO_REG|saidaB[13]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[13]~65_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[12][13]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[8][13]~q\ ) ) ) # ( \IF_ID|DOUT\(18) & 
-- ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[4][13]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[0][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][13]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][13]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][13]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][13]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[13]~65_combout\);

\BLOCO_ID|BANCO_REG|registrador[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[13]~22_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[1][13]~q\);

\BLOCO_ID|BANCO_REG|registrador[5][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[13]~22_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[5][13]~q\);

\BLOCO_ID|BANCO_REG|registrador[9][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[13]~22_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[9][13]~q\);

\BLOCO_ID|BANCO_REG|registrador[13][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[13]~22_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[13][13]~q\);

\BLOCO_ID|BANCO_REG|saidaB[13]~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[13]~66_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[13][13]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[9][13]~q\ ) ) ) # ( \IF_ID|DOUT\(18) & 
-- ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[5][13]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[1][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][13]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][13]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][13]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][13]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[13]~66_combout\);

\BLOCO_ID|BANCO_REG|registrador[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[13]~22_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[2][13]~q\);

\BLOCO_ID|BANCO_REG|registrador[6][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[13]~22_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[6][13]~q\);

\BLOCO_ID|BANCO_REG|registrador[10][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[13]~22_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[10][13]~q\);

\BLOCO_ID|BANCO_REG|registrador[14][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[13]~22_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[14][13]~q\);

\BLOCO_ID|BANCO_REG|saidaB[13]~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[13]~67_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[14][13]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[10][13]~q\ ) ) ) # ( \IF_ID|DOUT\(18) 
-- & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[6][13]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[2][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][13]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][13]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][13]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][13]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[13]~67_combout\);

\BLOCO_ID|BANCO_REG|registrador[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[13]~22_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[3][13]~q\);

\BLOCO_ID|BANCO_REG|registrador[7][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[13]~22_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[7][13]~q\);

\BLOCO_ID|BANCO_REG|registrador[11][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[13]~22_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[11][13]~q\);

\BLOCO_ID|BANCO_REG|registrador[15][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[13]~22_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[15][13]~q\);

\BLOCO_ID|BANCO_REG|saidaB[13]~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[13]~68_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[15][13]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[11][13]~q\ ) ) ) # ( \IF_ID|DOUT\(18) 
-- & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[7][13]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[3][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][13]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][13]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][13]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][13]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[13]~68_combout\);

\BLOCO_ID|BANCO_REG|saidaB[13]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[13]~69_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|saidaB[13]~68_combout\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|saidaB[13]~67_combout\ ) ) ) # ( \IF_ID|DOUT\(16) 
-- & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|saidaB[13]~66_combout\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|saidaB[13]~65_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[13]~65_combout\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[13]~66_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[13]~67_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[13]~68_combout\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[13]~69_combout\);

\ID_EX|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|saidaB[13]~69_combout\,
	sclr => \BLOCO_ID|BANCO_REG|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(26));

\EX_MEM|DOUT[77]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(77));

\BLOCO_MEM|RAM1|memRAM[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(77),
	ena => \BLOCO_MEM|RAM1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[0][13]~q\);

\BLOCO_MEM|RAM1|memRAM[32][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(77),
	ena => \BLOCO_MEM|RAM1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[32][13]~q\);

\BLOCO_MEM|RAM1|memRAM[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(77),
	ena => \BLOCO_MEM|RAM1|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[2][13]~q\);

\BLOCO_MEM|RAM1|memRAM[34][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(77),
	ena => \BLOCO_MEM|RAM1|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[34][13]~q\);

\BLOCO_MEM|RAM1|Mux18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux18~0_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[34][13]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[2][13]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[32][13]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[0][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][13]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][13]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][13]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][13]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux18~0_combout\);

\BLOCO_MEM|RAM1|memRAM[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(77),
	ena => \BLOCO_MEM|RAM1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[1][13]~q\);

\BLOCO_MEM|RAM1|memRAM[33][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(77),
	ena => \BLOCO_MEM|RAM1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[33][13]~q\);

\BLOCO_MEM|RAM1|memRAM[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(77),
	ena => \BLOCO_MEM|RAM1|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[3][13]~q\);

\BLOCO_MEM|RAM1|memRAM[35][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(77),
	ena => \BLOCO_MEM|RAM1|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[35][13]~q\);

\BLOCO_MEM|RAM1|Mux18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux18~1_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[35][13]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[3][13]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[33][13]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[1][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][13]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][13]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][13]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][13]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux18~1_combout\);

\BLOCO_MEM|RAM1|memRAM[16][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(77),
	ena => \BLOCO_MEM|RAM1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[16][13]~q\);

\BLOCO_MEM|RAM1|memRAM[48][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(77),
	ena => \BLOCO_MEM|RAM1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[48][13]~q\);

\BLOCO_MEM|RAM1|memRAM[18][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(77),
	ena => \BLOCO_MEM|RAM1|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[18][13]~q\);

\BLOCO_MEM|RAM1|memRAM[50][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(77),
	ena => \BLOCO_MEM|RAM1|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[50][13]~q\);

\BLOCO_MEM|RAM1|Mux18~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux18~2_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[50][13]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[18][13]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[48][13]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[16][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][13]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][13]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][13]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][13]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux18~2_combout\);

\BLOCO_MEM|RAM1|memRAM[17][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(77),
	ena => \BLOCO_MEM|RAM1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[17][13]~q\);

\BLOCO_MEM|RAM1|memRAM[49][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(77),
	ena => \BLOCO_MEM|RAM1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[49][13]~q\);

\BLOCO_MEM|RAM1|memRAM[19][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(77),
	ena => \BLOCO_MEM|RAM1|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[19][13]~q\);

\BLOCO_MEM|RAM1|memRAM[51][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(77),
	ena => \BLOCO_MEM|RAM1|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[51][13]~q\);

\BLOCO_MEM|RAM1|Mux18~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux18~3_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[51][13]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[19][13]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[49][13]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[17][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][13]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][13]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][13]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][13]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux18~3_combout\);

\BLOCO_MEM|RAM1|Mux18~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux18~4_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux18~3_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux18~2_combout\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|Mux18~1_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux18~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux18~0_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux18~1_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux18~2_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux18~3_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux18~4_combout\);

\BLOCO_MEM|RAM1|memRAM[4][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(77),
	ena => \BLOCO_MEM|RAM1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[4][13]~q\);

\BLOCO_MEM|RAM1|memRAM[36][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(77),
	ena => \BLOCO_MEM|RAM1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[36][13]~q\);

\BLOCO_MEM|RAM1|memRAM[6][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(77),
	ena => \BLOCO_MEM|RAM1|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[6][13]~q\);

\BLOCO_MEM|RAM1|memRAM[38][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(77),
	ena => \BLOCO_MEM|RAM1|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[38][13]~q\);

\BLOCO_MEM|RAM1|Mux18~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux18~5_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[38][13]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[6][13]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[36][13]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[4][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][13]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][13]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][13]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][13]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux18~5_combout\);

\BLOCO_MEM|RAM1|memRAM[5][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(77),
	ena => \BLOCO_MEM|RAM1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[5][13]~q\);

\BLOCO_MEM|RAM1|memRAM[37][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(77),
	ena => \BLOCO_MEM|RAM1|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[37][13]~q\);

\BLOCO_MEM|RAM1|memRAM[7][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(77),
	ena => \BLOCO_MEM|RAM1|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[7][13]~q\);

\BLOCO_MEM|RAM1|memRAM[39][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(77),
	ena => \BLOCO_MEM|RAM1|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[39][13]~q\);

\BLOCO_MEM|RAM1|Mux18~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux18~6_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[39][13]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[7][13]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[37][13]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[5][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][13]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][13]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][13]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][13]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux18~6_combout\);

\BLOCO_MEM|RAM1|memRAM[20][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(77),
	ena => \BLOCO_MEM|RAM1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[20][13]~q\);

\BLOCO_MEM|RAM1|memRAM[52][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(77),
	ena => \BLOCO_MEM|RAM1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[52][13]~q\);

\BLOCO_MEM|RAM1|memRAM[22][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(77),
	ena => \BLOCO_MEM|RAM1|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[22][13]~q\);

\BLOCO_MEM|RAM1|memRAM[54][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(77),
	ena => \BLOCO_MEM|RAM1|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[54][13]~q\);

\BLOCO_MEM|RAM1|Mux18~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux18~7_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[54][13]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[22][13]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[52][13]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[20][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][13]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][13]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][13]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][13]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux18~7_combout\);

\BLOCO_MEM|RAM1|memRAM[21][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(77),
	ena => \BLOCO_MEM|RAM1|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[21][13]~q\);

\BLOCO_MEM|RAM1|memRAM[53][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(77),
	ena => \BLOCO_MEM|RAM1|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[53][13]~q\);

\BLOCO_MEM|RAM1|memRAM[23][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(77),
	ena => \BLOCO_MEM|RAM1|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[23][13]~q\);

\BLOCO_MEM|RAM1|memRAM[55][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(77),
	ena => \BLOCO_MEM|RAM1|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[55][13]~q\);

\BLOCO_MEM|RAM1|Mux18~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux18~8_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[55][13]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[23][13]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[53][13]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[21][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][13]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][13]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][13]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][13]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux18~8_combout\);

\BLOCO_MEM|RAM1|Mux18~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux18~9_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux18~8_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux18~7_combout\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|Mux18~6_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux18~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux18~5_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux18~6_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux18~7_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux18~8_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux18~9_combout\);

\BLOCO_MEM|RAM1|memRAM[8][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(77),
	ena => \BLOCO_MEM|RAM1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[8][13]~q\);

\BLOCO_MEM|RAM1|memRAM[40][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(77),
	ena => \BLOCO_MEM|RAM1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[40][13]~q\);

\BLOCO_MEM|RAM1|memRAM[10][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(77),
	ena => \BLOCO_MEM|RAM1|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[10][13]~q\);

\BLOCO_MEM|RAM1|memRAM[42][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(77),
	ena => \BLOCO_MEM|RAM1|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[42][13]~q\);

\BLOCO_MEM|RAM1|Mux18~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux18~10_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[42][13]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[10][13]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[40][13]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[8][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][13]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][13]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][13]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][13]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux18~10_combout\);

\BLOCO_MEM|RAM1|memRAM[9][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(77),
	ena => \BLOCO_MEM|RAM1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[9][13]~q\);

\BLOCO_MEM|RAM1|memRAM[41][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(77),
	ena => \BLOCO_MEM|RAM1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[41][13]~q\);

\BLOCO_MEM|RAM1|memRAM[11][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(77),
	ena => \BLOCO_MEM|RAM1|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[11][13]~q\);

\BLOCO_MEM|RAM1|memRAM[43][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(77),
	ena => \BLOCO_MEM|RAM1|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[43][13]~q\);

\BLOCO_MEM|RAM1|Mux18~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux18~11_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[43][13]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[11][13]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[41][13]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[9][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][13]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][13]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][13]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][13]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux18~11_combout\);

\BLOCO_MEM|RAM1|memRAM[24][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(77),
	ena => \BLOCO_MEM|RAM1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[24][13]~q\);

\BLOCO_MEM|RAM1|memRAM[56][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(77),
	ena => \BLOCO_MEM|RAM1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[56][13]~q\);

\BLOCO_MEM|RAM1|memRAM[26][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(77),
	ena => \BLOCO_MEM|RAM1|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[26][13]~q\);

\BLOCO_MEM|RAM1|memRAM[58][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(77),
	ena => \BLOCO_MEM|RAM1|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[58][13]~q\);

\BLOCO_MEM|RAM1|Mux18~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux18~12_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[58][13]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[26][13]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[56][13]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[24][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][13]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][13]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][13]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][13]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux18~12_combout\);

\BLOCO_MEM|RAM1|memRAM[25][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(77),
	ena => \BLOCO_MEM|RAM1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[25][13]~q\);

\BLOCO_MEM|RAM1|memRAM[57][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(77),
	ena => \BLOCO_MEM|RAM1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[57][13]~q\);

\BLOCO_MEM|RAM1|memRAM[27][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(77),
	ena => \BLOCO_MEM|RAM1|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[27][13]~q\);

\BLOCO_MEM|RAM1|memRAM[59][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(77),
	ena => \BLOCO_MEM|RAM1|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[59][13]~q\);

\BLOCO_MEM|RAM1|Mux18~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux18~13_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[59][13]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[27][13]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[57][13]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[25][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][13]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][13]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][13]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][13]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux18~13_combout\);

\BLOCO_MEM|RAM1|Mux18~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux18~14_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux18~13_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux18~12_combout\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|Mux18~11_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux18~10_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux18~10_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux18~11_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux18~12_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux18~13_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux18~14_combout\);

\BLOCO_MEM|RAM1|memRAM[12][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(77),
	ena => \BLOCO_MEM|RAM1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[12][13]~q\);

\BLOCO_MEM|RAM1|memRAM[44][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(77),
	ena => \BLOCO_MEM|RAM1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[44][13]~q\);

\BLOCO_MEM|RAM1|memRAM[28][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(77),
	ena => \BLOCO_MEM|RAM1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[28][13]~q\);

\BLOCO_MEM|RAM1|memRAM[60][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(77),
	ena => \BLOCO_MEM|RAM1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[60][13]~q\);

\BLOCO_MEM|RAM1|Mux18~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux18~15_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[60][13]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[28][13]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[44][13]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[12][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][13]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][13]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][13]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][13]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux18~15_combout\);

\BLOCO_MEM|RAM1|memRAM[13][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(77),
	ena => \BLOCO_MEM|RAM1|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[13][13]~q\);

\BLOCO_MEM|RAM1|memRAM[45][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(77),
	ena => \BLOCO_MEM|RAM1|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[45][13]~q\);

\BLOCO_MEM|RAM1|memRAM[29][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(77),
	ena => \BLOCO_MEM|RAM1|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[29][13]~q\);

\BLOCO_MEM|RAM1|memRAM[61][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(77),
	ena => \BLOCO_MEM|RAM1|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[61][13]~q\);

\BLOCO_MEM|RAM1|Mux18~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux18~16_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[61][13]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[29][13]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[45][13]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[13][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][13]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][13]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][13]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][13]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux18~16_combout\);

\BLOCO_MEM|RAM1|memRAM[14][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(77),
	ena => \BLOCO_MEM|RAM1|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[14][13]~q\);

\BLOCO_MEM|RAM1|memRAM[46][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(77),
	ena => \BLOCO_MEM|RAM1|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[46][13]~q\);

\BLOCO_MEM|RAM1|memRAM[30][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(77),
	ena => \BLOCO_MEM|RAM1|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[30][13]~q\);

\BLOCO_MEM|RAM1|memRAM[62][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(77),
	ena => \BLOCO_MEM|RAM1|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[62][13]~q\);

\BLOCO_MEM|RAM1|Mux18~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux18~17_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[62][13]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[30][13]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[46][13]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[14][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][13]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][13]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][13]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][13]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux18~17_combout\);

\BLOCO_MEM|RAM1|memRAM[15][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(77),
	ena => \BLOCO_MEM|RAM1|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[15][13]~q\);

\BLOCO_MEM|RAM1|memRAM[47][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(77),
	ena => \BLOCO_MEM|RAM1|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[47][13]~q\);

\BLOCO_MEM|RAM1|memRAM[31][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(77),
	ena => \BLOCO_MEM|RAM1|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[31][13]~q\);

\BLOCO_MEM|RAM1|memRAM[63][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(77),
	ena => \BLOCO_MEM|RAM1|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[63][13]~q\);

\BLOCO_MEM|RAM1|Mux18~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux18~18_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[63][13]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[31][13]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[47][13]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[15][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][13]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][13]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][13]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][13]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux18~18_combout\);

\BLOCO_MEM|RAM1|Mux18~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux18~19_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux18~18_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux18~17_combout\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|Mux18~16_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux18~15_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux18~15_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux18~16_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux18~17_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux18~18_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux18~19_combout\);

\BLOCO_MEM|RAM1|Mux18~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux18~20_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(5) & ( \BLOCO_MEM|RAM1|Mux18~19_combout\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(5) & ( \BLOCO_MEM|RAM1|Mux18~14_combout\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(5) & ( 
-- \BLOCO_MEM|RAM1|Mux18~9_combout\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(5) & ( \BLOCO_MEM|RAM1|Mux18~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux18~4_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux18~9_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux18~14_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux18~19_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(5),
	combout => \BLOCO_MEM|RAM1|Mux18~20_combout\);

\BLOCO_MEM|RAM1|Dado_out[13]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Dado_out[13]~54_combout\ = (!\EX_MEM|DOUT\(162)) # (\BLOCO_MEM|RAM1|Mux18~20_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111011101110111011101110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|ALT_INV_DOUT\(162),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux18~20_combout\,
	combout => \BLOCO_MEM|RAM1|Dado_out[13]~54_combout\);

\MEM_WB|DOUT[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_MEM|RAM1|Dado_out[13]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(45));

\BLOCO_EX|ULA1|ULA14|MuxOperacao|MUX_OUT[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA14|MuxOperacao|MUX_OUT[0]~1_combout\ = ( \ID_EX|DOUT\(26) & ( \ID_EX|DOUT\(122) & ( (!\ID_EX|DOUT\(58) & (!\ID_EX|DOUT\(0) $ (\ID_EX|DOUT\(2)))) # (\ID_EX|DOUT\(58) & (!\ID_EX|DOUT\(0) & \ID_EX|DOUT\(2))) ) ) ) # ( !\ID_EX|DOUT\(26) & ( 
-- \ID_EX|DOUT\(122) & ( (!\ID_EX|DOUT\(58) & (!\ID_EX|DOUT\(0) $ (!\ID_EX|DOUT\(2) $ (\ID_EX|DOUT\(180))))) # (\ID_EX|DOUT\(58) & (!\ID_EX|DOUT\(0) & (!\ID_EX|DOUT\(2) $ (\ID_EX|DOUT\(180))))) ) ) ) # ( \ID_EX|DOUT\(26) & ( !\ID_EX|DOUT\(122) & ( 
-- (!\ID_EX|DOUT\(58) & (!\ID_EX|DOUT\(0) $ (!\ID_EX|DOUT\(2) $ (!\ID_EX|DOUT\(180))))) # (\ID_EX|DOUT\(58) & (!\ID_EX|DOUT\(0) & (!\ID_EX|DOUT\(2) $ (!\ID_EX|DOUT\(180))))) ) ) ) # ( !\ID_EX|DOUT\(26) & ( !\ID_EX|DOUT\(122) & ( (!\ID_EX|DOUT\(58) & 
-- (!\ID_EX|DOUT\(0) $ (!\ID_EX|DOUT\(2)))) # (\ID_EX|DOUT\(58) & (!\ID_EX|DOUT\(0) & !\ID_EX|DOUT\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100001101000100001100110100001101000100001101000011010000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(58),
	datab => \ID_EX|ALT_INV_DOUT\(0),
	datac => \ID_EX|ALT_INV_DOUT\(2),
	datad => \ID_EX|ALT_INV_DOUT\(180),
	datae => \ID_EX|ALT_INV_DOUT\(26),
	dataf => \ID_EX|ALT_INV_DOUT\(122),
	combout => \BLOCO_EX|ULA1|ULA14|MuxOperacao|MUX_OUT[0]~1_combout\);

\BLOCO_EX|ULA1|ULA14|MuxOperacao|MUX_OUT[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA14|MuxOperacao|MUX_OUT[0]~2_combout\ = (!\ID_EX|DOUT\(56) & (\ID_EX|DOUT\(57) & \BLOCO_EX|ULA1|ULA13|InverterOuNao|saida_MUX[0]~0_combout\)) # (\ID_EX|DOUT\(56) & ((\BLOCO_EX|ULA1|ULA13|InverterOuNao|saida_MUX[0]~0_combout\) # 
-- (\ID_EX|DOUT\(57))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011100010111000101110001011100010111000101110001011100010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(56),
	datab => \ID_EX|ALT_INV_DOUT\(57),
	datac => \BLOCO_EX|ULA1|ULA13|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \BLOCO_EX|ULA1|ULA14|MuxOperacao|MUX_OUT[0]~2_combout\);

\BLOCO_EX|ULA1|ULA14|MuxOperacao|MUX_OUT[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA14|MuxOperacao|MUX_OUT[0]~3_combout\ = (!\BLOCO_EX|ULA1|ULA12|InverterOuNao|saida_MUX[0]~0_combout\ & (\ID_EX|DOUT\(57) & \BLOCO_EX|ULA1|ULA13|InverterOuNao|saida_MUX[0]~0_combout\)) # 
-- (\BLOCO_EX|ULA1|ULA12|InverterOuNao|saida_MUX[0]~0_combout\ & ((\BLOCO_EX|ULA1|ULA13|InverterOuNao|saida_MUX[0]~0_combout\) # (\ID_EX|DOUT\(57))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011100010111000101110001011100010111000101110001011100010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_EX|ULA1|ULA12|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datab => \ID_EX|ALT_INV_DOUT\(57),
	datac => \BLOCO_EX|ULA1|ULA13|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \BLOCO_EX|ULA1|ULA14|MuxOperacao|MUX_OUT[0]~3_combout\);

\BLOCO_EX|ULA1|ULA14|MuxOperacao|MUX_OUT[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA14|MuxOperacao|MUX_OUT[0]~4_combout\ = ( \ID_EX|DOUT\(26) & ( \ID_EX|DOUT\(122) & ( (!\ID_EX|DOUT\(1) & (!\ID_EX|DOUT\(0) & \ID_EX|DOUT\(2))) # (\ID_EX|DOUT\(1) & (\ID_EX|DOUT\(0))) ) ) ) # ( !\ID_EX|DOUT\(26) & ( \ID_EX|DOUT\(122) & ( 
-- (!\ID_EX|DOUT\(1) & (!\ID_EX|DOUT\(0) & (!\ID_EX|DOUT\(2) $ (\ID_EX|DOUT\(180))))) # (\ID_EX|DOUT\(1) & (\ID_EX|DOUT\(0))) ) ) ) # ( \ID_EX|DOUT\(26) & ( !\ID_EX|DOUT\(122) & ( (!\ID_EX|DOUT\(1) & (!\ID_EX|DOUT\(0) & (!\ID_EX|DOUT\(2) $ 
-- (!\ID_EX|DOUT\(180))))) # (\ID_EX|DOUT\(1) & (\ID_EX|DOUT\(0))) ) ) ) # ( !\ID_EX|DOUT\(26) & ( !\ID_EX|DOUT\(122) & ( (!\ID_EX|DOUT\(1) & (!\ID_EX|DOUT\(0) & !\ID_EX|DOUT\(2))) # (\ID_EX|DOUT\(1) & (\ID_EX|DOUT\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000110010001000110011001000110010001000110010001100100011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(1),
	datab => \ID_EX|ALT_INV_DOUT\(0),
	datac => \ID_EX|ALT_INV_DOUT\(2),
	datad => \ID_EX|ALT_INV_DOUT\(180),
	datae => \ID_EX|ALT_INV_DOUT\(26),
	dataf => \ID_EX|ALT_INV_DOUT\(122),
	combout => \BLOCO_EX|ULA1|ULA14|MuxOperacao|MUX_OUT[0]~4_combout\);

\BLOCO_EX|ULA1|ULA14|MuxOperacao|MUX_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA14|MuxOperacao|MUX_OUT[0]~0_combout\ = ( \BLOCO_EX|ULA1|ULA14|MuxOperacao|MUX_OUT[0]~3_combout\ & ( !\BLOCO_EX|ULA1|ULA14|MuxOperacao|MUX_OUT[0]~4_combout\ & ( !\BLOCO_EX|ULA1|ULA14|MuxOperacao|MUX_OUT[0]~1_combout\ $ (((\ID_EX|DOUT\(1) 
-- & (\BLOCO_EX|ULA1|ULA11|Somador|cOut~combout\ & !\BLOCO_EX|ULA1|ULA14|MuxOperacao|MUX_OUT[0]~2_combout\)))) ) ) ) # ( !\BLOCO_EX|ULA1|ULA14|MuxOperacao|MUX_OUT[0]~3_combout\ & ( !\BLOCO_EX|ULA1|ULA14|MuxOperacao|MUX_OUT[0]~4_combout\ & ( 
-- !\BLOCO_EX|ULA1|ULA14|MuxOperacao|MUX_OUT[0]~1_combout\ $ (((\ID_EX|DOUT\(1) & ((!\BLOCO_EX|ULA1|ULA14|MuxOperacao|MUX_OUT[0]~2_combout\) # (\BLOCO_EX|ULA1|ULA11|Somador|cOut~combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010111100001111000011111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(1),
	datab => \BLOCO_EX|ULA1|ULA11|Somador|ALT_INV_cOut~combout\,
	datac => \BLOCO_EX|ULA1|ULA14|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datad => \BLOCO_EX|ULA1|ULA14|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\,
	datae => \BLOCO_EX|ULA1|ULA14|MuxOperacao|ALT_INV_MUX_OUT[0]~3_combout\,
	dataf => \BLOCO_EX|ULA1|ULA14|MuxOperacao|ALT_INV_MUX_OUT[0]~4_combout\,
	combout => \BLOCO_EX|ULA1|ULA14|MuxOperacao|MUX_OUT[0]~0_combout\);

\MEM_WB|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_EX|ULA1|ULA14|MuxOperacao|MUX_OUT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(13));

\BLOCO_EX|Somador2|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|Somador2|Add0~81_sumout\ = SUM(( \ID_EX|DOUT\(120) ) + ( \ID_EX|DOUT\(154) ) + ( \BLOCO_EX|Somador2|Add0~74\ ))
-- \BLOCO_EX|Somador2|Add0~82\ = CARRY(( \ID_EX|DOUT\(120) ) + ( \ID_EX|DOUT\(154) ) + ( \BLOCO_EX|Somador2|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ID_EX|ALT_INV_DOUT\(120),
	dataf => \ID_EX|ALT_INV_DOUT\(154),
	cin => \BLOCO_EX|Somador2|Add0~74\,
	sumout => \BLOCO_EX|Somador2|Add0~81_sumout\,
	cout => \BLOCO_EX|Somador2|Add0~82\);

\MUX_JR|saida_MUX[13]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_JR|saida_MUX[13]~22_combout\ = ( \BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( \BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( \BLOCO_EX|Somador2|Add0~81_sumout\ ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( \BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( 
-- \BLOCO_IF|Somador1|Add0~81_sumout\ ) ) ) # ( \BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( !\BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( \IF_ID|DOUT\(11) ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( !\BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( 
-- \BLOCO_ID|BANCO_REG|saidaA[13]~155_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_IF|Somador1|ALT_INV_Add0~81_sumout\,
	datab => \BLOCO_EX|Somador2|ALT_INV_Add0~81_sumout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[13]~155_combout\,
	datad => \IF_ID|ALT_INV_DOUT\(11),
	datae => \BLOCO_IF|PC_REG|ALT_INV_DOUT[26]~0_combout\,
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT[0]~1_combout\,
	combout => \MUX_JR|saida_MUX[13]~22_combout\);

\BLOCO_IF|PC_REG|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_JR|saida_MUX[13]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_IF|PC_REG|DOUT\(13));

\BLOCO_IF|Somador1|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_IF|Somador1|Add0~81_sumout\ = SUM(( \BLOCO_IF|PC_REG|DOUT\(13) ) + ( GND ) + ( \BLOCO_IF|Somador1|Add0~74\ ))
-- \BLOCO_IF|Somador1|Add0~82\ = CARRY(( \BLOCO_IF|PC_REG|DOUT\(13) ) + ( GND ) + ( \BLOCO_IF|Somador1|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(13),
	cin => \BLOCO_IF|Somador1|Add0~74\,
	sumout => \BLOCO_IF|Somador1|Add0~81_sumout\,
	cout => \BLOCO_IF|Somador1|Add0~82\);

\IF_ID|DOUT[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_IF|Somador1|Add0~81_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|DOUT\(45));

\ID_EX|DOUT[154]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \IF_ID|DOUT\(45),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(154));

\EX_MEM|DOUT[193]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(154),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(193));

\MEM_WB|DOUT[129]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(193),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(129));

\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[13]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[13]~22_combout\ = ( \MEM_WB|DOUT\(129) & ( (!\MEM_WB|DOUT\(68) & (((\MEM_WB|DOUT\(13))) # (\MEM_WB|DOUT\(69)))) # (\MEM_WB|DOUT\(68) & (!\MEM_WB|DOUT\(69) & (\MEM_WB|DOUT\(45)))) ) ) # ( !\MEM_WB|DOUT\(129) & ( 
-- (!\MEM_WB|DOUT\(69) & ((!\MEM_WB|DOUT\(68) & ((\MEM_WB|DOUT\(13)))) # (\MEM_WB|DOUT\(68) & (\MEM_WB|DOUT\(45))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000000100100011000010011010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(68),
	datab => \MEM_WB|ALT_INV_DOUT\(69),
	datac => \MEM_WB|ALT_INV_DOUT\(45),
	datad => \MEM_WB|ALT_INV_DOUT\(13),
	datae => \MEM_WB|ALT_INV_DOUT\(129),
	combout => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[13]~22_combout\);

\BLOCO_ID|BANCO_REG|registrador[12][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[13]~22_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[12][13]~q\);

\BLOCO_ID|BANCO_REG|saidaA[13]~145\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[13]~145_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[15][13]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[14][13]~q\ ) ) ) # ( \IF_ID|DOUT\(21) 
-- & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[13][13]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[12][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][13]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][13]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][13]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][13]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[13]~145_combout\);

\BLOCO_ID|BANCO_REG|saidaA[13]~146\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[13]~146_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[7][13]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[6][13]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & 
-- ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[5][13]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[4][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][13]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][13]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][13]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][13]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[13]~146_combout\);

\BLOCO_ID|BANCO_REG|saidaA[13]~147\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[13]~147_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[3][13]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[2][13]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & 
-- ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[1][13]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[0][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][13]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][13]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][13]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][13]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[13]~147_combout\);

\BLOCO_ID|BANCO_REG|saidaA[13]~148\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[13]~148_combout\ = ( \BLOCO_ID|BANCO_REG|saidaA[13]~147_combout\ & ( (!\IF_ID|DOUT\(24) & ((!\IF_ID|DOUT\(23)) # ((\BLOCO_ID|BANCO_REG|saidaA[13]~146_combout\)))) # (\IF_ID|DOUT\(24) & 
-- (((\BLOCO_ID|BANCO_REG|saidaA[13]~145_combout\)))) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[13]~147_combout\ & ( (!\IF_ID|DOUT\(24) & (\IF_ID|DOUT\(23) & ((\BLOCO_ID|BANCO_REG|saidaA[13]~146_combout\)))) # (\IF_ID|DOUT\(24) & 
-- (((\BLOCO_ID|BANCO_REG|saidaA[13]~145_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111100011011010111100000101001001111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(24),
	datab => \IF_ID|ALT_INV_DOUT\(23),
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[13]~145_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[13]~146_combout\,
	datae => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[13]~147_combout\,
	combout => \BLOCO_ID|BANCO_REG|saidaA[13]~148_combout\);

\BLOCO_ID|BANCO_REG|registrador[16][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[13]~22_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[16][13]~q\);

\BLOCO_ID|BANCO_REG|registrador[20][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[13]~22_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[20][13]~q\);

\BLOCO_ID|BANCO_REG|registrador[24][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[13]~22_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[24][13]~q\);

\BLOCO_ID|BANCO_REG|registrador[28][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[13]~22_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[28][13]~q\);

\BLOCO_ID|BANCO_REG|saidaA[13]~149\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[13]~149_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[28][13]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[24][13]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[20][13]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[16][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][13]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][13]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][13]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][13]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[13]~149_combout\);

\BLOCO_ID|BANCO_REG|registrador[17][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[13]~22_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[17][13]~q\);

\BLOCO_ID|BANCO_REG|registrador[21][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[13]~22_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[21][13]~q\);

\BLOCO_ID|BANCO_REG|registrador[25][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[13]~22_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[25][13]~q\);

\BLOCO_ID|BANCO_REG|registrador[29][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[13]~22_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[29][13]~q\);

\BLOCO_ID|BANCO_REG|saidaA[13]~150\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[13]~150_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[29][13]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[25][13]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[21][13]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[17][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][13]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][13]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][13]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][13]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[13]~150_combout\);

\BLOCO_ID|BANCO_REG|registrador[18][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[13]~22_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[18][13]~q\);

\BLOCO_ID|BANCO_REG|registrador[22][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[13]~22_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[22][13]~q\);

\BLOCO_ID|BANCO_REG|registrador[26][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[13]~22_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[26][13]~q\);

\BLOCO_ID|BANCO_REG|registrador[30][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[13]~22_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[30][13]~q\);

\BLOCO_ID|BANCO_REG|saidaA[13]~151\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[13]~151_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[30][13]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[26][13]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[22][13]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[18][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][13]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][13]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][13]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][13]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[13]~151_combout\);

\BLOCO_ID|BANCO_REG|registrador[19][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[13]~22_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[19][13]~q\);

\BLOCO_ID|BANCO_REG|registrador[23][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[13]~22_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[23][13]~q\);

\BLOCO_ID|BANCO_REG|registrador[27][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[13]~22_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[27][13]~q\);

\BLOCO_ID|BANCO_REG|registrador[31][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[13]~22_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[31][13]~q\);

\BLOCO_ID|BANCO_REG|saidaA[13]~152\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[13]~152_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[31][13]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[27][13]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[23][13]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[19][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][13]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][13]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][13]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][13]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[13]~152_combout\);

\BLOCO_ID|BANCO_REG|saidaA[13]~153\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[13]~153_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[13]~152_combout\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[13]~151_combout\ ) ) ) # ( 
-- \IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[13]~150_combout\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[13]~149_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[13]~149_combout\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[13]~150_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[13]~151_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[13]~152_combout\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[13]~153_combout\);

\BLOCO_ID|BANCO_REG|saidaA[13]~154\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[13]~154_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[11][13]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[10][13]~q\ ) ) ) # ( \IF_ID|DOUT\(21) 
-- & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[9][13]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[8][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][13]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][13]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][13]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][13]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[13]~154_combout\);

\BLOCO_ID|BANCO_REG|saidaA[13]~155\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[13]~155_combout\ = ( \BLOCO_ID|BANCO_REG|saidaA[13]~153_combout\ & ( \BLOCO_ID|BANCO_REG|saidaA[13]~154_combout\ & ( (((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & \BLOCO_ID|BANCO_REG|saidaA[13]~148_combout\)) # 
-- (\BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\)) # (\IF_ID|DOUT\(25)) ) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[13]~153_combout\ & ( \BLOCO_ID|BANCO_REG|saidaA[13]~154_combout\ & ( ((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[13]~148_combout\)) # (\BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\) ) ) ) # ( \BLOCO_ID|BANCO_REG|saidaA[13]~153_combout\ & ( !\BLOCO_ID|BANCO_REG|saidaA[13]~154_combout\ & ( ((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[13]~148_combout\)) # (\IF_ID|DOUT\(25)) ) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[13]~153_combout\ & ( !\BLOCO_ID|BANCO_REG|saidaA[13]~154_combout\ & ( (\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[13]~148_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010101010111011100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(25),
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~4_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~11_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[13]~148_combout\,
	datae => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[13]~153_combout\,
	dataf => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[13]~154_combout\,
	combout => \BLOCO_ID|BANCO_REG|saidaA[13]~155_combout\);

\ID_EX|DOUT[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|saidaA[13]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(58));

\BLOCO_EX|ULA1|ULA14|Somador|saida~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA14|Somador|saida~0_combout\ = ( \ID_EX|DOUT\(122) & ( !\ID_EX|DOUT\(2) $ (!\ID_EX|DOUT\(58) $ (((\ID_EX|DOUT\(26)) # (\ID_EX|DOUT\(180))))) ) ) # ( !\ID_EX|DOUT\(122) & ( !\ID_EX|DOUT\(2) $ (!\ID_EX|DOUT\(58) $ (((!\ID_EX|DOUT\(180) & 
-- \ID_EX|DOUT\(26))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010010110011010011010010101011010100101100110100110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(2),
	datab => \ID_EX|ALT_INV_DOUT\(180),
	datac => \ID_EX|ALT_INV_DOUT\(58),
	datad => \ID_EX|ALT_INV_DOUT\(26),
	datae => \ID_EX|ALT_INV_DOUT\(122),
	combout => \BLOCO_EX|ULA1|ULA14|Somador|saida~0_combout\);

\BLOCO_EX|ULA1|ULA14|Somador|cOut~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA14|Somador|cOut~0_combout\ = ( \BLOCO_EX|ULA1|ULA13|InverterOuNao|saida_MUX[0]~0_combout\ & ( \BLOCO_EX|ULA1|ULA14|Somador|saida~0_combout\ & ( ((!\BLOCO_EX|ULA1|ULA11|Somador|cOut~combout\ & 
-- ((\BLOCO_EX|ULA1|ULA12|InverterOuNao|saida_MUX[0]~0_combout\) # (\ID_EX|DOUT\(56)))) # (\BLOCO_EX|ULA1|ULA11|Somador|cOut~combout\ & (\ID_EX|DOUT\(56) & \BLOCO_EX|ULA1|ULA12|InverterOuNao|saida_MUX[0]~0_combout\))) # (\ID_EX|DOUT\(57)) ) ) ) # ( 
-- !\BLOCO_EX|ULA1|ULA13|InverterOuNao|saida_MUX[0]~0_combout\ & ( \BLOCO_EX|ULA1|ULA14|Somador|saida~0_combout\ & ( (\ID_EX|DOUT\(57) & ((!\BLOCO_EX|ULA1|ULA11|Somador|cOut~combout\ & ((\BLOCO_EX|ULA1|ULA12|InverterOuNao|saida_MUX[0]~0_combout\) # 
-- (\ID_EX|DOUT\(56)))) # (\BLOCO_EX|ULA1|ULA11|Somador|cOut~combout\ & (\ID_EX|DOUT\(56) & \BLOCO_EX|ULA1|ULA12|InverterOuNao|saida_MUX[0]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001010110010101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_EX|ULA1|ULA11|Somador|ALT_INV_cOut~combout\,
	datab => \ID_EX|ALT_INV_DOUT\(56),
	datac => \BLOCO_EX|ULA1|ULA12|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datad => \ID_EX|ALT_INV_DOUT\(57),
	datae => \BLOCO_EX|ULA1|ULA13|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	dataf => \BLOCO_EX|ULA1|ULA14|Somador|ALT_INV_saida~0_combout\,
	combout => \BLOCO_EX|ULA1|ULA14|Somador|cOut~0_combout\);

\BLOCO_EX|ULA1|ULA14|Somador|cOut~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA14|Somador|cOut~1_combout\ = ( \ID_EX|DOUT\(122) & ( (\ID_EX|DOUT\(58) & (!\ID_EX|DOUT\(2) $ (((!\ID_EX|DOUT\(180) & !\ID_EX|DOUT\(26)))))) ) ) # ( !\ID_EX|DOUT\(122) & ( (\ID_EX|DOUT\(58) & (!\ID_EX|DOUT\(2) $ (((!\ID_EX|DOUT\(26)) # 
-- (\ID_EX|DOUT\(180)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101000001000101000100010000010001010000010001010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(58),
	datab => \ID_EX|ALT_INV_DOUT\(2),
	datac => \ID_EX|ALT_INV_DOUT\(180),
	datad => \ID_EX|ALT_INV_DOUT\(26),
	datae => \ID_EX|ALT_INV_DOUT\(122),
	combout => \BLOCO_EX|ULA1|ULA14|Somador|cOut~1_combout\);

\BLOCO_ID|BANCO_REG|registrador[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[14]~23_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[0][14]~q\);

\BLOCO_ID|BANCO_REG|registrador[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[14]~23_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[1][14]~q\);

\BLOCO_ID|BANCO_REG|registrador[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[14]~23_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[2][14]~q\);

\BLOCO_ID|BANCO_REG|registrador[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[14]~23_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[3][14]~q\);

\BLOCO_ID|BANCO_REG|saidaB[14]~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[14]~70_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[3][14]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[2][14]~q\ ) ) ) # ( \IF_ID|DOUT\(16) & 
-- ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[1][14]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[0][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][14]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][14]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][14]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][14]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[14]~70_combout\);

\BLOCO_ID|BANCO_REG|registrador[4][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[14]~23_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[4][14]~q\);

\BLOCO_ID|BANCO_REG|registrador[5][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[14]~23_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[5][14]~q\);

\BLOCO_ID|BANCO_REG|registrador[6][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[14]~23_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[6][14]~q\);

\BLOCO_ID|BANCO_REG|registrador[7][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[14]~23_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[7][14]~q\);

\BLOCO_ID|BANCO_REG|saidaB[14]~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[14]~71_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[7][14]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[6][14]~q\ ) ) ) # ( \IF_ID|DOUT\(16) & 
-- ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[5][14]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[4][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][14]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][14]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][14]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][14]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[14]~71_combout\);

\BLOCO_ID|BANCO_REG|registrador[8][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[14]~23_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[8][14]~q\);

\BLOCO_ID|BANCO_REG|registrador[9][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[14]~23_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[9][14]~q\);

\BLOCO_ID|BANCO_REG|registrador[10][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[14]~23_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[10][14]~q\);

\BLOCO_ID|BANCO_REG|registrador[11][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[14]~23_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[11][14]~q\);

\BLOCO_ID|BANCO_REG|saidaB[14]~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[14]~72_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[11][14]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[10][14]~q\ ) ) ) # ( \IF_ID|DOUT\(16) 
-- & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[9][14]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[8][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][14]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][14]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][14]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][14]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[14]~72_combout\);

\BLOCO_ID|BANCO_REG|registrador[13][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[14]~23_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[13][14]~q\);

\BLOCO_ID|BANCO_REG|registrador[14][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[14]~23_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[14][14]~q\);

\BLOCO_ID|BANCO_REG|registrador[15][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[14]~23_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[15][14]~q\);

\BLOCO_ID|BANCO_REG|saidaB[14]~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[14]~73_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[15][14]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[14][14]~q\ ) ) ) # ( \IF_ID|DOUT\(16) 
-- & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[13][14]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[12][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][14]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][14]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][14]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][14]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[14]~73_combout\);

\BLOCO_ID|BANCO_REG|saidaB[14]~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[14]~74_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|saidaB[14]~73_combout\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|saidaB[14]~72_combout\ ) ) ) # ( \IF_ID|DOUT\(18) 
-- & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|saidaB[14]~71_combout\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|saidaB[14]~70_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[14]~70_combout\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[14]~71_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[14]~72_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[14]~73_combout\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[14]~74_combout\);

\ID_EX|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|saidaB[14]~74_combout\,
	sclr => \BLOCO_ID|BANCO_REG|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(27));

\EX_MEM|DOUT[78]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(78));

\BLOCO_MEM|RAM1|memRAM[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(78),
	ena => \BLOCO_MEM|RAM1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[0][14]~q\);

\BLOCO_MEM|RAM1|memRAM[8][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(78),
	ena => \BLOCO_MEM|RAM1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[8][14]~q\);

\BLOCO_MEM|RAM1|memRAM[4][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(78),
	ena => \BLOCO_MEM|RAM1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[4][14]~q\);

\BLOCO_MEM|RAM1|memRAM[12][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(78),
	ena => \BLOCO_MEM|RAM1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[12][14]~q\);

\BLOCO_MEM|RAM1|Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux17~0_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[12][14]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[4][14]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[8][14]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[0][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][14]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][14]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][14]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][14]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux17~0_combout\);

\BLOCO_MEM|RAM1|memRAM[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(78),
	ena => \BLOCO_MEM|RAM1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[1][14]~q\);

\BLOCO_MEM|RAM1|memRAM[9][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(78),
	ena => \BLOCO_MEM|RAM1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[9][14]~q\);

\BLOCO_MEM|RAM1|memRAM[5][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(78),
	ena => \BLOCO_MEM|RAM1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[5][14]~q\);

\BLOCO_MEM|RAM1|memRAM[13][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(78),
	ena => \BLOCO_MEM|RAM1|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[13][14]~q\);

\BLOCO_MEM|RAM1|Mux17~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux17~1_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[13][14]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[5][14]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[9][14]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[1][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][14]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][14]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][14]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][14]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux17~1_combout\);

\BLOCO_MEM|RAM1|memRAM[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(78),
	ena => \BLOCO_MEM|RAM1|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[2][14]~q\);

\BLOCO_MEM|RAM1|memRAM[10][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(78),
	ena => \BLOCO_MEM|RAM1|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[10][14]~q\);

\BLOCO_MEM|RAM1|memRAM[6][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(78),
	ena => \BLOCO_MEM|RAM1|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[6][14]~q\);

\BLOCO_MEM|RAM1|memRAM[14][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(78),
	ena => \BLOCO_MEM|RAM1|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[14][14]~q\);

\BLOCO_MEM|RAM1|Mux17~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux17~2_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[14][14]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[6][14]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[10][14]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[2][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][14]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][14]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][14]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][14]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux17~2_combout\);

\BLOCO_MEM|RAM1|memRAM[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(78),
	ena => \BLOCO_MEM|RAM1|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[3][14]~q\);

\BLOCO_MEM|RAM1|memRAM[11][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(78),
	ena => \BLOCO_MEM|RAM1|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[11][14]~q\);

\BLOCO_MEM|RAM1|memRAM[7][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(78),
	ena => \BLOCO_MEM|RAM1|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[7][14]~q\);

\BLOCO_MEM|RAM1|memRAM[15][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(78),
	ena => \BLOCO_MEM|RAM1|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[15][14]~q\);

\BLOCO_MEM|RAM1|Mux17~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux17~3_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[15][14]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[7][14]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[11][14]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[3][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][14]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][14]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][14]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][14]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux17~3_combout\);

\BLOCO_MEM|RAM1|Mux17~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux17~4_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux17~3_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux17~2_combout\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|Mux17~1_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux17~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux17~0_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux17~1_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux17~2_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux17~3_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux17~4_combout\);

\BLOCO_MEM|RAM1|memRAM[32][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(78),
	ena => \BLOCO_MEM|RAM1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[32][14]~q\);

\BLOCO_MEM|RAM1|memRAM[36][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(78),
	ena => \BLOCO_MEM|RAM1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[36][14]~q\);

\BLOCO_MEM|RAM1|memRAM[33][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(78),
	ena => \BLOCO_MEM|RAM1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[33][14]~q\);

\BLOCO_MEM|RAM1|memRAM[37][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(78),
	ena => \BLOCO_MEM|RAM1|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[37][14]~q\);

\BLOCO_MEM|RAM1|Mux17~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux17~5_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[37][14]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[33][14]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[36][14]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[32][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][14]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][14]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][14]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][14]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux17~5_combout\);

\BLOCO_MEM|RAM1|memRAM[40][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(78),
	ena => \BLOCO_MEM|RAM1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[40][14]~q\);

\BLOCO_MEM|RAM1|memRAM[44][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(78),
	ena => \BLOCO_MEM|RAM1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[44][14]~q\);

\BLOCO_MEM|RAM1|memRAM[41][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(78),
	ena => \BLOCO_MEM|RAM1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[41][14]~q\);

\BLOCO_MEM|RAM1|memRAM[45][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(78),
	ena => \BLOCO_MEM|RAM1|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[45][14]~q\);

\BLOCO_MEM|RAM1|Mux17~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux17~6_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[45][14]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[41][14]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[44][14]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[40][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][14]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][14]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][14]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][14]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux17~6_combout\);

\BLOCO_MEM|RAM1|memRAM[34][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(78),
	ena => \BLOCO_MEM|RAM1|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[34][14]~q\);

\BLOCO_MEM|RAM1|memRAM[38][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(78),
	ena => \BLOCO_MEM|RAM1|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[38][14]~q\);

\BLOCO_MEM|RAM1|memRAM[35][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(78),
	ena => \BLOCO_MEM|RAM1|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[35][14]~q\);

\BLOCO_MEM|RAM1|memRAM[39][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(78),
	ena => \BLOCO_MEM|RAM1|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[39][14]~q\);

\BLOCO_MEM|RAM1|Mux17~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux17~7_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[39][14]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[35][14]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[38][14]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[34][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][14]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][14]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][14]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][14]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux17~7_combout\);

\BLOCO_MEM|RAM1|memRAM[42][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(78),
	ena => \BLOCO_MEM|RAM1|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[42][14]~q\);

\BLOCO_MEM|RAM1|memRAM[46][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(78),
	ena => \BLOCO_MEM|RAM1|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[46][14]~q\);

\BLOCO_MEM|RAM1|memRAM[43][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(78),
	ena => \BLOCO_MEM|RAM1|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[43][14]~q\);

\BLOCO_MEM|RAM1|memRAM[47][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(78),
	ena => \BLOCO_MEM|RAM1|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[47][14]~q\);

\BLOCO_MEM|RAM1|Mux17~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux17~8_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[47][14]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[43][14]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[46][14]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[42][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][14]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][14]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][14]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][14]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux17~8_combout\);

\BLOCO_MEM|RAM1|Mux17~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux17~9_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux17~8_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux17~7_combout\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|Mux17~6_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux17~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux17~5_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux17~6_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux17~7_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux17~8_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux17~9_combout\);

\BLOCO_MEM|RAM1|memRAM[16][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(78),
	ena => \BLOCO_MEM|RAM1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[16][14]~q\);

\BLOCO_MEM|RAM1|memRAM[24][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(78),
	ena => \BLOCO_MEM|RAM1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[24][14]~q\);

\BLOCO_MEM|RAM1|memRAM[20][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(78),
	ena => \BLOCO_MEM|RAM1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[20][14]~q\);

\BLOCO_MEM|RAM1|memRAM[28][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(78),
	ena => \BLOCO_MEM|RAM1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[28][14]~q\);

\BLOCO_MEM|RAM1|Mux17~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux17~10_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[28][14]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[20][14]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[24][14]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[16][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][14]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][14]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][14]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][14]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux17~10_combout\);

\BLOCO_MEM|RAM1|memRAM[17][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(78),
	ena => \BLOCO_MEM|RAM1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[17][14]~q\);

\BLOCO_MEM|RAM1|memRAM[25][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(78),
	ena => \BLOCO_MEM|RAM1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[25][14]~q\);

\BLOCO_MEM|RAM1|memRAM[21][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(78),
	ena => \BLOCO_MEM|RAM1|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[21][14]~q\);

\BLOCO_MEM|RAM1|memRAM[29][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(78),
	ena => \BLOCO_MEM|RAM1|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[29][14]~q\);

\BLOCO_MEM|RAM1|Mux17~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux17~11_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[29][14]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[21][14]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[25][14]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[17][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][14]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][14]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][14]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][14]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux17~11_combout\);

\BLOCO_MEM|RAM1|memRAM[18][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(78),
	ena => \BLOCO_MEM|RAM1|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[18][14]~q\);

\BLOCO_MEM|RAM1|memRAM[26][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(78),
	ena => \BLOCO_MEM|RAM1|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[26][14]~q\);

\BLOCO_MEM|RAM1|memRAM[22][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(78),
	ena => \BLOCO_MEM|RAM1|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[22][14]~q\);

\BLOCO_MEM|RAM1|memRAM[30][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(78),
	ena => \BLOCO_MEM|RAM1|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[30][14]~q\);

\BLOCO_MEM|RAM1|Mux17~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux17~12_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[30][14]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[22][14]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[26][14]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[18][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][14]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][14]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][14]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][14]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux17~12_combout\);

\BLOCO_MEM|RAM1|memRAM[19][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(78),
	ena => \BLOCO_MEM|RAM1|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[19][14]~q\);

\BLOCO_MEM|RAM1|memRAM[27][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(78),
	ena => \BLOCO_MEM|RAM1|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[27][14]~q\);

\BLOCO_MEM|RAM1|memRAM[23][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(78),
	ena => \BLOCO_MEM|RAM1|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[23][14]~q\);

\BLOCO_MEM|RAM1|memRAM[31][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(78),
	ena => \BLOCO_MEM|RAM1|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[31][14]~q\);

\BLOCO_MEM|RAM1|Mux17~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux17~13_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[31][14]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[23][14]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[27][14]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[19][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][14]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][14]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][14]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][14]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux17~13_combout\);

\BLOCO_MEM|RAM1|Mux17~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux17~14_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux17~13_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux17~12_combout\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|Mux17~11_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux17~10_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux17~10_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux17~11_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux17~12_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux17~13_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux17~14_combout\);

\BLOCO_MEM|RAM1|memRAM[48][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(78),
	ena => \BLOCO_MEM|RAM1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[48][14]~q\);

\BLOCO_MEM|RAM1|memRAM[56][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(78),
	ena => \BLOCO_MEM|RAM1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[56][14]~q\);

\BLOCO_MEM|RAM1|memRAM[50][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(78),
	ena => \BLOCO_MEM|RAM1|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[50][14]~q\);

\BLOCO_MEM|RAM1|memRAM[58][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(78),
	ena => \BLOCO_MEM|RAM1|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[58][14]~q\);

\BLOCO_MEM|RAM1|Mux17~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux17~15_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[58][14]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[50][14]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[56][14]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[48][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][14]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][14]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][14]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][14]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux17~15_combout\);

\BLOCO_MEM|RAM1|memRAM[52][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(78),
	ena => \BLOCO_MEM|RAM1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[52][14]~q\);

\BLOCO_MEM|RAM1|memRAM[60][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(78),
	ena => \BLOCO_MEM|RAM1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[60][14]~q\);

\BLOCO_MEM|RAM1|memRAM[54][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(78),
	ena => \BLOCO_MEM|RAM1|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[54][14]~q\);

\BLOCO_MEM|RAM1|memRAM[62][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(78),
	ena => \BLOCO_MEM|RAM1|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[62][14]~q\);

\BLOCO_MEM|RAM1|Mux17~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux17~16_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[62][14]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[54][14]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[60][14]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[52][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][14]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][14]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][14]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][14]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux17~16_combout\);

\BLOCO_MEM|RAM1|memRAM[49][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(78),
	ena => \BLOCO_MEM|RAM1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[49][14]~q\);

\BLOCO_MEM|RAM1|memRAM[57][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(78),
	ena => \BLOCO_MEM|RAM1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[57][14]~q\);

\BLOCO_MEM|RAM1|memRAM[51][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(78),
	ena => \BLOCO_MEM|RAM1|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[51][14]~q\);

\BLOCO_MEM|RAM1|memRAM[59][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(78),
	ena => \BLOCO_MEM|RAM1|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[59][14]~q\);

\BLOCO_MEM|RAM1|Mux17~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux17~17_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[59][14]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[51][14]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[57][14]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[49][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][14]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][14]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][14]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][14]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux17~17_combout\);

\BLOCO_MEM|RAM1|memRAM[53][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(78),
	ena => \BLOCO_MEM|RAM1|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[53][14]~q\);

\BLOCO_MEM|RAM1|memRAM[61][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(78),
	ena => \BLOCO_MEM|RAM1|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[61][14]~q\);

\BLOCO_MEM|RAM1|memRAM[55][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(78),
	ena => \BLOCO_MEM|RAM1|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[55][14]~q\);

\BLOCO_MEM|RAM1|memRAM[63][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(78),
	ena => \BLOCO_MEM|RAM1|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[63][14]~q\);

\BLOCO_MEM|RAM1|Mux17~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux17~18_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[63][14]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[55][14]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[61][14]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[53][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][14]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][14]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][14]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][14]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux17~18_combout\);

\BLOCO_MEM|RAM1|Mux17~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux17~19_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|Mux17~18_combout\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|Mux17~17_combout\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|Mux17~16_combout\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|Mux17~15_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux17~15_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux17~16_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux17~17_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux17~18_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux17~19_combout\);

\BLOCO_MEM|RAM1|Mux17~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux17~20_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux17~19_combout\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux17~14_combout\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|Mux17~9_combout\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux17~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux17~4_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux17~9_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux17~14_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux17~19_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux17~20_combout\);

\BLOCO_MEM|RAM1|Dado_out[14]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Dado_out[14]~55_combout\ = (!\EX_MEM|DOUT\(162)) # (\BLOCO_MEM|RAM1|Mux17~20_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111011101110111011101110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|ALT_INV_DOUT\(162),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux17~20_combout\,
	combout => \BLOCO_MEM|RAM1|Dado_out[14]~55_combout\);

\MEM_WB|DOUT[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_MEM|RAM1|Dado_out[14]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(46));

\BLOCO_EX|ULA1|ULA15|InverterOuNao|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA15|InverterOuNao|saida_MUX[0]~0_combout\ = !\ID_EX|DOUT\(2) $ (((!\ID_EX|DOUT\(180) & (!\ID_EX|DOUT\(27))) # (\ID_EX|DOUT\(180) & ((!\ID_EX|DOUT\(123))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101100101101010010110010110101001011001011010100101100101101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(2),
	datab => \ID_EX|ALT_INV_DOUT\(180),
	datac => \ID_EX|ALT_INV_DOUT\(27),
	datad => \ID_EX|ALT_INV_DOUT\(123),
	combout => \BLOCO_EX|ULA1|ULA15|InverterOuNao|saida_MUX[0]~0_combout\);

\BLOCO_EX|ULA1|ULA15|MuxOperacao|MUX_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA15|MuxOperacao|MUX_OUT[0]~0_combout\ = ( !\ID_EX|DOUT\(1) & ( \ID_EX|DOUT\(0) & ( (\BLOCO_EX|ULA1|ULA15|InverterOuNao|saida_MUX[0]~0_combout\) # (\ID_EX|DOUT\(59)) ) ) ) # ( \ID_EX|DOUT\(1) & ( !\ID_EX|DOUT\(0) & ( !\ID_EX|DOUT\(59) $ 
-- (!\BLOCO_EX|ULA1|ULA15|InverterOuNao|saida_MUX[0]~0_combout\ $ (((\BLOCO_EX|ULA1|ULA14|Somador|cOut~1_combout\) # (\BLOCO_EX|ULA1|ULA14|Somador|cOut~0_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(1) & ( !\ID_EX|DOUT\(0) & ( (\ID_EX|DOUT\(59) & 
-- \BLOCO_EX|ULA1|ULA15|InverterOuNao|saida_MUX[0]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111011110001000011100001111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_EX|ULA1|ULA14|Somador|ALT_INV_cOut~0_combout\,
	datab => \BLOCO_EX|ULA1|ULA14|Somador|ALT_INV_cOut~1_combout\,
	datac => \ID_EX|ALT_INV_DOUT\(59),
	datad => \BLOCO_EX|ULA1|ULA15|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datae => \ID_EX|ALT_INV_DOUT\(1),
	dataf => \ID_EX|ALT_INV_DOUT\(0),
	combout => \BLOCO_EX|ULA1|ULA15|MuxOperacao|MUX_OUT[0]~0_combout\);

\MEM_WB|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_EX|ULA1|ULA15|MuxOperacao|MUX_OUT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(14));

\BLOCO_EX|Somador2|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|Somador2|Add0~85_sumout\ = SUM(( \ID_EX|DOUT\(121) ) + ( \ID_EX|DOUT\(155) ) + ( \BLOCO_EX|Somador2|Add0~82\ ))
-- \BLOCO_EX|Somador2|Add0~86\ = CARRY(( \ID_EX|DOUT\(121) ) + ( \ID_EX|DOUT\(155) ) + ( \BLOCO_EX|Somador2|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ID_EX|ALT_INV_DOUT\(121),
	dataf => \ID_EX|ALT_INV_DOUT\(155),
	cin => \BLOCO_EX|Somador2|Add0~82\,
	sumout => \BLOCO_EX|Somador2|Add0~85_sumout\,
	cout => \BLOCO_EX|Somador2|Add0~86\);

\MUX_JR|saida_MUX[14]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_JR|saida_MUX[14]~23_combout\ = ( \BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( \BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( \BLOCO_EX|Somador2|Add0~85_sumout\ ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( \BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( 
-- \BLOCO_IF|Somador1|Add0~85_sumout\ ) ) ) # ( \BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( !\BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( \IF_ID|DOUT\(12) ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( !\BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( 
-- \BLOCO_ID|BANCO_REG|saidaA[14]~166_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_IF|Somador1|ALT_INV_Add0~85_sumout\,
	datab => \BLOCO_EX|Somador2|ALT_INV_Add0~85_sumout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[14]~166_combout\,
	datad => \IF_ID|ALT_INV_DOUT\(12),
	datae => \BLOCO_IF|PC_REG|ALT_INV_DOUT[26]~0_combout\,
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT[0]~1_combout\,
	combout => \MUX_JR|saida_MUX[14]~23_combout\);

\BLOCO_IF|PC_REG|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_JR|saida_MUX[14]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_IF|PC_REG|DOUT\(14));

\BLOCO_IF|Somador1|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_IF|Somador1|Add0~85_sumout\ = SUM(( \BLOCO_IF|PC_REG|DOUT\(14) ) + ( GND ) + ( \BLOCO_IF|Somador1|Add0~82\ ))
-- \BLOCO_IF|Somador1|Add0~86\ = CARRY(( \BLOCO_IF|PC_REG|DOUT\(14) ) + ( GND ) + ( \BLOCO_IF|Somador1|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(14),
	cin => \BLOCO_IF|Somador1|Add0~82\,
	sumout => \BLOCO_IF|Somador1|Add0~85_sumout\,
	cout => \BLOCO_IF|Somador1|Add0~86\);

\IF_ID|DOUT[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_IF|Somador1|Add0~85_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|DOUT\(46));

\ID_EX|DOUT[155]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \IF_ID|DOUT\(46),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(155));

\EX_MEM|DOUT[194]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(155),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(194));

\MEM_WB|DOUT[130]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(194),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(130));

\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[14]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[14]~23_combout\ = ( \MEM_WB|DOUT\(130) & ( (!\MEM_WB|DOUT\(68) & (((\MEM_WB|DOUT\(14))) # (\MEM_WB|DOUT\(69)))) # (\MEM_WB|DOUT\(68) & (!\MEM_WB|DOUT\(69) & (\MEM_WB|DOUT\(46)))) ) ) # ( !\MEM_WB|DOUT\(130) & ( 
-- (!\MEM_WB|DOUT\(69) & ((!\MEM_WB|DOUT\(68) & ((\MEM_WB|DOUT\(14)))) # (\MEM_WB|DOUT\(68) & (\MEM_WB|DOUT\(46))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000000100100011000010011010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(68),
	datab => \MEM_WB|ALT_INV_DOUT\(69),
	datac => \MEM_WB|ALT_INV_DOUT\(46),
	datad => \MEM_WB|ALT_INV_DOUT\(14),
	datae => \MEM_WB|ALT_INV_DOUT\(130),
	combout => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[14]~23_combout\);

\BLOCO_ID|BANCO_REG|registrador[12][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[14]~23_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[12][14]~q\);

\BLOCO_ID|BANCO_REG|saidaA[14]~156\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[14]~156_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[15][14]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[14][14]~q\ ) ) ) # ( \IF_ID|DOUT\(21) 
-- & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[13][14]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[12][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][14]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][14]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][14]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][14]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[14]~156_combout\);

\BLOCO_ID|BANCO_REG|saidaA[14]~157\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[14]~157_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[7][14]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[6][14]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & 
-- ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[5][14]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[4][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][14]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][14]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][14]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][14]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[14]~157_combout\);

\BLOCO_ID|BANCO_REG|saidaA[14]~158\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[14]~158_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[3][14]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[2][14]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & 
-- ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[1][14]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[0][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][14]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][14]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][14]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][14]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[14]~158_combout\);

\BLOCO_ID|BANCO_REG|saidaA[14]~159\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[14]~159_combout\ = ( \BLOCO_ID|BANCO_REG|saidaA[14]~158_combout\ & ( (!\IF_ID|DOUT\(24) & ((!\IF_ID|DOUT\(23)) # ((\BLOCO_ID|BANCO_REG|saidaA[14]~157_combout\)))) # (\IF_ID|DOUT\(24) & 
-- (((\BLOCO_ID|BANCO_REG|saidaA[14]~156_combout\)))) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[14]~158_combout\ & ( (!\IF_ID|DOUT\(24) & (\IF_ID|DOUT\(23) & ((\BLOCO_ID|BANCO_REG|saidaA[14]~157_combout\)))) # (\IF_ID|DOUT\(24) & 
-- (((\BLOCO_ID|BANCO_REG|saidaA[14]~156_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111100011011010111100000101001001111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(24),
	datab => \IF_ID|ALT_INV_DOUT\(23),
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[14]~156_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[14]~157_combout\,
	datae => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[14]~158_combout\,
	combout => \BLOCO_ID|BANCO_REG|saidaA[14]~159_combout\);

\BLOCO_ID|BANCO_REG|registrador[16][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[14]~23_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[16][14]~q\);

\BLOCO_ID|BANCO_REG|registrador[20][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[14]~23_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[20][14]~q\);

\BLOCO_ID|BANCO_REG|registrador[24][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[14]~23_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[24][14]~q\);

\BLOCO_ID|BANCO_REG|registrador[28][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[14]~23_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[28][14]~q\);

\BLOCO_ID|BANCO_REG|saidaA[14]~160\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[14]~160_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[28][14]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[24][14]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[20][14]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[16][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][14]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][14]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][14]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][14]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[14]~160_combout\);

\BLOCO_ID|BANCO_REG|registrador[17][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[14]~23_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[17][14]~q\);

\BLOCO_ID|BANCO_REG|registrador[21][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[14]~23_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[21][14]~q\);

\BLOCO_ID|BANCO_REG|registrador[25][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[14]~23_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[25][14]~q\);

\BLOCO_ID|BANCO_REG|registrador[29][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[14]~23_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[29][14]~q\);

\BLOCO_ID|BANCO_REG|saidaA[14]~161\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[14]~161_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[29][14]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[25][14]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[21][14]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[17][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][14]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][14]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][14]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][14]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[14]~161_combout\);

\BLOCO_ID|BANCO_REG|registrador[18][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[14]~23_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[18][14]~q\);

\BLOCO_ID|BANCO_REG|registrador[22][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[14]~23_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[22][14]~q\);

\BLOCO_ID|BANCO_REG|registrador[26][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[14]~23_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[26][14]~q\);

\BLOCO_ID|BANCO_REG|registrador[30][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[14]~23_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[30][14]~q\);

\BLOCO_ID|BANCO_REG|saidaA[14]~162\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[14]~162_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[30][14]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[26][14]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[22][14]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[18][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][14]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][14]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][14]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][14]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[14]~162_combout\);

\BLOCO_ID|BANCO_REG|registrador[19][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[14]~23_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[19][14]~q\);

\BLOCO_ID|BANCO_REG|registrador[23][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[14]~23_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[23][14]~q\);

\BLOCO_ID|BANCO_REG|registrador[27][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[14]~23_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[27][14]~q\);

\BLOCO_ID|BANCO_REG|registrador[31][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[14]~23_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[31][14]~q\);

\BLOCO_ID|BANCO_REG|saidaA[14]~163\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[14]~163_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[31][14]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[27][14]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[23][14]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[19][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][14]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][14]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][14]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][14]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[14]~163_combout\);

\BLOCO_ID|BANCO_REG|saidaA[14]~164\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[14]~164_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[14]~163_combout\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[14]~162_combout\ ) ) ) # ( 
-- \IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[14]~161_combout\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[14]~160_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[14]~160_combout\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[14]~161_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[14]~162_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[14]~163_combout\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[14]~164_combout\);

\BLOCO_ID|BANCO_REG|saidaA[14]~165\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[14]~165_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[11][14]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[10][14]~q\ ) ) ) # ( \IF_ID|DOUT\(21) 
-- & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[9][14]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[8][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][14]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][14]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][14]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][14]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[14]~165_combout\);

\BLOCO_ID|BANCO_REG|saidaA[14]~166\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[14]~166_combout\ = ( \BLOCO_ID|BANCO_REG|saidaA[14]~164_combout\ & ( \BLOCO_ID|BANCO_REG|saidaA[14]~165_combout\ & ( (((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & \BLOCO_ID|BANCO_REG|saidaA[14]~159_combout\)) # 
-- (\BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\)) # (\IF_ID|DOUT\(25)) ) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[14]~164_combout\ & ( \BLOCO_ID|BANCO_REG|saidaA[14]~165_combout\ & ( ((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[14]~159_combout\)) # (\BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\) ) ) ) # ( \BLOCO_ID|BANCO_REG|saidaA[14]~164_combout\ & ( !\BLOCO_ID|BANCO_REG|saidaA[14]~165_combout\ & ( ((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[14]~159_combout\)) # (\IF_ID|DOUT\(25)) ) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[14]~164_combout\ & ( !\BLOCO_ID|BANCO_REG|saidaA[14]~165_combout\ & ( (\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[14]~159_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010101010111011100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(25),
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~4_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~11_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[14]~159_combout\,
	datae => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[14]~164_combout\,
	dataf => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[14]~165_combout\,
	combout => \BLOCO_ID|BANCO_REG|saidaA[14]~166_combout\);

\ID_EX|DOUT[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|saidaA[14]~166_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(59));

\BLOCO_ID|BANCO_REG|registrador[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[15]~21_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[0][15]~q\);

\BLOCO_ID|BANCO_REG|registrador[4][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[15]~21_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[4][15]~q\);

\BLOCO_ID|BANCO_REG|registrador[8][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[15]~21_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[8][15]~q\);

\BLOCO_ID|BANCO_REG|saidaB[15]~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[15]~75_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[12][15]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[8][15]~q\ ) ) ) # ( \IF_ID|DOUT\(18) & 
-- ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[4][15]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[0][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][15]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][15]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][15]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][15]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[15]~75_combout\);

\BLOCO_ID|BANCO_REG|registrador[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[15]~21_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[1][15]~q\);

\BLOCO_ID|BANCO_REG|registrador[5][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[15]~21_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[5][15]~q\);

\BLOCO_ID|BANCO_REG|registrador[9][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[15]~21_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[9][15]~q\);

\BLOCO_ID|BANCO_REG|registrador[13][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[15]~21_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[13][15]~q\);

\BLOCO_ID|BANCO_REG|saidaB[15]~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[15]~76_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[13][15]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[9][15]~q\ ) ) ) # ( \IF_ID|DOUT\(18) & 
-- ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[5][15]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[1][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][15]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][15]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][15]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][15]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[15]~76_combout\);

\BLOCO_ID|BANCO_REG|registrador[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[15]~21_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[2][15]~q\);

\BLOCO_ID|BANCO_REG|registrador[6][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[15]~21_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[6][15]~q\);

\BLOCO_ID|BANCO_REG|registrador[10][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[15]~21_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[10][15]~q\);

\BLOCO_ID|BANCO_REG|registrador[14][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[15]~21_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[14][15]~q\);

\BLOCO_ID|BANCO_REG|saidaB[15]~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[15]~77_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[14][15]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[10][15]~q\ ) ) ) # ( \IF_ID|DOUT\(18) 
-- & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[6][15]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[2][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][15]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][15]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][15]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][15]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[15]~77_combout\);

\BLOCO_ID|BANCO_REG|registrador[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[15]~21_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[3][15]~q\);

\BLOCO_ID|BANCO_REG|registrador[7][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[15]~21_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[7][15]~q\);

\BLOCO_ID|BANCO_REG|registrador[11][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[15]~21_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[11][15]~q\);

\BLOCO_ID|BANCO_REG|registrador[15][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[15]~21_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[15][15]~q\);

\BLOCO_ID|BANCO_REG|saidaB[15]~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[15]~78_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[15][15]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[11][15]~q\ ) ) ) # ( \IF_ID|DOUT\(18) 
-- & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[7][15]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[3][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][15]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][15]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][15]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][15]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[15]~78_combout\);

\BLOCO_ID|BANCO_REG|saidaB[15]~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[15]~79_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|saidaB[15]~78_combout\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|saidaB[15]~77_combout\ ) ) ) # ( \IF_ID|DOUT\(16) 
-- & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|saidaB[15]~76_combout\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|saidaB[15]~75_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[15]~75_combout\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[15]~76_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[15]~77_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[15]~78_combout\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[15]~79_combout\);

\ID_EX|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|saidaB[15]~79_combout\,
	sclr => \BLOCO_ID|BANCO_REG|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(28));

\EX_MEM|DOUT[79]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(79));

\BLOCO_MEM|RAM1|memRAM[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(79),
	ena => \BLOCO_MEM|RAM1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[0][15]~q\);

\BLOCO_MEM|RAM1|memRAM[32][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(79),
	ena => \BLOCO_MEM|RAM1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[32][15]~q\);

\BLOCO_MEM|RAM1|memRAM[16][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(79),
	ena => \BLOCO_MEM|RAM1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[16][15]~q\);

\BLOCO_MEM|RAM1|memRAM[48][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(79),
	ena => \BLOCO_MEM|RAM1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[48][15]~q\);

\BLOCO_MEM|RAM1|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux16~0_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[48][15]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[16][15]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[32][15]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[0][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][15]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][15]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][15]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][15]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux16~0_combout\);

\BLOCO_MEM|RAM1|memRAM[8][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(79),
	ena => \BLOCO_MEM|RAM1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[8][15]~q\);

\BLOCO_MEM|RAM1|memRAM[40][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(79),
	ena => \BLOCO_MEM|RAM1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[40][15]~q\);

\BLOCO_MEM|RAM1|memRAM[24][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(79),
	ena => \BLOCO_MEM|RAM1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[24][15]~q\);

\BLOCO_MEM|RAM1|memRAM[56][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(79),
	ena => \BLOCO_MEM|RAM1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[56][15]~q\);

\BLOCO_MEM|RAM1|Mux16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux16~1_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[56][15]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[24][15]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[40][15]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[8][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][15]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][15]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][15]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][15]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux16~1_combout\);

\BLOCO_MEM|RAM1|memRAM[4][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(79),
	ena => \BLOCO_MEM|RAM1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[4][15]~q\);

\BLOCO_MEM|RAM1|memRAM[36][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(79),
	ena => \BLOCO_MEM|RAM1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[36][15]~q\);

\BLOCO_MEM|RAM1|memRAM[20][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(79),
	ena => \BLOCO_MEM|RAM1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[20][15]~q\);

\BLOCO_MEM|RAM1|memRAM[52][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(79),
	ena => \BLOCO_MEM|RAM1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[52][15]~q\);

\BLOCO_MEM|RAM1|Mux16~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux16~2_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[52][15]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[20][15]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[36][15]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[4][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][15]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][15]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][15]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][15]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux16~2_combout\);

\BLOCO_MEM|RAM1|memRAM[12][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(79),
	ena => \BLOCO_MEM|RAM1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[12][15]~q\);

\BLOCO_MEM|RAM1|memRAM[44][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(79),
	ena => \BLOCO_MEM|RAM1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[44][15]~q\);

\BLOCO_MEM|RAM1|memRAM[28][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(79),
	ena => \BLOCO_MEM|RAM1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[28][15]~q\);

\BLOCO_MEM|RAM1|memRAM[60][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(79),
	ena => \BLOCO_MEM|RAM1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[60][15]~q\);

\BLOCO_MEM|RAM1|Mux16~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux16~3_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[60][15]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[28][15]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[44][15]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[12][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][15]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][15]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][15]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][15]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux16~3_combout\);

\BLOCO_MEM|RAM1|Mux16~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux16~4_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux16~3_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux16~2_combout\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|Mux16~1_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux16~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux16~0_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux16~1_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux16~2_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux16~3_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux16~4_combout\);

\BLOCO_MEM|RAM1|memRAM[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(79),
	ena => \BLOCO_MEM|RAM1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[1][15]~q\);

\BLOCO_MEM|RAM1|memRAM[33][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(79),
	ena => \BLOCO_MEM|RAM1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[33][15]~q\);

\BLOCO_MEM|RAM1|memRAM[17][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(79),
	ena => \BLOCO_MEM|RAM1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[17][15]~q\);

\BLOCO_MEM|RAM1|memRAM[49][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(79),
	ena => \BLOCO_MEM|RAM1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[49][15]~q\);

\BLOCO_MEM|RAM1|Mux16~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux16~5_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[49][15]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[17][15]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[33][15]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[1][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][15]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][15]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][15]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][15]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux16~5_combout\);

\BLOCO_MEM|RAM1|memRAM[9][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(79),
	ena => \BLOCO_MEM|RAM1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[9][15]~q\);

\BLOCO_MEM|RAM1|memRAM[41][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(79),
	ena => \BLOCO_MEM|RAM1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[41][15]~q\);

\BLOCO_MEM|RAM1|memRAM[25][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(79),
	ena => \BLOCO_MEM|RAM1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[25][15]~q\);

\BLOCO_MEM|RAM1|memRAM[57][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(79),
	ena => \BLOCO_MEM|RAM1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[57][15]~q\);

\BLOCO_MEM|RAM1|Mux16~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux16~6_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[57][15]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[25][15]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[41][15]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[9][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][15]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][15]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][15]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][15]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux16~6_combout\);

\BLOCO_MEM|RAM1|memRAM[5][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(79),
	ena => \BLOCO_MEM|RAM1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[5][15]~q\);

\BLOCO_MEM|RAM1|memRAM[37][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(79),
	ena => \BLOCO_MEM|RAM1|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[37][15]~q\);

\BLOCO_MEM|RAM1|memRAM[21][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(79),
	ena => \BLOCO_MEM|RAM1|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[21][15]~q\);

\BLOCO_MEM|RAM1|memRAM[53][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(79),
	ena => \BLOCO_MEM|RAM1|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[53][15]~q\);

\BLOCO_MEM|RAM1|Mux16~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux16~7_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[53][15]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[21][15]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[37][15]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[5][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][15]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][15]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][15]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][15]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux16~7_combout\);

\BLOCO_MEM|RAM1|memRAM[13][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(79),
	ena => \BLOCO_MEM|RAM1|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[13][15]~q\);

\BLOCO_MEM|RAM1|memRAM[45][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(79),
	ena => \BLOCO_MEM|RAM1|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[45][15]~q\);

\BLOCO_MEM|RAM1|memRAM[29][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(79),
	ena => \BLOCO_MEM|RAM1|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[29][15]~q\);

\BLOCO_MEM|RAM1|memRAM[61][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(79),
	ena => \BLOCO_MEM|RAM1|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[61][15]~q\);

\BLOCO_MEM|RAM1|Mux16~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux16~8_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[61][15]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[29][15]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[45][15]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[13][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][15]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][15]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][15]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][15]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux16~8_combout\);

\BLOCO_MEM|RAM1|Mux16~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux16~9_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux16~8_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux16~7_combout\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|Mux16~6_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux16~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux16~5_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux16~6_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux16~7_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux16~8_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux16~9_combout\);

\BLOCO_MEM|RAM1|memRAM[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(79),
	ena => \BLOCO_MEM|RAM1|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[2][15]~q\);

\BLOCO_MEM|RAM1|memRAM[34][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(79),
	ena => \BLOCO_MEM|RAM1|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[34][15]~q\);

\BLOCO_MEM|RAM1|memRAM[6][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(79),
	ena => \BLOCO_MEM|RAM1|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[6][15]~q\);

\BLOCO_MEM|RAM1|memRAM[38][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(79),
	ena => \BLOCO_MEM|RAM1|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[38][15]~q\);

\BLOCO_MEM|RAM1|Mux16~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux16~10_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[38][15]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[6][15]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[34][15]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[2][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][15]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][15]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][15]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][15]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux16~10_combout\);

\BLOCO_MEM|RAM1|memRAM[10][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(79),
	ena => \BLOCO_MEM|RAM1|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[10][15]~q\);

\BLOCO_MEM|RAM1|memRAM[42][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(79),
	ena => \BLOCO_MEM|RAM1|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[42][15]~q\);

\BLOCO_MEM|RAM1|memRAM[14][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(79),
	ena => \BLOCO_MEM|RAM1|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[14][15]~q\);

\BLOCO_MEM|RAM1|memRAM[46][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(79),
	ena => \BLOCO_MEM|RAM1|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[46][15]~q\);

\BLOCO_MEM|RAM1|Mux16~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux16~11_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[46][15]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[14][15]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[42][15]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[10][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][15]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][15]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][15]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][15]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux16~11_combout\);

\BLOCO_MEM|RAM1|memRAM[18][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(79),
	ena => \BLOCO_MEM|RAM1|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[18][15]~q\);

\BLOCO_MEM|RAM1|memRAM[50][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(79),
	ena => \BLOCO_MEM|RAM1|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[50][15]~q\);

\BLOCO_MEM|RAM1|memRAM[22][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(79),
	ena => \BLOCO_MEM|RAM1|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[22][15]~q\);

\BLOCO_MEM|RAM1|memRAM[54][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(79),
	ena => \BLOCO_MEM|RAM1|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[54][15]~q\);

\BLOCO_MEM|RAM1|Mux16~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux16~12_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[54][15]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[22][15]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[50][15]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[18][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][15]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][15]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][15]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][15]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux16~12_combout\);

\BLOCO_MEM|RAM1|memRAM[26][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(79),
	ena => \BLOCO_MEM|RAM1|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[26][15]~q\);

\BLOCO_MEM|RAM1|memRAM[58][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(79),
	ena => \BLOCO_MEM|RAM1|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[58][15]~q\);

\BLOCO_MEM|RAM1|memRAM[30][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(79),
	ena => \BLOCO_MEM|RAM1|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[30][15]~q\);

\BLOCO_MEM|RAM1|memRAM[62][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(79),
	ena => \BLOCO_MEM|RAM1|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[62][15]~q\);

\BLOCO_MEM|RAM1|Mux16~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux16~13_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[62][15]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[30][15]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[58][15]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[26][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][15]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][15]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][15]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][15]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux16~13_combout\);

\BLOCO_MEM|RAM1|Mux16~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux16~14_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux16~13_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux16~12_combout\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|Mux16~11_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux16~10_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux16~10_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux16~11_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux16~12_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux16~13_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux16~14_combout\);

\BLOCO_MEM|RAM1|memRAM[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(79),
	ena => \BLOCO_MEM|RAM1|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[3][15]~q\);

\BLOCO_MEM|RAM1|memRAM[11][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(79),
	ena => \BLOCO_MEM|RAM1|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[11][15]~q\);

\BLOCO_MEM|RAM1|memRAM[35][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(79),
	ena => \BLOCO_MEM|RAM1|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[35][15]~q\);

\BLOCO_MEM|RAM1|memRAM[43][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(79),
	ena => \BLOCO_MEM|RAM1|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[43][15]~q\);

\BLOCO_MEM|RAM1|Mux16~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux16~15_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(7) & ( \BLOCO_MEM|RAM1|memRAM[43][15]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(7) & ( \BLOCO_MEM|RAM1|memRAM[35][15]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(7) & ( 
-- \BLOCO_MEM|RAM1|memRAM[11][15]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(7) & ( \BLOCO_MEM|RAM1|memRAM[3][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][15]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][15]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][15]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][15]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(7),
	combout => \BLOCO_MEM|RAM1|Mux16~15_combout\);

\BLOCO_MEM|RAM1|memRAM[7][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(79),
	ena => \BLOCO_MEM|RAM1|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[7][15]~q\);

\BLOCO_MEM|RAM1|memRAM[15][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(79),
	ena => \BLOCO_MEM|RAM1|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[15][15]~q\);

\BLOCO_MEM|RAM1|memRAM[39][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(79),
	ena => \BLOCO_MEM|RAM1|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[39][15]~q\);

\BLOCO_MEM|RAM1|memRAM[47][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(79),
	ena => \BLOCO_MEM|RAM1|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[47][15]~q\);

\BLOCO_MEM|RAM1|Mux16~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux16~16_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(7) & ( \BLOCO_MEM|RAM1|memRAM[47][15]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(7) & ( \BLOCO_MEM|RAM1|memRAM[39][15]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(7) & ( 
-- \BLOCO_MEM|RAM1|memRAM[15][15]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(7) & ( \BLOCO_MEM|RAM1|memRAM[7][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][15]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][15]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][15]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][15]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(7),
	combout => \BLOCO_MEM|RAM1|Mux16~16_combout\);

\BLOCO_MEM|RAM1|memRAM[19][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(79),
	ena => \BLOCO_MEM|RAM1|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[19][15]~q\);

\BLOCO_MEM|RAM1|memRAM[27][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(79),
	ena => \BLOCO_MEM|RAM1|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[27][15]~q\);

\BLOCO_MEM|RAM1|memRAM[51][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(79),
	ena => \BLOCO_MEM|RAM1|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[51][15]~q\);

\BLOCO_MEM|RAM1|memRAM[59][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(79),
	ena => \BLOCO_MEM|RAM1|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[59][15]~q\);

\BLOCO_MEM|RAM1|Mux16~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux16~17_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(7) & ( \BLOCO_MEM|RAM1|memRAM[59][15]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(7) & ( \BLOCO_MEM|RAM1|memRAM[51][15]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(7) & ( 
-- \BLOCO_MEM|RAM1|memRAM[27][15]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(7) & ( \BLOCO_MEM|RAM1|memRAM[19][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][15]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][15]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][15]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][15]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(7),
	combout => \BLOCO_MEM|RAM1|Mux16~17_combout\);

\BLOCO_MEM|RAM1|memRAM[23][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(79),
	ena => \BLOCO_MEM|RAM1|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[23][15]~q\);

\BLOCO_MEM|RAM1|memRAM[31][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(79),
	ena => \BLOCO_MEM|RAM1|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[31][15]~q\);

\BLOCO_MEM|RAM1|memRAM[55][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(79),
	ena => \BLOCO_MEM|RAM1|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[55][15]~q\);

\BLOCO_MEM|RAM1|memRAM[63][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(79),
	ena => \BLOCO_MEM|RAM1|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[63][15]~q\);

\BLOCO_MEM|RAM1|Mux16~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux16~18_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(7) & ( \BLOCO_MEM|RAM1|memRAM[63][15]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(7) & ( \BLOCO_MEM|RAM1|memRAM[55][15]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(7) & ( 
-- \BLOCO_MEM|RAM1|memRAM[31][15]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(7) & ( \BLOCO_MEM|RAM1|memRAM[23][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][15]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][15]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][15]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][15]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(7),
	combout => \BLOCO_MEM|RAM1|Mux16~18_combout\);

\BLOCO_MEM|RAM1|Mux16~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux16~19_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux16~18_combout\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux16~17_combout\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|Mux16~16_combout\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux16~15_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux16~15_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux16~16_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux16~17_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux16~18_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux16~19_combout\);

\BLOCO_MEM|RAM1|Mux16~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux16~20_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux16~19_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux16~14_combout\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|Mux16~9_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux16~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux16~4_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux16~9_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux16~14_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux16~19_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux16~20_combout\);

\BLOCO_MEM|RAM1|Dado_out[15]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Dado_out[15]~53_combout\ = (!\EX_MEM|DOUT\(162)) # (\BLOCO_MEM|RAM1|Mux16~20_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111011101110111011101110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|ALT_INV_DOUT\(162),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux16~20_combout\,
	combout => \BLOCO_MEM|RAM1|Dado_out[15]~53_combout\);

\MEM_WB|DOUT[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_MEM|RAM1|Dado_out[15]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(47));

\BLOCO_EX|ULA1|ULA16|InverterOuNao|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA16|InverterOuNao|saida_MUX[0]~0_combout\ = !\ID_EX|DOUT\(2) $ (((!\ID_EX|DOUT\(180) & ((!\ID_EX|DOUT\(28)))) # (\ID_EX|DOUT\(180) & (!\ID_EX|DOUT\(116)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011010011010010101101001101001010110100110100101011010011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(2),
	datab => \ID_EX|ALT_INV_DOUT\(180),
	datac => \ID_EX|ALT_INV_DOUT\(116),
	datad => \ID_EX|ALT_INV_DOUT\(28),
	combout => \BLOCO_EX|ULA1|ULA16|InverterOuNao|saida_MUX[0]~0_combout\);

\BLOCO_EX|ULA1|ULA16|MuxOperacao|MUX_OUT[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA16|MuxOperacao|MUX_OUT[0]~1_combout\ = ( \ID_EX|DOUT\(59) & ( \BLOCO_EX|ULA1|ULA15|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\ID_EX|DOUT\(0) & ((!\ID_EX|DOUT\(60) & (!\BLOCO_EX|ULA1|ULA16|InverterOuNao|saida_MUX[0]~0_combout\ & 
-- \ID_EX|DOUT\(1))) # (\ID_EX|DOUT\(60) & (\BLOCO_EX|ULA1|ULA16|InverterOuNao|saida_MUX[0]~0_combout\)))) # (\ID_EX|DOUT\(0) & (!\ID_EX|DOUT\(1) & ((\BLOCO_EX|ULA1|ULA16|InverterOuNao|saida_MUX[0]~0_combout\) # (\ID_EX|DOUT\(60))))) ) ) ) # ( 
-- !\ID_EX|DOUT\(59) & ( \BLOCO_EX|ULA1|ULA15|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\ID_EX|DOUT\(0) & ((!\ID_EX|DOUT\(60) & (!\BLOCO_EX|ULA1|ULA16|InverterOuNao|saida_MUX[0]~0_combout\ & \ID_EX|DOUT\(1))) # (\ID_EX|DOUT\(60) & 
-- (\BLOCO_EX|ULA1|ULA16|InverterOuNao|saida_MUX[0]~0_combout\)))) # (\ID_EX|DOUT\(0) & (!\ID_EX|DOUT\(1) & ((\BLOCO_EX|ULA1|ULA16|InverterOuNao|saida_MUX[0]~0_combout\) # (\ID_EX|DOUT\(60))))) ) ) ) # ( \ID_EX|DOUT\(59) & ( 
-- !\BLOCO_EX|ULA1|ULA15|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\ID_EX|DOUT\(0) & ((!\ID_EX|DOUT\(60) & (!\BLOCO_EX|ULA1|ULA16|InverterOuNao|saida_MUX[0]~0_combout\ & \ID_EX|DOUT\(1))) # (\ID_EX|DOUT\(60) & 
-- (\BLOCO_EX|ULA1|ULA16|InverterOuNao|saida_MUX[0]~0_combout\)))) # (\ID_EX|DOUT\(0) & (!\ID_EX|DOUT\(1) & ((\BLOCO_EX|ULA1|ULA16|InverterOuNao|saida_MUX[0]~0_combout\) # (\ID_EX|DOUT\(60))))) ) ) ) # ( !\ID_EX|DOUT\(59) & ( 
-- !\BLOCO_EX|ULA1|ULA15|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\ID_EX|DOUT\(60) & (\BLOCO_EX|ULA1|ULA16|InverterOuNao|saida_MUX[0]~0_combout\ & (!\ID_EX|DOUT\(1) $ (!\ID_EX|DOUT\(0))))) # (\ID_EX|DOUT\(60) & (!\ID_EX|DOUT\(1) $ 
-- (((!\BLOCO_EX|ULA1|ULA16|InverterOuNao|saida_MUX[0]~0_combout\ & !\ID_EX|DOUT\(0)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011001110000000110010111000000011001011100000001100101110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(60),
	datab => \BLOCO_EX|ULA1|ULA16|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datac => \ID_EX|ALT_INV_DOUT\(1),
	datad => \ID_EX|ALT_INV_DOUT\(0),
	datae => \ID_EX|ALT_INV_DOUT\(59),
	dataf => \BLOCO_EX|ULA1|ULA15|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \BLOCO_EX|ULA1|ULA16|MuxOperacao|MUX_OUT[0]~1_combout\);

\BLOCO_EX|ULA1|ULA16|MuxOperacao|MUX_OUT[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA16|MuxOperacao|MUX_OUT[0]~2_combout\ = !\ID_EX|DOUT\(59) $ (\BLOCO_EX|ULA1|ULA15|InverterOuNao|saida_MUX[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100110011001100110011001100110011001100110011001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(59),
	datab => \BLOCO_EX|ULA1|ULA15|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \BLOCO_EX|ULA1|ULA16|MuxOperacao|MUX_OUT[0]~2_combout\);

\BLOCO_EX|ULA1|ULA16|MuxOperacao|MUX_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA16|MuxOperacao|MUX_OUT[0]~0_combout\ = ( \BLOCO_EX|ULA1|ULA16|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \BLOCO_EX|ULA1|ULA16|MuxOperacao|MUX_OUT[0]~2_combout\ & ( (!\ID_EX|DOUT\(1)) # (!\ID_EX|DOUT\(0)) ) ) ) # ( 
-- \BLOCO_EX|ULA1|ULA16|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\BLOCO_EX|ULA1|ULA16|MuxOperacao|MUX_OUT[0]~2_combout\ & ( (!\ID_EX|DOUT\(1)) # ((!\ID_EX|DOUT\(0) & ((\BLOCO_EX|ULA1|ULA14|Somador|cOut~1_combout\) # 
-- (\BLOCO_EX|ULA1|ULA14|Somador|cOut~0_combout\)))) ) ) ) # ( !\BLOCO_EX|ULA1|ULA16|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\BLOCO_EX|ULA1|ULA16|MuxOperacao|MUX_OUT[0]~2_combout\ & ( (\ID_EX|DOUT\(1) & (!\ID_EX|DOUT\(0) & 
-- (!\BLOCO_EX|ULA1|ULA14|Somador|cOut~0_combout\ & !\BLOCO_EX|ULA1|ULA14|Somador|cOut~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000101011101110111000000000000000001110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(1),
	datab => \ID_EX|ALT_INV_DOUT\(0),
	datac => \BLOCO_EX|ULA1|ULA14|Somador|ALT_INV_cOut~0_combout\,
	datad => \BLOCO_EX|ULA1|ULA14|Somador|ALT_INV_cOut~1_combout\,
	datae => \BLOCO_EX|ULA1|ULA16|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \BLOCO_EX|ULA1|ULA16|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\,
	combout => \BLOCO_EX|ULA1|ULA16|MuxOperacao|MUX_OUT[0]~0_combout\);

\MEM_WB|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_EX|ULA1|ULA16|MuxOperacao|MUX_OUT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(15));

\BLOCO_EX|Somador2|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|Somador2|Add0~77_sumout\ = SUM(( \ID_EX|DOUT\(122) ) + ( \ID_EX|DOUT\(156) ) + ( \BLOCO_EX|Somador2|Add0~86\ ))
-- \BLOCO_EX|Somador2|Add0~78\ = CARRY(( \ID_EX|DOUT\(122) ) + ( \ID_EX|DOUT\(156) ) + ( \BLOCO_EX|Somador2|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ID_EX|ALT_INV_DOUT\(122),
	dataf => \ID_EX|ALT_INV_DOUT\(156),
	cin => \BLOCO_EX|Somador2|Add0~86\,
	sumout => \BLOCO_EX|Somador2|Add0~77_sumout\,
	cout => \BLOCO_EX|Somador2|Add0~78\);

\MUX_JR|saida_MUX[15]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_JR|saida_MUX[15]~21_combout\ = ( \BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( \BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( \BLOCO_EX|Somador2|Add0~77_sumout\ ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( \BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( 
-- \BLOCO_IF|Somador1|Add0~77_sumout\ ) ) ) # ( \BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( !\BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( \IF_ID|DOUT\(13) ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( !\BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( 
-- \BLOCO_ID|BANCO_REG|saidaA[15]~177_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_IF|Somador1|ALT_INV_Add0~77_sumout\,
	datab => \BLOCO_EX|Somador2|ALT_INV_Add0~77_sumout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[15]~177_combout\,
	datad => \IF_ID|ALT_INV_DOUT\(13),
	datae => \BLOCO_IF|PC_REG|ALT_INV_DOUT[26]~0_combout\,
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT[0]~1_combout\,
	combout => \MUX_JR|saida_MUX[15]~21_combout\);

\BLOCO_IF|PC_REG|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_JR|saida_MUX[15]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_IF|PC_REG|DOUT\(15));

\BLOCO_IF|Somador1|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_IF|Somador1|Add0~77_sumout\ = SUM(( \BLOCO_IF|PC_REG|DOUT\(15) ) + ( GND ) + ( \BLOCO_IF|Somador1|Add0~86\ ))
-- \BLOCO_IF|Somador1|Add0~78\ = CARRY(( \BLOCO_IF|PC_REG|DOUT\(15) ) + ( GND ) + ( \BLOCO_IF|Somador1|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(15),
	cin => \BLOCO_IF|Somador1|Add0~86\,
	sumout => \BLOCO_IF|Somador1|Add0~77_sumout\,
	cout => \BLOCO_IF|Somador1|Add0~78\);

\IF_ID|DOUT[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_IF|Somador1|Add0~77_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|DOUT\(47));

\ID_EX|DOUT[156]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \IF_ID|DOUT\(47),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(156));

\EX_MEM|DOUT[195]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(156),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(195));

\MEM_WB|DOUT[131]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(195),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(131));

\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[15]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[15]~21_combout\ = ( \MEM_WB|DOUT\(131) & ( (!\MEM_WB|DOUT\(68) & (((\MEM_WB|DOUT\(15))) # (\MEM_WB|DOUT\(69)))) # (\MEM_WB|DOUT\(68) & (!\MEM_WB|DOUT\(69) & (\MEM_WB|DOUT\(47)))) ) ) # ( !\MEM_WB|DOUT\(131) & ( 
-- (!\MEM_WB|DOUT\(69) & ((!\MEM_WB|DOUT\(68) & ((\MEM_WB|DOUT\(15)))) # (\MEM_WB|DOUT\(68) & (\MEM_WB|DOUT\(47))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000000100100011000010011010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(68),
	datab => \MEM_WB|ALT_INV_DOUT\(69),
	datac => \MEM_WB|ALT_INV_DOUT\(47),
	datad => \MEM_WB|ALT_INV_DOUT\(15),
	datae => \MEM_WB|ALT_INV_DOUT\(131),
	combout => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[15]~21_combout\);

\BLOCO_ID|BANCO_REG|registrador[12][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[15]~21_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[12][15]~q\);

\BLOCO_ID|BANCO_REG|saidaA[15]~167\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[15]~167_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[15][15]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[14][15]~q\ ) ) ) # ( \IF_ID|DOUT\(21) 
-- & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[13][15]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[12][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][15]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][15]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][15]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][15]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[15]~167_combout\);

\BLOCO_ID|BANCO_REG|saidaA[15]~168\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[15]~168_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[7][15]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[6][15]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & 
-- ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[5][15]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[4][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][15]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][15]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][15]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][15]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[15]~168_combout\);

\BLOCO_ID|BANCO_REG|saidaA[15]~169\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[15]~169_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[3][15]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[2][15]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & 
-- ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[1][15]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[0][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][15]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][15]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][15]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][15]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[15]~169_combout\);

\BLOCO_ID|BANCO_REG|saidaA[15]~170\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[15]~170_combout\ = ( \BLOCO_ID|BANCO_REG|saidaA[15]~169_combout\ & ( (!\IF_ID|DOUT\(24) & ((!\IF_ID|DOUT\(23)) # ((\BLOCO_ID|BANCO_REG|saidaA[15]~168_combout\)))) # (\IF_ID|DOUT\(24) & 
-- (((\BLOCO_ID|BANCO_REG|saidaA[15]~167_combout\)))) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[15]~169_combout\ & ( (!\IF_ID|DOUT\(24) & (\IF_ID|DOUT\(23) & ((\BLOCO_ID|BANCO_REG|saidaA[15]~168_combout\)))) # (\IF_ID|DOUT\(24) & 
-- (((\BLOCO_ID|BANCO_REG|saidaA[15]~167_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111100011011010111100000101001001111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(24),
	datab => \IF_ID|ALT_INV_DOUT\(23),
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[15]~167_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[15]~168_combout\,
	datae => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[15]~169_combout\,
	combout => \BLOCO_ID|BANCO_REG|saidaA[15]~170_combout\);

\BLOCO_ID|BANCO_REG|registrador[16][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[15]~21_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[16][15]~q\);

\BLOCO_ID|BANCO_REG|registrador[20][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[15]~21_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[20][15]~q\);

\BLOCO_ID|BANCO_REG|registrador[24][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[15]~21_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[24][15]~q\);

\BLOCO_ID|BANCO_REG|registrador[28][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[15]~21_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[28][15]~q\);

\BLOCO_ID|BANCO_REG|saidaA[15]~171\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[15]~171_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[28][15]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[24][15]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[20][15]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[16][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][15]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][15]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][15]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][15]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[15]~171_combout\);

\BLOCO_ID|BANCO_REG|registrador[17][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[15]~21_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[17][15]~q\);

\BLOCO_ID|BANCO_REG|registrador[21][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[15]~21_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[21][15]~q\);

\BLOCO_ID|BANCO_REG|registrador[25][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[15]~21_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[25][15]~q\);

\BLOCO_ID|BANCO_REG|registrador[29][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[15]~21_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[29][15]~q\);

\BLOCO_ID|BANCO_REG|saidaA[15]~172\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[15]~172_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[29][15]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[25][15]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[21][15]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[17][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][15]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][15]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][15]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][15]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[15]~172_combout\);

\BLOCO_ID|BANCO_REG|registrador[18][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[15]~21_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[18][15]~q\);

\BLOCO_ID|BANCO_REG|registrador[22][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[15]~21_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[22][15]~q\);

\BLOCO_ID|BANCO_REG|registrador[26][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[15]~21_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[26][15]~q\);

\BLOCO_ID|BANCO_REG|registrador[30][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[15]~21_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[30][15]~q\);

\BLOCO_ID|BANCO_REG|saidaA[15]~173\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[15]~173_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[30][15]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[26][15]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[22][15]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[18][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][15]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][15]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][15]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][15]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[15]~173_combout\);

\BLOCO_ID|BANCO_REG|registrador[19][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[15]~21_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[19][15]~q\);

\BLOCO_ID|BANCO_REG|registrador[23][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[15]~21_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[23][15]~q\);

\BLOCO_ID|BANCO_REG|registrador[27][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[15]~21_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[27][15]~q\);

\BLOCO_ID|BANCO_REG|registrador[31][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[15]~21_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[31][15]~q\);

\BLOCO_ID|BANCO_REG|saidaA[15]~174\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[15]~174_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[31][15]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[27][15]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[23][15]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[19][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][15]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][15]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][15]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][15]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[15]~174_combout\);

\BLOCO_ID|BANCO_REG|saidaA[15]~175\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[15]~175_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[15]~174_combout\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[15]~173_combout\ ) ) ) # ( 
-- \IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[15]~172_combout\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[15]~171_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[15]~171_combout\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[15]~172_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[15]~173_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[15]~174_combout\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[15]~175_combout\);

\BLOCO_ID|BANCO_REG|saidaA[15]~176\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[15]~176_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[11][15]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[10][15]~q\ ) ) ) # ( \IF_ID|DOUT\(21) 
-- & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[9][15]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[8][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][15]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][15]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][15]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][15]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[15]~176_combout\);

\BLOCO_ID|BANCO_REG|saidaA[15]~177\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[15]~177_combout\ = ( \BLOCO_ID|BANCO_REG|saidaA[15]~175_combout\ & ( \BLOCO_ID|BANCO_REG|saidaA[15]~176_combout\ & ( (((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & \BLOCO_ID|BANCO_REG|saidaA[15]~170_combout\)) # 
-- (\BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\)) # (\IF_ID|DOUT\(25)) ) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[15]~175_combout\ & ( \BLOCO_ID|BANCO_REG|saidaA[15]~176_combout\ & ( ((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[15]~170_combout\)) # (\BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\) ) ) ) # ( \BLOCO_ID|BANCO_REG|saidaA[15]~175_combout\ & ( !\BLOCO_ID|BANCO_REG|saidaA[15]~176_combout\ & ( ((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[15]~170_combout\)) # (\IF_ID|DOUT\(25)) ) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[15]~175_combout\ & ( !\BLOCO_ID|BANCO_REG|saidaA[15]~176_combout\ & ( (\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[15]~170_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010101010111011100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(25),
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~4_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~11_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[15]~170_combout\,
	datae => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[15]~175_combout\,
	dataf => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[15]~176_combout\,
	combout => \BLOCO_ID|BANCO_REG|saidaA[15]~177_combout\);

\ID_EX|DOUT[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|saidaA[15]~177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(60));

\BLOCO_EX|ULA1|ULA16|Somador|cOut\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA16|Somador|cOut~combout\ = ( !\ID_EX|DOUT\(60) & ( \BLOCO_EX|ULA1|ULA16|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\ID_EX|DOUT\(59) & ((!\BLOCO_EX|ULA1|ULA15|InverterOuNao|saida_MUX[0]~0_combout\) # 
-- ((!\BLOCO_EX|ULA1|ULA14|Somador|cOut~0_combout\ & !\BLOCO_EX|ULA1|ULA14|Somador|cOut~1_combout\)))) # (\ID_EX|DOUT\(59) & (!\BLOCO_EX|ULA1|ULA14|Somador|cOut~0_combout\ & (!\BLOCO_EX|ULA1|ULA14|Somador|cOut~1_combout\ & 
-- !\BLOCO_EX|ULA1|ULA15|InverterOuNao|saida_MUX[0]~0_combout\))) ) ) ) # ( \ID_EX|DOUT\(60) & ( !\BLOCO_EX|ULA1|ULA16|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\ID_EX|DOUT\(59) & ((!\BLOCO_EX|ULA1|ULA15|InverterOuNao|saida_MUX[0]~0_combout\) # 
-- ((!\BLOCO_EX|ULA1|ULA14|Somador|cOut~0_combout\ & !\BLOCO_EX|ULA1|ULA14|Somador|cOut~1_combout\)))) # (\ID_EX|DOUT\(59) & (!\BLOCO_EX|ULA1|ULA14|Somador|cOut~0_combout\ & (!\BLOCO_EX|ULA1|ULA14|Somador|cOut~1_combout\ & 
-- !\BLOCO_EX|ULA1|ULA15|InverterOuNao|saida_MUX[0]~0_combout\))) ) ) ) # ( !\ID_EX|DOUT\(60) & ( !\BLOCO_EX|ULA1|ULA16|InverterOuNao|saida_MUX[0]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111110001000000011111000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_EX|ULA1|ULA14|Somador|ALT_INV_cOut~0_combout\,
	datab => \BLOCO_EX|ULA1|ULA14|Somador|ALT_INV_cOut~1_combout\,
	datac => \ID_EX|ALT_INV_DOUT\(59),
	datad => \BLOCO_EX|ULA1|ULA15|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datae => \ID_EX|ALT_INV_DOUT\(60),
	dataf => \BLOCO_EX|ULA1|ULA16|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \BLOCO_EX|ULA1|ULA16|Somador|cOut~combout\);

\BLOCO_EX|Somador2|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|Somador2|Add0~89_sumout\ = SUM(( \ID_EX|DOUT\(123) ) + ( \ID_EX|DOUT\(157) ) + ( \BLOCO_EX|Somador2|Add0~78\ ))
-- \BLOCO_EX|Somador2|Add0~90\ = CARRY(( \ID_EX|DOUT\(123) ) + ( \ID_EX|DOUT\(157) ) + ( \BLOCO_EX|Somador2|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ID_EX|ALT_INV_DOUT\(123),
	dataf => \ID_EX|ALT_INV_DOUT\(157),
	cin => \BLOCO_EX|Somador2|Add0~78\,
	sumout => \BLOCO_EX|Somador2|Add0~89_sumout\,
	cout => \BLOCO_EX|Somador2|Add0~90\);

\MUX_JR|saida_MUX[16]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_JR|saida_MUX[16]~24_combout\ = ( \BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( \BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( \BLOCO_EX|Somador2|Add0~89_sumout\ ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( \BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( 
-- \BLOCO_IF|Somador1|Add0~89_sumout\ ) ) ) # ( \BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( !\BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( \IF_ID|DOUT\(14) ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( !\BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( 
-- \BLOCO_ID|BANCO_REG|saidaA[16]~188_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_IF|Somador1|ALT_INV_Add0~89_sumout\,
	datab => \BLOCO_EX|Somador2|ALT_INV_Add0~89_sumout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[16]~188_combout\,
	datad => \IF_ID|ALT_INV_DOUT\(14),
	datae => \BLOCO_IF|PC_REG|ALT_INV_DOUT[26]~0_combout\,
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT[0]~1_combout\,
	combout => \MUX_JR|saida_MUX[16]~24_combout\);

\BLOCO_IF|PC_REG|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_JR|saida_MUX[16]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_IF|PC_REG|DOUT\(16));

\BLOCO_IF|Somador1|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_IF|Somador1|Add0~89_sumout\ = SUM(( \BLOCO_IF|PC_REG|DOUT\(16) ) + ( GND ) + ( \BLOCO_IF|Somador1|Add0~78\ ))
-- \BLOCO_IF|Somador1|Add0~90\ = CARRY(( \BLOCO_IF|PC_REG|DOUT\(16) ) + ( GND ) + ( \BLOCO_IF|Somador1|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(16),
	cin => \BLOCO_IF|Somador1|Add0~78\,
	sumout => \BLOCO_IF|Somador1|Add0~89_sumout\,
	cout => \BLOCO_IF|Somador1|Add0~90\);

\IF_ID|DOUT[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_IF|Somador1|Add0~89_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|DOUT\(48));

\ID_EX|DOUT[157]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \IF_ID|DOUT\(48),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(157));

\EX_MEM|DOUT[196]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(157),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(196));

\MEM_WB|DOUT[132]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(196),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(132));

\EX_MEM|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(109),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(16));

\MEM_WB|DOUT[100]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(100));

\BLOCO_ID|BANCO_REG|registrador[0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[16]~24_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[0][16]~q\);

\BLOCO_ID|BANCO_REG|registrador[1][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[16]~24_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[1][16]~q\);

\BLOCO_ID|BANCO_REG|registrador[2][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[16]~24_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[2][16]~q\);

\BLOCO_ID|BANCO_REG|registrador[3][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[16]~24_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[3][16]~q\);

\BLOCO_ID|BANCO_REG|saidaB[16]~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[16]~80_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[3][16]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[2][16]~q\ ) ) ) # ( \IF_ID|DOUT\(16) & 
-- ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[1][16]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[0][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][16]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][16]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][16]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][16]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[16]~80_combout\);

\BLOCO_ID|BANCO_REG|registrador[4][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[16]~24_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[4][16]~q\);

\BLOCO_ID|BANCO_REG|registrador[5][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[16]~24_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[5][16]~q\);

\BLOCO_ID|BANCO_REG|registrador[6][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[16]~24_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[6][16]~q\);

\BLOCO_ID|BANCO_REG|registrador[7][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[16]~24_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[7][16]~q\);

\BLOCO_ID|BANCO_REG|saidaB[16]~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[16]~81_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[7][16]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[6][16]~q\ ) ) ) # ( \IF_ID|DOUT\(16) & 
-- ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[5][16]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[4][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][16]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][16]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][16]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][16]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[16]~81_combout\);

\BLOCO_ID|BANCO_REG|registrador[8][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[16]~24_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[8][16]~q\);

\BLOCO_ID|BANCO_REG|registrador[9][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[16]~24_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[9][16]~q\);

\BLOCO_ID|BANCO_REG|registrador[10][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[16]~24_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[10][16]~q\);

\BLOCO_ID|BANCO_REG|registrador[11][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[16]~24_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[11][16]~q\);

\BLOCO_ID|BANCO_REG|saidaB[16]~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[16]~82_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[11][16]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[10][16]~q\ ) ) ) # ( \IF_ID|DOUT\(16) 
-- & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[9][16]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[8][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][16]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][16]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][16]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][16]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[16]~82_combout\);

\BLOCO_ID|BANCO_REG|registrador[13][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[16]~24_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[13][16]~q\);

\BLOCO_ID|BANCO_REG|registrador[14][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[16]~24_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[14][16]~q\);

\BLOCO_ID|BANCO_REG|registrador[15][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[16]~24_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[15][16]~q\);

\BLOCO_ID|BANCO_REG|saidaB[16]~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[16]~83_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[15][16]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[14][16]~q\ ) ) ) # ( \IF_ID|DOUT\(16) 
-- & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[13][16]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[12][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][16]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][16]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][16]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][16]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[16]~83_combout\);

\BLOCO_ID|BANCO_REG|saidaB[16]~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[16]~84_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|saidaB[16]~83_combout\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|saidaB[16]~82_combout\ ) ) ) # ( \IF_ID|DOUT\(18) 
-- & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|saidaB[16]~81_combout\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|saidaB[16]~80_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[16]~80_combout\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[16]~81_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[16]~82_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[16]~83_combout\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[16]~84_combout\);

\ID_EX|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|saidaB[16]~84_combout\,
	sclr => \BLOCO_ID|BANCO_REG|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(29));

\EX_MEM|DOUT[80]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(80));

\BLOCO_MEM|RAM1|memRAM[0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(80),
	ena => \BLOCO_MEM|RAM1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[0][16]~q\);

\BLOCO_MEM|RAM1|memRAM[32][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(80),
	ena => \BLOCO_MEM|RAM1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[32][16]~q\);

\BLOCO_MEM|RAM1|memRAM[1][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(80),
	ena => \BLOCO_MEM|RAM1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[1][16]~q\);

\BLOCO_MEM|RAM1|memRAM[33][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(80),
	ena => \BLOCO_MEM|RAM1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[33][16]~q\);

\BLOCO_MEM|RAM1|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux15~0_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[33][16]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[1][16]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[32][16]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[0][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][16]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][16]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][16]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][16]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux15~0_combout\);

\BLOCO_MEM|RAM1|memRAM[2][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(80),
	ena => \BLOCO_MEM|RAM1|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[2][16]~q\);

\BLOCO_MEM|RAM1|memRAM[34][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(80),
	ena => \BLOCO_MEM|RAM1|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[34][16]~q\);

\BLOCO_MEM|RAM1|memRAM[3][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(80),
	ena => \BLOCO_MEM|RAM1|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[3][16]~q\);

\BLOCO_MEM|RAM1|memRAM[35][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(80),
	ena => \BLOCO_MEM|RAM1|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[35][16]~q\);

\BLOCO_MEM|RAM1|Mux15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux15~1_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[35][16]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[3][16]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[34][16]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[2][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][16]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][16]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][16]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][16]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux15~1_combout\);

\BLOCO_MEM|RAM1|memRAM[16][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(80),
	ena => \BLOCO_MEM|RAM1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[16][16]~q\);

\BLOCO_MEM|RAM1|memRAM[48][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(80),
	ena => \BLOCO_MEM|RAM1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[48][16]~q\);

\BLOCO_MEM|RAM1|memRAM[17][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(80),
	ena => \BLOCO_MEM|RAM1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[17][16]~q\);

\BLOCO_MEM|RAM1|memRAM[49][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(80),
	ena => \BLOCO_MEM|RAM1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[49][16]~q\);

\BLOCO_MEM|RAM1|Mux15~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux15~2_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[49][16]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[17][16]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[48][16]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[16][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][16]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][16]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][16]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][16]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux15~2_combout\);

\BLOCO_MEM|RAM1|memRAM[18][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(80),
	ena => \BLOCO_MEM|RAM1|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[18][16]~q\);

\BLOCO_MEM|RAM1|memRAM[50][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(80),
	ena => \BLOCO_MEM|RAM1|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[50][16]~q\);

\BLOCO_MEM|RAM1|memRAM[19][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(80),
	ena => \BLOCO_MEM|RAM1|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[19][16]~q\);

\BLOCO_MEM|RAM1|memRAM[51][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(80),
	ena => \BLOCO_MEM|RAM1|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[51][16]~q\);

\BLOCO_MEM|RAM1|Mux15~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux15~3_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[51][16]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[19][16]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[50][16]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[18][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][16]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][16]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][16]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][16]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux15~3_combout\);

\BLOCO_MEM|RAM1|Mux15~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux15~4_combout\ = ( \MEM_WB|DOUT\(3) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux15~3_combout\ ) ) ) # ( !\MEM_WB|DOUT\(3) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux15~2_combout\ ) ) ) # ( \MEM_WB|DOUT\(3) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|Mux15~1_combout\ ) ) ) # ( !\MEM_WB|DOUT\(3) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux15~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux15~0_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux15~1_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux15~2_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux15~3_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(3),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux15~4_combout\);

\BLOCO_MEM|RAM1|memRAM[4][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(80),
	ena => \BLOCO_MEM|RAM1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[4][16]~q\);

\BLOCO_MEM|RAM1|memRAM[36][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(80),
	ena => \BLOCO_MEM|RAM1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[36][16]~q\);

\BLOCO_MEM|RAM1|memRAM[6][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(80),
	ena => \BLOCO_MEM|RAM1|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[6][16]~q\);

\BLOCO_MEM|RAM1|memRAM[38][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(80),
	ena => \BLOCO_MEM|RAM1|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[38][16]~q\);

\BLOCO_MEM|RAM1|Mux15~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux15~5_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[38][16]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[6][16]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[36][16]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[4][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][16]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][16]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][16]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][16]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux15~5_combout\);

\BLOCO_MEM|RAM1|memRAM[5][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(80),
	ena => \BLOCO_MEM|RAM1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[5][16]~q\);

\BLOCO_MEM|RAM1|memRAM[37][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(80),
	ena => \BLOCO_MEM|RAM1|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[37][16]~q\);

\BLOCO_MEM|RAM1|memRAM[7][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(80),
	ena => \BLOCO_MEM|RAM1|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[7][16]~q\);

\BLOCO_MEM|RAM1|memRAM[39][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(80),
	ena => \BLOCO_MEM|RAM1|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[39][16]~q\);

\BLOCO_MEM|RAM1|Mux15~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux15~6_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[39][16]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[7][16]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[37][16]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[5][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][16]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][16]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][16]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][16]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux15~6_combout\);

\BLOCO_MEM|RAM1|memRAM[20][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(80),
	ena => \BLOCO_MEM|RAM1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[20][16]~q\);

\BLOCO_MEM|RAM1|memRAM[52][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(80),
	ena => \BLOCO_MEM|RAM1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[52][16]~q\);

\BLOCO_MEM|RAM1|memRAM[22][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(80),
	ena => \BLOCO_MEM|RAM1|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[22][16]~q\);

\BLOCO_MEM|RAM1|memRAM[54][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(80),
	ena => \BLOCO_MEM|RAM1|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[54][16]~q\);

\BLOCO_MEM|RAM1|Mux15~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux15~7_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[54][16]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[22][16]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[52][16]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[20][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][16]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][16]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][16]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][16]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux15~7_combout\);

\BLOCO_MEM|RAM1|memRAM[21][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(80),
	ena => \BLOCO_MEM|RAM1|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[21][16]~q\);

\BLOCO_MEM|RAM1|memRAM[53][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(80),
	ena => \BLOCO_MEM|RAM1|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[53][16]~q\);

\BLOCO_MEM|RAM1|memRAM[23][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(80),
	ena => \BLOCO_MEM|RAM1|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[23][16]~q\);

\BLOCO_MEM|RAM1|memRAM[55][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(80),
	ena => \BLOCO_MEM|RAM1|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[55][16]~q\);

\BLOCO_MEM|RAM1|Mux15~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux15~8_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[55][16]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[23][16]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[53][16]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[21][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][16]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][16]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][16]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][16]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux15~8_combout\);

\BLOCO_MEM|RAM1|Mux15~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux15~9_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux15~8_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux15~7_combout\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|Mux15~6_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux15~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux15~5_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux15~6_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux15~7_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux15~8_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux15~9_combout\);

\BLOCO_MEM|RAM1|memRAM[8][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(80),
	ena => \BLOCO_MEM|RAM1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[8][16]~q\);

\BLOCO_MEM|RAM1|memRAM[40][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(80),
	ena => \BLOCO_MEM|RAM1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[40][16]~q\);

\BLOCO_MEM|RAM1|memRAM[9][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(80),
	ena => \BLOCO_MEM|RAM1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[9][16]~q\);

\BLOCO_MEM|RAM1|memRAM[41][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(80),
	ena => \BLOCO_MEM|RAM1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[41][16]~q\);

\BLOCO_MEM|RAM1|Mux15~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux15~10_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[41][16]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[9][16]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[40][16]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[8][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][16]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][16]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][16]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][16]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux15~10_combout\);

\BLOCO_MEM|RAM1|memRAM[24][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(80),
	ena => \BLOCO_MEM|RAM1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[24][16]~q\);

\BLOCO_MEM|RAM1|memRAM[56][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(80),
	ena => \BLOCO_MEM|RAM1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[56][16]~q\);

\BLOCO_MEM|RAM1|memRAM[25][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(80),
	ena => \BLOCO_MEM|RAM1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[25][16]~q\);

\BLOCO_MEM|RAM1|memRAM[57][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(80),
	ena => \BLOCO_MEM|RAM1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[57][16]~q\);

\BLOCO_MEM|RAM1|Mux15~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux15~11_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[57][16]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[25][16]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[56][16]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[24][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][16]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][16]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][16]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][16]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux15~11_combout\);

\BLOCO_MEM|RAM1|memRAM[10][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(80),
	ena => \BLOCO_MEM|RAM1|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[10][16]~q\);

\BLOCO_MEM|RAM1|memRAM[42][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(80),
	ena => \BLOCO_MEM|RAM1|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[42][16]~q\);

\BLOCO_MEM|RAM1|memRAM[11][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(80),
	ena => \BLOCO_MEM|RAM1|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[11][16]~q\);

\BLOCO_MEM|RAM1|memRAM[43][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(80),
	ena => \BLOCO_MEM|RAM1|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[43][16]~q\);

\BLOCO_MEM|RAM1|Mux15~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux15~12_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[43][16]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[11][16]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[42][16]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[10][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][16]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][16]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][16]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][16]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux15~12_combout\);

\BLOCO_MEM|RAM1|memRAM[26][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(80),
	ena => \BLOCO_MEM|RAM1|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[26][16]~q\);

\BLOCO_MEM|RAM1|memRAM[58][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(80),
	ena => \BLOCO_MEM|RAM1|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[58][16]~q\);

\BLOCO_MEM|RAM1|memRAM[27][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(80),
	ena => \BLOCO_MEM|RAM1|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[27][16]~q\);

\BLOCO_MEM|RAM1|memRAM[59][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(80),
	ena => \BLOCO_MEM|RAM1|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[59][16]~q\);

\BLOCO_MEM|RAM1|Mux15~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux15~13_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[59][16]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[27][16]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[58][16]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[26][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][16]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][16]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][16]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][16]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux15~13_combout\);

\BLOCO_MEM|RAM1|Mux15~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux15~14_combout\ = ( \MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux15~13_combout\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux15~12_combout\ ) ) ) # ( \MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|Mux15~11_combout\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux15~10_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux15~10_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux15~11_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux15~12_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux15~13_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(6),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux15~14_combout\);

\BLOCO_MEM|RAM1|memRAM[12][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(80),
	ena => \BLOCO_MEM|RAM1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[12][16]~q\);

\BLOCO_MEM|RAM1|memRAM[44][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(80),
	ena => \BLOCO_MEM|RAM1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[44][16]~q\);

\BLOCO_MEM|RAM1|memRAM[14][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(80),
	ena => \BLOCO_MEM|RAM1|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[14][16]~q\);

\BLOCO_MEM|RAM1|memRAM[46][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(80),
	ena => \BLOCO_MEM|RAM1|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[46][16]~q\);

\BLOCO_MEM|RAM1|Mux15~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux15~15_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[46][16]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[14][16]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[44][16]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[12][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][16]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][16]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][16]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][16]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux15~15_combout\);

\BLOCO_MEM|RAM1|memRAM[13][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(80),
	ena => \BLOCO_MEM|RAM1|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[13][16]~q\);

\BLOCO_MEM|RAM1|memRAM[45][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(80),
	ena => \BLOCO_MEM|RAM1|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[45][16]~q\);

\BLOCO_MEM|RAM1|memRAM[15][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(80),
	ena => \BLOCO_MEM|RAM1|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[15][16]~q\);

\BLOCO_MEM|RAM1|memRAM[47][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(80),
	ena => \BLOCO_MEM|RAM1|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[47][16]~q\);

\BLOCO_MEM|RAM1|Mux15~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux15~16_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[47][16]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[15][16]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[45][16]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[13][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][16]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][16]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][16]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][16]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux15~16_combout\);

\BLOCO_MEM|RAM1|memRAM[28][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(80),
	ena => \BLOCO_MEM|RAM1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[28][16]~q\);

\BLOCO_MEM|RAM1|memRAM[60][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(80),
	ena => \BLOCO_MEM|RAM1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[60][16]~q\);

\BLOCO_MEM|RAM1|memRAM[30][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(80),
	ena => \BLOCO_MEM|RAM1|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[30][16]~q\);

\BLOCO_MEM|RAM1|memRAM[62][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(80),
	ena => \BLOCO_MEM|RAM1|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[62][16]~q\);

\BLOCO_MEM|RAM1|Mux15~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux15~17_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[62][16]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[30][16]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[60][16]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[28][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][16]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][16]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][16]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][16]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux15~17_combout\);

\BLOCO_MEM|RAM1|memRAM[29][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(80),
	ena => \BLOCO_MEM|RAM1|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[29][16]~q\);

\BLOCO_MEM|RAM1|memRAM[61][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(80),
	ena => \BLOCO_MEM|RAM1|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[61][16]~q\);

\BLOCO_MEM|RAM1|memRAM[31][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(80),
	ena => \BLOCO_MEM|RAM1|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[31][16]~q\);

\BLOCO_MEM|RAM1|memRAM[63][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(80),
	ena => \BLOCO_MEM|RAM1|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[63][16]~q\);

\BLOCO_MEM|RAM1|Mux15~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux15~18_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[63][16]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[31][16]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[61][16]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[29][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][16]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][16]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][16]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][16]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux15~18_combout\);

\BLOCO_MEM|RAM1|Mux15~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux15~19_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux15~18_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux15~17_combout\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|Mux15~16_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux15~15_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux15~15_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux15~16_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux15~17_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux15~18_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux15~19_combout\);

\BLOCO_MEM|RAM1|Mux15~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux15~20_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(5) & ( \BLOCO_MEM|RAM1|Mux15~19_combout\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(5) & ( \BLOCO_MEM|RAM1|Mux15~14_combout\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(5) & ( 
-- \BLOCO_MEM|RAM1|Mux15~9_combout\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(5) & ( \BLOCO_MEM|RAM1|Mux15~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux15~4_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux15~9_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux15~14_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux15~19_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(5),
	combout => \BLOCO_MEM|RAM1|Mux15~20_combout\);

\BLOCO_MEM|RAM1|Dado_out[16]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Dado_out[16]~56_combout\ = (!\EX_MEM|DOUT\(162)) # (\BLOCO_MEM|RAM1|Mux15~20_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111011101110111011101110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|ALT_INV_DOUT\(162),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux15~20_combout\,
	combout => \BLOCO_MEM|RAM1|Dado_out[16]~56_combout\);

\MEM_WB|DOUT[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_MEM|RAM1|Dado_out[16]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(48));

\BLOCO_ID|decoderInstru1|OUTPUT~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|decoderInstru1|OUTPUT~6_combout\ = (!\IF_ID|DOUT\(31) & (\IF_ID|DOUT\(29) & (\IF_ID|DOUT\(28) & !\IF_ID|DOUT\(27))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100000000000000010000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(31),
	datab => \IF_ID|ALT_INV_DOUT\(29),
	datac => \IF_ID|ALT_INV_DOUT\(28),
	datad => \IF_ID|ALT_INV_DOUT\(27),
	combout => \BLOCO_ID|decoderInstru1|OUTPUT~6_combout\);

\BLOCO_ID|MUX_ORI_ANDI_IMEDIATO|saida_MUX[16]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|MUX_ORI_ANDI_IMEDIATO|saida_MUX[16]~0_combout\ = (!\BLOCO_ID|decoderInstru1|OUTPUT~6_combout\ & \IF_ID|DOUT\(15))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT~6_combout\,
	datab => \IF_ID|ALT_INV_DOUT\(15),
	combout => \BLOCO_ID|MUX_ORI_ANDI_IMEDIATO|saida_MUX[16]~0_combout\);

\ID_EX|DOUT[125]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|MUX_ORI_ANDI_IMEDIATO|saida_MUX[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(125));

\BLOCO_EX|ULA1|ULA17|InverterOuNao|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA17|InverterOuNao|saida_MUX[0]~0_combout\ = !\ID_EX|DOUT\(2) $ (((!\ID_EX|DOUT\(180) & (!\ID_EX|DOUT\(29))) # (\ID_EX|DOUT\(180) & ((!\ID_EX|DOUT\(125))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101100101101010010110010110101001011001011010100101100101101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(2),
	datab => \ID_EX|ALT_INV_DOUT\(180),
	datac => \ID_EX|ALT_INV_DOUT\(29),
	datad => \ID_EX|ALT_INV_DOUT\(125),
	combout => \BLOCO_EX|ULA1|ULA17|InverterOuNao|saida_MUX[0]~0_combout\);

\BLOCO_EX|ULA1|ULA17|MuxOperacao|MUX_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA17|MuxOperacao|MUX_OUT[0]~0_combout\ = ( \ID_EX|DOUT\(0) & ( (!\ID_EX|DOUT\(1) & ((\BLOCO_EX|ULA1|ULA17|InverterOuNao|saida_MUX[0]~0_combout\) # (\ID_EX|DOUT\(61)))) ) ) # ( !\ID_EX|DOUT\(0) & ( (!\ID_EX|DOUT\(1) & (((\ID_EX|DOUT\(61) & 
-- \BLOCO_EX|ULA1|ULA17|InverterOuNao|saida_MUX[0]~0_combout\)))) # (\ID_EX|DOUT\(1) & (!\BLOCO_EX|ULA1|ULA16|Somador|cOut~combout\ $ (!\ID_EX|DOUT\(61) $ (!\BLOCO_EX|ULA1|ULA17|InverterOuNao|saida_MUX[0]~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110010110001111110000000000000011100101100011111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_EX|ULA1|ULA16|Somador|ALT_INV_cOut~combout\,
	datab => \ID_EX|ALT_INV_DOUT\(61),
	datac => \BLOCO_EX|ULA1|ULA17|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datad => \ID_EX|ALT_INV_DOUT\(1),
	datae => \ID_EX|ALT_INV_DOUT\(0),
	combout => \BLOCO_EX|ULA1|ULA17|MuxOperacao|MUX_OUT[0]~0_combout\);

\MEM_WB|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_EX|ULA1|ULA17|MuxOperacao|MUX_OUT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(16));

\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[16]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[16]~24_combout\ = ( \MEM_WB|DOUT\(48) & ( \MEM_WB|DOUT\(16) & ( (!\MEM_WB|DOUT\(69)) # ((!\MEM_WB|DOUT\(68) & (\MEM_WB|DOUT\(132))) # (\MEM_WB|DOUT\(68) & ((\MEM_WB|DOUT\(100))))) ) ) ) # ( !\MEM_WB|DOUT\(48) & ( 
-- \MEM_WB|DOUT\(16) & ( (!\MEM_WB|DOUT\(68) & ((!\MEM_WB|DOUT\(69)) # ((\MEM_WB|DOUT\(132))))) # (\MEM_WB|DOUT\(68) & (\MEM_WB|DOUT\(69) & ((\MEM_WB|DOUT\(100))))) ) ) ) # ( \MEM_WB|DOUT\(48) & ( !\MEM_WB|DOUT\(16) & ( (!\MEM_WB|DOUT\(68) & 
-- (\MEM_WB|DOUT\(69) & (\MEM_WB|DOUT\(132)))) # (\MEM_WB|DOUT\(68) & ((!\MEM_WB|DOUT\(69)) # ((\MEM_WB|DOUT\(100))))) ) ) ) # ( !\MEM_WB|DOUT\(48) & ( !\MEM_WB|DOUT\(16) & ( (\MEM_WB|DOUT\(69) & ((!\MEM_WB|DOUT\(68) & (\MEM_WB|DOUT\(132))) # 
-- (\MEM_WB|DOUT\(68) & ((\MEM_WB|DOUT\(100)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(68),
	datab => \MEM_WB|ALT_INV_DOUT\(69),
	datac => \MEM_WB|ALT_INV_DOUT\(132),
	datad => \MEM_WB|ALT_INV_DOUT\(100),
	datae => \MEM_WB|ALT_INV_DOUT\(48),
	dataf => \MEM_WB|ALT_INV_DOUT\(16),
	combout => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[16]~24_combout\);

\BLOCO_ID|BANCO_REG|registrador[12][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[16]~24_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[12][16]~q\);

\BLOCO_ID|BANCO_REG|saidaA[16]~178\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[16]~178_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[15][16]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[14][16]~q\ ) ) ) # ( \IF_ID|DOUT\(21) 
-- & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[13][16]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[12][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][16]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][16]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][16]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][16]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[16]~178_combout\);

\BLOCO_ID|BANCO_REG|saidaA[16]~179\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[16]~179_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[7][16]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[6][16]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & 
-- ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[5][16]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[4][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][16]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][16]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][16]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][16]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[16]~179_combout\);

\BLOCO_ID|BANCO_REG|saidaA[16]~180\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[16]~180_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[3][16]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[2][16]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & 
-- ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[1][16]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[0][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][16]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][16]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][16]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][16]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[16]~180_combout\);

\BLOCO_ID|BANCO_REG|saidaA[16]~181\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[16]~181_combout\ = ( \BLOCO_ID|BANCO_REG|saidaA[16]~180_combout\ & ( (!\IF_ID|DOUT\(24) & ((!\IF_ID|DOUT\(23)) # ((\BLOCO_ID|BANCO_REG|saidaA[16]~179_combout\)))) # (\IF_ID|DOUT\(24) & 
-- (((\BLOCO_ID|BANCO_REG|saidaA[16]~178_combout\)))) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[16]~180_combout\ & ( (!\IF_ID|DOUT\(24) & (\IF_ID|DOUT\(23) & ((\BLOCO_ID|BANCO_REG|saidaA[16]~179_combout\)))) # (\IF_ID|DOUT\(24) & 
-- (((\BLOCO_ID|BANCO_REG|saidaA[16]~178_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111100011011010111100000101001001111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(24),
	datab => \IF_ID|ALT_INV_DOUT\(23),
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[16]~178_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[16]~179_combout\,
	datae => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[16]~180_combout\,
	combout => \BLOCO_ID|BANCO_REG|saidaA[16]~181_combout\);

\BLOCO_ID|BANCO_REG|registrador[16][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[16]~24_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[16][16]~q\);

\BLOCO_ID|BANCO_REG|registrador[20][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[16]~24_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[20][16]~q\);

\BLOCO_ID|BANCO_REG|registrador[24][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[16]~24_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[24][16]~q\);

\BLOCO_ID|BANCO_REG|registrador[28][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[16]~24_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[28][16]~q\);

\BLOCO_ID|BANCO_REG|saidaA[16]~182\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[16]~182_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[28][16]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[24][16]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[20][16]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[16][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][16]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][16]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][16]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][16]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[16]~182_combout\);

\BLOCO_ID|BANCO_REG|registrador[17][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[16]~24_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[17][16]~q\);

\BLOCO_ID|BANCO_REG|registrador[21][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[16]~24_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[21][16]~q\);

\BLOCO_ID|BANCO_REG|registrador[25][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[16]~24_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[25][16]~q\);

\BLOCO_ID|BANCO_REG|registrador[29][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[16]~24_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[29][16]~q\);

\BLOCO_ID|BANCO_REG|saidaA[16]~183\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[16]~183_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[29][16]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[25][16]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[21][16]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[17][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][16]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][16]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][16]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][16]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[16]~183_combout\);

\BLOCO_ID|BANCO_REG|registrador[18][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[16]~24_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[18][16]~q\);

\BLOCO_ID|BANCO_REG|registrador[22][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[16]~24_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[22][16]~q\);

\BLOCO_ID|BANCO_REG|registrador[26][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[16]~24_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[26][16]~q\);

\BLOCO_ID|BANCO_REG|registrador[30][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[16]~24_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[30][16]~q\);

\BLOCO_ID|BANCO_REG|saidaA[16]~184\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[16]~184_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[30][16]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[26][16]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[22][16]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[18][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][16]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][16]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][16]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][16]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[16]~184_combout\);

\BLOCO_ID|BANCO_REG|registrador[19][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[16]~24_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[19][16]~q\);

\BLOCO_ID|BANCO_REG|registrador[23][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[16]~24_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[23][16]~q\);

\BLOCO_ID|BANCO_REG|registrador[27][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[16]~24_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[27][16]~q\);

\BLOCO_ID|BANCO_REG|registrador[31][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[16]~24_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[31][16]~q\);

\BLOCO_ID|BANCO_REG|saidaA[16]~185\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[16]~185_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[31][16]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[27][16]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[23][16]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[19][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][16]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][16]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][16]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][16]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[16]~185_combout\);

\BLOCO_ID|BANCO_REG|saidaA[16]~186\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[16]~186_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[16]~185_combout\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[16]~184_combout\ ) ) ) # ( 
-- \IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[16]~183_combout\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[16]~182_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[16]~182_combout\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[16]~183_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[16]~184_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[16]~185_combout\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[16]~186_combout\);

\BLOCO_ID|BANCO_REG|saidaA[16]~187\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[16]~187_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[11][16]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[10][16]~q\ ) ) ) # ( \IF_ID|DOUT\(21) 
-- & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[9][16]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[8][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][16]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][16]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][16]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][16]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[16]~187_combout\);

\BLOCO_ID|BANCO_REG|saidaA[16]~188\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[16]~188_combout\ = ( \BLOCO_ID|BANCO_REG|saidaA[16]~186_combout\ & ( \BLOCO_ID|BANCO_REG|saidaA[16]~187_combout\ & ( (((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & \BLOCO_ID|BANCO_REG|saidaA[16]~181_combout\)) # 
-- (\BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\)) # (\IF_ID|DOUT\(25)) ) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[16]~186_combout\ & ( \BLOCO_ID|BANCO_REG|saidaA[16]~187_combout\ & ( ((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[16]~181_combout\)) # (\BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\) ) ) ) # ( \BLOCO_ID|BANCO_REG|saidaA[16]~186_combout\ & ( !\BLOCO_ID|BANCO_REG|saidaA[16]~187_combout\ & ( ((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[16]~181_combout\)) # (\IF_ID|DOUT\(25)) ) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[16]~186_combout\ & ( !\BLOCO_ID|BANCO_REG|saidaA[16]~187_combout\ & ( (\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[16]~181_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010101010111011100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(25),
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~4_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~11_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[16]~181_combout\,
	datae => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[16]~186_combout\,
	dataf => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[16]~187_combout\,
	combout => \BLOCO_ID|BANCO_REG|saidaA[16]~188_combout\);

\ID_EX|DOUT[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|saidaA[16]~188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(61));

\BLOCO_EX|Somador2|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|Somador2|Add0~97_sumout\ = SUM(( \ID_EX|DOUT\(116) ) + ( \ID_EX|DOUT\(158) ) + ( \BLOCO_EX|Somador2|Add0~90\ ))
-- \BLOCO_EX|Somador2|Add0~98\ = CARRY(( \ID_EX|DOUT\(116) ) + ( \ID_EX|DOUT\(158) ) + ( \BLOCO_EX|Somador2|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ID_EX|ALT_INV_DOUT\(116),
	dataf => \ID_EX|ALT_INV_DOUT\(158),
	cin => \BLOCO_EX|Somador2|Add0~90\,
	sumout => \BLOCO_EX|Somador2|Add0~97_sumout\,
	cout => \BLOCO_EX|Somador2|Add0~98\);

\MUX_JR|saida_MUX[17]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_JR|saida_MUX[17]~26_combout\ = ( \BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( \BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( \BLOCO_EX|Somador2|Add0~97_sumout\ ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( \BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( 
-- \BLOCO_IF|Somador1|Add0~97_sumout\ ) ) ) # ( \BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( !\BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( \IF_ID|DOUT\(15) ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( !\BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( 
-- \BLOCO_ID|BANCO_REG|saidaA[17]~199_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_IF|Somador1|ALT_INV_Add0~97_sumout\,
	datab => \BLOCO_EX|Somador2|ALT_INV_Add0~97_sumout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[17]~199_combout\,
	datad => \IF_ID|ALT_INV_DOUT\(15),
	datae => \BLOCO_IF|PC_REG|ALT_INV_DOUT[26]~0_combout\,
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT[0]~1_combout\,
	combout => \MUX_JR|saida_MUX[17]~26_combout\);

\BLOCO_IF|PC_REG|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_JR|saida_MUX[17]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_IF|PC_REG|DOUT\(17));

\BLOCO_IF|Somador1|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_IF|Somador1|Add0~97_sumout\ = SUM(( \BLOCO_IF|PC_REG|DOUT\(17) ) + ( GND ) + ( \BLOCO_IF|Somador1|Add0~90\ ))
-- \BLOCO_IF|Somador1|Add0~98\ = CARRY(( \BLOCO_IF|PC_REG|DOUT\(17) ) + ( GND ) + ( \BLOCO_IF|Somador1|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(17),
	cin => \BLOCO_IF|Somador1|Add0~90\,
	sumout => \BLOCO_IF|Somador1|Add0~97_sumout\,
	cout => \BLOCO_IF|Somador1|Add0~98\);

\IF_ID|DOUT[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_IF|Somador1|Add0~97_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|DOUT\(49));

\ID_EX|DOUT[158]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \IF_ID|DOUT\(49),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(158));

\EX_MEM|DOUT[197]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(158),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(197));

\MEM_WB|DOUT[133]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(197),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(133));

\EX_MEM|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(110),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(17));

\MEM_WB|DOUT[101]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(101));

\BLOCO_ID|BANCO_REG|registrador[0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[17]~26_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[0][17]~q\);

\BLOCO_ID|BANCO_REG|registrador[4][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[17]~26_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[4][17]~q\);

\BLOCO_ID|BANCO_REG|registrador[8][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[17]~26_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[8][17]~q\);

\BLOCO_ID|BANCO_REG|saidaB[17]~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[17]~85_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[12][17]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[8][17]~q\ ) ) ) # ( \IF_ID|DOUT\(18) & 
-- ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[4][17]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[0][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][17]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][17]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][17]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][17]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[17]~85_combout\);

\BLOCO_ID|BANCO_REG|registrador[1][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[17]~26_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[1][17]~q\);

\BLOCO_ID|BANCO_REG|registrador[5][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[17]~26_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[5][17]~q\);

\BLOCO_ID|BANCO_REG|registrador[9][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[17]~26_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[9][17]~q\);

\BLOCO_ID|BANCO_REG|registrador[13][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[17]~26_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[13][17]~q\);

\BLOCO_ID|BANCO_REG|saidaB[17]~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[17]~86_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[13][17]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[9][17]~q\ ) ) ) # ( \IF_ID|DOUT\(18) & 
-- ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[5][17]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[1][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][17]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][17]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][17]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][17]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[17]~86_combout\);

\BLOCO_ID|BANCO_REG|registrador[2][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[17]~26_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[2][17]~q\);

\BLOCO_ID|BANCO_REG|registrador[6][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[17]~26_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[6][17]~q\);

\BLOCO_ID|BANCO_REG|registrador[10][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[17]~26_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[10][17]~q\);

\BLOCO_ID|BANCO_REG|registrador[14][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[17]~26_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[14][17]~q\);

\BLOCO_ID|BANCO_REG|saidaB[17]~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[17]~87_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[14][17]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[10][17]~q\ ) ) ) # ( \IF_ID|DOUT\(18) 
-- & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[6][17]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[2][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][17]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][17]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][17]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][17]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[17]~87_combout\);

\BLOCO_ID|BANCO_REG|registrador[3][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[17]~26_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[3][17]~q\);

\BLOCO_ID|BANCO_REG|registrador[7][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[17]~26_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[7][17]~q\);

\BLOCO_ID|BANCO_REG|registrador[11][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[17]~26_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[11][17]~q\);

\BLOCO_ID|BANCO_REG|registrador[15][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[17]~26_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[15][17]~q\);

\BLOCO_ID|BANCO_REG|saidaB[17]~88\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[17]~88_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[15][17]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[11][17]~q\ ) ) ) # ( \IF_ID|DOUT\(18) 
-- & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[7][17]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[3][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][17]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][17]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][17]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][17]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[17]~88_combout\);

\BLOCO_ID|BANCO_REG|saidaB[17]~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[17]~89_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|saidaB[17]~88_combout\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|saidaB[17]~87_combout\ ) ) ) # ( \IF_ID|DOUT\(16) 
-- & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|saidaB[17]~86_combout\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|saidaB[17]~85_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[17]~85_combout\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[17]~86_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[17]~87_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[17]~88_combout\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[17]~89_combout\);

\ID_EX|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|saidaB[17]~89_combout\,
	sclr => \BLOCO_ID|BANCO_REG|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(30));

\EX_MEM|DOUT[81]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(81));

\BLOCO_MEM|RAM1|memRAM[0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(81),
	ena => \BLOCO_MEM|RAM1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[0][17]~q\);

\BLOCO_MEM|RAM1|memRAM[8][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(81),
	ena => \BLOCO_MEM|RAM1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[8][17]~q\);

\BLOCO_MEM|RAM1|memRAM[4][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(81),
	ena => \BLOCO_MEM|RAM1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[4][17]~q\);

\BLOCO_MEM|RAM1|memRAM[12][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(81),
	ena => \BLOCO_MEM|RAM1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[12][17]~q\);

\BLOCO_MEM|RAM1|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux14~0_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[12][17]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[4][17]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[8][17]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[0][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][17]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][17]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][17]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][17]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux14~0_combout\);

\BLOCO_MEM|RAM1|memRAM[1][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(81),
	ena => \BLOCO_MEM|RAM1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[1][17]~q\);

\BLOCO_MEM|RAM1|memRAM[9][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(81),
	ena => \BLOCO_MEM|RAM1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[9][17]~q\);

\BLOCO_MEM|RAM1|memRAM[5][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(81),
	ena => \BLOCO_MEM|RAM1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[5][17]~q\);

\BLOCO_MEM|RAM1|memRAM[13][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(81),
	ena => \BLOCO_MEM|RAM1|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[13][17]~q\);

\BLOCO_MEM|RAM1|Mux14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux14~1_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[13][17]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[5][17]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[9][17]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[1][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][17]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][17]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][17]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][17]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux14~1_combout\);

\BLOCO_MEM|RAM1|memRAM[2][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(81),
	ena => \BLOCO_MEM|RAM1|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[2][17]~q\);

\BLOCO_MEM|RAM1|memRAM[10][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(81),
	ena => \BLOCO_MEM|RAM1|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[10][17]~q\);

\BLOCO_MEM|RAM1|memRAM[6][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(81),
	ena => \BLOCO_MEM|RAM1|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[6][17]~q\);

\BLOCO_MEM|RAM1|memRAM[14][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(81),
	ena => \BLOCO_MEM|RAM1|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[14][17]~q\);

\BLOCO_MEM|RAM1|Mux14~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux14~2_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[14][17]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[6][17]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[10][17]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[2][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][17]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][17]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][17]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][17]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux14~2_combout\);

\BLOCO_MEM|RAM1|memRAM[3][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(81),
	ena => \BLOCO_MEM|RAM1|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[3][17]~q\);

\BLOCO_MEM|RAM1|memRAM[11][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(81),
	ena => \BLOCO_MEM|RAM1|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[11][17]~q\);

\BLOCO_MEM|RAM1|memRAM[7][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(81),
	ena => \BLOCO_MEM|RAM1|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[7][17]~q\);

\BLOCO_MEM|RAM1|memRAM[15][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(81),
	ena => \BLOCO_MEM|RAM1|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[15][17]~q\);

\BLOCO_MEM|RAM1|Mux14~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux14~3_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[15][17]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[7][17]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[11][17]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[3][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][17]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][17]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][17]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][17]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux14~3_combout\);

\BLOCO_MEM|RAM1|Mux14~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux14~4_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux14~3_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux14~2_combout\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|Mux14~1_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux14~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux14~0_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux14~1_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux14~2_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux14~3_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux14~4_combout\);

\BLOCO_MEM|RAM1|memRAM[32][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(81),
	ena => \BLOCO_MEM|RAM1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[32][17]~q\);

\BLOCO_MEM|RAM1|memRAM[40][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(81),
	ena => \BLOCO_MEM|RAM1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[40][17]~q\);

\BLOCO_MEM|RAM1|memRAM[34][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(81),
	ena => \BLOCO_MEM|RAM1|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[34][17]~q\);

\BLOCO_MEM|RAM1|memRAM[42][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(81),
	ena => \BLOCO_MEM|RAM1|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[42][17]~q\);

\BLOCO_MEM|RAM1|Mux14~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux14~5_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[42][17]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[34][17]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[40][17]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[32][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][17]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][17]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][17]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][17]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux14~5_combout\);

\BLOCO_MEM|RAM1|memRAM[36][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(81),
	ena => \BLOCO_MEM|RAM1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[36][17]~q\);

\BLOCO_MEM|RAM1|memRAM[44][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(81),
	ena => \BLOCO_MEM|RAM1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[44][17]~q\);

\BLOCO_MEM|RAM1|memRAM[38][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(81),
	ena => \BLOCO_MEM|RAM1|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[38][17]~q\);

\BLOCO_MEM|RAM1|memRAM[46][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(81),
	ena => \BLOCO_MEM|RAM1|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[46][17]~q\);

\BLOCO_MEM|RAM1|Mux14~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux14~6_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[46][17]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[38][17]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[44][17]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[36][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][17]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][17]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][17]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][17]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux14~6_combout\);

\BLOCO_MEM|RAM1|memRAM[33][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(81),
	ena => \BLOCO_MEM|RAM1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[33][17]~q\);

\BLOCO_MEM|RAM1|memRAM[41][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(81),
	ena => \BLOCO_MEM|RAM1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[41][17]~q\);

\BLOCO_MEM|RAM1|memRAM[35][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(81),
	ena => \BLOCO_MEM|RAM1|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[35][17]~q\);

\BLOCO_MEM|RAM1|memRAM[43][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(81),
	ena => \BLOCO_MEM|RAM1|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[43][17]~q\);

\BLOCO_MEM|RAM1|Mux14~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux14~7_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[43][17]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[35][17]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[41][17]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[33][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][17]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][17]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][17]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][17]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux14~7_combout\);

\BLOCO_MEM|RAM1|memRAM[37][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(81),
	ena => \BLOCO_MEM|RAM1|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[37][17]~q\);

\BLOCO_MEM|RAM1|memRAM[45][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(81),
	ena => \BLOCO_MEM|RAM1|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[45][17]~q\);

\BLOCO_MEM|RAM1|memRAM[39][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(81),
	ena => \BLOCO_MEM|RAM1|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[39][17]~q\);

\BLOCO_MEM|RAM1|memRAM[47][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(81),
	ena => \BLOCO_MEM|RAM1|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[47][17]~q\);

\BLOCO_MEM|RAM1|Mux14~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux14~8_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[47][17]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[39][17]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[45][17]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[37][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][17]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][17]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][17]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][17]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux14~8_combout\);

\BLOCO_MEM|RAM1|Mux14~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux14~9_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|Mux14~8_combout\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|Mux14~7_combout\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|Mux14~6_combout\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|Mux14~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux14~5_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux14~6_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux14~7_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux14~8_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux14~9_combout\);

\BLOCO_MEM|RAM1|memRAM[16][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(81),
	ena => \BLOCO_MEM|RAM1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[16][17]~q\);

\BLOCO_MEM|RAM1|memRAM[20][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(81),
	ena => \BLOCO_MEM|RAM1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[20][17]~q\);

\BLOCO_MEM|RAM1|memRAM[17][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(81),
	ena => \BLOCO_MEM|RAM1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[17][17]~q\);

\BLOCO_MEM|RAM1|memRAM[21][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(81),
	ena => \BLOCO_MEM|RAM1|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[21][17]~q\);

\BLOCO_MEM|RAM1|Mux14~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux14~10_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[21][17]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[17][17]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[20][17]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[16][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][17]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][17]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][17]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][17]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux14~10_combout\);

\BLOCO_MEM|RAM1|memRAM[24][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(81),
	ena => \BLOCO_MEM|RAM1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[24][17]~q\);

\BLOCO_MEM|RAM1|memRAM[28][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(81),
	ena => \BLOCO_MEM|RAM1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[28][17]~q\);

\BLOCO_MEM|RAM1|memRAM[25][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(81),
	ena => \BLOCO_MEM|RAM1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[25][17]~q\);

\BLOCO_MEM|RAM1|memRAM[29][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(81),
	ena => \BLOCO_MEM|RAM1|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[29][17]~q\);

\BLOCO_MEM|RAM1|Mux14~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux14~11_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[29][17]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[25][17]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[28][17]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[24][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][17]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][17]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][17]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][17]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux14~11_combout\);

\BLOCO_MEM|RAM1|memRAM[18][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(81),
	ena => \BLOCO_MEM|RAM1|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[18][17]~q\);

\BLOCO_MEM|RAM1|memRAM[22][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(81),
	ena => \BLOCO_MEM|RAM1|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[22][17]~q\);

\BLOCO_MEM|RAM1|memRAM[19][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(81),
	ena => \BLOCO_MEM|RAM1|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[19][17]~q\);

\BLOCO_MEM|RAM1|memRAM[23][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(81),
	ena => \BLOCO_MEM|RAM1|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[23][17]~q\);

\BLOCO_MEM|RAM1|Mux14~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux14~12_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[23][17]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[19][17]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[22][17]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[18][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][17]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][17]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][17]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][17]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux14~12_combout\);

\BLOCO_MEM|RAM1|memRAM[26][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(81),
	ena => \BLOCO_MEM|RAM1|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[26][17]~q\);

\BLOCO_MEM|RAM1|memRAM[30][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(81),
	ena => \BLOCO_MEM|RAM1|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[30][17]~q\);

\BLOCO_MEM|RAM1|memRAM[27][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(81),
	ena => \BLOCO_MEM|RAM1|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[27][17]~q\);

\BLOCO_MEM|RAM1|memRAM[31][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(81),
	ena => \BLOCO_MEM|RAM1|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[31][17]~q\);

\BLOCO_MEM|RAM1|Mux14~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux14~13_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[31][17]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[27][17]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[30][17]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[26][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][17]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][17]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][17]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][17]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux14~13_combout\);

\BLOCO_MEM|RAM1|Mux14~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux14~14_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux14~13_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux14~12_combout\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|Mux14~11_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux14~10_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux14~10_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux14~11_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux14~12_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux14~13_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux14~14_combout\);

\BLOCO_MEM|RAM1|memRAM[48][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(81),
	ena => \BLOCO_MEM|RAM1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[48][17]~q\);

\BLOCO_MEM|RAM1|memRAM[52][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(81),
	ena => \BLOCO_MEM|RAM1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[52][17]~q\);

\BLOCO_MEM|RAM1|memRAM[49][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(81),
	ena => \BLOCO_MEM|RAM1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[49][17]~q\);

\BLOCO_MEM|RAM1|memRAM[53][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(81),
	ena => \BLOCO_MEM|RAM1|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[53][17]~q\);

\BLOCO_MEM|RAM1|Mux14~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux14~15_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[53][17]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[49][17]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[52][17]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[48][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][17]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][17]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][17]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][17]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux14~15_combout\);

\BLOCO_MEM|RAM1|memRAM[56][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(81),
	ena => \BLOCO_MEM|RAM1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[56][17]~q\);

\BLOCO_MEM|RAM1|memRAM[60][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(81),
	ena => \BLOCO_MEM|RAM1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[60][17]~q\);

\BLOCO_MEM|RAM1|memRAM[57][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(81),
	ena => \BLOCO_MEM|RAM1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[57][17]~q\);

\BLOCO_MEM|RAM1|memRAM[61][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(81),
	ena => \BLOCO_MEM|RAM1|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[61][17]~q\);

\BLOCO_MEM|RAM1|Mux14~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux14~16_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[61][17]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[57][17]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[60][17]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[56][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][17]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][17]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][17]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][17]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux14~16_combout\);

\BLOCO_MEM|RAM1|memRAM[50][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(81),
	ena => \BLOCO_MEM|RAM1|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[50][17]~q\);

\BLOCO_MEM|RAM1|memRAM[54][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(81),
	ena => \BLOCO_MEM|RAM1|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[54][17]~q\);

\BLOCO_MEM|RAM1|memRAM[51][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(81),
	ena => \BLOCO_MEM|RAM1|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[51][17]~q\);

\BLOCO_MEM|RAM1|memRAM[55][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(81),
	ena => \BLOCO_MEM|RAM1|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[55][17]~q\);

\BLOCO_MEM|RAM1|Mux14~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux14~17_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[55][17]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[51][17]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[54][17]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[50][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][17]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][17]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][17]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][17]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux14~17_combout\);

\BLOCO_MEM|RAM1|memRAM[58][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(81),
	ena => \BLOCO_MEM|RAM1|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[58][17]~q\);

\BLOCO_MEM|RAM1|memRAM[62][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(81),
	ena => \BLOCO_MEM|RAM1|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[62][17]~q\);

\BLOCO_MEM|RAM1|memRAM[59][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(81),
	ena => \BLOCO_MEM|RAM1|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[59][17]~q\);

\BLOCO_MEM|RAM1|memRAM[63][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(81),
	ena => \BLOCO_MEM|RAM1|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[63][17]~q\);

\BLOCO_MEM|RAM1|Mux14~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux14~18_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[63][17]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[59][17]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[62][17]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[58][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][17]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][17]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][17]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][17]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux14~18_combout\);

\BLOCO_MEM|RAM1|Mux14~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux14~19_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux14~18_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux14~17_combout\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|Mux14~16_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux14~15_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux14~15_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux14~16_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux14~17_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux14~18_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux14~19_combout\);

\BLOCO_MEM|RAM1|Mux14~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux14~20_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux14~19_combout\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux14~14_combout\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|Mux14~9_combout\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux14~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux14~4_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux14~9_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux14~14_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux14~19_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux14~20_combout\);

\BLOCO_MEM|RAM1|Dado_out[17]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Dado_out[17]~58_combout\ = (!\EX_MEM|DOUT\(162)) # (\BLOCO_MEM|RAM1|Mux14~20_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111011101110111011101110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|ALT_INV_DOUT\(162),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux14~20_combout\,
	combout => \BLOCO_MEM|RAM1|Dado_out[17]~58_combout\);

\MEM_WB|DOUT[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_MEM|RAM1|Dado_out[17]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(49));

\BLOCO_EX|ULA1|ULA18|Somador|saida~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA18|Somador|saida~0_combout\ = ( \ID_EX|DOUT\(30) & ( !\ID_EX|DOUT\(62) $ (!\ID_EX|DOUT\(2) $ (((!\ID_EX|DOUT\(180)) # (\ID_EX|DOUT\(125))))) ) ) # ( !\ID_EX|DOUT\(30) & ( !\ID_EX|DOUT\(62) $ (!\ID_EX|DOUT\(2) $ (((\ID_EX|DOUT\(180) & 
-- \ID_EX|DOUT\(125))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001101001100101101001100101100110011010011001011010011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(62),
	datab => \ID_EX|ALT_INV_DOUT\(2),
	datac => \ID_EX|ALT_INV_DOUT\(180),
	datad => \ID_EX|ALT_INV_DOUT\(125),
	datae => \ID_EX|ALT_INV_DOUT\(30),
	combout => \BLOCO_EX|ULA1|ULA18|Somador|saida~0_combout\);

\BLOCO_EX|ULA1|ULA18|InverterOuNao|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA18|InverterOuNao|saida_MUX[0]~0_combout\ = !\ID_EX|DOUT\(2) $ (((!\ID_EX|DOUT\(180) & ((!\ID_EX|DOUT\(30)))) # (\ID_EX|DOUT\(180) & (!\ID_EX|DOUT\(125)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011010011010010101101001101001010110100110100101011010011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(2),
	datab => \ID_EX|ALT_INV_DOUT\(180),
	datac => \ID_EX|ALT_INV_DOUT\(125),
	datad => \ID_EX|ALT_INV_DOUT\(30),
	combout => \BLOCO_EX|ULA1|ULA18|InverterOuNao|saida_MUX[0]~0_combout\);

\BLOCO_EX|ULA1|ULA18|MuxOperacao|MUX_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA18|MuxOperacao|MUX_OUT[0]~0_combout\ = (!\ID_EX|DOUT\(1) & ((!\ID_EX|DOUT\(62) & (\BLOCO_EX|ULA1|ULA18|InverterOuNao|saida_MUX[0]~0_combout\ & \ID_EX|DOUT\(0))) # (\ID_EX|DOUT\(62) & ((\ID_EX|DOUT\(0)) # 
-- (\BLOCO_EX|ULA1|ULA18|InverterOuNao|saida_MUX[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000001110000000100000111000000010000011100000001000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(62),
	datab => \BLOCO_EX|ULA1|ULA18|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datac => \ID_EX|ALT_INV_DOUT\(1),
	datad => \ID_EX|ALT_INV_DOUT\(0),
	combout => \BLOCO_EX|ULA1|ULA18|MuxOperacao|MUX_OUT[0]~0_combout\);

\BLOCO_EX|ULA1|ULA18|MuxOperacao|MUX_OUT[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA18|MuxOperacao|MUX_OUT[0]~1_combout\ = ( \BLOCO_EX|ULA1|ULA11|MuxOperacao|Equal2~0_combout\ & ( \BLOCO_EX|ULA1|ULA18|MuxOperacao|MUX_OUT[0]~0_combout\ ) ) # ( !\BLOCO_EX|ULA1|ULA11|MuxOperacao|Equal2~0_combout\ & ( 
-- \BLOCO_EX|ULA1|ULA18|MuxOperacao|MUX_OUT[0]~0_combout\ ) ) # ( \BLOCO_EX|ULA1|ULA11|MuxOperacao|Equal2~0_combout\ & ( !\BLOCO_EX|ULA1|ULA18|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\BLOCO_EX|ULA1|ULA18|Somador|saida~0_combout\ $ 
-- (((!\BLOCO_EX|ULA1|ULA16|Somador|cOut~combout\ & (!\ID_EX|DOUT\(61) & !\BLOCO_EX|ULA1|ULA17|InverterOuNao|saida_MUX[0]~0_combout\)) # (\BLOCO_EX|ULA1|ULA16|Somador|cOut~combout\ & ((!\ID_EX|DOUT\(61)) # 
-- (!\BLOCO_EX|ULA1|ULA17|InverterOuNao|saida_MUX[0]~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001010111101010011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_EX|ULA1|ULA16|Somador|ALT_INV_cOut~combout\,
	datab => \ID_EX|ALT_INV_DOUT\(61),
	datac => \BLOCO_EX|ULA1|ULA17|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datad => \BLOCO_EX|ULA1|ULA18|Somador|ALT_INV_saida~0_combout\,
	datae => \BLOCO_EX|ULA1|ULA11|MuxOperacao|ALT_INV_Equal2~0_combout\,
	dataf => \BLOCO_EX|ULA1|ULA18|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \BLOCO_EX|ULA1|ULA18|MuxOperacao|MUX_OUT[0]~1_combout\);

\MEM_WB|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_EX|ULA1|ULA18|MuxOperacao|MUX_OUT[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(17));

\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[17]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[17]~26_combout\ = ( \MEM_WB|DOUT\(49) & ( \MEM_WB|DOUT\(17) & ( (!\MEM_WB|DOUT\(69)) # ((!\MEM_WB|DOUT\(68) & (\MEM_WB|DOUT\(133))) # (\MEM_WB|DOUT\(68) & ((\MEM_WB|DOUT\(101))))) ) ) ) # ( !\MEM_WB|DOUT\(49) & ( 
-- \MEM_WB|DOUT\(17) & ( (!\MEM_WB|DOUT\(68) & ((!\MEM_WB|DOUT\(69)) # ((\MEM_WB|DOUT\(133))))) # (\MEM_WB|DOUT\(68) & (\MEM_WB|DOUT\(69) & ((\MEM_WB|DOUT\(101))))) ) ) ) # ( \MEM_WB|DOUT\(49) & ( !\MEM_WB|DOUT\(17) & ( (!\MEM_WB|DOUT\(68) & 
-- (\MEM_WB|DOUT\(69) & (\MEM_WB|DOUT\(133)))) # (\MEM_WB|DOUT\(68) & ((!\MEM_WB|DOUT\(69)) # ((\MEM_WB|DOUT\(101))))) ) ) ) # ( !\MEM_WB|DOUT\(49) & ( !\MEM_WB|DOUT\(17) & ( (\MEM_WB|DOUT\(69) & ((!\MEM_WB|DOUT\(68) & (\MEM_WB|DOUT\(133))) # 
-- (\MEM_WB|DOUT\(68) & ((\MEM_WB|DOUT\(101)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(68),
	datab => \MEM_WB|ALT_INV_DOUT\(69),
	datac => \MEM_WB|ALT_INV_DOUT\(133),
	datad => \MEM_WB|ALT_INV_DOUT\(101),
	datae => \MEM_WB|ALT_INV_DOUT\(49),
	dataf => \MEM_WB|ALT_INV_DOUT\(17),
	combout => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[17]~26_combout\);

\BLOCO_ID|BANCO_REG|registrador[12][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[17]~26_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[12][17]~q\);

\BLOCO_ID|BANCO_REG|saidaA[17]~189\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[17]~189_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[15][17]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[14][17]~q\ ) ) ) # ( \IF_ID|DOUT\(21) 
-- & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[13][17]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[12][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][17]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][17]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][17]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][17]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[17]~189_combout\);

\BLOCO_ID|BANCO_REG|saidaA[17]~190\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[17]~190_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[7][17]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[6][17]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & 
-- ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[5][17]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[4][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][17]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][17]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][17]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][17]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[17]~190_combout\);

\BLOCO_ID|BANCO_REG|saidaA[17]~191\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[17]~191_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[3][17]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[2][17]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & 
-- ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[1][17]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[0][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][17]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][17]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][17]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][17]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[17]~191_combout\);

\BLOCO_ID|BANCO_REG|saidaA[17]~192\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[17]~192_combout\ = ( \BLOCO_ID|BANCO_REG|saidaA[17]~191_combout\ & ( (!\IF_ID|DOUT\(24) & ((!\IF_ID|DOUT\(23)) # ((\BLOCO_ID|BANCO_REG|saidaA[17]~190_combout\)))) # (\IF_ID|DOUT\(24) & 
-- (((\BLOCO_ID|BANCO_REG|saidaA[17]~189_combout\)))) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[17]~191_combout\ & ( (!\IF_ID|DOUT\(24) & (\IF_ID|DOUT\(23) & ((\BLOCO_ID|BANCO_REG|saidaA[17]~190_combout\)))) # (\IF_ID|DOUT\(24) & 
-- (((\BLOCO_ID|BANCO_REG|saidaA[17]~189_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111100011011010111100000101001001111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(24),
	datab => \IF_ID|ALT_INV_DOUT\(23),
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[17]~189_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[17]~190_combout\,
	datae => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[17]~191_combout\,
	combout => \BLOCO_ID|BANCO_REG|saidaA[17]~192_combout\);

\BLOCO_ID|BANCO_REG|registrador[16][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[17]~26_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[16][17]~q\);

\BLOCO_ID|BANCO_REG|registrador[20][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[17]~26_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[20][17]~q\);

\BLOCO_ID|BANCO_REG|registrador[24][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[17]~26_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[24][17]~q\);

\BLOCO_ID|BANCO_REG|registrador[28][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[17]~26_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[28][17]~q\);

\BLOCO_ID|BANCO_REG|saidaA[17]~193\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[17]~193_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[28][17]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[24][17]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[20][17]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[16][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][17]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][17]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][17]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][17]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[17]~193_combout\);

\BLOCO_ID|BANCO_REG|registrador[17][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[17]~26_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[17][17]~q\);

\BLOCO_ID|BANCO_REG|registrador[21][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[17]~26_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[21][17]~q\);

\BLOCO_ID|BANCO_REG|registrador[25][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[17]~26_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[25][17]~q\);

\BLOCO_ID|BANCO_REG|registrador[29][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[17]~26_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[29][17]~q\);

\BLOCO_ID|BANCO_REG|saidaA[17]~194\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[17]~194_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[29][17]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[25][17]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[21][17]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[17][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][17]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][17]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][17]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][17]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[17]~194_combout\);

\BLOCO_ID|BANCO_REG|registrador[18][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[17]~26_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[18][17]~q\);

\BLOCO_ID|BANCO_REG|registrador[22][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[17]~26_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[22][17]~q\);

\BLOCO_ID|BANCO_REG|registrador[26][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[17]~26_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[26][17]~q\);

\BLOCO_ID|BANCO_REG|registrador[30][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[17]~26_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[30][17]~q\);

\BLOCO_ID|BANCO_REG|saidaA[17]~195\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[17]~195_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[30][17]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[26][17]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[22][17]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[18][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][17]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][17]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][17]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][17]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[17]~195_combout\);

\BLOCO_ID|BANCO_REG|registrador[19][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[17]~26_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[19][17]~q\);

\BLOCO_ID|BANCO_REG|registrador[23][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[17]~26_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[23][17]~q\);

\BLOCO_ID|BANCO_REG|registrador[27][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[17]~26_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[27][17]~q\);

\BLOCO_ID|BANCO_REG|registrador[31][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[17]~26_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[31][17]~q\);

\BLOCO_ID|BANCO_REG|saidaA[17]~196\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[17]~196_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[31][17]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[27][17]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[23][17]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[19][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][17]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][17]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][17]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][17]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[17]~196_combout\);

\BLOCO_ID|BANCO_REG|saidaA[17]~197\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[17]~197_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[17]~196_combout\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[17]~195_combout\ ) ) ) # ( 
-- \IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[17]~194_combout\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[17]~193_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[17]~193_combout\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[17]~194_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[17]~195_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[17]~196_combout\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[17]~197_combout\);

\BLOCO_ID|BANCO_REG|saidaA[17]~198\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[17]~198_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[11][17]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[10][17]~q\ ) ) ) # ( \IF_ID|DOUT\(21) 
-- & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[9][17]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[8][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][17]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][17]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][17]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][17]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[17]~198_combout\);

\BLOCO_ID|BANCO_REG|saidaA[17]~199\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[17]~199_combout\ = ( \BLOCO_ID|BANCO_REG|saidaA[17]~197_combout\ & ( \BLOCO_ID|BANCO_REG|saidaA[17]~198_combout\ & ( (((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & \BLOCO_ID|BANCO_REG|saidaA[17]~192_combout\)) # 
-- (\BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\)) # (\IF_ID|DOUT\(25)) ) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[17]~197_combout\ & ( \BLOCO_ID|BANCO_REG|saidaA[17]~198_combout\ & ( ((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[17]~192_combout\)) # (\BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\) ) ) ) # ( \BLOCO_ID|BANCO_REG|saidaA[17]~197_combout\ & ( !\BLOCO_ID|BANCO_REG|saidaA[17]~198_combout\ & ( ((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[17]~192_combout\)) # (\IF_ID|DOUT\(25)) ) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[17]~197_combout\ & ( !\BLOCO_ID|BANCO_REG|saidaA[17]~198_combout\ & ( (\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[17]~192_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010101010111011100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(25),
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~4_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~11_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[17]~192_combout\,
	datae => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[17]~197_combout\,
	dataf => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[17]~198_combout\,
	combout => \BLOCO_ID|BANCO_REG|saidaA[17]~199_combout\);

\ID_EX|DOUT[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|saidaA[17]~199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(62));

\BLOCO_EX|Somador2|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|Somador2|Add0~101_sumout\ = SUM(( \ID_EX|DOUT\(125) ) + ( \ID_EX|DOUT\(159) ) + ( \BLOCO_EX|Somador2|Add0~98\ ))
-- \BLOCO_EX|Somador2|Add0~102\ = CARRY(( \ID_EX|DOUT\(125) ) + ( \ID_EX|DOUT\(159) ) + ( \BLOCO_EX|Somador2|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ID_EX|ALT_INV_DOUT\(125),
	dataf => \ID_EX|ALT_INV_DOUT\(159),
	cin => \BLOCO_EX|Somador2|Add0~98\,
	sumout => \BLOCO_EX|Somador2|Add0~101_sumout\,
	cout => \BLOCO_EX|Somador2|Add0~102\);

\MUX_JR|saida_MUX[18]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_JR|saida_MUX[18]~27_combout\ = ( \BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( \BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( \BLOCO_EX|Somador2|Add0~101_sumout\ ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( \BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( 
-- \BLOCO_IF|Somador1|Add0~101_sumout\ ) ) ) # ( \BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( !\BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( \IF_ID|DOUT\(16) ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( !\BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( 
-- \BLOCO_ID|BANCO_REG|saidaA[18]~210_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_IF|Somador1|ALT_INV_Add0~101_sumout\,
	datab => \BLOCO_EX|Somador2|ALT_INV_Add0~101_sumout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[18]~210_combout\,
	datad => \IF_ID|ALT_INV_DOUT\(16),
	datae => \BLOCO_IF|PC_REG|ALT_INV_DOUT[26]~0_combout\,
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT[0]~1_combout\,
	combout => \MUX_JR|saida_MUX[18]~27_combout\);

\BLOCO_IF|PC_REG|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_JR|saida_MUX[18]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_IF|PC_REG|DOUT\(18));

\BLOCO_IF|Somador1|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_IF|Somador1|Add0~101_sumout\ = SUM(( \BLOCO_IF|PC_REG|DOUT\(18) ) + ( GND ) + ( \BLOCO_IF|Somador1|Add0~98\ ))
-- \BLOCO_IF|Somador1|Add0~102\ = CARRY(( \BLOCO_IF|PC_REG|DOUT\(18) ) + ( GND ) + ( \BLOCO_IF|Somador1|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(18),
	cin => \BLOCO_IF|Somador1|Add0~98\,
	sumout => \BLOCO_IF|Somador1|Add0~101_sumout\,
	cout => \BLOCO_IF|Somador1|Add0~102\);

\IF_ID|DOUT[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_IF|Somador1|Add0~101_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|DOUT\(50));

\ID_EX|DOUT[159]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \IF_ID|DOUT\(50),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(159));

\EX_MEM|DOUT[198]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(159),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(198));

\MEM_WB|DOUT[134]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(198),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(134));

\EX_MEM|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(111),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(18));

\MEM_WB|DOUT[102]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(102));

\BLOCO_ID|BANCO_REG|registrador[0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[18]~27_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[0][18]~q\);

\BLOCO_ID|BANCO_REG|registrador[1][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[18]~27_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[1][18]~q\);

\BLOCO_ID|BANCO_REG|registrador[2][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[18]~27_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[2][18]~q\);

\BLOCO_ID|BANCO_REG|registrador[3][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[18]~27_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[3][18]~q\);

\BLOCO_ID|BANCO_REG|saidaB[18]~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[18]~90_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[3][18]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[2][18]~q\ ) ) ) # ( \IF_ID|DOUT\(16) & 
-- ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[1][18]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[0][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][18]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][18]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][18]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][18]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[18]~90_combout\);

\BLOCO_ID|BANCO_REG|registrador[4][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[18]~27_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[4][18]~q\);

\BLOCO_ID|BANCO_REG|registrador[5][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[18]~27_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[5][18]~q\);

\BLOCO_ID|BANCO_REG|registrador[6][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[18]~27_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[6][18]~q\);

\BLOCO_ID|BANCO_REG|registrador[7][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[18]~27_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[7][18]~q\);

\BLOCO_ID|BANCO_REG|saidaB[18]~91\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[18]~91_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[7][18]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[6][18]~q\ ) ) ) # ( \IF_ID|DOUT\(16) & 
-- ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[5][18]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[4][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][18]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][18]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][18]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][18]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[18]~91_combout\);

\BLOCO_ID|BANCO_REG|registrador[8][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[18]~27_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[8][18]~q\);

\BLOCO_ID|BANCO_REG|registrador[9][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[18]~27_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[9][18]~q\);

\BLOCO_ID|BANCO_REG|registrador[10][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[18]~27_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[10][18]~q\);

\BLOCO_ID|BANCO_REG|registrador[11][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[18]~27_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[11][18]~q\);

\BLOCO_ID|BANCO_REG|saidaB[18]~92\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[18]~92_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[11][18]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[10][18]~q\ ) ) ) # ( \IF_ID|DOUT\(16) 
-- & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[9][18]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[8][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][18]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][18]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][18]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][18]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[18]~92_combout\);

\BLOCO_ID|BANCO_REG|registrador[13][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[18]~27_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[13][18]~q\);

\BLOCO_ID|BANCO_REG|registrador[14][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[18]~27_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[14][18]~q\);

\BLOCO_ID|BANCO_REG|registrador[15][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[18]~27_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[15][18]~q\);

\BLOCO_ID|BANCO_REG|saidaB[18]~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[18]~93_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[15][18]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[14][18]~q\ ) ) ) # ( \IF_ID|DOUT\(16) 
-- & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[13][18]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[12][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][18]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][18]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][18]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][18]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[18]~93_combout\);

\BLOCO_ID|BANCO_REG|saidaB[18]~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[18]~94_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|saidaB[18]~93_combout\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|saidaB[18]~92_combout\ ) ) ) # ( \IF_ID|DOUT\(18) 
-- & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|saidaB[18]~91_combout\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|saidaB[18]~90_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[18]~90_combout\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[18]~91_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[18]~92_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[18]~93_combout\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[18]~94_combout\);

\ID_EX|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|saidaB[18]~94_combout\,
	sclr => \BLOCO_ID|BANCO_REG|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(31));

\EX_MEM|DOUT[82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(82));

\BLOCO_MEM|RAM1|memRAM[0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(82),
	ena => \BLOCO_MEM|RAM1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[0][18]~q\);

\BLOCO_MEM|RAM1|memRAM[32][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(82),
	ena => \BLOCO_MEM|RAM1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[32][18]~q\);

\BLOCO_MEM|RAM1|memRAM[16][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(82),
	ena => \BLOCO_MEM|RAM1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[16][18]~q\);

\BLOCO_MEM|RAM1|memRAM[48][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(82),
	ena => \BLOCO_MEM|RAM1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[48][18]~q\);

\BLOCO_MEM|RAM1|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux13~0_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[48][18]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[16][18]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[32][18]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[0][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][18]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][18]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][18]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][18]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux13~0_combout\);

\BLOCO_MEM|RAM1|memRAM[8][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(82),
	ena => \BLOCO_MEM|RAM1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[8][18]~q\);

\BLOCO_MEM|RAM1|memRAM[40][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(82),
	ena => \BLOCO_MEM|RAM1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[40][18]~q\);

\BLOCO_MEM|RAM1|memRAM[24][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(82),
	ena => \BLOCO_MEM|RAM1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[24][18]~q\);

\BLOCO_MEM|RAM1|memRAM[56][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(82),
	ena => \BLOCO_MEM|RAM1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[56][18]~q\);

\BLOCO_MEM|RAM1|Mux13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux13~1_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[56][18]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[24][18]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[40][18]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[8][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][18]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][18]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][18]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][18]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux13~1_combout\);

\BLOCO_MEM|RAM1|memRAM[4][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(82),
	ena => \BLOCO_MEM|RAM1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[4][18]~q\);

\BLOCO_MEM|RAM1|memRAM[36][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(82),
	ena => \BLOCO_MEM|RAM1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[36][18]~q\);

\BLOCO_MEM|RAM1|memRAM[20][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(82),
	ena => \BLOCO_MEM|RAM1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[20][18]~q\);

\BLOCO_MEM|RAM1|memRAM[52][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(82),
	ena => \BLOCO_MEM|RAM1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[52][18]~q\);

\BLOCO_MEM|RAM1|Mux13~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux13~2_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[52][18]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[20][18]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[36][18]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[4][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][18]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][18]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][18]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][18]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux13~2_combout\);

\BLOCO_MEM|RAM1|memRAM[12][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(82),
	ena => \BLOCO_MEM|RAM1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[12][18]~q\);

\BLOCO_MEM|RAM1|memRAM[44][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(82),
	ena => \BLOCO_MEM|RAM1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[44][18]~q\);

\BLOCO_MEM|RAM1|memRAM[28][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(82),
	ena => \BLOCO_MEM|RAM1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[28][18]~q\);

\BLOCO_MEM|RAM1|memRAM[60][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(82),
	ena => \BLOCO_MEM|RAM1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[60][18]~q\);

\BLOCO_MEM|RAM1|Mux13~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux13~3_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[60][18]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[28][18]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[44][18]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[12][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][18]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][18]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][18]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][18]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux13~3_combout\);

\BLOCO_MEM|RAM1|Mux13~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux13~4_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux13~3_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux13~2_combout\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|Mux13~1_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux13~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux13~0_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux13~1_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux13~2_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux13~3_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux13~4_combout\);

\BLOCO_MEM|RAM1|memRAM[1][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(82),
	ena => \BLOCO_MEM|RAM1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[1][18]~q\);

\BLOCO_MEM|RAM1|memRAM[33][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(82),
	ena => \BLOCO_MEM|RAM1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[33][18]~q\);

\BLOCO_MEM|RAM1|memRAM[17][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(82),
	ena => \BLOCO_MEM|RAM1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[17][18]~q\);

\BLOCO_MEM|RAM1|memRAM[49][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(82),
	ena => \BLOCO_MEM|RAM1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[49][18]~q\);

\BLOCO_MEM|RAM1|Mux13~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux13~5_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[49][18]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[17][18]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[33][18]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[1][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][18]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][18]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][18]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][18]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux13~5_combout\);

\BLOCO_MEM|RAM1|memRAM[9][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(82),
	ena => \BLOCO_MEM|RAM1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[9][18]~q\);

\BLOCO_MEM|RAM1|memRAM[41][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(82),
	ena => \BLOCO_MEM|RAM1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[41][18]~q\);

\BLOCO_MEM|RAM1|memRAM[25][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(82),
	ena => \BLOCO_MEM|RAM1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[25][18]~q\);

\BLOCO_MEM|RAM1|memRAM[57][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(82),
	ena => \BLOCO_MEM|RAM1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[57][18]~q\);

\BLOCO_MEM|RAM1|Mux13~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux13~6_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[57][18]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[25][18]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[41][18]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[9][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][18]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][18]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][18]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][18]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux13~6_combout\);

\BLOCO_MEM|RAM1|memRAM[5][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(82),
	ena => \BLOCO_MEM|RAM1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[5][18]~q\);

\BLOCO_MEM|RAM1|memRAM[37][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(82),
	ena => \BLOCO_MEM|RAM1|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[37][18]~q\);

\BLOCO_MEM|RAM1|memRAM[21][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(82),
	ena => \BLOCO_MEM|RAM1|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[21][18]~q\);

\BLOCO_MEM|RAM1|memRAM[53][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(82),
	ena => \BLOCO_MEM|RAM1|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[53][18]~q\);

\BLOCO_MEM|RAM1|Mux13~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux13~7_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[53][18]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[21][18]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[37][18]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[5][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][18]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][18]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][18]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][18]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux13~7_combout\);

\BLOCO_MEM|RAM1|memRAM[13][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(82),
	ena => \BLOCO_MEM|RAM1|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[13][18]~q\);

\BLOCO_MEM|RAM1|memRAM[45][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(82),
	ena => \BLOCO_MEM|RAM1|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[45][18]~q\);

\BLOCO_MEM|RAM1|memRAM[29][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(82),
	ena => \BLOCO_MEM|RAM1|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[29][18]~q\);

\BLOCO_MEM|RAM1|memRAM[61][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(82),
	ena => \BLOCO_MEM|RAM1|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[61][18]~q\);

\BLOCO_MEM|RAM1|Mux13~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux13~8_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[61][18]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[29][18]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[45][18]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[13][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][18]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][18]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][18]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][18]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux13~8_combout\);

\BLOCO_MEM|RAM1|Mux13~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux13~9_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux13~8_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux13~7_combout\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|Mux13~6_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux13~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux13~5_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux13~6_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux13~7_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux13~8_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux13~9_combout\);

\BLOCO_MEM|RAM1|memRAM[2][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(82),
	ena => \BLOCO_MEM|RAM1|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[2][18]~q\);

\BLOCO_MEM|RAM1|memRAM[34][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(82),
	ena => \BLOCO_MEM|RAM1|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[34][18]~q\);

\BLOCO_MEM|RAM1|memRAM[18][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(82),
	ena => \BLOCO_MEM|RAM1|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[18][18]~q\);

\BLOCO_MEM|RAM1|memRAM[50][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(82),
	ena => \BLOCO_MEM|RAM1|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[50][18]~q\);

\BLOCO_MEM|RAM1|Mux13~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux13~10_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[50][18]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[18][18]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[34][18]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[2][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][18]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][18]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][18]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][18]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux13~10_combout\);

\BLOCO_MEM|RAM1|memRAM[10][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(82),
	ena => \BLOCO_MEM|RAM1|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[10][18]~q\);

\BLOCO_MEM|RAM1|memRAM[42][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(82),
	ena => \BLOCO_MEM|RAM1|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[42][18]~q\);

\BLOCO_MEM|RAM1|memRAM[26][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(82),
	ena => \BLOCO_MEM|RAM1|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[26][18]~q\);

\BLOCO_MEM|RAM1|memRAM[58][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(82),
	ena => \BLOCO_MEM|RAM1|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[58][18]~q\);

\BLOCO_MEM|RAM1|Mux13~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux13~11_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[58][18]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[26][18]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[42][18]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[10][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][18]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][18]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][18]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][18]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux13~11_combout\);

\BLOCO_MEM|RAM1|memRAM[6][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(82),
	ena => \BLOCO_MEM|RAM1|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[6][18]~q\);

\BLOCO_MEM|RAM1|memRAM[38][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(82),
	ena => \BLOCO_MEM|RAM1|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[38][18]~q\);

\BLOCO_MEM|RAM1|memRAM[22][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(82),
	ena => \BLOCO_MEM|RAM1|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[22][18]~q\);

\BLOCO_MEM|RAM1|memRAM[54][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(82),
	ena => \BLOCO_MEM|RAM1|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[54][18]~q\);

\BLOCO_MEM|RAM1|Mux13~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux13~12_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[54][18]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[22][18]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[38][18]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[6][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][18]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][18]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][18]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][18]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux13~12_combout\);

\BLOCO_MEM|RAM1|memRAM[14][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(82),
	ena => \BLOCO_MEM|RAM1|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[14][18]~q\);

\BLOCO_MEM|RAM1|memRAM[46][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(82),
	ena => \BLOCO_MEM|RAM1|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[46][18]~q\);

\BLOCO_MEM|RAM1|memRAM[30][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(82),
	ena => \BLOCO_MEM|RAM1|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[30][18]~q\);

\BLOCO_MEM|RAM1|memRAM[62][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(82),
	ena => \BLOCO_MEM|RAM1|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[62][18]~q\);

\BLOCO_MEM|RAM1|Mux13~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux13~13_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[62][18]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[30][18]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[46][18]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[14][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][18]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][18]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][18]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][18]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux13~13_combout\);

\BLOCO_MEM|RAM1|Mux13~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux13~14_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux13~13_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux13~12_combout\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|Mux13~11_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux13~10_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux13~10_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux13~11_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux13~12_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux13~13_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux13~14_combout\);

\BLOCO_MEM|RAM1|memRAM[3][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(82),
	ena => \BLOCO_MEM|RAM1|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[3][18]~q\);

\BLOCO_MEM|RAM1|memRAM[11][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(82),
	ena => \BLOCO_MEM|RAM1|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[11][18]~q\);

\BLOCO_MEM|RAM1|memRAM[35][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(82),
	ena => \BLOCO_MEM|RAM1|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[35][18]~q\);

\BLOCO_MEM|RAM1|memRAM[43][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(82),
	ena => \BLOCO_MEM|RAM1|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[43][18]~q\);

\BLOCO_MEM|RAM1|Mux13~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux13~15_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(7) & ( \BLOCO_MEM|RAM1|memRAM[43][18]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(7) & ( \BLOCO_MEM|RAM1|memRAM[35][18]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(7) & ( 
-- \BLOCO_MEM|RAM1|memRAM[11][18]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(7) & ( \BLOCO_MEM|RAM1|memRAM[3][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][18]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][18]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][18]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][18]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(7),
	combout => \BLOCO_MEM|RAM1|Mux13~15_combout\);

\BLOCO_MEM|RAM1|memRAM[7][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(82),
	ena => \BLOCO_MEM|RAM1|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[7][18]~q\);

\BLOCO_MEM|RAM1|memRAM[15][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(82),
	ena => \BLOCO_MEM|RAM1|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[15][18]~q\);

\BLOCO_MEM|RAM1|memRAM[39][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(82),
	ena => \BLOCO_MEM|RAM1|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[39][18]~q\);

\BLOCO_MEM|RAM1|memRAM[47][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(82),
	ena => \BLOCO_MEM|RAM1|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[47][18]~q\);

\BLOCO_MEM|RAM1|Mux13~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux13~16_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(7) & ( \BLOCO_MEM|RAM1|memRAM[47][18]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(7) & ( \BLOCO_MEM|RAM1|memRAM[39][18]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(7) & ( 
-- \BLOCO_MEM|RAM1|memRAM[15][18]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(7) & ( \BLOCO_MEM|RAM1|memRAM[7][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][18]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][18]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][18]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][18]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(7),
	combout => \BLOCO_MEM|RAM1|Mux13~16_combout\);

\BLOCO_MEM|RAM1|memRAM[19][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(82),
	ena => \BLOCO_MEM|RAM1|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[19][18]~q\);

\BLOCO_MEM|RAM1|memRAM[27][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(82),
	ena => \BLOCO_MEM|RAM1|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[27][18]~q\);

\BLOCO_MEM|RAM1|memRAM[51][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(82),
	ena => \BLOCO_MEM|RAM1|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[51][18]~q\);

\BLOCO_MEM|RAM1|memRAM[59][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(82),
	ena => \BLOCO_MEM|RAM1|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[59][18]~q\);

\BLOCO_MEM|RAM1|Mux13~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux13~17_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(7) & ( \BLOCO_MEM|RAM1|memRAM[59][18]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(7) & ( \BLOCO_MEM|RAM1|memRAM[51][18]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(7) & ( 
-- \BLOCO_MEM|RAM1|memRAM[27][18]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(7) & ( \BLOCO_MEM|RAM1|memRAM[19][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][18]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][18]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][18]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][18]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(7),
	combout => \BLOCO_MEM|RAM1|Mux13~17_combout\);

\BLOCO_MEM|RAM1|memRAM[23][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(82),
	ena => \BLOCO_MEM|RAM1|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[23][18]~q\);

\BLOCO_MEM|RAM1|memRAM[31][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(82),
	ena => \BLOCO_MEM|RAM1|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[31][18]~q\);

\BLOCO_MEM|RAM1|memRAM[55][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(82),
	ena => \BLOCO_MEM|RAM1|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[55][18]~q\);

\BLOCO_MEM|RAM1|memRAM[63][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(82),
	ena => \BLOCO_MEM|RAM1|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[63][18]~q\);

\BLOCO_MEM|RAM1|Mux13~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux13~18_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(7) & ( \BLOCO_MEM|RAM1|memRAM[63][18]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(7) & ( \BLOCO_MEM|RAM1|memRAM[55][18]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(7) & ( 
-- \BLOCO_MEM|RAM1|memRAM[31][18]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(7) & ( \BLOCO_MEM|RAM1|memRAM[23][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][18]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][18]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][18]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][18]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(7),
	combout => \BLOCO_MEM|RAM1|Mux13~18_combout\);

\BLOCO_MEM|RAM1|Mux13~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux13~19_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux13~18_combout\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux13~17_combout\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|Mux13~16_combout\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux13~15_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux13~15_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux13~16_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux13~17_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux13~18_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux13~19_combout\);

\BLOCO_MEM|RAM1|Mux13~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux13~20_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux13~19_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux13~14_combout\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|Mux13~9_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux13~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux13~4_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux13~9_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux13~14_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux13~19_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux13~20_combout\);

\BLOCO_MEM|RAM1|Dado_out[18]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Dado_out[18]~59_combout\ = (!\EX_MEM|DOUT\(162)) # (\BLOCO_MEM|RAM1|Mux13~20_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111011101110111011101110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|ALT_INV_DOUT\(162),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux13~20_combout\,
	combout => \BLOCO_MEM|RAM1|Dado_out[18]~59_combout\);

\MEM_WB|DOUT[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_MEM|RAM1|Dado_out[18]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(50));

\BLOCO_EX|ULA1|ULA18|Somador|cOut\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA18|Somador|cOut~combout\ = ( \BLOCO_EX|ULA1|ULA18|InverterOuNao|saida_MUX[0]~0_combout\ & ( ((!\BLOCO_EX|ULA1|ULA16|Somador|cOut~combout\ & ((\BLOCO_EX|ULA1|ULA17|InverterOuNao|saida_MUX[0]~0_combout\) # (\ID_EX|DOUT\(61)))) # 
-- (\BLOCO_EX|ULA1|ULA16|Somador|cOut~combout\ & (\ID_EX|DOUT\(61) & \BLOCO_EX|ULA1|ULA17|InverterOuNao|saida_MUX[0]~0_combout\))) # (\ID_EX|DOUT\(62)) ) ) # ( !\BLOCO_EX|ULA1|ULA18|InverterOuNao|saida_MUX[0]~0_combout\ & ( (\ID_EX|DOUT\(62) & 
-- ((!\BLOCO_EX|ULA1|ULA16|Somador|cOut~combout\ & ((\BLOCO_EX|ULA1|ULA17|InverterOuNao|saida_MUX[0]~0_combout\) # (\ID_EX|DOUT\(61)))) # (\BLOCO_EX|ULA1|ULA16|Somador|cOut~combout\ & (\ID_EX|DOUT\(61) & 
-- \BLOCO_EX|ULA1|ULA17|InverterOuNao|saida_MUX[0]~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101011001010111111111100000000001010110010101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_EX|ULA1|ULA16|Somador|ALT_INV_cOut~combout\,
	datab => \ID_EX|ALT_INV_DOUT\(61),
	datac => \BLOCO_EX|ULA1|ULA17|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datad => \ID_EX|ALT_INV_DOUT\(62),
	datae => \BLOCO_EX|ULA1|ULA18|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \BLOCO_EX|ULA1|ULA18|Somador|cOut~combout\);

\BLOCO_EX|ULA1|ULA19|InverterOuNao|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA19|InverterOuNao|saida_MUX[0]~0_combout\ = !\ID_EX|DOUT\(2) $ (((!\ID_EX|DOUT\(180) & ((!\ID_EX|DOUT\(31)))) # (\ID_EX|DOUT\(180) & (!\ID_EX|DOUT\(125)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011010011010010101101001101001010110100110100101011010011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(2),
	datab => \ID_EX|ALT_INV_DOUT\(180),
	datac => \ID_EX|ALT_INV_DOUT\(125),
	datad => \ID_EX|ALT_INV_DOUT\(31),
	combout => \BLOCO_EX|ULA1|ULA19|InverterOuNao|saida_MUX[0]~0_combout\);

\BLOCO_EX|ULA1|ULA19|MuxOperacao|MUX_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA19|MuxOperacao|MUX_OUT[0]~0_combout\ = ( \ID_EX|DOUT\(0) & ( (!\ID_EX|DOUT\(1) & ((\BLOCO_EX|ULA1|ULA19|InverterOuNao|saida_MUX[0]~0_combout\) # (\ID_EX|DOUT\(63)))) ) ) # ( !\ID_EX|DOUT\(0) & ( (!\ID_EX|DOUT\(1) & (((\ID_EX|DOUT\(63) & 
-- \BLOCO_EX|ULA1|ULA19|InverterOuNao|saida_MUX[0]~0_combout\)))) # (\ID_EX|DOUT\(1) & (!\BLOCO_EX|ULA1|ULA18|Somador|cOut~combout\ $ (!\ID_EX|DOUT\(63) $ (\BLOCO_EX|ULA1|ULA19|InverterOuNao|saida_MUX[0]~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101101001001111110000000000000011011010010011111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_EX|ULA1|ULA18|Somador|ALT_INV_cOut~combout\,
	datab => \ID_EX|ALT_INV_DOUT\(63),
	datac => \BLOCO_EX|ULA1|ULA19|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datad => \ID_EX|ALT_INV_DOUT\(1),
	datae => \ID_EX|ALT_INV_DOUT\(0),
	combout => \BLOCO_EX|ULA1|ULA19|MuxOperacao|MUX_OUT[0]~0_combout\);

\MEM_WB|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_EX|ULA1|ULA19|MuxOperacao|MUX_OUT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(18));

\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[18]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[18]~27_combout\ = ( \MEM_WB|DOUT\(50) & ( \MEM_WB|DOUT\(18) & ( (!\MEM_WB|DOUT\(69)) # ((!\MEM_WB|DOUT\(68) & (\MEM_WB|DOUT\(134))) # (\MEM_WB|DOUT\(68) & ((\MEM_WB|DOUT\(102))))) ) ) ) # ( !\MEM_WB|DOUT\(50) & ( 
-- \MEM_WB|DOUT\(18) & ( (!\MEM_WB|DOUT\(68) & ((!\MEM_WB|DOUT\(69)) # ((\MEM_WB|DOUT\(134))))) # (\MEM_WB|DOUT\(68) & (\MEM_WB|DOUT\(69) & ((\MEM_WB|DOUT\(102))))) ) ) ) # ( \MEM_WB|DOUT\(50) & ( !\MEM_WB|DOUT\(18) & ( (!\MEM_WB|DOUT\(68) & 
-- (\MEM_WB|DOUT\(69) & (\MEM_WB|DOUT\(134)))) # (\MEM_WB|DOUT\(68) & ((!\MEM_WB|DOUT\(69)) # ((\MEM_WB|DOUT\(102))))) ) ) ) # ( !\MEM_WB|DOUT\(50) & ( !\MEM_WB|DOUT\(18) & ( (\MEM_WB|DOUT\(69) & ((!\MEM_WB|DOUT\(68) & (\MEM_WB|DOUT\(134))) # 
-- (\MEM_WB|DOUT\(68) & ((\MEM_WB|DOUT\(102)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(68),
	datab => \MEM_WB|ALT_INV_DOUT\(69),
	datac => \MEM_WB|ALT_INV_DOUT\(134),
	datad => \MEM_WB|ALT_INV_DOUT\(102),
	datae => \MEM_WB|ALT_INV_DOUT\(50),
	dataf => \MEM_WB|ALT_INV_DOUT\(18),
	combout => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[18]~27_combout\);

\BLOCO_ID|BANCO_REG|registrador[12][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[18]~27_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[12][18]~q\);

\BLOCO_ID|BANCO_REG|saidaA[18]~200\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[18]~200_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[15][18]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[14][18]~q\ ) ) ) # ( \IF_ID|DOUT\(21) 
-- & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[13][18]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[12][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][18]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][18]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][18]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][18]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[18]~200_combout\);

\BLOCO_ID|BANCO_REG|saidaA[18]~201\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[18]~201_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[7][18]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[6][18]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & 
-- ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[5][18]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[4][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][18]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][18]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][18]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][18]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[18]~201_combout\);

\BLOCO_ID|BANCO_REG|saidaA[18]~202\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[18]~202_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[3][18]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[2][18]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & 
-- ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[1][18]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[0][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][18]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][18]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][18]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][18]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[18]~202_combout\);

\BLOCO_ID|BANCO_REG|saidaA[18]~203\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[18]~203_combout\ = ( \BLOCO_ID|BANCO_REG|saidaA[18]~202_combout\ & ( (!\IF_ID|DOUT\(24) & ((!\IF_ID|DOUT\(23)) # ((\BLOCO_ID|BANCO_REG|saidaA[18]~201_combout\)))) # (\IF_ID|DOUT\(24) & 
-- (((\BLOCO_ID|BANCO_REG|saidaA[18]~200_combout\)))) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[18]~202_combout\ & ( (!\IF_ID|DOUT\(24) & (\IF_ID|DOUT\(23) & ((\BLOCO_ID|BANCO_REG|saidaA[18]~201_combout\)))) # (\IF_ID|DOUT\(24) & 
-- (((\BLOCO_ID|BANCO_REG|saidaA[18]~200_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111100011011010111100000101001001111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(24),
	datab => \IF_ID|ALT_INV_DOUT\(23),
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[18]~200_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[18]~201_combout\,
	datae => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[18]~202_combout\,
	combout => \BLOCO_ID|BANCO_REG|saidaA[18]~203_combout\);

\BLOCO_ID|BANCO_REG|registrador[16][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[18]~27_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[16][18]~q\);

\BLOCO_ID|BANCO_REG|registrador[20][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[18]~27_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[20][18]~q\);

\BLOCO_ID|BANCO_REG|registrador[24][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[18]~27_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[24][18]~q\);

\BLOCO_ID|BANCO_REG|registrador[28][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[18]~27_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[28][18]~q\);

\BLOCO_ID|BANCO_REG|saidaA[18]~204\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[18]~204_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[28][18]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[24][18]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[20][18]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[16][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][18]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][18]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][18]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][18]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[18]~204_combout\);

\BLOCO_ID|BANCO_REG|registrador[17][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[18]~27_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[17][18]~q\);

\BLOCO_ID|BANCO_REG|registrador[21][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[18]~27_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[21][18]~q\);

\BLOCO_ID|BANCO_REG|registrador[25][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[18]~27_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[25][18]~q\);

\BLOCO_ID|BANCO_REG|registrador[29][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[18]~27_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[29][18]~q\);

\BLOCO_ID|BANCO_REG|saidaA[18]~205\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[18]~205_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[29][18]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[25][18]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[21][18]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[17][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][18]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][18]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][18]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][18]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[18]~205_combout\);

\BLOCO_ID|BANCO_REG|registrador[18][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[18]~27_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[18][18]~q\);

\BLOCO_ID|BANCO_REG|registrador[22][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[18]~27_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[22][18]~q\);

\BLOCO_ID|BANCO_REG|registrador[26][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[18]~27_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[26][18]~q\);

\BLOCO_ID|BANCO_REG|registrador[30][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[18]~27_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[30][18]~q\);

\BLOCO_ID|BANCO_REG|saidaA[18]~206\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[18]~206_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[30][18]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[26][18]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[22][18]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[18][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][18]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][18]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][18]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][18]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[18]~206_combout\);

\BLOCO_ID|BANCO_REG|registrador[19][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[18]~27_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[19][18]~q\);

\BLOCO_ID|BANCO_REG|registrador[23][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[18]~27_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[23][18]~q\);

\BLOCO_ID|BANCO_REG|registrador[27][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[18]~27_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[27][18]~q\);

\BLOCO_ID|BANCO_REG|registrador[31][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[18]~27_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[31][18]~q\);

\BLOCO_ID|BANCO_REG|saidaA[18]~207\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[18]~207_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[31][18]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[27][18]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[23][18]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[19][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][18]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][18]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][18]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][18]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[18]~207_combout\);

\BLOCO_ID|BANCO_REG|saidaA[18]~208\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[18]~208_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[18]~207_combout\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[18]~206_combout\ ) ) ) # ( 
-- \IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[18]~205_combout\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[18]~204_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[18]~204_combout\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[18]~205_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[18]~206_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[18]~207_combout\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[18]~208_combout\);

\BLOCO_ID|BANCO_REG|saidaA[18]~209\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[18]~209_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[11][18]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[10][18]~q\ ) ) ) # ( \IF_ID|DOUT\(21) 
-- & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[9][18]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[8][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][18]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][18]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][18]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][18]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[18]~209_combout\);

\BLOCO_ID|BANCO_REG|saidaA[18]~210\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[18]~210_combout\ = ( \BLOCO_ID|BANCO_REG|saidaA[18]~208_combout\ & ( \BLOCO_ID|BANCO_REG|saidaA[18]~209_combout\ & ( (((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & \BLOCO_ID|BANCO_REG|saidaA[18]~203_combout\)) # 
-- (\BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\)) # (\IF_ID|DOUT\(25)) ) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[18]~208_combout\ & ( \BLOCO_ID|BANCO_REG|saidaA[18]~209_combout\ & ( ((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[18]~203_combout\)) # (\BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\) ) ) ) # ( \BLOCO_ID|BANCO_REG|saidaA[18]~208_combout\ & ( !\BLOCO_ID|BANCO_REG|saidaA[18]~209_combout\ & ( ((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[18]~203_combout\)) # (\IF_ID|DOUT\(25)) ) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[18]~208_combout\ & ( !\BLOCO_ID|BANCO_REG|saidaA[18]~209_combout\ & ( (\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[18]~203_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010101010111011100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(25),
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~4_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~11_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[18]~203_combout\,
	datae => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[18]~208_combout\,
	dataf => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[18]~209_combout\,
	combout => \BLOCO_ID|BANCO_REG|saidaA[18]~210_combout\);

\ID_EX|DOUT[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|saidaA[18]~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(63));

\BLOCO_EX|ULA1|ULA19|Somador|saida~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA19|Somador|saida~0_combout\ = ( \ID_EX|DOUT\(31) & ( !\ID_EX|DOUT\(63) $ (!\ID_EX|DOUT\(2) $ (((!\ID_EX|DOUT\(180)) # (\ID_EX|DOUT\(125))))) ) ) # ( !\ID_EX|DOUT\(31) & ( !\ID_EX|DOUT\(63) $ (!\ID_EX|DOUT\(2) $ (((\ID_EX|DOUT\(180) & 
-- \ID_EX|DOUT\(125))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001101001100101101001100101100110011010011001011010011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(63),
	datab => \ID_EX|ALT_INV_DOUT\(2),
	datac => \ID_EX|ALT_INV_DOUT\(180),
	datad => \ID_EX|ALT_INV_DOUT\(125),
	datae => \ID_EX|ALT_INV_DOUT\(31),
	combout => \BLOCO_EX|ULA1|ULA19|Somador|saida~0_combout\);

\BLOCO_EX|ULA1|ULA19|Somador|cOut~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA19|Somador|cOut~0_combout\ = ( \BLOCO_EX|ULA1|ULA18|InverterOuNao|saida_MUX[0]~0_combout\ & ( \BLOCO_EX|ULA1|ULA19|Somador|saida~0_combout\ & ( ((!\BLOCO_EX|ULA1|ULA16|Somador|cOut~combout\ & 
-- ((\BLOCO_EX|ULA1|ULA17|InverterOuNao|saida_MUX[0]~0_combout\) # (\ID_EX|DOUT\(61)))) # (\BLOCO_EX|ULA1|ULA16|Somador|cOut~combout\ & (\ID_EX|DOUT\(61) & \BLOCO_EX|ULA1|ULA17|InverterOuNao|saida_MUX[0]~0_combout\))) # (\ID_EX|DOUT\(62)) ) ) ) # ( 
-- !\BLOCO_EX|ULA1|ULA18|InverterOuNao|saida_MUX[0]~0_combout\ & ( \BLOCO_EX|ULA1|ULA19|Somador|saida~0_combout\ & ( (\ID_EX|DOUT\(62) & ((!\BLOCO_EX|ULA1|ULA16|Somador|cOut~combout\ & ((\BLOCO_EX|ULA1|ULA17|InverterOuNao|saida_MUX[0]~0_combout\) # 
-- (\ID_EX|DOUT\(61)))) # (\BLOCO_EX|ULA1|ULA16|Somador|cOut~combout\ & (\ID_EX|DOUT\(61) & \BLOCO_EX|ULA1|ULA17|InverterOuNao|saida_MUX[0]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001010110010101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_EX|ULA1|ULA16|Somador|ALT_INV_cOut~combout\,
	datab => \ID_EX|ALT_INV_DOUT\(61),
	datac => \BLOCO_EX|ULA1|ULA17|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datad => \ID_EX|ALT_INV_DOUT\(62),
	datae => \BLOCO_EX|ULA1|ULA18|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	dataf => \BLOCO_EX|ULA1|ULA19|Somador|ALT_INV_saida~0_combout\,
	combout => \BLOCO_EX|ULA1|ULA19|Somador|cOut~0_combout\);

\BLOCO_EX|ULA1|ULA19|Somador|cOut~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA19|Somador|cOut~1_combout\ = ( \ID_EX|DOUT\(31) & ( (\ID_EX|DOUT\(63) & (!\ID_EX|DOUT\(2) $ (((\ID_EX|DOUT\(180) & !\ID_EX|DOUT\(125)))))) ) ) # ( !\ID_EX|DOUT\(31) & ( (\ID_EX|DOUT\(63) & (!\ID_EX|DOUT\(2) $ (((!\ID_EX|DOUT\(180)) # 
-- (!\ID_EX|DOUT\(125)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010100010000010100010000010001000101000100000101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(63),
	datab => \ID_EX|ALT_INV_DOUT\(2),
	datac => \ID_EX|ALT_INV_DOUT\(180),
	datad => \ID_EX|ALT_INV_DOUT\(125),
	datae => \ID_EX|ALT_INV_DOUT\(31),
	combout => \BLOCO_EX|ULA1|ULA19|Somador|cOut~1_combout\);

\BLOCO_EX|Somador2|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|Somador2|Add0~93_sumout\ = SUM(( \ID_EX|DOUT\(125) ) + ( \ID_EX|DOUT\(160) ) + ( \BLOCO_EX|Somador2|Add0~102\ ))
-- \BLOCO_EX|Somador2|Add0~94\ = CARRY(( \ID_EX|DOUT\(125) ) + ( \ID_EX|DOUT\(160) ) + ( \BLOCO_EX|Somador2|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ID_EX|ALT_INV_DOUT\(125),
	dataf => \ID_EX|ALT_INV_DOUT\(160),
	cin => \BLOCO_EX|Somador2|Add0~102\,
	sumout => \BLOCO_EX|Somador2|Add0~93_sumout\,
	cout => \BLOCO_EX|Somador2|Add0~94\);

\MUX_JR|saida_MUX[19]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_JR|saida_MUX[19]~25_combout\ = ( \BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( \BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( \BLOCO_EX|Somador2|Add0~93_sumout\ ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( \BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( 
-- \BLOCO_IF|Somador1|Add0~93_sumout\ ) ) ) # ( \BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( !\BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( \IF_ID|DOUT\(17) ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( !\BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( 
-- \BLOCO_ID|BANCO_REG|saidaA[19]~221_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_IF|Somador1|ALT_INV_Add0~93_sumout\,
	datab => \BLOCO_EX|Somador2|ALT_INV_Add0~93_sumout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[19]~221_combout\,
	datad => \IF_ID|ALT_INV_DOUT\(17),
	datae => \BLOCO_IF|PC_REG|ALT_INV_DOUT[26]~0_combout\,
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT[0]~1_combout\,
	combout => \MUX_JR|saida_MUX[19]~25_combout\);

\BLOCO_IF|PC_REG|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_JR|saida_MUX[19]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_IF|PC_REG|DOUT\(19));

\BLOCO_IF|Somador1|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_IF|Somador1|Add0~93_sumout\ = SUM(( \BLOCO_IF|PC_REG|DOUT\(19) ) + ( GND ) + ( \BLOCO_IF|Somador1|Add0~102\ ))
-- \BLOCO_IF|Somador1|Add0~94\ = CARRY(( \BLOCO_IF|PC_REG|DOUT\(19) ) + ( GND ) + ( \BLOCO_IF|Somador1|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(19),
	cin => \BLOCO_IF|Somador1|Add0~102\,
	sumout => \BLOCO_IF|Somador1|Add0~93_sumout\,
	cout => \BLOCO_IF|Somador1|Add0~94\);

\IF_ID|DOUT[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_IF|Somador1|Add0~93_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|DOUT\(51));

\ID_EX|DOUT[160]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \IF_ID|DOUT\(51),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(160));

\EX_MEM|DOUT[199]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(160),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(199));

\MEM_WB|DOUT[135]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(199),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(135));

\EX_MEM|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(112),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(19));

\MEM_WB|DOUT[103]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(103));

\BLOCO_ID|BANCO_REG|registrador[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[19]~25_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[0][19]~q\);

\BLOCO_ID|BANCO_REG|registrador[4][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[19]~25_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[4][19]~q\);

\BLOCO_ID|BANCO_REG|registrador[8][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[19]~25_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[8][19]~q\);

\BLOCO_ID|BANCO_REG|saidaB[19]~95\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[19]~95_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[12][19]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[8][19]~q\ ) ) ) # ( \IF_ID|DOUT\(18) & 
-- ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[4][19]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[0][19]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][19]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][19]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][19]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][19]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[19]~95_combout\);

\BLOCO_ID|BANCO_REG|registrador[1][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[19]~25_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[1][19]~q\);

\BLOCO_ID|BANCO_REG|registrador[5][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[19]~25_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[5][19]~q\);

\BLOCO_ID|BANCO_REG|registrador[9][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[19]~25_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[9][19]~q\);

\BLOCO_ID|BANCO_REG|registrador[13][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[19]~25_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[13][19]~q\);

\BLOCO_ID|BANCO_REG|saidaB[19]~96\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[19]~96_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[13][19]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[9][19]~q\ ) ) ) # ( \IF_ID|DOUT\(18) & 
-- ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[5][19]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[1][19]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][19]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][19]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][19]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][19]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[19]~96_combout\);

\BLOCO_ID|BANCO_REG|registrador[2][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[19]~25_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[2][19]~q\);

\BLOCO_ID|BANCO_REG|registrador[6][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[19]~25_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[6][19]~q\);

\BLOCO_ID|BANCO_REG|registrador[10][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[19]~25_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[10][19]~q\);

\BLOCO_ID|BANCO_REG|registrador[14][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[19]~25_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[14][19]~q\);

\BLOCO_ID|BANCO_REG|saidaB[19]~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[19]~97_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[14][19]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[10][19]~q\ ) ) ) # ( \IF_ID|DOUT\(18) 
-- & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[6][19]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[2][19]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][19]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][19]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][19]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][19]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[19]~97_combout\);

\BLOCO_ID|BANCO_REG|registrador[3][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[19]~25_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[3][19]~q\);

\BLOCO_ID|BANCO_REG|registrador[7][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[19]~25_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[7][19]~q\);

\BLOCO_ID|BANCO_REG|registrador[11][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[19]~25_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[11][19]~q\);

\BLOCO_ID|BANCO_REG|registrador[15][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[19]~25_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[15][19]~q\);

\BLOCO_ID|BANCO_REG|saidaB[19]~98\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[19]~98_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[15][19]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[11][19]~q\ ) ) ) # ( \IF_ID|DOUT\(18) 
-- & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[7][19]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[3][19]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][19]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][19]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][19]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][19]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[19]~98_combout\);

\BLOCO_ID|BANCO_REG|saidaB[19]~99\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[19]~99_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|saidaB[19]~98_combout\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|saidaB[19]~97_combout\ ) ) ) # ( \IF_ID|DOUT\(16) 
-- & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|saidaB[19]~96_combout\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|saidaB[19]~95_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[19]~95_combout\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[19]~96_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[19]~97_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[19]~98_combout\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[19]~99_combout\);

\ID_EX|DOUT[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|saidaB[19]~99_combout\,
	sclr => \BLOCO_ID|BANCO_REG|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(32));

\EX_MEM|DOUT[83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(32),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(83));

\BLOCO_MEM|RAM1|memRAM[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(83),
	ena => \BLOCO_MEM|RAM1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[0][19]~q\);

\BLOCO_MEM|RAM1|memRAM[32][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(83),
	ena => \BLOCO_MEM|RAM1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[32][19]~q\);

\BLOCO_MEM|RAM1|memRAM[2][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(83),
	ena => \BLOCO_MEM|RAM1|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[2][19]~q\);

\BLOCO_MEM|RAM1|memRAM[34][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(83),
	ena => \BLOCO_MEM|RAM1|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[34][19]~q\);

\BLOCO_MEM|RAM1|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux12~0_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[34][19]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[2][19]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[32][19]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[0][19]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][19]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][19]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][19]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][19]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux12~0_combout\);

\BLOCO_MEM|RAM1|memRAM[1][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(83),
	ena => \BLOCO_MEM|RAM1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[1][19]~q\);

\BLOCO_MEM|RAM1|memRAM[33][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(83),
	ena => \BLOCO_MEM|RAM1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[33][19]~q\);

\BLOCO_MEM|RAM1|memRAM[3][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(83),
	ena => \BLOCO_MEM|RAM1|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[3][19]~q\);

\BLOCO_MEM|RAM1|memRAM[35][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(83),
	ena => \BLOCO_MEM|RAM1|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[35][19]~q\);

\BLOCO_MEM|RAM1|Mux12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux12~1_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[35][19]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[3][19]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[33][19]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[1][19]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][19]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][19]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][19]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][19]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux12~1_combout\);

\BLOCO_MEM|RAM1|memRAM[16][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(83),
	ena => \BLOCO_MEM|RAM1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[16][19]~q\);

\BLOCO_MEM|RAM1|memRAM[48][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(83),
	ena => \BLOCO_MEM|RAM1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[48][19]~q\);

\BLOCO_MEM|RAM1|memRAM[18][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(83),
	ena => \BLOCO_MEM|RAM1|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[18][19]~q\);

\BLOCO_MEM|RAM1|memRAM[50][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(83),
	ena => \BLOCO_MEM|RAM1|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[50][19]~q\);

\BLOCO_MEM|RAM1|Mux12~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux12~2_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[50][19]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[18][19]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[48][19]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[16][19]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][19]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][19]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][19]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][19]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux12~2_combout\);

\BLOCO_MEM|RAM1|memRAM[17][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(83),
	ena => \BLOCO_MEM|RAM1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[17][19]~q\);

\BLOCO_MEM|RAM1|memRAM[49][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(83),
	ena => \BLOCO_MEM|RAM1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[49][19]~q\);

\BLOCO_MEM|RAM1|memRAM[19][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(83),
	ena => \BLOCO_MEM|RAM1|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[19][19]~q\);

\BLOCO_MEM|RAM1|memRAM[51][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(83),
	ena => \BLOCO_MEM|RAM1|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[51][19]~q\);

\BLOCO_MEM|RAM1|Mux12~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux12~3_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[51][19]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[19][19]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[49][19]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[17][19]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][19]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][19]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][19]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][19]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux12~3_combout\);

\BLOCO_MEM|RAM1|Mux12~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux12~4_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux12~3_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux12~2_combout\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|Mux12~1_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux12~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux12~0_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux12~1_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux12~2_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux12~3_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux12~4_combout\);

\BLOCO_MEM|RAM1|memRAM[4][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(83),
	ena => \BLOCO_MEM|RAM1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[4][19]~q\);

\BLOCO_MEM|RAM1|memRAM[36][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(83),
	ena => \BLOCO_MEM|RAM1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[36][19]~q\);

\BLOCO_MEM|RAM1|memRAM[5][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(83),
	ena => \BLOCO_MEM|RAM1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[5][19]~q\);

\BLOCO_MEM|RAM1|memRAM[37][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(83),
	ena => \BLOCO_MEM|RAM1|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[37][19]~q\);

\BLOCO_MEM|RAM1|Mux12~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux12~5_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[37][19]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[5][19]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[36][19]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[4][19]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][19]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][19]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][19]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][19]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux12~5_combout\);

\BLOCO_MEM|RAM1|memRAM[20][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(83),
	ena => \BLOCO_MEM|RAM1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[20][19]~q\);

\BLOCO_MEM|RAM1|memRAM[52][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(83),
	ena => \BLOCO_MEM|RAM1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[52][19]~q\);

\BLOCO_MEM|RAM1|memRAM[21][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(83),
	ena => \BLOCO_MEM|RAM1|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[21][19]~q\);

\BLOCO_MEM|RAM1|memRAM[53][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(83),
	ena => \BLOCO_MEM|RAM1|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[53][19]~q\);

\BLOCO_MEM|RAM1|Mux12~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux12~6_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[53][19]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[21][19]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[52][19]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[20][19]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][19]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][19]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][19]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][19]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux12~6_combout\);

\BLOCO_MEM|RAM1|memRAM[6][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(83),
	ena => \BLOCO_MEM|RAM1|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[6][19]~q\);

\BLOCO_MEM|RAM1|memRAM[38][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(83),
	ena => \BLOCO_MEM|RAM1|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[38][19]~q\);

\BLOCO_MEM|RAM1|memRAM[7][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(83),
	ena => \BLOCO_MEM|RAM1|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[7][19]~q\);

\BLOCO_MEM|RAM1|memRAM[39][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(83),
	ena => \BLOCO_MEM|RAM1|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[39][19]~q\);

\BLOCO_MEM|RAM1|Mux12~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux12~7_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[39][19]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[7][19]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[38][19]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[6][19]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][19]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][19]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][19]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][19]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux12~7_combout\);

\BLOCO_MEM|RAM1|memRAM[22][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(83),
	ena => \BLOCO_MEM|RAM1|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[22][19]~q\);

\BLOCO_MEM|RAM1|memRAM[54][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(83),
	ena => \BLOCO_MEM|RAM1|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[54][19]~q\);

\BLOCO_MEM|RAM1|memRAM[23][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(83),
	ena => \BLOCO_MEM|RAM1|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[23][19]~q\);

\BLOCO_MEM|RAM1|memRAM[55][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(83),
	ena => \BLOCO_MEM|RAM1|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[55][19]~q\);

\BLOCO_MEM|RAM1|Mux12~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux12~8_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[55][19]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[23][19]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[54][19]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[22][19]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][19]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][19]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][19]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][19]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux12~8_combout\);

\BLOCO_MEM|RAM1|Mux12~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux12~9_combout\ = ( \MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux12~8_combout\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux12~7_combout\ ) ) ) # ( \MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|Mux12~6_combout\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux12~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux12~5_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux12~6_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux12~7_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux12~8_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(6),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux12~9_combout\);

\BLOCO_MEM|RAM1|memRAM[8][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(83),
	ena => \BLOCO_MEM|RAM1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[8][19]~q\);

\BLOCO_MEM|RAM1|memRAM[40][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(83),
	ena => \BLOCO_MEM|RAM1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[40][19]~q\);

\BLOCO_MEM|RAM1|memRAM[10][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(83),
	ena => \BLOCO_MEM|RAM1|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[10][19]~q\);

\BLOCO_MEM|RAM1|memRAM[42][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(83),
	ena => \BLOCO_MEM|RAM1|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[42][19]~q\);

\BLOCO_MEM|RAM1|Mux12~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux12~10_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[42][19]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[10][19]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[40][19]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[8][19]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][19]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][19]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][19]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][19]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux12~10_combout\);

\BLOCO_MEM|RAM1|memRAM[9][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(83),
	ena => \BLOCO_MEM|RAM1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[9][19]~q\);

\BLOCO_MEM|RAM1|memRAM[41][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(83),
	ena => \BLOCO_MEM|RAM1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[41][19]~q\);

\BLOCO_MEM|RAM1|memRAM[11][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(83),
	ena => \BLOCO_MEM|RAM1|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[11][19]~q\);

\BLOCO_MEM|RAM1|memRAM[43][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(83),
	ena => \BLOCO_MEM|RAM1|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[43][19]~q\);

\BLOCO_MEM|RAM1|Mux12~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux12~11_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[43][19]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[11][19]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[41][19]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[9][19]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][19]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][19]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][19]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][19]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux12~11_combout\);

\BLOCO_MEM|RAM1|memRAM[24][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(83),
	ena => \BLOCO_MEM|RAM1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[24][19]~q\);

\BLOCO_MEM|RAM1|memRAM[56][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(83),
	ena => \BLOCO_MEM|RAM1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[56][19]~q\);

\BLOCO_MEM|RAM1|memRAM[26][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(83),
	ena => \BLOCO_MEM|RAM1|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[26][19]~q\);

\BLOCO_MEM|RAM1|memRAM[58][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(83),
	ena => \BLOCO_MEM|RAM1|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[58][19]~q\);

\BLOCO_MEM|RAM1|Mux12~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux12~12_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[58][19]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[26][19]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[56][19]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[24][19]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][19]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][19]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][19]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][19]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux12~12_combout\);

\BLOCO_MEM|RAM1|memRAM[25][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(83),
	ena => \BLOCO_MEM|RAM1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[25][19]~q\);

\BLOCO_MEM|RAM1|memRAM[57][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(83),
	ena => \BLOCO_MEM|RAM1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[57][19]~q\);

\BLOCO_MEM|RAM1|memRAM[27][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(83),
	ena => \BLOCO_MEM|RAM1|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[27][19]~q\);

\BLOCO_MEM|RAM1|memRAM[59][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(83),
	ena => \BLOCO_MEM|RAM1|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[59][19]~q\);

\BLOCO_MEM|RAM1|Mux12~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux12~13_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[59][19]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[27][19]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[57][19]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[25][19]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][19]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][19]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][19]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][19]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux12~13_combout\);

\BLOCO_MEM|RAM1|Mux12~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux12~14_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux12~13_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux12~12_combout\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|Mux12~11_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux12~10_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux12~10_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux12~11_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux12~12_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux12~13_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux12~14_combout\);

\BLOCO_MEM|RAM1|memRAM[12][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(83),
	ena => \BLOCO_MEM|RAM1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[12][19]~q\);

\BLOCO_MEM|RAM1|memRAM[44][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(83),
	ena => \BLOCO_MEM|RAM1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[44][19]~q\);

\BLOCO_MEM|RAM1|memRAM[28][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(83),
	ena => \BLOCO_MEM|RAM1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[28][19]~q\);

\BLOCO_MEM|RAM1|memRAM[60][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(83),
	ena => \BLOCO_MEM|RAM1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[60][19]~q\);

\BLOCO_MEM|RAM1|Mux12~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux12~15_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[60][19]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[28][19]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[44][19]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[12][19]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][19]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][19]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][19]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][19]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux12~15_combout\);

\BLOCO_MEM|RAM1|memRAM[13][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(83),
	ena => \BLOCO_MEM|RAM1|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[13][19]~q\);

\BLOCO_MEM|RAM1|memRAM[45][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(83),
	ena => \BLOCO_MEM|RAM1|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[45][19]~q\);

\BLOCO_MEM|RAM1|memRAM[29][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(83),
	ena => \BLOCO_MEM|RAM1|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[29][19]~q\);

\BLOCO_MEM|RAM1|memRAM[61][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(83),
	ena => \BLOCO_MEM|RAM1|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[61][19]~q\);

\BLOCO_MEM|RAM1|Mux12~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux12~16_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[61][19]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[29][19]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[45][19]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[13][19]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][19]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][19]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][19]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][19]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux12~16_combout\);

\BLOCO_MEM|RAM1|memRAM[14][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(83),
	ena => \BLOCO_MEM|RAM1|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[14][19]~q\);

\BLOCO_MEM|RAM1|memRAM[46][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(83),
	ena => \BLOCO_MEM|RAM1|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[46][19]~q\);

\BLOCO_MEM|RAM1|memRAM[30][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(83),
	ena => \BLOCO_MEM|RAM1|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[30][19]~q\);

\BLOCO_MEM|RAM1|memRAM[62][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(83),
	ena => \BLOCO_MEM|RAM1|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[62][19]~q\);

\BLOCO_MEM|RAM1|Mux12~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux12~17_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[62][19]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[30][19]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[46][19]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[14][19]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][19]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][19]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][19]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][19]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux12~17_combout\);

\BLOCO_MEM|RAM1|memRAM[15][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(83),
	ena => \BLOCO_MEM|RAM1|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[15][19]~q\);

\BLOCO_MEM|RAM1|memRAM[47][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(83),
	ena => \BLOCO_MEM|RAM1|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[47][19]~q\);

\BLOCO_MEM|RAM1|memRAM[31][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(83),
	ena => \BLOCO_MEM|RAM1|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[31][19]~q\);

\BLOCO_MEM|RAM1|memRAM[63][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(83),
	ena => \BLOCO_MEM|RAM1|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[63][19]~q\);

\BLOCO_MEM|RAM1|Mux12~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux12~18_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[63][19]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[31][19]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[47][19]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[15][19]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][19]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][19]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][19]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][19]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux12~18_combout\);

\BLOCO_MEM|RAM1|Mux12~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux12~19_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux12~18_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux12~17_combout\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|Mux12~16_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux12~15_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux12~15_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux12~16_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux12~17_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux12~18_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux12~19_combout\);

\BLOCO_MEM|RAM1|Mux12~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux12~20_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(5) & ( \BLOCO_MEM|RAM1|Mux12~19_combout\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(5) & ( \BLOCO_MEM|RAM1|Mux12~14_combout\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(5) & ( 
-- \BLOCO_MEM|RAM1|Mux12~9_combout\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(5) & ( \BLOCO_MEM|RAM1|Mux12~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux12~4_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux12~9_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux12~14_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux12~19_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(5),
	combout => \BLOCO_MEM|RAM1|Mux12~20_combout\);

\BLOCO_MEM|RAM1|Dado_out[19]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Dado_out[19]~57_combout\ = (!\EX_MEM|DOUT\(162)) # (\BLOCO_MEM|RAM1|Mux12~20_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111011101110111011101110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|ALT_INV_DOUT\(162),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux12~20_combout\,
	combout => \BLOCO_MEM|RAM1|Dado_out[19]~57_combout\);

\MEM_WB|DOUT[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_MEM|RAM1|Dado_out[19]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(51));

\BLOCO_EX|ULA1|ULA20|InverterOuNao|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA20|InverterOuNao|saida_MUX[0]~0_combout\ = !\ID_EX|DOUT\(2) $ (((!\ID_EX|DOUT\(180) & ((!\ID_EX|DOUT\(32)))) # (\ID_EX|DOUT\(180) & (!\ID_EX|DOUT\(125)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011010011010010101101001101001010110100110100101011010011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(2),
	datab => \ID_EX|ALT_INV_DOUT\(180),
	datac => \ID_EX|ALT_INV_DOUT\(125),
	datad => \ID_EX|ALT_INV_DOUT\(32),
	combout => \BLOCO_EX|ULA1|ULA20|InverterOuNao|saida_MUX[0]~0_combout\);

\BLOCO_EX|ULA1|ULA20|MuxOperacao|MUX_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA20|MuxOperacao|MUX_OUT[0]~0_combout\ = ( !\ID_EX|DOUT\(1) & ( \ID_EX|DOUT\(0) & ( (\BLOCO_EX|ULA1|ULA20|InverterOuNao|saida_MUX[0]~0_combout\) # (\ID_EX|DOUT\(64)) ) ) ) # ( \ID_EX|DOUT\(1) & ( !\ID_EX|DOUT\(0) & ( !\ID_EX|DOUT\(64) $ 
-- (!\BLOCO_EX|ULA1|ULA20|InverterOuNao|saida_MUX[0]~0_combout\ $ (((\BLOCO_EX|ULA1|ULA19|Somador|cOut~1_combout\) # (\BLOCO_EX|ULA1|ULA19|Somador|cOut~0_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(1) & ( !\ID_EX|DOUT\(0) & ( (\ID_EX|DOUT\(64) & 
-- \BLOCO_EX|ULA1|ULA20|InverterOuNao|saida_MUX[0]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111011110001000011100001111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_EX|ULA1|ULA19|Somador|ALT_INV_cOut~0_combout\,
	datab => \BLOCO_EX|ULA1|ULA19|Somador|ALT_INV_cOut~1_combout\,
	datac => \ID_EX|ALT_INV_DOUT\(64),
	datad => \BLOCO_EX|ULA1|ULA20|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datae => \ID_EX|ALT_INV_DOUT\(1),
	dataf => \ID_EX|ALT_INV_DOUT\(0),
	combout => \BLOCO_EX|ULA1|ULA20|MuxOperacao|MUX_OUT[0]~0_combout\);

\MEM_WB|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_EX|ULA1|ULA20|MuxOperacao|MUX_OUT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(19));

\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[19]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[19]~25_combout\ = ( \MEM_WB|DOUT\(51) & ( \MEM_WB|DOUT\(19) & ( (!\MEM_WB|DOUT\(69)) # ((!\MEM_WB|DOUT\(68) & (\MEM_WB|DOUT\(135))) # (\MEM_WB|DOUT\(68) & ((\MEM_WB|DOUT\(103))))) ) ) ) # ( !\MEM_WB|DOUT\(51) & ( 
-- \MEM_WB|DOUT\(19) & ( (!\MEM_WB|DOUT\(68) & ((!\MEM_WB|DOUT\(69)) # ((\MEM_WB|DOUT\(135))))) # (\MEM_WB|DOUT\(68) & (\MEM_WB|DOUT\(69) & ((\MEM_WB|DOUT\(103))))) ) ) ) # ( \MEM_WB|DOUT\(51) & ( !\MEM_WB|DOUT\(19) & ( (!\MEM_WB|DOUT\(68) & 
-- (\MEM_WB|DOUT\(69) & (\MEM_WB|DOUT\(135)))) # (\MEM_WB|DOUT\(68) & ((!\MEM_WB|DOUT\(69)) # ((\MEM_WB|DOUT\(103))))) ) ) ) # ( !\MEM_WB|DOUT\(51) & ( !\MEM_WB|DOUT\(19) & ( (\MEM_WB|DOUT\(69) & ((!\MEM_WB|DOUT\(68) & (\MEM_WB|DOUT\(135))) # 
-- (\MEM_WB|DOUT\(68) & ((\MEM_WB|DOUT\(103)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(68),
	datab => \MEM_WB|ALT_INV_DOUT\(69),
	datac => \MEM_WB|ALT_INV_DOUT\(135),
	datad => \MEM_WB|ALT_INV_DOUT\(103),
	datae => \MEM_WB|ALT_INV_DOUT\(51),
	dataf => \MEM_WB|ALT_INV_DOUT\(19),
	combout => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[19]~25_combout\);

\BLOCO_ID|BANCO_REG|registrador[12][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[19]~25_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[12][19]~q\);

\BLOCO_ID|BANCO_REG|saidaA[19]~211\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[19]~211_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[15][19]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[14][19]~q\ ) ) ) # ( \IF_ID|DOUT\(21) 
-- & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[13][19]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[12][19]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][19]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][19]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][19]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][19]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[19]~211_combout\);

\BLOCO_ID|BANCO_REG|saidaA[19]~212\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[19]~212_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[7][19]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[6][19]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & 
-- ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[5][19]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[4][19]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][19]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][19]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][19]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][19]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[19]~212_combout\);

\BLOCO_ID|BANCO_REG|saidaA[19]~213\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[19]~213_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[3][19]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[2][19]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & 
-- ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[1][19]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[0][19]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][19]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][19]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][19]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][19]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[19]~213_combout\);

\BLOCO_ID|BANCO_REG|saidaA[19]~214\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[19]~214_combout\ = ( \BLOCO_ID|BANCO_REG|saidaA[19]~213_combout\ & ( (!\IF_ID|DOUT\(24) & ((!\IF_ID|DOUT\(23)) # ((\BLOCO_ID|BANCO_REG|saidaA[19]~212_combout\)))) # (\IF_ID|DOUT\(24) & 
-- (((\BLOCO_ID|BANCO_REG|saidaA[19]~211_combout\)))) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[19]~213_combout\ & ( (!\IF_ID|DOUT\(24) & (\IF_ID|DOUT\(23) & ((\BLOCO_ID|BANCO_REG|saidaA[19]~212_combout\)))) # (\IF_ID|DOUT\(24) & 
-- (((\BLOCO_ID|BANCO_REG|saidaA[19]~211_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111100011011010111100000101001001111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(24),
	datab => \IF_ID|ALT_INV_DOUT\(23),
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[19]~211_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[19]~212_combout\,
	datae => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[19]~213_combout\,
	combout => \BLOCO_ID|BANCO_REG|saidaA[19]~214_combout\);

\BLOCO_ID|BANCO_REG|registrador[16][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[19]~25_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[16][19]~q\);

\BLOCO_ID|BANCO_REG|registrador[20][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[19]~25_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[20][19]~q\);

\BLOCO_ID|BANCO_REG|registrador[24][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[19]~25_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[24][19]~q\);

\BLOCO_ID|BANCO_REG|registrador[28][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[19]~25_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[28][19]~q\);

\BLOCO_ID|BANCO_REG|saidaA[19]~215\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[19]~215_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[28][19]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[24][19]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[20][19]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[16][19]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][19]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][19]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][19]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][19]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[19]~215_combout\);

\BLOCO_ID|BANCO_REG|registrador[17][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[19]~25_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[17][19]~q\);

\BLOCO_ID|BANCO_REG|registrador[21][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[19]~25_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[21][19]~q\);

\BLOCO_ID|BANCO_REG|registrador[25][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[19]~25_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[25][19]~q\);

\BLOCO_ID|BANCO_REG|registrador[29][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[19]~25_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[29][19]~q\);

\BLOCO_ID|BANCO_REG|saidaA[19]~216\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[19]~216_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[29][19]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[25][19]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[21][19]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[17][19]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][19]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][19]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][19]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][19]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[19]~216_combout\);

\BLOCO_ID|BANCO_REG|registrador[18][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[19]~25_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[18][19]~q\);

\BLOCO_ID|BANCO_REG|registrador[22][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[19]~25_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[22][19]~q\);

\BLOCO_ID|BANCO_REG|registrador[26][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[19]~25_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[26][19]~q\);

\BLOCO_ID|BANCO_REG|registrador[30][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[19]~25_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[30][19]~q\);

\BLOCO_ID|BANCO_REG|saidaA[19]~217\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[19]~217_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[30][19]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[26][19]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[22][19]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[18][19]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][19]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][19]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][19]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][19]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[19]~217_combout\);

\BLOCO_ID|BANCO_REG|registrador[19][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[19]~25_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[19][19]~q\);

\BLOCO_ID|BANCO_REG|registrador[23][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[19]~25_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[23][19]~q\);

\BLOCO_ID|BANCO_REG|registrador[27][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[19]~25_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[27][19]~q\);

\BLOCO_ID|BANCO_REG|registrador[31][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[19]~25_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[31][19]~q\);

\BLOCO_ID|BANCO_REG|saidaA[19]~218\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[19]~218_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[31][19]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[27][19]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[23][19]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[19][19]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][19]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][19]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][19]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][19]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[19]~218_combout\);

\BLOCO_ID|BANCO_REG|saidaA[19]~219\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[19]~219_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[19]~218_combout\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[19]~217_combout\ ) ) ) # ( 
-- \IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[19]~216_combout\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[19]~215_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[19]~215_combout\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[19]~216_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[19]~217_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[19]~218_combout\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[19]~219_combout\);

\BLOCO_ID|BANCO_REG|saidaA[19]~220\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[19]~220_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[11][19]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[10][19]~q\ ) ) ) # ( \IF_ID|DOUT\(21) 
-- & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[9][19]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[8][19]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][19]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][19]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][19]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][19]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[19]~220_combout\);

\BLOCO_ID|BANCO_REG|saidaA[19]~221\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[19]~221_combout\ = ( \BLOCO_ID|BANCO_REG|saidaA[19]~219_combout\ & ( \BLOCO_ID|BANCO_REG|saidaA[19]~220_combout\ & ( (((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & \BLOCO_ID|BANCO_REG|saidaA[19]~214_combout\)) # 
-- (\BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\)) # (\IF_ID|DOUT\(25)) ) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[19]~219_combout\ & ( \BLOCO_ID|BANCO_REG|saidaA[19]~220_combout\ & ( ((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[19]~214_combout\)) # (\BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\) ) ) ) # ( \BLOCO_ID|BANCO_REG|saidaA[19]~219_combout\ & ( !\BLOCO_ID|BANCO_REG|saidaA[19]~220_combout\ & ( ((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[19]~214_combout\)) # (\IF_ID|DOUT\(25)) ) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[19]~219_combout\ & ( !\BLOCO_ID|BANCO_REG|saidaA[19]~220_combout\ & ( (\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[19]~214_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010101010111011100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(25),
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~4_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~11_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[19]~214_combout\,
	datae => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[19]~219_combout\,
	dataf => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[19]~220_combout\,
	combout => \BLOCO_ID|BANCO_REG|saidaA[19]~221_combout\);

\ID_EX|DOUT[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|saidaA[19]~221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(64));

\BLOCO_EX|Somador2|Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|Somador2|Add0~105_sumout\ = SUM(( \ID_EX|DOUT\(125) ) + ( \ID_EX|DOUT\(161) ) + ( \BLOCO_EX|Somador2|Add0~94\ ))
-- \BLOCO_EX|Somador2|Add0~106\ = CARRY(( \ID_EX|DOUT\(125) ) + ( \ID_EX|DOUT\(161) ) + ( \BLOCO_EX|Somador2|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ID_EX|ALT_INV_DOUT\(125),
	dataf => \ID_EX|ALT_INV_DOUT\(161),
	cin => \BLOCO_EX|Somador2|Add0~94\,
	sumout => \BLOCO_EX|Somador2|Add0~105_sumout\,
	cout => \BLOCO_EX|Somador2|Add0~106\);

\MUX_JR|saida_MUX[20]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_JR|saida_MUX[20]~28_combout\ = ( \BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( \BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( \BLOCO_EX|Somador2|Add0~105_sumout\ ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( \BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( 
-- \BLOCO_IF|Somador1|Add0~105_sumout\ ) ) ) # ( \BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( !\BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( \IF_ID|DOUT\(18) ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( !\BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( 
-- \BLOCO_ID|BANCO_REG|saidaA[20]~232_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_IF|Somador1|ALT_INV_Add0~105_sumout\,
	datab => \BLOCO_EX|Somador2|ALT_INV_Add0~105_sumout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[20]~232_combout\,
	datad => \IF_ID|ALT_INV_DOUT\(18),
	datae => \BLOCO_IF|PC_REG|ALT_INV_DOUT[26]~0_combout\,
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT[0]~1_combout\,
	combout => \MUX_JR|saida_MUX[20]~28_combout\);

\BLOCO_IF|PC_REG|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_JR|saida_MUX[20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_IF|PC_REG|DOUT\(20));

\BLOCO_IF|Somador1|Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_IF|Somador1|Add0~105_sumout\ = SUM(( \BLOCO_IF|PC_REG|DOUT\(20) ) + ( GND ) + ( \BLOCO_IF|Somador1|Add0~94\ ))
-- \BLOCO_IF|Somador1|Add0~106\ = CARRY(( \BLOCO_IF|PC_REG|DOUT\(20) ) + ( GND ) + ( \BLOCO_IF|Somador1|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(20),
	cin => \BLOCO_IF|Somador1|Add0~94\,
	sumout => \BLOCO_IF|Somador1|Add0~105_sumout\,
	cout => \BLOCO_IF|Somador1|Add0~106\);

\IF_ID|DOUT[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_IF|Somador1|Add0~105_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|DOUT\(52));

\ID_EX|DOUT[161]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \IF_ID|DOUT\(52),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(161));

\EX_MEM|DOUT[200]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(161),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(200));

\MEM_WB|DOUT[136]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(200),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(136));

\EX_MEM|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(113),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(20));

\MEM_WB|DOUT[104]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(104));

\BLOCO_ID|BANCO_REG|registrador[0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[20]~28_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[0][20]~q\);

\BLOCO_ID|BANCO_REG|registrador[1][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[20]~28_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[1][20]~q\);

\BLOCO_ID|BANCO_REG|registrador[2][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[20]~28_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[2][20]~q\);

\BLOCO_ID|BANCO_REG|registrador[3][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[20]~28_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[3][20]~q\);

\BLOCO_ID|BANCO_REG|saidaB[20]~100\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[20]~100_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[3][20]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[2][20]~q\ ) ) ) # ( \IF_ID|DOUT\(16) & 
-- ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[1][20]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[0][20]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][20]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][20]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][20]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][20]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[20]~100_combout\);

\BLOCO_ID|BANCO_REG|registrador[4][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[20]~28_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[4][20]~q\);

\BLOCO_ID|BANCO_REG|registrador[5][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[20]~28_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[5][20]~q\);

\BLOCO_ID|BANCO_REG|registrador[6][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[20]~28_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[6][20]~q\);

\BLOCO_ID|BANCO_REG|registrador[7][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[20]~28_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[7][20]~q\);

\BLOCO_ID|BANCO_REG|saidaB[20]~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[20]~101_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[7][20]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[6][20]~q\ ) ) ) # ( \IF_ID|DOUT\(16) & 
-- ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[5][20]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[4][20]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][20]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][20]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][20]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][20]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[20]~101_combout\);

\BLOCO_ID|BANCO_REG|registrador[8][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[20]~28_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[8][20]~q\);

\BLOCO_ID|BANCO_REG|registrador[9][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[20]~28_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[9][20]~q\);

\BLOCO_ID|BANCO_REG|registrador[10][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[20]~28_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[10][20]~q\);

\BLOCO_ID|BANCO_REG|registrador[11][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[20]~28_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[11][20]~q\);

\BLOCO_ID|BANCO_REG|saidaB[20]~102\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[20]~102_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[11][20]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[10][20]~q\ ) ) ) # ( \IF_ID|DOUT\(16) 
-- & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[9][20]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[8][20]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][20]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][20]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][20]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][20]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[20]~102_combout\);

\BLOCO_ID|BANCO_REG|registrador[13][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[20]~28_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[13][20]~q\);

\BLOCO_ID|BANCO_REG|registrador[14][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[20]~28_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[14][20]~q\);

\BLOCO_ID|BANCO_REG|registrador[15][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[20]~28_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[15][20]~q\);

\BLOCO_ID|BANCO_REG|saidaB[20]~103\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[20]~103_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[15][20]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[14][20]~q\ ) ) ) # ( \IF_ID|DOUT\(16) 
-- & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[13][20]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[12][20]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][20]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][20]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][20]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][20]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[20]~103_combout\);

\BLOCO_ID|BANCO_REG|saidaB[20]~104\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[20]~104_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|saidaB[20]~103_combout\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|saidaB[20]~102_combout\ ) ) ) # ( 
-- \IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|saidaB[20]~101_combout\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|saidaB[20]~100_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[20]~100_combout\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[20]~101_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[20]~102_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[20]~103_combout\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[20]~104_combout\);

\ID_EX|DOUT[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|saidaB[20]~104_combout\,
	sclr => \BLOCO_ID|BANCO_REG|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(33));

\EX_MEM|DOUT[84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(33),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(84));

\BLOCO_MEM|RAM1|memRAM[0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(84),
	ena => \BLOCO_MEM|RAM1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[0][20]~q\);

\BLOCO_MEM|RAM1|memRAM[8][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(84),
	ena => \BLOCO_MEM|RAM1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[8][20]~q\);

\BLOCO_MEM|RAM1|memRAM[4][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(84),
	ena => \BLOCO_MEM|RAM1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[4][20]~q\);

\BLOCO_MEM|RAM1|memRAM[12][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(84),
	ena => \BLOCO_MEM|RAM1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[12][20]~q\);

\BLOCO_MEM|RAM1|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux11~0_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[12][20]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[4][20]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[8][20]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[0][20]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][20]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][20]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][20]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][20]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux11~0_combout\);

\BLOCO_MEM|RAM1|memRAM[1][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(84),
	ena => \BLOCO_MEM|RAM1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[1][20]~q\);

\BLOCO_MEM|RAM1|memRAM[9][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(84),
	ena => \BLOCO_MEM|RAM1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[9][20]~q\);

\BLOCO_MEM|RAM1|memRAM[5][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(84),
	ena => \BLOCO_MEM|RAM1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[5][20]~q\);

\BLOCO_MEM|RAM1|memRAM[13][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(84),
	ena => \BLOCO_MEM|RAM1|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[13][20]~q\);

\BLOCO_MEM|RAM1|Mux11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux11~1_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[13][20]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[5][20]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[9][20]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[1][20]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][20]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][20]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][20]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][20]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux11~1_combout\);

\BLOCO_MEM|RAM1|memRAM[2][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(84),
	ena => \BLOCO_MEM|RAM1|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[2][20]~q\);

\BLOCO_MEM|RAM1|memRAM[10][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(84),
	ena => \BLOCO_MEM|RAM1|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[10][20]~q\);

\BLOCO_MEM|RAM1|memRAM[6][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(84),
	ena => \BLOCO_MEM|RAM1|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[6][20]~q\);

\BLOCO_MEM|RAM1|memRAM[14][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(84),
	ena => \BLOCO_MEM|RAM1|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[14][20]~q\);

\BLOCO_MEM|RAM1|Mux11~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux11~2_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[14][20]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[6][20]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[10][20]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[2][20]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][20]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][20]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][20]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][20]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux11~2_combout\);

\BLOCO_MEM|RAM1|memRAM[3][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(84),
	ena => \BLOCO_MEM|RAM1|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[3][20]~q\);

\BLOCO_MEM|RAM1|memRAM[11][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(84),
	ena => \BLOCO_MEM|RAM1|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[11][20]~q\);

\BLOCO_MEM|RAM1|memRAM[7][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(84),
	ena => \BLOCO_MEM|RAM1|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[7][20]~q\);

\BLOCO_MEM|RAM1|memRAM[15][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(84),
	ena => \BLOCO_MEM|RAM1|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[15][20]~q\);

\BLOCO_MEM|RAM1|Mux11~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux11~3_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[15][20]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[7][20]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[11][20]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[3][20]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][20]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][20]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][20]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][20]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux11~3_combout\);

\BLOCO_MEM|RAM1|Mux11~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux11~4_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux11~3_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux11~2_combout\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|Mux11~1_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux11~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux11~0_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux11~1_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux11~2_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux11~3_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux11~4_combout\);

\BLOCO_MEM|RAM1|memRAM[32][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(84),
	ena => \BLOCO_MEM|RAM1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[32][20]~q\);

\BLOCO_MEM|RAM1|memRAM[40][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(84),
	ena => \BLOCO_MEM|RAM1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[40][20]~q\);

\BLOCO_MEM|RAM1|memRAM[34][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(84),
	ena => \BLOCO_MEM|RAM1|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[34][20]~q\);

\BLOCO_MEM|RAM1|memRAM[42][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(84),
	ena => \BLOCO_MEM|RAM1|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[42][20]~q\);

\BLOCO_MEM|RAM1|Mux11~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux11~5_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[42][20]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[34][20]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[40][20]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[32][20]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][20]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][20]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][20]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][20]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux11~5_combout\);

\BLOCO_MEM|RAM1|memRAM[36][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(84),
	ena => \BLOCO_MEM|RAM1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[36][20]~q\);

\BLOCO_MEM|RAM1|memRAM[44][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(84),
	ena => \BLOCO_MEM|RAM1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[44][20]~q\);

\BLOCO_MEM|RAM1|memRAM[38][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(84),
	ena => \BLOCO_MEM|RAM1|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[38][20]~q\);

\BLOCO_MEM|RAM1|memRAM[46][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(84),
	ena => \BLOCO_MEM|RAM1|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[46][20]~q\);

\BLOCO_MEM|RAM1|Mux11~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux11~6_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[46][20]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[38][20]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[44][20]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[36][20]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][20]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][20]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][20]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][20]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux11~6_combout\);

\BLOCO_MEM|RAM1|memRAM[33][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(84),
	ena => \BLOCO_MEM|RAM1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[33][20]~q\);

\BLOCO_MEM|RAM1|memRAM[41][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(84),
	ena => \BLOCO_MEM|RAM1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[41][20]~q\);

\BLOCO_MEM|RAM1|memRAM[35][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(84),
	ena => \BLOCO_MEM|RAM1|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[35][20]~q\);

\BLOCO_MEM|RAM1|memRAM[43][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(84),
	ena => \BLOCO_MEM|RAM1|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[43][20]~q\);

\BLOCO_MEM|RAM1|Mux11~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux11~7_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[43][20]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[35][20]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[41][20]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[33][20]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][20]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][20]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][20]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][20]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux11~7_combout\);

\BLOCO_MEM|RAM1|memRAM[37][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(84),
	ena => \BLOCO_MEM|RAM1|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[37][20]~q\);

\BLOCO_MEM|RAM1|memRAM[45][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(84),
	ena => \BLOCO_MEM|RAM1|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[45][20]~q\);

\BLOCO_MEM|RAM1|memRAM[39][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(84),
	ena => \BLOCO_MEM|RAM1|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[39][20]~q\);

\BLOCO_MEM|RAM1|memRAM[47][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(84),
	ena => \BLOCO_MEM|RAM1|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[47][20]~q\);

\BLOCO_MEM|RAM1|Mux11~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux11~8_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[47][20]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[39][20]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[45][20]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[37][20]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][20]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][20]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][20]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][20]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux11~8_combout\);

\BLOCO_MEM|RAM1|Mux11~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux11~9_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|Mux11~8_combout\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|Mux11~7_combout\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|Mux11~6_combout\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|Mux11~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux11~5_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux11~6_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux11~7_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux11~8_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux11~9_combout\);

\BLOCO_MEM|RAM1|memRAM[16][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(84),
	ena => \BLOCO_MEM|RAM1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[16][20]~q\);

\BLOCO_MEM|RAM1|memRAM[20][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(84),
	ena => \BLOCO_MEM|RAM1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[20][20]~q\);

\BLOCO_MEM|RAM1|memRAM[17][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(84),
	ena => \BLOCO_MEM|RAM1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[17][20]~q\);

\BLOCO_MEM|RAM1|memRAM[21][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(84),
	ena => \BLOCO_MEM|RAM1|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[21][20]~q\);

\BLOCO_MEM|RAM1|Mux11~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux11~10_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[21][20]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[17][20]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[20][20]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[16][20]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][20]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][20]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][20]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][20]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux11~10_combout\);

\BLOCO_MEM|RAM1|memRAM[24][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(84),
	ena => \BLOCO_MEM|RAM1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[24][20]~q\);

\BLOCO_MEM|RAM1|memRAM[28][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(84),
	ena => \BLOCO_MEM|RAM1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[28][20]~q\);

\BLOCO_MEM|RAM1|memRAM[25][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(84),
	ena => \BLOCO_MEM|RAM1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[25][20]~q\);

\BLOCO_MEM|RAM1|memRAM[29][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(84),
	ena => \BLOCO_MEM|RAM1|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[29][20]~q\);

\BLOCO_MEM|RAM1|Mux11~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux11~11_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[29][20]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[25][20]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[28][20]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[24][20]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][20]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][20]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][20]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][20]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux11~11_combout\);

\BLOCO_MEM|RAM1|memRAM[18][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(84),
	ena => \BLOCO_MEM|RAM1|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[18][20]~q\);

\BLOCO_MEM|RAM1|memRAM[22][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(84),
	ena => \BLOCO_MEM|RAM1|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[22][20]~q\);

\BLOCO_MEM|RAM1|memRAM[19][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(84),
	ena => \BLOCO_MEM|RAM1|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[19][20]~q\);

\BLOCO_MEM|RAM1|memRAM[23][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(84),
	ena => \BLOCO_MEM|RAM1|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[23][20]~q\);

\BLOCO_MEM|RAM1|Mux11~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux11~12_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[23][20]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[19][20]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[22][20]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[18][20]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][20]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][20]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][20]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][20]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux11~12_combout\);

\BLOCO_MEM|RAM1|memRAM[26][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(84),
	ena => \BLOCO_MEM|RAM1|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[26][20]~q\);

\BLOCO_MEM|RAM1|memRAM[30][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(84),
	ena => \BLOCO_MEM|RAM1|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[30][20]~q\);

\BLOCO_MEM|RAM1|memRAM[27][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(84),
	ena => \BLOCO_MEM|RAM1|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[27][20]~q\);

\BLOCO_MEM|RAM1|memRAM[31][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(84),
	ena => \BLOCO_MEM|RAM1|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[31][20]~q\);

\BLOCO_MEM|RAM1|Mux11~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux11~13_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[31][20]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[27][20]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[30][20]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[26][20]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][20]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][20]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][20]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][20]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux11~13_combout\);

\BLOCO_MEM|RAM1|Mux11~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux11~14_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux11~13_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux11~12_combout\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|Mux11~11_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux11~10_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux11~10_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux11~11_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux11~12_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux11~13_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux11~14_combout\);

\BLOCO_MEM|RAM1|memRAM[48][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(84),
	ena => \BLOCO_MEM|RAM1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[48][20]~q\);

\BLOCO_MEM|RAM1|memRAM[52][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(84),
	ena => \BLOCO_MEM|RAM1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[52][20]~q\);

\BLOCO_MEM|RAM1|memRAM[49][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(84),
	ena => \BLOCO_MEM|RAM1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[49][20]~q\);

\BLOCO_MEM|RAM1|memRAM[53][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(84),
	ena => \BLOCO_MEM|RAM1|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[53][20]~q\);

\BLOCO_MEM|RAM1|Mux11~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux11~15_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[53][20]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[49][20]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[52][20]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[48][20]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][20]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][20]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][20]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][20]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux11~15_combout\);

\BLOCO_MEM|RAM1|memRAM[56][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(84),
	ena => \BLOCO_MEM|RAM1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[56][20]~q\);

\BLOCO_MEM|RAM1|memRAM[60][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(84),
	ena => \BLOCO_MEM|RAM1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[60][20]~q\);

\BLOCO_MEM|RAM1|memRAM[57][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(84),
	ena => \BLOCO_MEM|RAM1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[57][20]~q\);

\BLOCO_MEM|RAM1|memRAM[61][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(84),
	ena => \BLOCO_MEM|RAM1|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[61][20]~q\);

\BLOCO_MEM|RAM1|Mux11~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux11~16_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[61][20]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[57][20]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[60][20]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[56][20]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][20]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][20]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][20]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][20]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux11~16_combout\);

\BLOCO_MEM|RAM1|memRAM[50][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(84),
	ena => \BLOCO_MEM|RAM1|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[50][20]~q\);

\BLOCO_MEM|RAM1|memRAM[54][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(84),
	ena => \BLOCO_MEM|RAM1|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[54][20]~q\);

\BLOCO_MEM|RAM1|memRAM[51][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(84),
	ena => \BLOCO_MEM|RAM1|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[51][20]~q\);

\BLOCO_MEM|RAM1|memRAM[55][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(84),
	ena => \BLOCO_MEM|RAM1|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[55][20]~q\);

\BLOCO_MEM|RAM1|Mux11~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux11~17_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[55][20]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[51][20]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[54][20]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[50][20]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][20]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][20]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][20]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][20]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux11~17_combout\);

\BLOCO_MEM|RAM1|memRAM[58][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(84),
	ena => \BLOCO_MEM|RAM1|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[58][20]~q\);

\BLOCO_MEM|RAM1|memRAM[62][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(84),
	ena => \BLOCO_MEM|RAM1|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[62][20]~q\);

\BLOCO_MEM|RAM1|memRAM[59][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(84),
	ena => \BLOCO_MEM|RAM1|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[59][20]~q\);

\BLOCO_MEM|RAM1|memRAM[63][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(84),
	ena => \BLOCO_MEM|RAM1|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[63][20]~q\);

\BLOCO_MEM|RAM1|Mux11~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux11~18_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[63][20]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[59][20]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[62][20]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[58][20]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][20]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][20]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][20]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][20]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux11~18_combout\);

\BLOCO_MEM|RAM1|Mux11~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux11~19_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux11~18_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux11~17_combout\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|Mux11~16_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux11~15_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux11~15_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux11~16_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux11~17_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux11~18_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux11~19_combout\);

\BLOCO_MEM|RAM1|Mux11~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux11~20_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux11~19_combout\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux11~14_combout\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|Mux11~9_combout\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux11~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux11~4_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux11~9_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux11~14_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux11~19_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux11~20_combout\);

\BLOCO_MEM|RAM1|Dado_out[20]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Dado_out[20]~60_combout\ = (!\EX_MEM|DOUT\(162)) # (\BLOCO_MEM|RAM1|Mux11~20_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111011101110111011101110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|ALT_INV_DOUT\(162),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux11~20_combout\,
	combout => \BLOCO_MEM|RAM1|Dado_out[20]~60_combout\);

\MEM_WB|DOUT[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_MEM|RAM1|Dado_out[20]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(52));

\BLOCO_EX|ULA1|ULA21|InverterOuNao|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA21|InverterOuNao|saida_MUX[0]~0_combout\ = !\ID_EX|DOUT\(2) $ (((!\ID_EX|DOUT\(180) & ((!\ID_EX|DOUT\(33)))) # (\ID_EX|DOUT\(180) & (!\ID_EX|DOUT\(125)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011010011010010101101001101001010110100110100101011010011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(2),
	datab => \ID_EX|ALT_INV_DOUT\(180),
	datac => \ID_EX|ALT_INV_DOUT\(125),
	datad => \ID_EX|ALT_INV_DOUT\(33),
	combout => \BLOCO_EX|ULA1|ULA21|InverterOuNao|saida_MUX[0]~0_combout\);

\BLOCO_EX|ULA1|ULA21|MuxOperacao|MUX_OUT[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA21|MuxOperacao|MUX_OUT[0]~1_combout\ = ( \ID_EX|DOUT\(64) & ( \BLOCO_EX|ULA1|ULA20|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\ID_EX|DOUT\(0) & ((!\ID_EX|DOUT\(65) & (!\BLOCO_EX|ULA1|ULA21|InverterOuNao|saida_MUX[0]~0_combout\ & 
-- \ID_EX|DOUT\(1))) # (\ID_EX|DOUT\(65) & (\BLOCO_EX|ULA1|ULA21|InverterOuNao|saida_MUX[0]~0_combout\)))) # (\ID_EX|DOUT\(0) & (!\ID_EX|DOUT\(1) & ((\BLOCO_EX|ULA1|ULA21|InverterOuNao|saida_MUX[0]~0_combout\) # (\ID_EX|DOUT\(65))))) ) ) ) # ( 
-- !\ID_EX|DOUT\(64) & ( \BLOCO_EX|ULA1|ULA20|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\ID_EX|DOUT\(0) & ((!\ID_EX|DOUT\(65) & (!\BLOCO_EX|ULA1|ULA21|InverterOuNao|saida_MUX[0]~0_combout\ & \ID_EX|DOUT\(1))) # (\ID_EX|DOUT\(65) & 
-- (\BLOCO_EX|ULA1|ULA21|InverterOuNao|saida_MUX[0]~0_combout\)))) # (\ID_EX|DOUT\(0) & (!\ID_EX|DOUT\(1) & ((\BLOCO_EX|ULA1|ULA21|InverterOuNao|saida_MUX[0]~0_combout\) # (\ID_EX|DOUT\(65))))) ) ) ) # ( \ID_EX|DOUT\(64) & ( 
-- !\BLOCO_EX|ULA1|ULA20|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\ID_EX|DOUT\(0) & ((!\ID_EX|DOUT\(65) & (!\BLOCO_EX|ULA1|ULA21|InverterOuNao|saida_MUX[0]~0_combout\ & \ID_EX|DOUT\(1))) # (\ID_EX|DOUT\(65) & 
-- (\BLOCO_EX|ULA1|ULA21|InverterOuNao|saida_MUX[0]~0_combout\)))) # (\ID_EX|DOUT\(0) & (!\ID_EX|DOUT\(1) & ((\BLOCO_EX|ULA1|ULA21|InverterOuNao|saida_MUX[0]~0_combout\) # (\ID_EX|DOUT\(65))))) ) ) ) # ( !\ID_EX|DOUT\(64) & ( 
-- !\BLOCO_EX|ULA1|ULA20|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\ID_EX|DOUT\(65) & (\BLOCO_EX|ULA1|ULA21|InverterOuNao|saida_MUX[0]~0_combout\ & (!\ID_EX|DOUT\(1) $ (!\ID_EX|DOUT\(0))))) # (\ID_EX|DOUT\(65) & (!\ID_EX|DOUT\(1) $ 
-- (((!\BLOCO_EX|ULA1|ULA21|InverterOuNao|saida_MUX[0]~0_combout\ & !\ID_EX|DOUT\(0)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011001110000000110010111000000011001011100000001100101110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(65),
	datab => \BLOCO_EX|ULA1|ULA21|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datac => \ID_EX|ALT_INV_DOUT\(1),
	datad => \ID_EX|ALT_INV_DOUT\(0),
	datae => \ID_EX|ALT_INV_DOUT\(64),
	dataf => \BLOCO_EX|ULA1|ULA20|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \BLOCO_EX|ULA1|ULA21|MuxOperacao|MUX_OUT[0]~1_combout\);

\BLOCO_EX|ULA1|ULA21|MuxOperacao|MUX_OUT[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA21|MuxOperacao|MUX_OUT[0]~2_combout\ = !\ID_EX|DOUT\(64) $ (\BLOCO_EX|ULA1|ULA20|InverterOuNao|saida_MUX[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100110011001100110011001100110011001100110011001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(64),
	datab => \BLOCO_EX|ULA1|ULA20|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \BLOCO_EX|ULA1|ULA21|MuxOperacao|MUX_OUT[0]~2_combout\);

\BLOCO_EX|ULA1|ULA21|MuxOperacao|MUX_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA21|MuxOperacao|MUX_OUT[0]~0_combout\ = ( \BLOCO_EX|ULA1|ULA21|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \BLOCO_EX|ULA1|ULA21|MuxOperacao|MUX_OUT[0]~2_combout\ & ( (!\ID_EX|DOUT\(1)) # (!\ID_EX|DOUT\(0)) ) ) ) # ( 
-- \BLOCO_EX|ULA1|ULA21|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\BLOCO_EX|ULA1|ULA21|MuxOperacao|MUX_OUT[0]~2_combout\ & ( (!\ID_EX|DOUT\(1)) # ((!\ID_EX|DOUT\(0) & ((\BLOCO_EX|ULA1|ULA19|Somador|cOut~1_combout\) # 
-- (\BLOCO_EX|ULA1|ULA19|Somador|cOut~0_combout\)))) ) ) ) # ( !\BLOCO_EX|ULA1|ULA21|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\BLOCO_EX|ULA1|ULA21|MuxOperacao|MUX_OUT[0]~2_combout\ & ( (\ID_EX|DOUT\(1) & (!\ID_EX|DOUT\(0) & 
-- (!\BLOCO_EX|ULA1|ULA19|Somador|cOut~0_combout\ & !\BLOCO_EX|ULA1|ULA19|Somador|cOut~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000101011101110111000000000000000001110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(1),
	datab => \ID_EX|ALT_INV_DOUT\(0),
	datac => \BLOCO_EX|ULA1|ULA19|Somador|ALT_INV_cOut~0_combout\,
	datad => \BLOCO_EX|ULA1|ULA19|Somador|ALT_INV_cOut~1_combout\,
	datae => \BLOCO_EX|ULA1|ULA21|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \BLOCO_EX|ULA1|ULA21|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\,
	combout => \BLOCO_EX|ULA1|ULA21|MuxOperacao|MUX_OUT[0]~0_combout\);

\MEM_WB|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_EX|ULA1|ULA21|MuxOperacao|MUX_OUT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(20));

\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[20]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[20]~28_combout\ = ( \MEM_WB|DOUT\(52) & ( \MEM_WB|DOUT\(20) & ( (!\MEM_WB|DOUT\(69)) # ((!\MEM_WB|DOUT\(68) & (\MEM_WB|DOUT\(136))) # (\MEM_WB|DOUT\(68) & ((\MEM_WB|DOUT\(104))))) ) ) ) # ( !\MEM_WB|DOUT\(52) & ( 
-- \MEM_WB|DOUT\(20) & ( (!\MEM_WB|DOUT\(68) & ((!\MEM_WB|DOUT\(69)) # ((\MEM_WB|DOUT\(136))))) # (\MEM_WB|DOUT\(68) & (\MEM_WB|DOUT\(69) & ((\MEM_WB|DOUT\(104))))) ) ) ) # ( \MEM_WB|DOUT\(52) & ( !\MEM_WB|DOUT\(20) & ( (!\MEM_WB|DOUT\(68) & 
-- (\MEM_WB|DOUT\(69) & (\MEM_WB|DOUT\(136)))) # (\MEM_WB|DOUT\(68) & ((!\MEM_WB|DOUT\(69)) # ((\MEM_WB|DOUT\(104))))) ) ) ) # ( !\MEM_WB|DOUT\(52) & ( !\MEM_WB|DOUT\(20) & ( (\MEM_WB|DOUT\(69) & ((!\MEM_WB|DOUT\(68) & (\MEM_WB|DOUT\(136))) # 
-- (\MEM_WB|DOUT\(68) & ((\MEM_WB|DOUT\(104)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(68),
	datab => \MEM_WB|ALT_INV_DOUT\(69),
	datac => \MEM_WB|ALT_INV_DOUT\(136),
	datad => \MEM_WB|ALT_INV_DOUT\(104),
	datae => \MEM_WB|ALT_INV_DOUT\(52),
	dataf => \MEM_WB|ALT_INV_DOUT\(20),
	combout => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[20]~28_combout\);

\BLOCO_ID|BANCO_REG|registrador[12][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[20]~28_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[12][20]~q\);

\BLOCO_ID|BANCO_REG|saidaA[20]~222\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[20]~222_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[15][20]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[14][20]~q\ ) ) ) # ( \IF_ID|DOUT\(21) 
-- & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[13][20]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[12][20]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][20]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][20]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][20]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][20]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[20]~222_combout\);

\BLOCO_ID|BANCO_REG|saidaA[20]~223\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[20]~223_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[7][20]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[6][20]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & 
-- ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[5][20]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[4][20]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][20]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][20]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][20]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][20]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[20]~223_combout\);

\BLOCO_ID|BANCO_REG|saidaA[20]~224\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[20]~224_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[3][20]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[2][20]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & 
-- ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[1][20]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[0][20]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][20]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][20]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][20]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][20]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[20]~224_combout\);

\BLOCO_ID|BANCO_REG|saidaA[20]~225\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[20]~225_combout\ = ( \BLOCO_ID|BANCO_REG|saidaA[20]~224_combout\ & ( (!\IF_ID|DOUT\(24) & ((!\IF_ID|DOUT\(23)) # ((\BLOCO_ID|BANCO_REG|saidaA[20]~223_combout\)))) # (\IF_ID|DOUT\(24) & 
-- (((\BLOCO_ID|BANCO_REG|saidaA[20]~222_combout\)))) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[20]~224_combout\ & ( (!\IF_ID|DOUT\(24) & (\IF_ID|DOUT\(23) & ((\BLOCO_ID|BANCO_REG|saidaA[20]~223_combout\)))) # (\IF_ID|DOUT\(24) & 
-- (((\BLOCO_ID|BANCO_REG|saidaA[20]~222_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111100011011010111100000101001001111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(24),
	datab => \IF_ID|ALT_INV_DOUT\(23),
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[20]~222_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[20]~223_combout\,
	datae => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[20]~224_combout\,
	combout => \BLOCO_ID|BANCO_REG|saidaA[20]~225_combout\);

\BLOCO_ID|BANCO_REG|registrador[16][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[20]~28_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[16][20]~q\);

\BLOCO_ID|BANCO_REG|registrador[20][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[20]~28_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[20][20]~q\);

\BLOCO_ID|BANCO_REG|registrador[24][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[20]~28_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[24][20]~q\);

\BLOCO_ID|BANCO_REG|registrador[28][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[20]~28_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[28][20]~q\);

\BLOCO_ID|BANCO_REG|saidaA[20]~226\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[20]~226_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[28][20]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[24][20]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[20][20]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[16][20]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][20]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][20]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][20]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][20]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[20]~226_combout\);

\BLOCO_ID|BANCO_REG|registrador[17][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[20]~28_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[17][20]~q\);

\BLOCO_ID|BANCO_REG|registrador[21][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[20]~28_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[21][20]~q\);

\BLOCO_ID|BANCO_REG|registrador[25][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[20]~28_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[25][20]~q\);

\BLOCO_ID|BANCO_REG|registrador[29][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[20]~28_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[29][20]~q\);

\BLOCO_ID|BANCO_REG|saidaA[20]~227\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[20]~227_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[29][20]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[25][20]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[21][20]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[17][20]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][20]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][20]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][20]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][20]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[20]~227_combout\);

\BLOCO_ID|BANCO_REG|registrador[18][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[20]~28_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[18][20]~q\);

\BLOCO_ID|BANCO_REG|registrador[22][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[20]~28_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[22][20]~q\);

\BLOCO_ID|BANCO_REG|registrador[26][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[20]~28_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[26][20]~q\);

\BLOCO_ID|BANCO_REG|registrador[30][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[20]~28_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[30][20]~q\);

\BLOCO_ID|BANCO_REG|saidaA[20]~228\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[20]~228_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[30][20]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[26][20]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[22][20]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[18][20]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][20]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][20]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][20]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][20]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[20]~228_combout\);

\BLOCO_ID|BANCO_REG|registrador[19][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[20]~28_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[19][20]~q\);

\BLOCO_ID|BANCO_REG|registrador[23][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[20]~28_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[23][20]~q\);

\BLOCO_ID|BANCO_REG|registrador[27][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[20]~28_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[27][20]~q\);

\BLOCO_ID|BANCO_REG|registrador[31][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[20]~28_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[31][20]~q\);

\BLOCO_ID|BANCO_REG|saidaA[20]~229\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[20]~229_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[31][20]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[27][20]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[23][20]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[19][20]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][20]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][20]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][20]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][20]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[20]~229_combout\);

\BLOCO_ID|BANCO_REG|saidaA[20]~230\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[20]~230_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[20]~229_combout\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[20]~228_combout\ ) ) ) # ( 
-- \IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[20]~227_combout\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[20]~226_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[20]~226_combout\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[20]~227_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[20]~228_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[20]~229_combout\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[20]~230_combout\);

\BLOCO_ID|BANCO_REG|saidaA[20]~231\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[20]~231_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[11][20]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[10][20]~q\ ) ) ) # ( \IF_ID|DOUT\(21) 
-- & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[9][20]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[8][20]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][20]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][20]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][20]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][20]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[20]~231_combout\);

\BLOCO_ID|BANCO_REG|saidaA[20]~232\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[20]~232_combout\ = ( \BLOCO_ID|BANCO_REG|saidaA[20]~230_combout\ & ( \BLOCO_ID|BANCO_REG|saidaA[20]~231_combout\ & ( (((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & \BLOCO_ID|BANCO_REG|saidaA[20]~225_combout\)) # 
-- (\BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\)) # (\IF_ID|DOUT\(25)) ) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[20]~230_combout\ & ( \BLOCO_ID|BANCO_REG|saidaA[20]~231_combout\ & ( ((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[20]~225_combout\)) # (\BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\) ) ) ) # ( \BLOCO_ID|BANCO_REG|saidaA[20]~230_combout\ & ( !\BLOCO_ID|BANCO_REG|saidaA[20]~231_combout\ & ( ((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[20]~225_combout\)) # (\IF_ID|DOUT\(25)) ) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[20]~230_combout\ & ( !\BLOCO_ID|BANCO_REG|saidaA[20]~231_combout\ & ( (\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[20]~225_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010101010111011100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(25),
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~4_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~11_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[20]~225_combout\,
	datae => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[20]~230_combout\,
	dataf => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[20]~231_combout\,
	combout => \BLOCO_ID|BANCO_REG|saidaA[20]~232_combout\);

\ID_EX|DOUT[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|saidaA[20]~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(65));

\BLOCO_EX|ULA1|ULA21|Somador|cOut\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA21|Somador|cOut~combout\ = ( !\ID_EX|DOUT\(65) & ( \BLOCO_EX|ULA1|ULA21|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\ID_EX|DOUT\(64) & ((!\BLOCO_EX|ULA1|ULA20|InverterOuNao|saida_MUX[0]~0_combout\) # 
-- ((!\BLOCO_EX|ULA1|ULA19|Somador|cOut~0_combout\ & !\BLOCO_EX|ULA1|ULA19|Somador|cOut~1_combout\)))) # (\ID_EX|DOUT\(64) & (!\BLOCO_EX|ULA1|ULA19|Somador|cOut~0_combout\ & (!\BLOCO_EX|ULA1|ULA19|Somador|cOut~1_combout\ & 
-- !\BLOCO_EX|ULA1|ULA20|InverterOuNao|saida_MUX[0]~0_combout\))) ) ) ) # ( \ID_EX|DOUT\(65) & ( !\BLOCO_EX|ULA1|ULA21|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\ID_EX|DOUT\(64) & ((!\BLOCO_EX|ULA1|ULA20|InverterOuNao|saida_MUX[0]~0_combout\) # 
-- ((!\BLOCO_EX|ULA1|ULA19|Somador|cOut~0_combout\ & !\BLOCO_EX|ULA1|ULA19|Somador|cOut~1_combout\)))) # (\ID_EX|DOUT\(64) & (!\BLOCO_EX|ULA1|ULA19|Somador|cOut~0_combout\ & (!\BLOCO_EX|ULA1|ULA19|Somador|cOut~1_combout\ & 
-- !\BLOCO_EX|ULA1|ULA20|InverterOuNao|saida_MUX[0]~0_combout\))) ) ) ) # ( !\ID_EX|DOUT\(65) & ( !\BLOCO_EX|ULA1|ULA21|InverterOuNao|saida_MUX[0]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111110001000000011111000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_EX|ULA1|ULA19|Somador|ALT_INV_cOut~0_combout\,
	datab => \BLOCO_EX|ULA1|ULA19|Somador|ALT_INV_cOut~1_combout\,
	datac => \ID_EX|ALT_INV_DOUT\(64),
	datad => \BLOCO_EX|ULA1|ULA20|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datae => \ID_EX|ALT_INV_DOUT\(65),
	dataf => \BLOCO_EX|ULA1|ULA21|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \BLOCO_EX|ULA1|ULA21|Somador|cOut~combout\);

\BLOCO_EX|Somador2|Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|Somador2|Add0~113_sumout\ = SUM(( \ID_EX|DOUT\(125) ) + ( \ID_EX|DOUT\(162) ) + ( \BLOCO_EX|Somador2|Add0~106\ ))
-- \BLOCO_EX|Somador2|Add0~114\ = CARRY(( \ID_EX|DOUT\(125) ) + ( \ID_EX|DOUT\(162) ) + ( \BLOCO_EX|Somador2|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ID_EX|ALT_INV_DOUT\(125),
	dataf => \ID_EX|ALT_INV_DOUT\(162),
	cin => \BLOCO_EX|Somador2|Add0~106\,
	sumout => \BLOCO_EX|Somador2|Add0~113_sumout\,
	cout => \BLOCO_EX|Somador2|Add0~114\);

\MUX_JR|saida_MUX[21]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_JR|saida_MUX[21]~30_combout\ = ( \BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( \BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( \BLOCO_EX|Somador2|Add0~113_sumout\ ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( \BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( 
-- \BLOCO_IF|Somador1|Add0~113_sumout\ ) ) ) # ( \BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( !\BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( \IF_ID|DOUT\(19) ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( !\BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( 
-- \BLOCO_ID|BANCO_REG|saidaA[21]~243_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_IF|Somador1|ALT_INV_Add0~113_sumout\,
	datab => \BLOCO_EX|Somador2|ALT_INV_Add0~113_sumout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[21]~243_combout\,
	datad => \IF_ID|ALT_INV_DOUT\(19),
	datae => \BLOCO_IF|PC_REG|ALT_INV_DOUT[26]~0_combout\,
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT[0]~1_combout\,
	combout => \MUX_JR|saida_MUX[21]~30_combout\);

\BLOCO_IF|PC_REG|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_JR|saida_MUX[21]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_IF|PC_REG|DOUT\(21));

\BLOCO_IF|Somador1|Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_IF|Somador1|Add0~113_sumout\ = SUM(( \BLOCO_IF|PC_REG|DOUT\(21) ) + ( GND ) + ( \BLOCO_IF|Somador1|Add0~106\ ))
-- \BLOCO_IF|Somador1|Add0~114\ = CARRY(( \BLOCO_IF|PC_REG|DOUT\(21) ) + ( GND ) + ( \BLOCO_IF|Somador1|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(21),
	cin => \BLOCO_IF|Somador1|Add0~106\,
	sumout => \BLOCO_IF|Somador1|Add0~113_sumout\,
	cout => \BLOCO_IF|Somador1|Add0~114\);

\IF_ID|DOUT[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_IF|Somador1|Add0~113_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|DOUT\(53));

\ID_EX|DOUT[162]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \IF_ID|DOUT\(53),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(162));

\EX_MEM|DOUT[201]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(162),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(201));

\MEM_WB|DOUT[137]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(201),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(137));

\EX_MEM|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(114),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(21));

\MEM_WB|DOUT[105]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(105));

\BLOCO_ID|BANCO_REG|registrador[0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[21]~30_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[0][21]~q\);

\BLOCO_ID|BANCO_REG|registrador[4][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[21]~30_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[4][21]~q\);

\BLOCO_ID|BANCO_REG|registrador[8][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[21]~30_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[8][21]~q\);

\BLOCO_ID|BANCO_REG|saidaB[21]~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[21]~105_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[12][21]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[8][21]~q\ ) ) ) # ( \IF_ID|DOUT\(18) 
-- & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[4][21]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[0][21]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][21]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][21]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][21]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][21]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[21]~105_combout\);

\BLOCO_ID|BANCO_REG|registrador[1][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[21]~30_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[1][21]~q\);

\BLOCO_ID|BANCO_REG|registrador[5][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[21]~30_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[5][21]~q\);

\BLOCO_ID|BANCO_REG|registrador[9][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[21]~30_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[9][21]~q\);

\BLOCO_ID|BANCO_REG|registrador[13][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[21]~30_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[13][21]~q\);

\BLOCO_ID|BANCO_REG|saidaB[21]~106\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[21]~106_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[13][21]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[9][21]~q\ ) ) ) # ( \IF_ID|DOUT\(18) 
-- & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[5][21]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[1][21]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][21]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][21]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][21]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][21]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[21]~106_combout\);

\BLOCO_ID|BANCO_REG|registrador[2][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[21]~30_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[2][21]~q\);

\BLOCO_ID|BANCO_REG|registrador[6][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[21]~30_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[6][21]~q\);

\BLOCO_ID|BANCO_REG|registrador[10][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[21]~30_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[10][21]~q\);

\BLOCO_ID|BANCO_REG|registrador[14][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[21]~30_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[14][21]~q\);

\BLOCO_ID|BANCO_REG|saidaB[21]~107\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[21]~107_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[14][21]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[10][21]~q\ ) ) ) # ( \IF_ID|DOUT\(18) 
-- & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[6][21]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[2][21]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][21]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][21]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][21]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][21]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[21]~107_combout\);

\BLOCO_ID|BANCO_REG|registrador[3][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[21]~30_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[3][21]~q\);

\BLOCO_ID|BANCO_REG|registrador[7][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[21]~30_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[7][21]~q\);

\BLOCO_ID|BANCO_REG|registrador[11][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[21]~30_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[11][21]~q\);

\BLOCO_ID|BANCO_REG|registrador[15][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[21]~30_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[15][21]~q\);

\BLOCO_ID|BANCO_REG|saidaB[21]~108\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[21]~108_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[15][21]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[11][21]~q\ ) ) ) # ( \IF_ID|DOUT\(18) 
-- & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[7][21]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[3][21]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][21]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][21]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][21]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][21]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[21]~108_combout\);

\BLOCO_ID|BANCO_REG|saidaB[21]~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[21]~109_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|saidaB[21]~108_combout\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|saidaB[21]~107_combout\ ) ) ) # ( 
-- \IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|saidaB[21]~106_combout\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|saidaB[21]~105_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[21]~105_combout\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[21]~106_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[21]~107_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[21]~108_combout\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[21]~109_combout\);

\ID_EX|DOUT[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|saidaB[21]~109_combout\,
	sclr => \BLOCO_ID|BANCO_REG|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(34));

\EX_MEM|DOUT[85]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(34),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(85));

\BLOCO_MEM|RAM1|memRAM[0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(85),
	ena => \BLOCO_MEM|RAM1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[0][21]~q\);

\BLOCO_MEM|RAM1|memRAM[32][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(85),
	ena => \BLOCO_MEM|RAM1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[32][21]~q\);

\BLOCO_MEM|RAM1|memRAM[16][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(85),
	ena => \BLOCO_MEM|RAM1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[16][21]~q\);

\BLOCO_MEM|RAM1|memRAM[48][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(85),
	ena => \BLOCO_MEM|RAM1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[48][21]~q\);

\BLOCO_MEM|RAM1|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux10~0_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[48][21]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[16][21]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[32][21]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[0][21]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][21]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][21]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][21]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][21]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux10~0_combout\);

\BLOCO_MEM|RAM1|memRAM[8][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(85),
	ena => \BLOCO_MEM|RAM1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[8][21]~q\);

\BLOCO_MEM|RAM1|memRAM[40][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(85),
	ena => \BLOCO_MEM|RAM1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[40][21]~q\);

\BLOCO_MEM|RAM1|memRAM[24][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(85),
	ena => \BLOCO_MEM|RAM1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[24][21]~q\);

\BLOCO_MEM|RAM1|memRAM[56][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(85),
	ena => \BLOCO_MEM|RAM1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[56][21]~q\);

\BLOCO_MEM|RAM1|Mux10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux10~1_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[56][21]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[24][21]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[40][21]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[8][21]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][21]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][21]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][21]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][21]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux10~1_combout\);

\BLOCO_MEM|RAM1|memRAM[4][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(85),
	ena => \BLOCO_MEM|RAM1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[4][21]~q\);

\BLOCO_MEM|RAM1|memRAM[36][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(85),
	ena => \BLOCO_MEM|RAM1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[36][21]~q\);

\BLOCO_MEM|RAM1|memRAM[20][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(85),
	ena => \BLOCO_MEM|RAM1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[20][21]~q\);

\BLOCO_MEM|RAM1|memRAM[52][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(85),
	ena => \BLOCO_MEM|RAM1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[52][21]~q\);

\BLOCO_MEM|RAM1|Mux10~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux10~2_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[52][21]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[20][21]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[36][21]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[4][21]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][21]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][21]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][21]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][21]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux10~2_combout\);

\BLOCO_MEM|RAM1|memRAM[12][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(85),
	ena => \BLOCO_MEM|RAM1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[12][21]~q\);

\BLOCO_MEM|RAM1|memRAM[44][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(85),
	ena => \BLOCO_MEM|RAM1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[44][21]~q\);

\BLOCO_MEM|RAM1|memRAM[28][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(85),
	ena => \BLOCO_MEM|RAM1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[28][21]~q\);

\BLOCO_MEM|RAM1|memRAM[60][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(85),
	ena => \BLOCO_MEM|RAM1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[60][21]~q\);

\BLOCO_MEM|RAM1|Mux10~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux10~3_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[60][21]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[28][21]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[44][21]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[12][21]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][21]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][21]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][21]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][21]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux10~3_combout\);

\BLOCO_MEM|RAM1|Mux10~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux10~4_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux10~3_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux10~2_combout\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|Mux10~1_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux10~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux10~0_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux10~1_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux10~2_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux10~3_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux10~4_combout\);

\BLOCO_MEM|RAM1|memRAM[1][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(85),
	ena => \BLOCO_MEM|RAM1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[1][21]~q\);

\BLOCO_MEM|RAM1|memRAM[33][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(85),
	ena => \BLOCO_MEM|RAM1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[33][21]~q\);

\BLOCO_MEM|RAM1|memRAM[17][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(85),
	ena => \BLOCO_MEM|RAM1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[17][21]~q\);

\BLOCO_MEM|RAM1|memRAM[49][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(85),
	ena => \BLOCO_MEM|RAM1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[49][21]~q\);

\BLOCO_MEM|RAM1|Mux10~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux10~5_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[49][21]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[17][21]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[33][21]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[1][21]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][21]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][21]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][21]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][21]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux10~5_combout\);

\BLOCO_MEM|RAM1|memRAM[9][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(85),
	ena => \BLOCO_MEM|RAM1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[9][21]~q\);

\BLOCO_MEM|RAM1|memRAM[41][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(85),
	ena => \BLOCO_MEM|RAM1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[41][21]~q\);

\BLOCO_MEM|RAM1|memRAM[25][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(85),
	ena => \BLOCO_MEM|RAM1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[25][21]~q\);

\BLOCO_MEM|RAM1|memRAM[57][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(85),
	ena => \BLOCO_MEM|RAM1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[57][21]~q\);

\BLOCO_MEM|RAM1|Mux10~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux10~6_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[57][21]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[25][21]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[41][21]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[9][21]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][21]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][21]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][21]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][21]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux10~6_combout\);

\BLOCO_MEM|RAM1|memRAM[5][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(85),
	ena => \BLOCO_MEM|RAM1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[5][21]~q\);

\BLOCO_MEM|RAM1|memRAM[37][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(85),
	ena => \BLOCO_MEM|RAM1|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[37][21]~q\);

\BLOCO_MEM|RAM1|memRAM[21][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(85),
	ena => \BLOCO_MEM|RAM1|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[21][21]~q\);

\BLOCO_MEM|RAM1|memRAM[53][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(85),
	ena => \BLOCO_MEM|RAM1|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[53][21]~q\);

\BLOCO_MEM|RAM1|Mux10~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux10~7_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[53][21]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[21][21]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[37][21]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[5][21]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][21]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][21]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][21]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][21]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux10~7_combout\);

\BLOCO_MEM|RAM1|memRAM[13][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(85),
	ena => \BLOCO_MEM|RAM1|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[13][21]~q\);

\BLOCO_MEM|RAM1|memRAM[45][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(85),
	ena => \BLOCO_MEM|RAM1|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[45][21]~q\);

\BLOCO_MEM|RAM1|memRAM[29][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(85),
	ena => \BLOCO_MEM|RAM1|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[29][21]~q\);

\BLOCO_MEM|RAM1|memRAM[61][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(85),
	ena => \BLOCO_MEM|RAM1|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[61][21]~q\);

\BLOCO_MEM|RAM1|Mux10~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux10~8_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[61][21]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[29][21]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[45][21]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[13][21]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][21]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][21]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][21]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][21]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux10~8_combout\);

\BLOCO_MEM|RAM1|Mux10~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux10~9_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux10~8_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux10~7_combout\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|Mux10~6_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux10~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux10~5_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux10~6_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux10~7_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux10~8_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux10~9_combout\);

\BLOCO_MEM|RAM1|memRAM[2][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(85),
	ena => \BLOCO_MEM|RAM1|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[2][21]~q\);

\BLOCO_MEM|RAM1|memRAM[10][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(85),
	ena => \BLOCO_MEM|RAM1|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[10][21]~q\);

\BLOCO_MEM|RAM1|memRAM[34][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(85),
	ena => \BLOCO_MEM|RAM1|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[34][21]~q\);

\BLOCO_MEM|RAM1|memRAM[42][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(85),
	ena => \BLOCO_MEM|RAM1|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[42][21]~q\);

\BLOCO_MEM|RAM1|Mux10~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux10~10_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(7) & ( \BLOCO_MEM|RAM1|memRAM[42][21]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(7) & ( \BLOCO_MEM|RAM1|memRAM[34][21]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(7) & ( 
-- \BLOCO_MEM|RAM1|memRAM[10][21]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(7) & ( \BLOCO_MEM|RAM1|memRAM[2][21]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][21]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][21]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][21]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][21]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(7),
	combout => \BLOCO_MEM|RAM1|Mux10~10_combout\);

\BLOCO_MEM|RAM1|memRAM[6][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(85),
	ena => \BLOCO_MEM|RAM1|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[6][21]~q\);

\BLOCO_MEM|RAM1|memRAM[14][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(85),
	ena => \BLOCO_MEM|RAM1|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[14][21]~q\);

\BLOCO_MEM|RAM1|memRAM[38][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(85),
	ena => \BLOCO_MEM|RAM1|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[38][21]~q\);

\BLOCO_MEM|RAM1|memRAM[46][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(85),
	ena => \BLOCO_MEM|RAM1|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[46][21]~q\);

\BLOCO_MEM|RAM1|Mux10~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux10~11_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(7) & ( \BLOCO_MEM|RAM1|memRAM[46][21]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(7) & ( \BLOCO_MEM|RAM1|memRAM[38][21]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(7) & ( 
-- \BLOCO_MEM|RAM1|memRAM[14][21]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(7) & ( \BLOCO_MEM|RAM1|memRAM[6][21]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][21]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][21]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][21]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][21]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(7),
	combout => \BLOCO_MEM|RAM1|Mux10~11_combout\);

\BLOCO_MEM|RAM1|memRAM[18][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(85),
	ena => \BLOCO_MEM|RAM1|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[18][21]~q\);

\BLOCO_MEM|RAM1|memRAM[26][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(85),
	ena => \BLOCO_MEM|RAM1|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[26][21]~q\);

\BLOCO_MEM|RAM1|memRAM[50][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(85),
	ena => \BLOCO_MEM|RAM1|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[50][21]~q\);

\BLOCO_MEM|RAM1|memRAM[58][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(85),
	ena => \BLOCO_MEM|RAM1|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[58][21]~q\);

\BLOCO_MEM|RAM1|Mux10~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux10~12_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(7) & ( \BLOCO_MEM|RAM1|memRAM[58][21]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(7) & ( \BLOCO_MEM|RAM1|memRAM[50][21]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(7) & ( 
-- \BLOCO_MEM|RAM1|memRAM[26][21]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(7) & ( \BLOCO_MEM|RAM1|memRAM[18][21]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][21]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][21]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][21]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][21]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(7),
	combout => \BLOCO_MEM|RAM1|Mux10~12_combout\);

\BLOCO_MEM|RAM1|memRAM[22][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(85),
	ena => \BLOCO_MEM|RAM1|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[22][21]~q\);

\BLOCO_MEM|RAM1|memRAM[30][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(85),
	ena => \BLOCO_MEM|RAM1|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[30][21]~q\);

\BLOCO_MEM|RAM1|memRAM[54][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(85),
	ena => \BLOCO_MEM|RAM1|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[54][21]~q\);

\BLOCO_MEM|RAM1|memRAM[62][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(85),
	ena => \BLOCO_MEM|RAM1|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[62][21]~q\);

\BLOCO_MEM|RAM1|Mux10~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux10~13_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(7) & ( \BLOCO_MEM|RAM1|memRAM[62][21]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(7) & ( \BLOCO_MEM|RAM1|memRAM[54][21]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(7) & ( 
-- \BLOCO_MEM|RAM1|memRAM[30][21]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(7) & ( \BLOCO_MEM|RAM1|memRAM[22][21]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][21]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][21]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][21]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][21]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(7),
	combout => \BLOCO_MEM|RAM1|Mux10~13_combout\);

\BLOCO_MEM|RAM1|Mux10~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux10~14_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux10~13_combout\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux10~12_combout\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|Mux10~11_combout\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux10~10_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux10~10_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux10~11_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux10~12_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux10~13_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux10~14_combout\);

\BLOCO_MEM|RAM1|memRAM[3][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(85),
	ena => \BLOCO_MEM|RAM1|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[3][21]~q\);

\BLOCO_MEM|RAM1|memRAM[35][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(85),
	ena => \BLOCO_MEM|RAM1|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[35][21]~q\);

\BLOCO_MEM|RAM1|memRAM[19][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(85),
	ena => \BLOCO_MEM|RAM1|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[19][21]~q\);

\BLOCO_MEM|RAM1|memRAM[51][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(85),
	ena => \BLOCO_MEM|RAM1|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[51][21]~q\);

\BLOCO_MEM|RAM1|Mux10~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux10~15_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[51][21]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[19][21]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[35][21]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[3][21]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][21]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][21]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][21]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][21]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux10~15_combout\);

\BLOCO_MEM|RAM1|memRAM[11][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(85),
	ena => \BLOCO_MEM|RAM1|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[11][21]~q\);

\BLOCO_MEM|RAM1|memRAM[43][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(85),
	ena => \BLOCO_MEM|RAM1|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[43][21]~q\);

\BLOCO_MEM|RAM1|memRAM[27][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(85),
	ena => \BLOCO_MEM|RAM1|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[27][21]~q\);

\BLOCO_MEM|RAM1|memRAM[59][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(85),
	ena => \BLOCO_MEM|RAM1|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[59][21]~q\);

\BLOCO_MEM|RAM1|Mux10~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux10~16_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[59][21]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[27][21]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[43][21]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[11][21]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][21]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][21]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][21]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][21]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux10~16_combout\);

\BLOCO_MEM|RAM1|memRAM[7][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(85),
	ena => \BLOCO_MEM|RAM1|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[7][21]~q\);

\BLOCO_MEM|RAM1|memRAM[39][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(85),
	ena => \BLOCO_MEM|RAM1|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[39][21]~q\);

\BLOCO_MEM|RAM1|memRAM[23][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(85),
	ena => \BLOCO_MEM|RAM1|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[23][21]~q\);

\BLOCO_MEM|RAM1|memRAM[55][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(85),
	ena => \BLOCO_MEM|RAM1|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[55][21]~q\);

\BLOCO_MEM|RAM1|Mux10~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux10~17_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[55][21]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[23][21]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[39][21]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[7][21]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][21]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][21]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][21]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][21]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux10~17_combout\);

\BLOCO_MEM|RAM1|memRAM[15][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(85),
	ena => \BLOCO_MEM|RAM1|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[15][21]~q\);

\BLOCO_MEM|RAM1|memRAM[47][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(85),
	ena => \BLOCO_MEM|RAM1|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[47][21]~q\);

\BLOCO_MEM|RAM1|memRAM[31][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(85),
	ena => \BLOCO_MEM|RAM1|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[31][21]~q\);

\BLOCO_MEM|RAM1|memRAM[63][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(85),
	ena => \BLOCO_MEM|RAM1|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[63][21]~q\);

\BLOCO_MEM|RAM1|Mux10~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux10~18_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[63][21]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[31][21]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[47][21]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[15][21]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][21]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][21]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][21]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][21]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux10~18_combout\);

\BLOCO_MEM|RAM1|Mux10~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux10~19_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux10~18_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux10~17_combout\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|Mux10~16_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux10~15_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux10~15_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux10~16_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux10~17_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux10~18_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux10~19_combout\);

\BLOCO_MEM|RAM1|Mux10~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux10~20_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux10~19_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux10~14_combout\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|Mux10~9_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux10~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux10~4_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux10~9_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux10~14_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux10~19_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux10~20_combout\);

\BLOCO_MEM|RAM1|Dado_out[21]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Dado_out[21]~62_combout\ = (!\EX_MEM|DOUT\(162)) # (\BLOCO_MEM|RAM1|Mux10~20_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111011101110111011101110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|ALT_INV_DOUT\(162),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux10~20_combout\,
	combout => \BLOCO_MEM|RAM1|Dado_out[21]~62_combout\);

\MEM_WB|DOUT[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_MEM|RAM1|Dado_out[21]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(53));

\BLOCO_EX|ULA1|ULA22|InverterOuNao|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA22|InverterOuNao|saida_MUX[0]~0_combout\ = !\ID_EX|DOUT\(2) $ (((!\ID_EX|DOUT\(180) & ((!\ID_EX|DOUT\(34)))) # (\ID_EX|DOUT\(180) & (!\ID_EX|DOUT\(125)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011010011010010101101001101001010110100110100101011010011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(2),
	datab => \ID_EX|ALT_INV_DOUT\(180),
	datac => \ID_EX|ALT_INV_DOUT\(125),
	datad => \ID_EX|ALT_INV_DOUT\(34),
	combout => \BLOCO_EX|ULA1|ULA22|InverterOuNao|saida_MUX[0]~0_combout\);

\BLOCO_EX|ULA1|ULA22|MuxOperacao|MUX_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA22|MuxOperacao|MUX_OUT[0]~0_combout\ = ( \ID_EX|DOUT\(0) & ( (!\ID_EX|DOUT\(1) & ((\BLOCO_EX|ULA1|ULA22|InverterOuNao|saida_MUX[0]~0_combout\) # (\ID_EX|DOUT\(66)))) ) ) # ( !\ID_EX|DOUT\(0) & ( (!\ID_EX|DOUT\(1) & (((\ID_EX|DOUT\(66) & 
-- \BLOCO_EX|ULA1|ULA22|InverterOuNao|saida_MUX[0]~0_combout\)))) # (\ID_EX|DOUT\(1) & (!\BLOCO_EX|ULA1|ULA21|Somador|cOut~combout\ $ (!\ID_EX|DOUT\(66) $ (!\BLOCO_EX|ULA1|ULA22|InverterOuNao|saida_MUX[0]~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110010110001111110000000000000011100101100011111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_EX|ULA1|ULA21|Somador|ALT_INV_cOut~combout\,
	datab => \ID_EX|ALT_INV_DOUT\(66),
	datac => \BLOCO_EX|ULA1|ULA22|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datad => \ID_EX|ALT_INV_DOUT\(1),
	datae => \ID_EX|ALT_INV_DOUT\(0),
	combout => \BLOCO_EX|ULA1|ULA22|MuxOperacao|MUX_OUT[0]~0_combout\);

\MEM_WB|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_EX|ULA1|ULA22|MuxOperacao|MUX_OUT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(21));

\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[21]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[21]~30_combout\ = ( \MEM_WB|DOUT\(53) & ( \MEM_WB|DOUT\(21) & ( (!\MEM_WB|DOUT\(69)) # ((!\MEM_WB|DOUT\(68) & (\MEM_WB|DOUT\(137))) # (\MEM_WB|DOUT\(68) & ((\MEM_WB|DOUT\(105))))) ) ) ) # ( !\MEM_WB|DOUT\(53) & ( 
-- \MEM_WB|DOUT\(21) & ( (!\MEM_WB|DOUT\(68) & ((!\MEM_WB|DOUT\(69)) # ((\MEM_WB|DOUT\(137))))) # (\MEM_WB|DOUT\(68) & (\MEM_WB|DOUT\(69) & ((\MEM_WB|DOUT\(105))))) ) ) ) # ( \MEM_WB|DOUT\(53) & ( !\MEM_WB|DOUT\(21) & ( (!\MEM_WB|DOUT\(68) & 
-- (\MEM_WB|DOUT\(69) & (\MEM_WB|DOUT\(137)))) # (\MEM_WB|DOUT\(68) & ((!\MEM_WB|DOUT\(69)) # ((\MEM_WB|DOUT\(105))))) ) ) ) # ( !\MEM_WB|DOUT\(53) & ( !\MEM_WB|DOUT\(21) & ( (\MEM_WB|DOUT\(69) & ((!\MEM_WB|DOUT\(68) & (\MEM_WB|DOUT\(137))) # 
-- (\MEM_WB|DOUT\(68) & ((\MEM_WB|DOUT\(105)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(68),
	datab => \MEM_WB|ALT_INV_DOUT\(69),
	datac => \MEM_WB|ALT_INV_DOUT\(137),
	datad => \MEM_WB|ALT_INV_DOUT\(105),
	datae => \MEM_WB|ALT_INV_DOUT\(53),
	dataf => \MEM_WB|ALT_INV_DOUT\(21),
	combout => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[21]~30_combout\);

\BLOCO_ID|BANCO_REG|registrador[12][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[21]~30_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[12][21]~q\);

\BLOCO_ID|BANCO_REG|saidaA[21]~233\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[21]~233_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[15][21]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[14][21]~q\ ) ) ) # ( \IF_ID|DOUT\(21) 
-- & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[13][21]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[12][21]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][21]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][21]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][21]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][21]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[21]~233_combout\);

\BLOCO_ID|BANCO_REG|saidaA[21]~234\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[21]~234_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[7][21]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[6][21]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & 
-- ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[5][21]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[4][21]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][21]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][21]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][21]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][21]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[21]~234_combout\);

\BLOCO_ID|BANCO_REG|saidaA[21]~235\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[21]~235_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[3][21]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[2][21]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & 
-- ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[1][21]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[0][21]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][21]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][21]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][21]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][21]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[21]~235_combout\);

\BLOCO_ID|BANCO_REG|saidaA[21]~236\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[21]~236_combout\ = ( \BLOCO_ID|BANCO_REG|saidaA[21]~235_combout\ & ( (!\IF_ID|DOUT\(24) & ((!\IF_ID|DOUT\(23)) # ((\BLOCO_ID|BANCO_REG|saidaA[21]~234_combout\)))) # (\IF_ID|DOUT\(24) & 
-- (((\BLOCO_ID|BANCO_REG|saidaA[21]~233_combout\)))) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[21]~235_combout\ & ( (!\IF_ID|DOUT\(24) & (\IF_ID|DOUT\(23) & ((\BLOCO_ID|BANCO_REG|saidaA[21]~234_combout\)))) # (\IF_ID|DOUT\(24) & 
-- (((\BLOCO_ID|BANCO_REG|saidaA[21]~233_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111100011011010111100000101001001111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(24),
	datab => \IF_ID|ALT_INV_DOUT\(23),
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[21]~233_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[21]~234_combout\,
	datae => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[21]~235_combout\,
	combout => \BLOCO_ID|BANCO_REG|saidaA[21]~236_combout\);

\BLOCO_ID|BANCO_REG|registrador[16][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[21]~30_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[16][21]~q\);

\BLOCO_ID|BANCO_REG|registrador[20][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[21]~30_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[20][21]~q\);

\BLOCO_ID|BANCO_REG|registrador[24][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[21]~30_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[24][21]~q\);

\BLOCO_ID|BANCO_REG|registrador[28][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[21]~30_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[28][21]~q\);

\BLOCO_ID|BANCO_REG|saidaA[21]~237\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[21]~237_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[28][21]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[24][21]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[20][21]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[16][21]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][21]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][21]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][21]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][21]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[21]~237_combout\);

\BLOCO_ID|BANCO_REG|registrador[17][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[21]~30_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[17][21]~q\);

\BLOCO_ID|BANCO_REG|registrador[21][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[21]~30_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[21][21]~q\);

\BLOCO_ID|BANCO_REG|registrador[25][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[21]~30_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[25][21]~q\);

\BLOCO_ID|BANCO_REG|registrador[29][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[21]~30_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[29][21]~q\);

\BLOCO_ID|BANCO_REG|saidaA[21]~238\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[21]~238_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[29][21]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[25][21]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[21][21]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[17][21]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][21]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][21]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][21]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][21]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[21]~238_combout\);

\BLOCO_ID|BANCO_REG|registrador[18][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[21]~30_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[18][21]~q\);

\BLOCO_ID|BANCO_REG|registrador[22][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[21]~30_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[22][21]~q\);

\BLOCO_ID|BANCO_REG|registrador[26][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[21]~30_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[26][21]~q\);

\BLOCO_ID|BANCO_REG|registrador[30][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[21]~30_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[30][21]~q\);

\BLOCO_ID|BANCO_REG|saidaA[21]~239\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[21]~239_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[30][21]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[26][21]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[22][21]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[18][21]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][21]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][21]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][21]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][21]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[21]~239_combout\);

\BLOCO_ID|BANCO_REG|registrador[19][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[21]~30_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[19][21]~q\);

\BLOCO_ID|BANCO_REG|registrador[23][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[21]~30_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[23][21]~q\);

\BLOCO_ID|BANCO_REG|registrador[27][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[21]~30_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[27][21]~q\);

\BLOCO_ID|BANCO_REG|registrador[31][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[21]~30_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[31][21]~q\);

\BLOCO_ID|BANCO_REG|saidaA[21]~240\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[21]~240_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[31][21]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[27][21]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[23][21]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[19][21]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][21]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][21]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][21]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][21]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[21]~240_combout\);

\BLOCO_ID|BANCO_REG|saidaA[21]~241\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[21]~241_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[21]~240_combout\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[21]~239_combout\ ) ) ) # ( 
-- \IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[21]~238_combout\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[21]~237_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[21]~237_combout\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[21]~238_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[21]~239_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[21]~240_combout\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[21]~241_combout\);

\BLOCO_ID|BANCO_REG|saidaA[21]~242\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[21]~242_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[11][21]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[10][21]~q\ ) ) ) # ( \IF_ID|DOUT\(21) 
-- & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[9][21]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[8][21]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][21]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][21]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][21]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][21]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[21]~242_combout\);

\BLOCO_ID|BANCO_REG|saidaA[21]~243\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[21]~243_combout\ = ( \BLOCO_ID|BANCO_REG|saidaA[21]~241_combout\ & ( \BLOCO_ID|BANCO_REG|saidaA[21]~242_combout\ & ( (((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & \BLOCO_ID|BANCO_REG|saidaA[21]~236_combout\)) # 
-- (\BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\)) # (\IF_ID|DOUT\(25)) ) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[21]~241_combout\ & ( \BLOCO_ID|BANCO_REG|saidaA[21]~242_combout\ & ( ((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[21]~236_combout\)) # (\BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\) ) ) ) # ( \BLOCO_ID|BANCO_REG|saidaA[21]~241_combout\ & ( !\BLOCO_ID|BANCO_REG|saidaA[21]~242_combout\ & ( ((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[21]~236_combout\)) # (\IF_ID|DOUT\(25)) ) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[21]~241_combout\ & ( !\BLOCO_ID|BANCO_REG|saidaA[21]~242_combout\ & ( (\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[21]~236_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010101010111011100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(25),
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~4_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~11_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[21]~236_combout\,
	datae => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[21]~241_combout\,
	dataf => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[21]~242_combout\,
	combout => \BLOCO_ID|BANCO_REG|saidaA[21]~243_combout\);

\ID_EX|DOUT[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|saidaA[21]~243_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(66));

\BLOCO_EX|Somador2|Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|Somador2|Add0~117_sumout\ = SUM(( \ID_EX|DOUT\(125) ) + ( \ID_EX|DOUT\(163) ) + ( \BLOCO_EX|Somador2|Add0~114\ ))
-- \BLOCO_EX|Somador2|Add0~118\ = CARRY(( \ID_EX|DOUT\(125) ) + ( \ID_EX|DOUT\(163) ) + ( \BLOCO_EX|Somador2|Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ID_EX|ALT_INV_DOUT\(125),
	dataf => \ID_EX|ALT_INV_DOUT\(163),
	cin => \BLOCO_EX|Somador2|Add0~114\,
	sumout => \BLOCO_EX|Somador2|Add0~117_sumout\,
	cout => \BLOCO_EX|Somador2|Add0~118\);

\MUX_JR|saida_MUX[22]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_JR|saida_MUX[22]~31_combout\ = ( \BLOCO_IF|Somador1|Add0~117_sumout\ & ( \BLOCO_EX|Somador2|Add0~117_sumout\ & ( (!\BLOCO_ID|decoderInstru1|OUTPUT[13]~13_combout\ & (!\BLOCO_ID|decoderInstru1|OUTPUT~7_combout\)) # 
-- (\BLOCO_ID|decoderInstru1|OUTPUT[13]~13_combout\ & ((\BLOCO_ID|BANCO_REG|saidaA[22]~254_combout\))) ) ) ) # ( !\BLOCO_IF|Somador1|Add0~117_sumout\ & ( \BLOCO_EX|Somador2|Add0~117_sumout\ & ( (!\BLOCO_ID|decoderInstru1|OUTPUT[13]~13_combout\ & 
-- (!\BLOCO_ID|decoderInstru1|OUTPUT~7_combout\ & (\comb~0_combout\))) # (\BLOCO_ID|decoderInstru1|OUTPUT[13]~13_combout\ & (((\BLOCO_ID|BANCO_REG|saidaA[22]~254_combout\)))) ) ) ) # ( \BLOCO_IF|Somador1|Add0~117_sumout\ & ( 
-- !\BLOCO_EX|Somador2|Add0~117_sumout\ & ( (!\BLOCO_ID|decoderInstru1|OUTPUT[13]~13_combout\ & (!\BLOCO_ID|decoderInstru1|OUTPUT~7_combout\ & (!\comb~0_combout\))) # (\BLOCO_ID|decoderInstru1|OUTPUT[13]~13_combout\ & 
-- (((\BLOCO_ID|BANCO_REG|saidaA[22]~254_combout\)))) ) ) ) # ( !\BLOCO_IF|Somador1|Add0~117_sumout\ & ( !\BLOCO_EX|Somador2|Add0~117_sumout\ & ( (\BLOCO_ID|decoderInstru1|OUTPUT[13]~13_combout\ & \BLOCO_ID|BANCO_REG|saidaA[22]~254_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101100000001101010100001000010111011000100011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[13]~13_combout\,
	datab => \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT~7_combout\,
	datac => \ALT_INV_comb~0_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[22]~254_combout\,
	datae => \BLOCO_IF|Somador1|ALT_INV_Add0~117_sumout\,
	dataf => \BLOCO_EX|Somador2|ALT_INV_Add0~117_sumout\,
	combout => \MUX_JR|saida_MUX[22]~31_combout\);

\BLOCO_IF|PC_REG|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_JR|saida_MUX[22]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_IF|PC_REG|DOUT\(22));

\BLOCO_IF|Somador1|Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_IF|Somador1|Add0~117_sumout\ = SUM(( \BLOCO_IF|PC_REG|DOUT\(22) ) + ( GND ) + ( \BLOCO_IF|Somador1|Add0~114\ ))
-- \BLOCO_IF|Somador1|Add0~118\ = CARRY(( \BLOCO_IF|PC_REG|DOUT\(22) ) + ( GND ) + ( \BLOCO_IF|Somador1|Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(22),
	cin => \BLOCO_IF|Somador1|Add0~114\,
	sumout => \BLOCO_IF|Somador1|Add0~117_sumout\,
	cout => \BLOCO_IF|Somador1|Add0~118\);

\IF_ID|DOUT[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_IF|Somador1|Add0~117_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|DOUT\(54));

\ID_EX|DOUT[163]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \IF_ID|DOUT\(54),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(163));

\EX_MEM|DOUT[202]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(163),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(202));

\MEM_WB|DOUT[138]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(202),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(138));

\BLOCO_ID|BANCO_REG|registrador[0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[22]~31_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[0][22]~q\);

\BLOCO_ID|BANCO_REG|registrador[1][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[22]~31_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[1][22]~q\);

\BLOCO_ID|BANCO_REG|registrador[2][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[22]~31_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[2][22]~q\);

\BLOCO_ID|BANCO_REG|registrador[3][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[22]~31_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[3][22]~q\);

\BLOCO_ID|BANCO_REG|saidaB[22]~110\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[22]~110_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[3][22]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[2][22]~q\ ) ) ) # ( \IF_ID|DOUT\(16) & 
-- ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[1][22]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[0][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][22]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][22]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][22]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][22]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[22]~110_combout\);

\BLOCO_ID|BANCO_REG|registrador[4][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[22]~31_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[4][22]~q\);

\BLOCO_ID|BANCO_REG|registrador[5][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[22]~31_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[5][22]~q\);

\BLOCO_ID|BANCO_REG|registrador[6][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[22]~31_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[6][22]~q\);

\BLOCO_ID|BANCO_REG|registrador[7][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[22]~31_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[7][22]~q\);

\BLOCO_ID|BANCO_REG|saidaB[22]~111\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[22]~111_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[7][22]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[6][22]~q\ ) ) ) # ( \IF_ID|DOUT\(16) & 
-- ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[5][22]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[4][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][22]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][22]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][22]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][22]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[22]~111_combout\);

\BLOCO_ID|BANCO_REG|registrador[8][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[22]~31_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[8][22]~q\);

\BLOCO_ID|BANCO_REG|registrador[9][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[22]~31_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[9][22]~q\);

\BLOCO_ID|BANCO_REG|registrador[10][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[22]~31_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[10][22]~q\);

\BLOCO_ID|BANCO_REG|registrador[11][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[22]~31_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[11][22]~q\);

\BLOCO_ID|BANCO_REG|saidaB[22]~112\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[22]~112_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[11][22]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[10][22]~q\ ) ) ) # ( \IF_ID|DOUT\(16) 
-- & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[9][22]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[8][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][22]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][22]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][22]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][22]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[22]~112_combout\);

\BLOCO_ID|BANCO_REG|registrador[13][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[22]~31_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[13][22]~q\);

\BLOCO_ID|BANCO_REG|registrador[14][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[22]~31_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[14][22]~q\);

\BLOCO_ID|BANCO_REG|registrador[15][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[22]~31_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[15][22]~q\);

\BLOCO_ID|BANCO_REG|saidaB[22]~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[22]~113_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[15][22]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[14][22]~q\ ) ) ) # ( \IF_ID|DOUT\(16) 
-- & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[13][22]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[12][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][22]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][22]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][22]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][22]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[22]~113_combout\);

\BLOCO_ID|BANCO_REG|saidaB[22]~114\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[22]~114_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|saidaB[22]~113_combout\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|saidaB[22]~112_combout\ ) ) ) # ( 
-- \IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|saidaB[22]~111_combout\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|saidaB[22]~110_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[22]~110_combout\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[22]~111_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[22]~112_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[22]~113_combout\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[22]~114_combout\);

\ID_EX|DOUT[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|saidaB[22]~114_combout\,
	sclr => \BLOCO_ID|BANCO_REG|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(35));

\EX_MEM|DOUT[86]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(35),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(86));

\BLOCO_MEM|RAM1|memRAM[0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(86),
	ena => \BLOCO_MEM|RAM1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[0][22]~q\);

\BLOCO_MEM|RAM1|memRAM[32][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(86),
	ena => \BLOCO_MEM|RAM1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[32][22]~q\);

\BLOCO_MEM|RAM1|memRAM[2][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(86),
	ena => \BLOCO_MEM|RAM1|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[2][22]~q\);

\BLOCO_MEM|RAM1|memRAM[34][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(86),
	ena => \BLOCO_MEM|RAM1|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[34][22]~q\);

\BLOCO_MEM|RAM1|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux9~0_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[34][22]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[2][22]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[32][22]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[0][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][22]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][22]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][22]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][22]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux9~0_combout\);

\BLOCO_MEM|RAM1|memRAM[1][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(86),
	ena => \BLOCO_MEM|RAM1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[1][22]~q\);

\BLOCO_MEM|RAM1|memRAM[33][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(86),
	ena => \BLOCO_MEM|RAM1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[33][22]~q\);

\BLOCO_MEM|RAM1|memRAM[3][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(86),
	ena => \BLOCO_MEM|RAM1|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[3][22]~q\);

\BLOCO_MEM|RAM1|memRAM[35][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(86),
	ena => \BLOCO_MEM|RAM1|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[35][22]~q\);

\BLOCO_MEM|RAM1|Mux9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux9~1_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[35][22]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[3][22]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[33][22]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[1][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][22]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][22]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][22]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][22]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux9~1_combout\);

\BLOCO_MEM|RAM1|memRAM[16][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(86),
	ena => \BLOCO_MEM|RAM1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[16][22]~q\);

\BLOCO_MEM|RAM1|memRAM[48][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(86),
	ena => \BLOCO_MEM|RAM1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[48][22]~q\);

\BLOCO_MEM|RAM1|memRAM[18][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(86),
	ena => \BLOCO_MEM|RAM1|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[18][22]~q\);

\BLOCO_MEM|RAM1|memRAM[50][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(86),
	ena => \BLOCO_MEM|RAM1|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[50][22]~q\);

\BLOCO_MEM|RAM1|Mux9~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux9~2_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[50][22]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[18][22]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[48][22]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[16][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][22]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][22]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][22]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][22]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux9~2_combout\);

\BLOCO_MEM|RAM1|memRAM[17][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(86),
	ena => \BLOCO_MEM|RAM1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[17][22]~q\);

\BLOCO_MEM|RAM1|memRAM[49][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(86),
	ena => \BLOCO_MEM|RAM1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[49][22]~q\);

\BLOCO_MEM|RAM1|memRAM[19][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(86),
	ena => \BLOCO_MEM|RAM1|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[19][22]~q\);

\BLOCO_MEM|RAM1|memRAM[51][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(86),
	ena => \BLOCO_MEM|RAM1|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[51][22]~q\);

\BLOCO_MEM|RAM1|Mux9~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux9~3_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[51][22]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[19][22]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[49][22]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[17][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][22]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][22]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][22]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][22]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux9~3_combout\);

\BLOCO_MEM|RAM1|Mux9~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux9~4_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux9~3_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux9~2_combout\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|Mux9~1_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux9~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux9~0_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux9~1_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux9~2_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux9~3_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux9~4_combout\);

\BLOCO_MEM|RAM1|memRAM[4][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(86),
	ena => \BLOCO_MEM|RAM1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[4][22]~q\);

\BLOCO_MEM|RAM1|memRAM[36][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(86),
	ena => \BLOCO_MEM|RAM1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[36][22]~q\);

\BLOCO_MEM|RAM1|memRAM[5][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(86),
	ena => \BLOCO_MEM|RAM1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[5][22]~q\);

\BLOCO_MEM|RAM1|memRAM[37][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(86),
	ena => \BLOCO_MEM|RAM1|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[37][22]~q\);

\BLOCO_MEM|RAM1|Mux9~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux9~5_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[37][22]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[5][22]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[36][22]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[4][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][22]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][22]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][22]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][22]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux9~5_combout\);

\BLOCO_MEM|RAM1|memRAM[6][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(86),
	ena => \BLOCO_MEM|RAM1|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[6][22]~q\);

\BLOCO_MEM|RAM1|memRAM[38][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(86),
	ena => \BLOCO_MEM|RAM1|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[38][22]~q\);

\BLOCO_MEM|RAM1|memRAM[7][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(86),
	ena => \BLOCO_MEM|RAM1|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[7][22]~q\);

\BLOCO_MEM|RAM1|memRAM[39][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(86),
	ena => \BLOCO_MEM|RAM1|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[39][22]~q\);

\BLOCO_MEM|RAM1|Mux9~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux9~6_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[39][22]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[7][22]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[38][22]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[6][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][22]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][22]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][22]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][22]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux9~6_combout\);

\BLOCO_MEM|RAM1|memRAM[20][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(86),
	ena => \BLOCO_MEM|RAM1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[20][22]~q\);

\BLOCO_MEM|RAM1|memRAM[52][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(86),
	ena => \BLOCO_MEM|RAM1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[52][22]~q\);

\BLOCO_MEM|RAM1|memRAM[21][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(86),
	ena => \BLOCO_MEM|RAM1|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[21][22]~q\);

\BLOCO_MEM|RAM1|memRAM[53][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(86),
	ena => \BLOCO_MEM|RAM1|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[53][22]~q\);

\BLOCO_MEM|RAM1|Mux9~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux9~7_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[53][22]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[21][22]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[52][22]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[20][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][22]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][22]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][22]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][22]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux9~7_combout\);

\BLOCO_MEM|RAM1|memRAM[22][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(86),
	ena => \BLOCO_MEM|RAM1|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[22][22]~q\);

\BLOCO_MEM|RAM1|memRAM[54][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(86),
	ena => \BLOCO_MEM|RAM1|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[54][22]~q\);

\BLOCO_MEM|RAM1|memRAM[23][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(86),
	ena => \BLOCO_MEM|RAM1|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[23][22]~q\);

\BLOCO_MEM|RAM1|memRAM[55][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(86),
	ena => \BLOCO_MEM|RAM1|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[55][22]~q\);

\BLOCO_MEM|RAM1|Mux9~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux9~8_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[55][22]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[23][22]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[54][22]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[22][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][22]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][22]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][22]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][22]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux9~8_combout\);

\BLOCO_MEM|RAM1|Mux9~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux9~9_combout\ = ( \MEM_WB|DOUT\(3) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux9~8_combout\ ) ) ) # ( !\MEM_WB|DOUT\(3) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux9~7_combout\ ) ) ) # ( \MEM_WB|DOUT\(3) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|Mux9~6_combout\ ) ) ) # ( !\MEM_WB|DOUT\(3) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux9~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux9~5_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux9~6_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux9~7_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux9~8_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(3),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux9~9_combout\);

\BLOCO_MEM|RAM1|memRAM[8][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(86),
	ena => \BLOCO_MEM|RAM1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[8][22]~q\);

\BLOCO_MEM|RAM1|memRAM[40][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(86),
	ena => \BLOCO_MEM|RAM1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[40][22]~q\);

\BLOCO_MEM|RAM1|memRAM[10][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(86),
	ena => \BLOCO_MEM|RAM1|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[10][22]~q\);

\BLOCO_MEM|RAM1|memRAM[42][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(86),
	ena => \BLOCO_MEM|RAM1|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[42][22]~q\);

\BLOCO_MEM|RAM1|Mux9~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux9~10_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[42][22]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[10][22]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[40][22]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[8][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][22]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][22]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][22]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][22]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux9~10_combout\);

\BLOCO_MEM|RAM1|memRAM[9][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(86),
	ena => \BLOCO_MEM|RAM1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[9][22]~q\);

\BLOCO_MEM|RAM1|memRAM[41][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(86),
	ena => \BLOCO_MEM|RAM1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[41][22]~q\);

\BLOCO_MEM|RAM1|memRAM[11][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(86),
	ena => \BLOCO_MEM|RAM1|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[11][22]~q\);

\BLOCO_MEM|RAM1|memRAM[43][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(86),
	ena => \BLOCO_MEM|RAM1|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[43][22]~q\);

\BLOCO_MEM|RAM1|Mux9~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux9~11_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[43][22]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[11][22]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[41][22]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[9][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][22]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][22]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][22]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][22]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux9~11_combout\);

\BLOCO_MEM|RAM1|memRAM[24][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(86),
	ena => \BLOCO_MEM|RAM1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[24][22]~q\);

\BLOCO_MEM|RAM1|memRAM[56][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(86),
	ena => \BLOCO_MEM|RAM1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[56][22]~q\);

\BLOCO_MEM|RAM1|memRAM[26][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(86),
	ena => \BLOCO_MEM|RAM1|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[26][22]~q\);

\BLOCO_MEM|RAM1|memRAM[58][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(86),
	ena => \BLOCO_MEM|RAM1|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[58][22]~q\);

\BLOCO_MEM|RAM1|Mux9~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux9~12_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[58][22]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[26][22]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[56][22]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[24][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][22]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][22]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][22]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][22]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux9~12_combout\);

\BLOCO_MEM|RAM1|memRAM[25][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(86),
	ena => \BLOCO_MEM|RAM1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[25][22]~q\);

\BLOCO_MEM|RAM1|memRAM[57][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(86),
	ena => \BLOCO_MEM|RAM1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[57][22]~q\);

\BLOCO_MEM|RAM1|memRAM[27][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(86),
	ena => \BLOCO_MEM|RAM1|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[27][22]~q\);

\BLOCO_MEM|RAM1|memRAM[59][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(86),
	ena => \BLOCO_MEM|RAM1|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[59][22]~q\);

\BLOCO_MEM|RAM1|Mux9~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux9~13_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[59][22]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[27][22]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[57][22]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[25][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][22]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][22]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][22]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][22]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux9~13_combout\);

\BLOCO_MEM|RAM1|Mux9~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux9~14_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux9~13_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux9~12_combout\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|Mux9~11_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux9~10_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux9~10_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux9~11_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux9~12_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux9~13_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux9~14_combout\);

\BLOCO_MEM|RAM1|memRAM[12][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(86),
	ena => \BLOCO_MEM|RAM1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[12][22]~q\);

\BLOCO_MEM|RAM1|memRAM[44][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(86),
	ena => \BLOCO_MEM|RAM1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[44][22]~q\);

\BLOCO_MEM|RAM1|memRAM[13][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(86),
	ena => \BLOCO_MEM|RAM1|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[13][22]~q\);

\BLOCO_MEM|RAM1|memRAM[45][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(86),
	ena => \BLOCO_MEM|RAM1|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[45][22]~q\);

\BLOCO_MEM|RAM1|Mux9~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux9~15_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[45][22]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[13][22]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[44][22]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[12][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][22]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][22]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][22]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][22]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux9~15_combout\);

\BLOCO_MEM|RAM1|memRAM[28][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(86),
	ena => \BLOCO_MEM|RAM1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[28][22]~q\);

\BLOCO_MEM|RAM1|memRAM[60][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(86),
	ena => \BLOCO_MEM|RAM1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[60][22]~q\);

\BLOCO_MEM|RAM1|memRAM[29][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(86),
	ena => \BLOCO_MEM|RAM1|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[29][22]~q\);

\BLOCO_MEM|RAM1|memRAM[61][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(86),
	ena => \BLOCO_MEM|RAM1|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[61][22]~q\);

\BLOCO_MEM|RAM1|Mux9~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux9~16_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[61][22]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[29][22]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[60][22]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[28][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][22]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][22]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][22]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][22]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux9~16_combout\);

\BLOCO_MEM|RAM1|memRAM[14][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(86),
	ena => \BLOCO_MEM|RAM1|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[14][22]~q\);

\BLOCO_MEM|RAM1|memRAM[46][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(86),
	ena => \BLOCO_MEM|RAM1|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[46][22]~q\);

\BLOCO_MEM|RAM1|memRAM[15][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(86),
	ena => \BLOCO_MEM|RAM1|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[15][22]~q\);

\BLOCO_MEM|RAM1|memRAM[47][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(86),
	ena => \BLOCO_MEM|RAM1|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[47][22]~q\);

\BLOCO_MEM|RAM1|Mux9~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux9~17_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[47][22]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[15][22]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[46][22]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[14][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][22]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][22]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][22]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][22]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux9~17_combout\);

\BLOCO_MEM|RAM1|memRAM[30][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(86),
	ena => \BLOCO_MEM|RAM1|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[30][22]~q\);

\BLOCO_MEM|RAM1|memRAM[62][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(86),
	ena => \BLOCO_MEM|RAM1|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[62][22]~q\);

\BLOCO_MEM|RAM1|memRAM[31][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(86),
	ena => \BLOCO_MEM|RAM1|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[31][22]~q\);

\BLOCO_MEM|RAM1|memRAM[63][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(86),
	ena => \BLOCO_MEM|RAM1|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[63][22]~q\);

\BLOCO_MEM|RAM1|Mux9~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux9~18_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[63][22]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[31][22]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[62][22]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[30][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][22]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][22]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][22]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][22]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux9~18_combout\);

\BLOCO_MEM|RAM1|Mux9~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux9~19_combout\ = ( \MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux9~18_combout\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux9~17_combout\ ) ) ) # ( \MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|Mux9~16_combout\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux9~15_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux9~15_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux9~16_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux9~17_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux9~18_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(6),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux9~19_combout\);

\BLOCO_MEM|RAM1|Mux9~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux9~20_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(5) & ( \BLOCO_MEM|RAM1|Mux9~19_combout\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(5) & ( \BLOCO_MEM|RAM1|Mux9~14_combout\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(5) & ( 
-- \BLOCO_MEM|RAM1|Mux9~9_combout\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(5) & ( \BLOCO_MEM|RAM1|Mux9~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux9~4_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux9~9_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux9~14_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux9~19_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(5),
	combout => \BLOCO_MEM|RAM1|Mux9~20_combout\);

\BLOCO_MEM|RAM1|Dado_out[22]~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Dado_out[22]~63_combout\ = (!\EX_MEM|DOUT\(162)) # (\BLOCO_MEM|RAM1|Mux9~20_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111011101110111011101110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|ALT_INV_DOUT\(162),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux9~20_combout\,
	combout => \BLOCO_MEM|RAM1|Dado_out[22]~63_combout\);

\MEM_WB|DOUT[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_MEM|RAM1|Dado_out[22]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(54));

\BLOCO_EX|ULA1|ULA23|Somador|saida~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA23|Somador|saida~0_combout\ = ( \ID_EX|DOUT\(35) & ( !\ID_EX|DOUT\(67) $ (!\ID_EX|DOUT\(2) $ (((!\ID_EX|DOUT\(180)) # (\ID_EX|DOUT\(125))))) ) ) # ( !\ID_EX|DOUT\(35) & ( !\ID_EX|DOUT\(67) $ (!\ID_EX|DOUT\(2) $ (((\ID_EX|DOUT\(180) & 
-- \ID_EX|DOUT\(125))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001101001100101101001100101100110011010011001011010011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(67),
	datab => \ID_EX|ALT_INV_DOUT\(2),
	datac => \ID_EX|ALT_INV_DOUT\(180),
	datad => \ID_EX|ALT_INV_DOUT\(125),
	datae => \ID_EX|ALT_INV_DOUT\(35),
	combout => \BLOCO_EX|ULA1|ULA23|Somador|saida~0_combout\);

\BLOCO_EX|ULA1|ULA23|InverterOuNao|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA23|InverterOuNao|saida_MUX[0]~0_combout\ = !\ID_EX|DOUT\(2) $ (((!\ID_EX|DOUT\(180) & ((!\ID_EX|DOUT\(35)))) # (\ID_EX|DOUT\(180) & (!\ID_EX|DOUT\(125)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011010011010010101101001101001010110100110100101011010011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(2),
	datab => \ID_EX|ALT_INV_DOUT\(180),
	datac => \ID_EX|ALT_INV_DOUT\(125),
	datad => \ID_EX|ALT_INV_DOUT\(35),
	combout => \BLOCO_EX|ULA1|ULA23|InverterOuNao|saida_MUX[0]~0_combout\);

\BLOCO_EX|ULA1|ULA23|MuxOperacao|MUX_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA23|MuxOperacao|MUX_OUT[0]~0_combout\ = (!\ID_EX|DOUT\(1) & ((!\ID_EX|DOUT\(67) & (\BLOCO_EX|ULA1|ULA23|InverterOuNao|saida_MUX[0]~0_combout\ & \ID_EX|DOUT\(0))) # (\ID_EX|DOUT\(67) & ((\ID_EX|DOUT\(0)) # 
-- (\BLOCO_EX|ULA1|ULA23|InverterOuNao|saida_MUX[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000001110000000100000111000000010000011100000001000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(67),
	datab => \BLOCO_EX|ULA1|ULA23|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datac => \ID_EX|ALT_INV_DOUT\(1),
	datad => \ID_EX|ALT_INV_DOUT\(0),
	combout => \BLOCO_EX|ULA1|ULA23|MuxOperacao|MUX_OUT[0]~0_combout\);

\BLOCO_EX|ULA1|ULA23|MuxOperacao|MUX_OUT[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA23|MuxOperacao|MUX_OUT[0]~1_combout\ = ( \BLOCO_EX|ULA1|ULA11|MuxOperacao|Equal2~0_combout\ & ( \BLOCO_EX|ULA1|ULA23|MuxOperacao|MUX_OUT[0]~0_combout\ ) ) # ( !\BLOCO_EX|ULA1|ULA11|MuxOperacao|Equal2~0_combout\ & ( 
-- \BLOCO_EX|ULA1|ULA23|MuxOperacao|MUX_OUT[0]~0_combout\ ) ) # ( \BLOCO_EX|ULA1|ULA11|MuxOperacao|Equal2~0_combout\ & ( !\BLOCO_EX|ULA1|ULA23|MuxOperacao|MUX_OUT[0]~0_combout\ & ( !\BLOCO_EX|ULA1|ULA23|Somador|saida~0_combout\ $ 
-- (((!\BLOCO_EX|ULA1|ULA21|Somador|cOut~combout\ & (!\ID_EX|DOUT\(66) & !\BLOCO_EX|ULA1|ULA22|InverterOuNao|saida_MUX[0]~0_combout\)) # (\BLOCO_EX|ULA1|ULA21|Somador|cOut~combout\ & ((!\ID_EX|DOUT\(66)) # 
-- (!\BLOCO_EX|ULA1|ULA22|InverterOuNao|saida_MUX[0]~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001010111101010011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_EX|ULA1|ULA21|Somador|ALT_INV_cOut~combout\,
	datab => \ID_EX|ALT_INV_DOUT\(66),
	datac => \BLOCO_EX|ULA1|ULA22|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datad => \BLOCO_EX|ULA1|ULA23|Somador|ALT_INV_saida~0_combout\,
	datae => \BLOCO_EX|ULA1|ULA11|MuxOperacao|ALT_INV_Equal2~0_combout\,
	dataf => \BLOCO_EX|ULA1|ULA23|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \BLOCO_EX|ULA1|ULA23|MuxOperacao|MUX_OUT[0]~1_combout\);

\MEM_WB|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_EX|ULA1|ULA23|MuxOperacao|MUX_OUT[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(22));

\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[22]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[22]~31_combout\ = ( \MEM_WB|DOUT\(54) & ( \MEM_WB|DOUT\(22) & ( (!\MEM_WB|DOUT\(69)) # ((!\MEM_WB|DOUT\(68) & (\MEM_WB|DOUT\(138))) # (\MEM_WB|DOUT\(68) & ((\MEM_WB|DOUT\(104))))) ) ) ) # ( !\MEM_WB|DOUT\(54) & ( 
-- \MEM_WB|DOUT\(22) & ( (!\MEM_WB|DOUT\(68) & ((!\MEM_WB|DOUT\(69)) # ((\MEM_WB|DOUT\(138))))) # (\MEM_WB|DOUT\(68) & (\MEM_WB|DOUT\(69) & ((\MEM_WB|DOUT\(104))))) ) ) ) # ( \MEM_WB|DOUT\(54) & ( !\MEM_WB|DOUT\(22) & ( (!\MEM_WB|DOUT\(68) & 
-- (\MEM_WB|DOUT\(69) & (\MEM_WB|DOUT\(138)))) # (\MEM_WB|DOUT\(68) & ((!\MEM_WB|DOUT\(69)) # ((\MEM_WB|DOUT\(104))))) ) ) ) # ( !\MEM_WB|DOUT\(54) & ( !\MEM_WB|DOUT\(22) & ( (\MEM_WB|DOUT\(69) & ((!\MEM_WB|DOUT\(68) & (\MEM_WB|DOUT\(138))) # 
-- (\MEM_WB|DOUT\(68) & ((\MEM_WB|DOUT\(104)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(68),
	datab => \MEM_WB|ALT_INV_DOUT\(69),
	datac => \MEM_WB|ALT_INV_DOUT\(138),
	datad => \MEM_WB|ALT_INV_DOUT\(104),
	datae => \MEM_WB|ALT_INV_DOUT\(54),
	dataf => \MEM_WB|ALT_INV_DOUT\(22),
	combout => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[22]~31_combout\);

\BLOCO_ID|BANCO_REG|registrador[12][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[22]~31_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[12][22]~q\);

\BLOCO_ID|BANCO_REG|saidaA[22]~244\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[22]~244_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[15][22]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[14][22]~q\ ) ) ) # ( \IF_ID|DOUT\(21) 
-- & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[13][22]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[12][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][22]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][22]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][22]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][22]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[22]~244_combout\);

\BLOCO_ID|BANCO_REG|saidaA[22]~245\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[22]~245_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[7][22]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[6][22]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & 
-- ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[5][22]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[4][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][22]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][22]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][22]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][22]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[22]~245_combout\);

\BLOCO_ID|BANCO_REG|saidaA[22]~246\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[22]~246_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[3][22]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[2][22]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & 
-- ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[1][22]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[0][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][22]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][22]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][22]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][22]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[22]~246_combout\);

\BLOCO_ID|BANCO_REG|saidaA[22]~247\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[22]~247_combout\ = ( \BLOCO_ID|BANCO_REG|saidaA[22]~246_combout\ & ( (!\IF_ID|DOUT\(24) & ((!\IF_ID|DOUT\(23)) # ((\BLOCO_ID|BANCO_REG|saidaA[22]~245_combout\)))) # (\IF_ID|DOUT\(24) & 
-- (((\BLOCO_ID|BANCO_REG|saidaA[22]~244_combout\)))) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[22]~246_combout\ & ( (!\IF_ID|DOUT\(24) & (\IF_ID|DOUT\(23) & ((\BLOCO_ID|BANCO_REG|saidaA[22]~245_combout\)))) # (\IF_ID|DOUT\(24) & 
-- (((\BLOCO_ID|BANCO_REG|saidaA[22]~244_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111100011011010111100000101001001111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(24),
	datab => \IF_ID|ALT_INV_DOUT\(23),
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[22]~244_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[22]~245_combout\,
	datae => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[22]~246_combout\,
	combout => \BLOCO_ID|BANCO_REG|saidaA[22]~247_combout\);

\BLOCO_ID|BANCO_REG|registrador[16][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[22]~31_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[16][22]~q\);

\BLOCO_ID|BANCO_REG|registrador[20][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[22]~31_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[20][22]~q\);

\BLOCO_ID|BANCO_REG|registrador[24][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[22]~31_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[24][22]~q\);

\BLOCO_ID|BANCO_REG|registrador[28][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[22]~31_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[28][22]~q\);

\BLOCO_ID|BANCO_REG|saidaA[22]~248\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[22]~248_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[28][22]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[24][22]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[20][22]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[16][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][22]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][22]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][22]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][22]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[22]~248_combout\);

\BLOCO_ID|BANCO_REG|registrador[17][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[22]~31_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[17][22]~q\);

\BLOCO_ID|BANCO_REG|registrador[21][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[22]~31_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[21][22]~q\);

\BLOCO_ID|BANCO_REG|registrador[25][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[22]~31_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[25][22]~q\);

\BLOCO_ID|BANCO_REG|registrador[29][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[22]~31_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[29][22]~q\);

\BLOCO_ID|BANCO_REG|saidaA[22]~249\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[22]~249_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[29][22]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[25][22]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[21][22]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[17][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][22]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][22]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][22]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][22]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[22]~249_combout\);

\BLOCO_ID|BANCO_REG|registrador[18][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[22]~31_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[18][22]~q\);

\BLOCO_ID|BANCO_REG|registrador[22][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[22]~31_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[22][22]~q\);

\BLOCO_ID|BANCO_REG|registrador[26][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[22]~31_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[26][22]~q\);

\BLOCO_ID|BANCO_REG|registrador[30][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[22]~31_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[30][22]~q\);

\BLOCO_ID|BANCO_REG|saidaA[22]~250\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[22]~250_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[30][22]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[26][22]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[22][22]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[18][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][22]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][22]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][22]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][22]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[22]~250_combout\);

\BLOCO_ID|BANCO_REG|registrador[19][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[22]~31_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[19][22]~q\);

\BLOCO_ID|BANCO_REG|registrador[23][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[22]~31_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[23][22]~q\);

\BLOCO_ID|BANCO_REG|registrador[27][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[22]~31_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[27][22]~q\);

\BLOCO_ID|BANCO_REG|registrador[31][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[22]~31_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[31][22]~q\);

\BLOCO_ID|BANCO_REG|saidaA[22]~251\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[22]~251_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[31][22]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[27][22]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[23][22]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[19][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][22]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][22]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][22]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][22]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[22]~251_combout\);

\BLOCO_ID|BANCO_REG|saidaA[22]~252\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[22]~252_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[22]~251_combout\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[22]~250_combout\ ) ) ) # ( 
-- \IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[22]~249_combout\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[22]~248_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[22]~248_combout\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[22]~249_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[22]~250_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[22]~251_combout\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[22]~252_combout\);

\BLOCO_ID|BANCO_REG|saidaA[22]~253\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[22]~253_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[11][22]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[10][22]~q\ ) ) ) # ( \IF_ID|DOUT\(21) 
-- & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[9][22]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[8][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][22]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][22]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][22]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][22]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[22]~253_combout\);

\BLOCO_ID|BANCO_REG|saidaA[22]~254\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[22]~254_combout\ = ( \BLOCO_ID|BANCO_REG|saidaA[22]~252_combout\ & ( \BLOCO_ID|BANCO_REG|saidaA[22]~253_combout\ & ( (((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & \BLOCO_ID|BANCO_REG|saidaA[22]~247_combout\)) # 
-- (\BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\)) # (\IF_ID|DOUT\(25)) ) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[22]~252_combout\ & ( \BLOCO_ID|BANCO_REG|saidaA[22]~253_combout\ & ( ((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[22]~247_combout\)) # (\BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\) ) ) ) # ( \BLOCO_ID|BANCO_REG|saidaA[22]~252_combout\ & ( !\BLOCO_ID|BANCO_REG|saidaA[22]~253_combout\ & ( ((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[22]~247_combout\)) # (\IF_ID|DOUT\(25)) ) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[22]~252_combout\ & ( !\BLOCO_ID|BANCO_REG|saidaA[22]~253_combout\ & ( (\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[22]~247_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010101010111011100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(25),
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~4_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~11_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[22]~247_combout\,
	datae => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[22]~252_combout\,
	dataf => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[22]~253_combout\,
	combout => \BLOCO_ID|BANCO_REG|saidaA[22]~254_combout\);

\ID_EX|DOUT[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|saidaA[22]~254_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(67));

\BLOCO_EX|Somador2|Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|Somador2|Add0~109_sumout\ = SUM(( \ID_EX|DOUT\(125) ) + ( \ID_EX|DOUT\(164) ) + ( \BLOCO_EX|Somador2|Add0~118\ ))
-- \BLOCO_EX|Somador2|Add0~110\ = CARRY(( \ID_EX|DOUT\(125) ) + ( \ID_EX|DOUT\(164) ) + ( \BLOCO_EX|Somador2|Add0~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ID_EX|ALT_INV_DOUT\(125),
	dataf => \ID_EX|ALT_INV_DOUT\(164),
	cin => \BLOCO_EX|Somador2|Add0~118\,
	sumout => \BLOCO_EX|Somador2|Add0~109_sumout\,
	cout => \BLOCO_EX|Somador2|Add0~110\);

\MUX_JR|saida_MUX[23]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_JR|saida_MUX[23]~29_combout\ = ( \BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( \BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( \BLOCO_EX|Somador2|Add0~109_sumout\ ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( \BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( 
-- \BLOCO_IF|Somador1|Add0~109_sumout\ ) ) ) # ( \BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( !\BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( \IF_ID|DOUT\(21) ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( !\BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( 
-- \BLOCO_ID|BANCO_REG|saidaA[23]~265_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_IF|Somador1|ALT_INV_Add0~109_sumout\,
	datab => \BLOCO_EX|Somador2|ALT_INV_Add0~109_sumout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[23]~265_combout\,
	datad => \IF_ID|ALT_INV_DOUT\(21),
	datae => \BLOCO_IF|PC_REG|ALT_INV_DOUT[26]~0_combout\,
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT[0]~1_combout\,
	combout => \MUX_JR|saida_MUX[23]~29_combout\);

\BLOCO_IF|PC_REG|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_JR|saida_MUX[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_IF|PC_REG|DOUT\(23));

\BLOCO_IF|Somador1|Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_IF|Somador1|Add0~109_sumout\ = SUM(( \BLOCO_IF|PC_REG|DOUT\(23) ) + ( GND ) + ( \BLOCO_IF|Somador1|Add0~118\ ))
-- \BLOCO_IF|Somador1|Add0~110\ = CARRY(( \BLOCO_IF|PC_REG|DOUT\(23) ) + ( GND ) + ( \BLOCO_IF|Somador1|Add0~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(23),
	cin => \BLOCO_IF|Somador1|Add0~118\,
	sumout => \BLOCO_IF|Somador1|Add0~109_sumout\,
	cout => \BLOCO_IF|Somador1|Add0~110\);

\IF_ID|DOUT[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_IF|Somador1|Add0~109_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|DOUT\(55));

\ID_EX|DOUT[164]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \IF_ID|DOUT\(55),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(164));

\EX_MEM|DOUT[203]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(164),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(203));

\MEM_WB|DOUT[139]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(203),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(139));

\EX_MEM|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(116),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(23));

\MEM_WB|DOUT[107]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(107));

\BLOCO_ID|BANCO_REG|registrador[0][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[23]~29_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[0][23]~q\);

\BLOCO_ID|BANCO_REG|registrador[4][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[23]~29_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[4][23]~q\);

\BLOCO_ID|BANCO_REG|registrador[8][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[23]~29_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[8][23]~q\);

\BLOCO_ID|BANCO_REG|saidaB[23]~115\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[23]~115_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[12][23]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[8][23]~q\ ) ) ) # ( \IF_ID|DOUT\(18) 
-- & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[4][23]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[0][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][23]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][23]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][23]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][23]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[23]~115_combout\);

\BLOCO_ID|BANCO_REG|registrador[1][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[23]~29_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[1][23]~q\);

\BLOCO_ID|BANCO_REG|registrador[5][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[23]~29_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[5][23]~q\);

\BLOCO_ID|BANCO_REG|registrador[9][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[23]~29_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[9][23]~q\);

\BLOCO_ID|BANCO_REG|registrador[13][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[23]~29_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[13][23]~q\);

\BLOCO_ID|BANCO_REG|saidaB[23]~116\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[23]~116_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[13][23]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[9][23]~q\ ) ) ) # ( \IF_ID|DOUT\(18) 
-- & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[5][23]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[1][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][23]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][23]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][23]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][23]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[23]~116_combout\);

\BLOCO_ID|BANCO_REG|registrador[2][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[23]~29_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[2][23]~q\);

\BLOCO_ID|BANCO_REG|registrador[6][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[23]~29_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[6][23]~q\);

\BLOCO_ID|BANCO_REG|registrador[10][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[23]~29_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[10][23]~q\);

\BLOCO_ID|BANCO_REG|registrador[14][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[23]~29_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[14][23]~q\);

\BLOCO_ID|BANCO_REG|saidaB[23]~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[23]~117_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[14][23]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[10][23]~q\ ) ) ) # ( \IF_ID|DOUT\(18) 
-- & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[6][23]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[2][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][23]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][23]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][23]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][23]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[23]~117_combout\);

\BLOCO_ID|BANCO_REG|registrador[3][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[23]~29_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[3][23]~q\);

\BLOCO_ID|BANCO_REG|registrador[7][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[23]~29_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[7][23]~q\);

\BLOCO_ID|BANCO_REG|registrador[11][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[23]~29_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[11][23]~q\);

\BLOCO_ID|BANCO_REG|registrador[15][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[23]~29_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[15][23]~q\);

\BLOCO_ID|BANCO_REG|saidaB[23]~118\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[23]~118_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[15][23]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[11][23]~q\ ) ) ) # ( \IF_ID|DOUT\(18) 
-- & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[7][23]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[3][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][23]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][23]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][23]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][23]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[23]~118_combout\);

\BLOCO_ID|BANCO_REG|saidaB[23]~119\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[23]~119_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|saidaB[23]~118_combout\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|saidaB[23]~117_combout\ ) ) ) # ( 
-- \IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|saidaB[23]~116_combout\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|saidaB[23]~115_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[23]~115_combout\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[23]~116_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[23]~117_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[23]~118_combout\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[23]~119_combout\);

\ID_EX|DOUT[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|saidaB[23]~119_combout\,
	sclr => \BLOCO_ID|BANCO_REG|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(36));

\EX_MEM|DOUT[87]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(36),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(87));

\BLOCO_MEM|RAM1|memRAM[0][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(87),
	ena => \BLOCO_MEM|RAM1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[0][23]~q\);

\BLOCO_MEM|RAM1|memRAM[8][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(87),
	ena => \BLOCO_MEM|RAM1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[8][23]~q\);

\BLOCO_MEM|RAM1|memRAM[4][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(87),
	ena => \BLOCO_MEM|RAM1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[4][23]~q\);

\BLOCO_MEM|RAM1|memRAM[12][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(87),
	ena => \BLOCO_MEM|RAM1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[12][23]~q\);

\BLOCO_MEM|RAM1|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux8~0_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[12][23]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[4][23]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[8][23]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[0][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][23]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][23]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][23]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][23]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux8~0_combout\);

\BLOCO_MEM|RAM1|memRAM[1][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(87),
	ena => \BLOCO_MEM|RAM1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[1][23]~q\);

\BLOCO_MEM|RAM1|memRAM[9][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(87),
	ena => \BLOCO_MEM|RAM1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[9][23]~q\);

\BLOCO_MEM|RAM1|memRAM[5][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(87),
	ena => \BLOCO_MEM|RAM1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[5][23]~q\);

\BLOCO_MEM|RAM1|memRAM[13][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(87),
	ena => \BLOCO_MEM|RAM1|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[13][23]~q\);

\BLOCO_MEM|RAM1|Mux8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux8~1_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[13][23]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[5][23]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[9][23]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[1][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][23]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][23]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][23]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][23]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux8~1_combout\);

\BLOCO_MEM|RAM1|memRAM[2][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(87),
	ena => \BLOCO_MEM|RAM1|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[2][23]~q\);

\BLOCO_MEM|RAM1|memRAM[10][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(87),
	ena => \BLOCO_MEM|RAM1|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[10][23]~q\);

\BLOCO_MEM|RAM1|memRAM[6][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(87),
	ena => \BLOCO_MEM|RAM1|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[6][23]~q\);

\BLOCO_MEM|RAM1|memRAM[14][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(87),
	ena => \BLOCO_MEM|RAM1|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[14][23]~q\);

\BLOCO_MEM|RAM1|Mux8~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux8~2_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[14][23]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[6][23]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[10][23]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[2][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][23]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][23]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][23]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][23]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux8~2_combout\);

\BLOCO_MEM|RAM1|memRAM[3][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(87),
	ena => \BLOCO_MEM|RAM1|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[3][23]~q\);

\BLOCO_MEM|RAM1|memRAM[11][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(87),
	ena => \BLOCO_MEM|RAM1|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[11][23]~q\);

\BLOCO_MEM|RAM1|memRAM[7][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(87),
	ena => \BLOCO_MEM|RAM1|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[7][23]~q\);

\BLOCO_MEM|RAM1|memRAM[15][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(87),
	ena => \BLOCO_MEM|RAM1|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[15][23]~q\);

\BLOCO_MEM|RAM1|Mux8~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux8~3_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[15][23]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[7][23]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[11][23]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[3][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][23]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][23]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][23]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][23]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux8~3_combout\);

\BLOCO_MEM|RAM1|Mux8~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux8~4_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux8~3_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux8~2_combout\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|Mux8~1_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux8~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux8~0_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux8~1_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux8~2_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux8~3_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux8~4_combout\);

\BLOCO_MEM|RAM1|memRAM[32][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(87),
	ena => \BLOCO_MEM|RAM1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[32][23]~q\);

\BLOCO_MEM|RAM1|memRAM[33][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(87),
	ena => \BLOCO_MEM|RAM1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[33][23]~q\);

\BLOCO_MEM|RAM1|memRAM[34][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(87),
	ena => \BLOCO_MEM|RAM1|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[34][23]~q\);

\BLOCO_MEM|RAM1|memRAM[35][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(87),
	ena => \BLOCO_MEM|RAM1|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[35][23]~q\);

\BLOCO_MEM|RAM1|Mux8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux8~5_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[35][23]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[34][23]~q\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[33][23]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[32][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][23]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][23]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][23]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][23]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux8~5_combout\);

\BLOCO_MEM|RAM1|memRAM[40][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(87),
	ena => \BLOCO_MEM|RAM1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[40][23]~q\);

\BLOCO_MEM|RAM1|memRAM[41][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(87),
	ena => \BLOCO_MEM|RAM1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[41][23]~q\);

\BLOCO_MEM|RAM1|memRAM[42][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(87),
	ena => \BLOCO_MEM|RAM1|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[42][23]~q\);

\BLOCO_MEM|RAM1|memRAM[43][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(87),
	ena => \BLOCO_MEM|RAM1|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[43][23]~q\);

\BLOCO_MEM|RAM1|Mux8~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux8~6_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[43][23]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[42][23]~q\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[41][23]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[40][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][23]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][23]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][23]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][23]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux8~6_combout\);

\BLOCO_MEM|RAM1|memRAM[36][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(87),
	ena => \BLOCO_MEM|RAM1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[36][23]~q\);

\BLOCO_MEM|RAM1|memRAM[37][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(87),
	ena => \BLOCO_MEM|RAM1|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[37][23]~q\);

\BLOCO_MEM|RAM1|memRAM[38][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(87),
	ena => \BLOCO_MEM|RAM1|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[38][23]~q\);

\BLOCO_MEM|RAM1|memRAM[39][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(87),
	ena => \BLOCO_MEM|RAM1|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[39][23]~q\);

\BLOCO_MEM|RAM1|Mux8~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux8~7_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[39][23]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[38][23]~q\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[37][23]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[36][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][23]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][23]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][23]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][23]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux8~7_combout\);

\BLOCO_MEM|RAM1|memRAM[44][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(87),
	ena => \BLOCO_MEM|RAM1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[44][23]~q\);

\BLOCO_MEM|RAM1|memRAM[45][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(87),
	ena => \BLOCO_MEM|RAM1|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[45][23]~q\);

\BLOCO_MEM|RAM1|memRAM[46][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(87),
	ena => \BLOCO_MEM|RAM1|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[46][23]~q\);

\BLOCO_MEM|RAM1|memRAM[47][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(87),
	ena => \BLOCO_MEM|RAM1|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[47][23]~q\);

\BLOCO_MEM|RAM1|Mux8~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux8~8_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[47][23]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[46][23]~q\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[45][23]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[44][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][23]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][23]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][23]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][23]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux8~8_combout\);

\BLOCO_MEM|RAM1|Mux8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux8~9_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux8~8_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux8~7_combout\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|Mux8~6_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux8~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux8~5_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux8~6_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux8~7_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux8~8_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux8~9_combout\);

\BLOCO_MEM|RAM1|memRAM[16][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(87),
	ena => \BLOCO_MEM|RAM1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[16][23]~q\);

\BLOCO_MEM|RAM1|memRAM[24][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(87),
	ena => \BLOCO_MEM|RAM1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[24][23]~q\);

\BLOCO_MEM|RAM1|memRAM[20][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(87),
	ena => \BLOCO_MEM|RAM1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[20][23]~q\);

\BLOCO_MEM|RAM1|memRAM[28][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(87),
	ena => \BLOCO_MEM|RAM1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[28][23]~q\);

\BLOCO_MEM|RAM1|Mux8~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux8~10_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[28][23]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[20][23]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[24][23]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[16][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][23]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][23]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][23]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][23]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux8~10_combout\);

\BLOCO_MEM|RAM1|memRAM[17][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(87),
	ena => \BLOCO_MEM|RAM1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[17][23]~q\);

\BLOCO_MEM|RAM1|memRAM[25][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(87),
	ena => \BLOCO_MEM|RAM1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[25][23]~q\);

\BLOCO_MEM|RAM1|memRAM[21][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(87),
	ena => \BLOCO_MEM|RAM1|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[21][23]~q\);

\BLOCO_MEM|RAM1|memRAM[29][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(87),
	ena => \BLOCO_MEM|RAM1|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[29][23]~q\);

\BLOCO_MEM|RAM1|Mux8~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux8~11_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[29][23]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[21][23]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[25][23]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[17][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][23]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][23]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][23]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][23]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux8~11_combout\);

\BLOCO_MEM|RAM1|memRAM[18][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(87),
	ena => \BLOCO_MEM|RAM1|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[18][23]~q\);

\BLOCO_MEM|RAM1|memRAM[26][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(87),
	ena => \BLOCO_MEM|RAM1|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[26][23]~q\);

\BLOCO_MEM|RAM1|memRAM[22][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(87),
	ena => \BLOCO_MEM|RAM1|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[22][23]~q\);

\BLOCO_MEM|RAM1|memRAM[30][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(87),
	ena => \BLOCO_MEM|RAM1|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[30][23]~q\);

\BLOCO_MEM|RAM1|Mux8~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux8~12_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[30][23]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[22][23]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[26][23]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[18][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][23]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][23]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][23]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][23]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux8~12_combout\);

\BLOCO_MEM|RAM1|memRAM[19][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(87),
	ena => \BLOCO_MEM|RAM1|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[19][23]~q\);

\BLOCO_MEM|RAM1|memRAM[27][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(87),
	ena => \BLOCO_MEM|RAM1|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[27][23]~q\);

\BLOCO_MEM|RAM1|memRAM[23][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(87),
	ena => \BLOCO_MEM|RAM1|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[23][23]~q\);

\BLOCO_MEM|RAM1|memRAM[31][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(87),
	ena => \BLOCO_MEM|RAM1|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[31][23]~q\);

\BLOCO_MEM|RAM1|Mux8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux8~13_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[31][23]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[23][23]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[27][23]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[19][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][23]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][23]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][23]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][23]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux8~13_combout\);

\BLOCO_MEM|RAM1|Mux8~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux8~14_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux8~13_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux8~12_combout\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|Mux8~11_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux8~10_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux8~10_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux8~11_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux8~12_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux8~13_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux8~14_combout\);

\BLOCO_MEM|RAM1|memRAM[48][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(87),
	ena => \BLOCO_MEM|RAM1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[48][23]~q\);

\BLOCO_MEM|RAM1|memRAM[56][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(87),
	ena => \BLOCO_MEM|RAM1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[56][23]~q\);

\BLOCO_MEM|RAM1|memRAM[52][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(87),
	ena => \BLOCO_MEM|RAM1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[52][23]~q\);

\BLOCO_MEM|RAM1|memRAM[60][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(87),
	ena => \BLOCO_MEM|RAM1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[60][23]~q\);

\BLOCO_MEM|RAM1|Mux8~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux8~15_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[60][23]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[52][23]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[56][23]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[48][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][23]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][23]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][23]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][23]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux8~15_combout\);

\BLOCO_MEM|RAM1|memRAM[49][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(87),
	ena => \BLOCO_MEM|RAM1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[49][23]~q\);

\BLOCO_MEM|RAM1|memRAM[57][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(87),
	ena => \BLOCO_MEM|RAM1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[57][23]~q\);

\BLOCO_MEM|RAM1|memRAM[53][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(87),
	ena => \BLOCO_MEM|RAM1|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[53][23]~q\);

\BLOCO_MEM|RAM1|memRAM[61][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(87),
	ena => \BLOCO_MEM|RAM1|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[61][23]~q\);

\BLOCO_MEM|RAM1|Mux8~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux8~16_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[61][23]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[53][23]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[57][23]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[49][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][23]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][23]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][23]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][23]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux8~16_combout\);

\BLOCO_MEM|RAM1|memRAM[50][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(87),
	ena => \BLOCO_MEM|RAM1|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[50][23]~q\);

\BLOCO_MEM|RAM1|memRAM[58][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(87),
	ena => \BLOCO_MEM|RAM1|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[58][23]~q\);

\BLOCO_MEM|RAM1|memRAM[54][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(87),
	ena => \BLOCO_MEM|RAM1|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[54][23]~q\);

\BLOCO_MEM|RAM1|memRAM[62][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(87),
	ena => \BLOCO_MEM|RAM1|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[62][23]~q\);

\BLOCO_MEM|RAM1|Mux8~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux8~17_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[62][23]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[54][23]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[58][23]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[50][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][23]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][23]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][23]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][23]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux8~17_combout\);

\BLOCO_MEM|RAM1|memRAM[51][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(87),
	ena => \BLOCO_MEM|RAM1|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[51][23]~q\);

\BLOCO_MEM|RAM1|memRAM[59][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(87),
	ena => \BLOCO_MEM|RAM1|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[59][23]~q\);

\BLOCO_MEM|RAM1|memRAM[55][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(87),
	ena => \BLOCO_MEM|RAM1|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[55][23]~q\);

\BLOCO_MEM|RAM1|memRAM[63][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(87),
	ena => \BLOCO_MEM|RAM1|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[63][23]~q\);

\BLOCO_MEM|RAM1|Mux8~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux8~18_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[63][23]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[55][23]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[59][23]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[51][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][23]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][23]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][23]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][23]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux8~18_combout\);

\BLOCO_MEM|RAM1|Mux8~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux8~19_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux8~18_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux8~17_combout\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|Mux8~16_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux8~15_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux8~15_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux8~16_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux8~17_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux8~18_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux8~19_combout\);

\BLOCO_MEM|RAM1|Mux8~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux8~20_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux8~19_combout\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux8~14_combout\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|Mux8~9_combout\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux8~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux8~4_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux8~9_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux8~14_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux8~19_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux8~20_combout\);

\BLOCO_MEM|RAM1|Dado_out[23]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Dado_out[23]~61_combout\ = (!\EX_MEM|DOUT\(162)) # (\BLOCO_MEM|RAM1|Mux8~20_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111011101110111011101110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|ALT_INV_DOUT\(162),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux8~20_combout\,
	combout => \BLOCO_MEM|RAM1|Dado_out[23]~61_combout\);

\MEM_WB|DOUT[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_MEM|RAM1|Dado_out[23]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(55));

\BLOCO_EX|ULA1|ULA23|Somador|cOut\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA23|Somador|cOut~combout\ = ( \BLOCO_EX|ULA1|ULA23|InverterOuNao|saida_MUX[0]~0_combout\ & ( ((!\BLOCO_EX|ULA1|ULA21|Somador|cOut~combout\ & ((\BLOCO_EX|ULA1|ULA22|InverterOuNao|saida_MUX[0]~0_combout\) # (\ID_EX|DOUT\(66)))) # 
-- (\BLOCO_EX|ULA1|ULA21|Somador|cOut~combout\ & (\ID_EX|DOUT\(66) & \BLOCO_EX|ULA1|ULA22|InverterOuNao|saida_MUX[0]~0_combout\))) # (\ID_EX|DOUT\(67)) ) ) # ( !\BLOCO_EX|ULA1|ULA23|InverterOuNao|saida_MUX[0]~0_combout\ & ( (\ID_EX|DOUT\(67) & 
-- ((!\BLOCO_EX|ULA1|ULA21|Somador|cOut~combout\ & ((\BLOCO_EX|ULA1|ULA22|InverterOuNao|saida_MUX[0]~0_combout\) # (\ID_EX|DOUT\(66)))) # (\BLOCO_EX|ULA1|ULA21|Somador|cOut~combout\ & (\ID_EX|DOUT\(66) & 
-- \BLOCO_EX|ULA1|ULA22|InverterOuNao|saida_MUX[0]~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101011001010111111111100000000001010110010101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_EX|ULA1|ULA21|Somador|ALT_INV_cOut~combout\,
	datab => \ID_EX|ALT_INV_DOUT\(66),
	datac => \BLOCO_EX|ULA1|ULA22|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datad => \ID_EX|ALT_INV_DOUT\(67),
	datae => \BLOCO_EX|ULA1|ULA23|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \BLOCO_EX|ULA1|ULA23|Somador|cOut~combout\);

\BLOCO_EX|ULA1|ULA24|InverterOuNao|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA24|InverterOuNao|saida_MUX[0]~0_combout\ = !\ID_EX|DOUT\(2) $ (((!\ID_EX|DOUT\(180) & ((!\ID_EX|DOUT\(36)))) # (\ID_EX|DOUT\(180) & (!\ID_EX|DOUT\(125)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011010011010010101101001101001010110100110100101011010011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(2),
	datab => \ID_EX|ALT_INV_DOUT\(180),
	datac => \ID_EX|ALT_INV_DOUT\(125),
	datad => \ID_EX|ALT_INV_DOUT\(36),
	combout => \BLOCO_EX|ULA1|ULA24|InverterOuNao|saida_MUX[0]~0_combout\);

\BLOCO_EX|ULA1|ULA24|MuxOperacao|MUX_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA24|MuxOperacao|MUX_OUT[0]~0_combout\ = ( \ID_EX|DOUT\(0) & ( (!\ID_EX|DOUT\(1) & ((\BLOCO_EX|ULA1|ULA24|InverterOuNao|saida_MUX[0]~0_combout\) # (\ID_EX|DOUT\(68)))) ) ) # ( !\ID_EX|DOUT\(0) & ( (!\ID_EX|DOUT\(1) & (((\ID_EX|DOUT\(68) & 
-- \BLOCO_EX|ULA1|ULA24|InverterOuNao|saida_MUX[0]~0_combout\)))) # (\ID_EX|DOUT\(1) & (!\BLOCO_EX|ULA1|ULA23|Somador|cOut~combout\ $ (!\ID_EX|DOUT\(68) $ (\BLOCO_EX|ULA1|ULA24|InverterOuNao|saida_MUX[0]~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101101001001111110000000000000011011010010011111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_EX|ULA1|ULA23|Somador|ALT_INV_cOut~combout\,
	datab => \ID_EX|ALT_INV_DOUT\(68),
	datac => \BLOCO_EX|ULA1|ULA24|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datad => \ID_EX|ALT_INV_DOUT\(1),
	datae => \ID_EX|ALT_INV_DOUT\(0),
	combout => \BLOCO_EX|ULA1|ULA24|MuxOperacao|MUX_OUT[0]~0_combout\);

\MEM_WB|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_EX|ULA1|ULA24|MuxOperacao|MUX_OUT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(23));

\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[23]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[23]~29_combout\ = ( \MEM_WB|DOUT\(55) & ( \MEM_WB|DOUT\(23) & ( (!\MEM_WB|DOUT\(69)) # ((!\MEM_WB|DOUT\(68) & (\MEM_WB|DOUT\(139))) # (\MEM_WB|DOUT\(68) & ((\MEM_WB|DOUT\(107))))) ) ) ) # ( !\MEM_WB|DOUT\(55) & ( 
-- \MEM_WB|DOUT\(23) & ( (!\MEM_WB|DOUT\(68) & ((!\MEM_WB|DOUT\(69)) # ((\MEM_WB|DOUT\(139))))) # (\MEM_WB|DOUT\(68) & (\MEM_WB|DOUT\(69) & ((\MEM_WB|DOUT\(107))))) ) ) ) # ( \MEM_WB|DOUT\(55) & ( !\MEM_WB|DOUT\(23) & ( (!\MEM_WB|DOUT\(68) & 
-- (\MEM_WB|DOUT\(69) & (\MEM_WB|DOUT\(139)))) # (\MEM_WB|DOUT\(68) & ((!\MEM_WB|DOUT\(69)) # ((\MEM_WB|DOUT\(107))))) ) ) ) # ( !\MEM_WB|DOUT\(55) & ( !\MEM_WB|DOUT\(23) & ( (\MEM_WB|DOUT\(69) & ((!\MEM_WB|DOUT\(68) & (\MEM_WB|DOUT\(139))) # 
-- (\MEM_WB|DOUT\(68) & ((\MEM_WB|DOUT\(107)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(68),
	datab => \MEM_WB|ALT_INV_DOUT\(69),
	datac => \MEM_WB|ALT_INV_DOUT\(139),
	datad => \MEM_WB|ALT_INV_DOUT\(107),
	datae => \MEM_WB|ALT_INV_DOUT\(55),
	dataf => \MEM_WB|ALT_INV_DOUT\(23),
	combout => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[23]~29_combout\);

\BLOCO_ID|BANCO_REG|registrador[12][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[23]~29_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[12][23]~q\);

\BLOCO_ID|BANCO_REG|saidaA[23]~255\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[23]~255_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[15][23]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[14][23]~q\ ) ) ) # ( \IF_ID|DOUT\(21) 
-- & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[13][23]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[12][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][23]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][23]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][23]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][23]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[23]~255_combout\);

\BLOCO_ID|BANCO_REG|saidaA[23]~256\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[23]~256_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[7][23]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[6][23]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & 
-- ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[5][23]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[4][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][23]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][23]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][23]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][23]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[23]~256_combout\);

\BLOCO_ID|BANCO_REG|saidaA[23]~257\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[23]~257_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[3][23]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[2][23]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & 
-- ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[1][23]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[0][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][23]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][23]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][23]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][23]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[23]~257_combout\);

\BLOCO_ID|BANCO_REG|saidaA[23]~258\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[23]~258_combout\ = ( \BLOCO_ID|BANCO_REG|saidaA[23]~257_combout\ & ( (!\IF_ID|DOUT\(24) & ((!\IF_ID|DOUT\(23)) # ((\BLOCO_ID|BANCO_REG|saidaA[23]~256_combout\)))) # (\IF_ID|DOUT\(24) & 
-- (((\BLOCO_ID|BANCO_REG|saidaA[23]~255_combout\)))) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[23]~257_combout\ & ( (!\IF_ID|DOUT\(24) & (\IF_ID|DOUT\(23) & ((\BLOCO_ID|BANCO_REG|saidaA[23]~256_combout\)))) # (\IF_ID|DOUT\(24) & 
-- (((\BLOCO_ID|BANCO_REG|saidaA[23]~255_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111100011011010111100000101001001111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(24),
	datab => \IF_ID|ALT_INV_DOUT\(23),
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[23]~255_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[23]~256_combout\,
	datae => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[23]~257_combout\,
	combout => \BLOCO_ID|BANCO_REG|saidaA[23]~258_combout\);

\BLOCO_ID|BANCO_REG|registrador[16][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[23]~29_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[16][23]~q\);

\BLOCO_ID|BANCO_REG|registrador[20][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[23]~29_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[20][23]~q\);

\BLOCO_ID|BANCO_REG|registrador[24][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[23]~29_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[24][23]~q\);

\BLOCO_ID|BANCO_REG|registrador[28][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[23]~29_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[28][23]~q\);

\BLOCO_ID|BANCO_REG|saidaA[23]~259\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[23]~259_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[28][23]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[24][23]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[20][23]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[16][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][23]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][23]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][23]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][23]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[23]~259_combout\);

\BLOCO_ID|BANCO_REG|registrador[17][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[23]~29_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[17][23]~q\);

\BLOCO_ID|BANCO_REG|registrador[21][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[23]~29_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[21][23]~q\);

\BLOCO_ID|BANCO_REG|registrador[25][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[23]~29_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[25][23]~q\);

\BLOCO_ID|BANCO_REG|registrador[29][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[23]~29_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[29][23]~q\);

\BLOCO_ID|BANCO_REG|saidaA[23]~260\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[23]~260_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[29][23]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[25][23]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[21][23]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[17][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][23]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][23]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][23]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][23]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[23]~260_combout\);

\BLOCO_ID|BANCO_REG|registrador[18][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[23]~29_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[18][23]~q\);

\BLOCO_ID|BANCO_REG|registrador[22][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[23]~29_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[22][23]~q\);

\BLOCO_ID|BANCO_REG|registrador[26][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[23]~29_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[26][23]~q\);

\BLOCO_ID|BANCO_REG|registrador[30][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[23]~29_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[30][23]~q\);

\BLOCO_ID|BANCO_REG|saidaA[23]~261\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[23]~261_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[30][23]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[26][23]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[22][23]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[18][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][23]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][23]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][23]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][23]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[23]~261_combout\);

\BLOCO_ID|BANCO_REG|registrador[19][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[23]~29_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[19][23]~q\);

\BLOCO_ID|BANCO_REG|registrador[23][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[23]~29_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[23][23]~q\);

\BLOCO_ID|BANCO_REG|registrador[27][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[23]~29_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[27][23]~q\);

\BLOCO_ID|BANCO_REG|registrador[31][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[23]~29_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[31][23]~q\);

\BLOCO_ID|BANCO_REG|saidaA[23]~262\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[23]~262_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[31][23]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[27][23]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[23][23]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[19][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][23]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][23]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][23]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][23]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[23]~262_combout\);

\BLOCO_ID|BANCO_REG|saidaA[23]~263\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[23]~263_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[23]~262_combout\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[23]~261_combout\ ) ) ) # ( 
-- \IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[23]~260_combout\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[23]~259_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[23]~259_combout\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[23]~260_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[23]~261_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[23]~262_combout\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[23]~263_combout\);

\BLOCO_ID|BANCO_REG|saidaA[23]~264\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[23]~264_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[11][23]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[10][23]~q\ ) ) ) # ( \IF_ID|DOUT\(21) 
-- & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[9][23]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[8][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][23]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][23]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][23]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][23]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[23]~264_combout\);

\BLOCO_ID|BANCO_REG|saidaA[23]~265\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[23]~265_combout\ = ( \BLOCO_ID|BANCO_REG|saidaA[23]~263_combout\ & ( \BLOCO_ID|BANCO_REG|saidaA[23]~264_combout\ & ( (((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & \BLOCO_ID|BANCO_REG|saidaA[23]~258_combout\)) # 
-- (\BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\)) # (\IF_ID|DOUT\(25)) ) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[23]~263_combout\ & ( \BLOCO_ID|BANCO_REG|saidaA[23]~264_combout\ & ( ((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[23]~258_combout\)) # (\BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\) ) ) ) # ( \BLOCO_ID|BANCO_REG|saidaA[23]~263_combout\ & ( !\BLOCO_ID|BANCO_REG|saidaA[23]~264_combout\ & ( ((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[23]~258_combout\)) # (\IF_ID|DOUT\(25)) ) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[23]~263_combout\ & ( !\BLOCO_ID|BANCO_REG|saidaA[23]~264_combout\ & ( (\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[23]~258_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010101010111011100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(25),
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~4_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~11_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[23]~258_combout\,
	datae => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[23]~263_combout\,
	dataf => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[23]~264_combout\,
	combout => \BLOCO_ID|BANCO_REG|saidaA[23]~265_combout\);

\ID_EX|DOUT[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|saidaA[23]~265_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(68));

\BLOCO_EX|ULA1|ULA24|Somador|saida~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA24|Somador|saida~0_combout\ = ( \ID_EX|DOUT\(36) & ( !\ID_EX|DOUT\(68) $ (!\ID_EX|DOUT\(2) $ (((!\ID_EX|DOUT\(180)) # (\ID_EX|DOUT\(125))))) ) ) # ( !\ID_EX|DOUT\(36) & ( !\ID_EX|DOUT\(68) $ (!\ID_EX|DOUT\(2) $ (((\ID_EX|DOUT\(180) & 
-- \ID_EX|DOUT\(125))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001101001100101101001100101100110011010011001011010011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(68),
	datab => \ID_EX|ALT_INV_DOUT\(2),
	datac => \ID_EX|ALT_INV_DOUT\(180),
	datad => \ID_EX|ALT_INV_DOUT\(125),
	datae => \ID_EX|ALT_INV_DOUT\(36),
	combout => \BLOCO_EX|ULA1|ULA24|Somador|saida~0_combout\);

\BLOCO_EX|ULA1|ULA24|Somador|cOut~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA24|Somador|cOut~0_combout\ = ( \BLOCO_EX|ULA1|ULA23|InverterOuNao|saida_MUX[0]~0_combout\ & ( \BLOCO_EX|ULA1|ULA24|Somador|saida~0_combout\ & ( ((!\BLOCO_EX|ULA1|ULA21|Somador|cOut~combout\ & 
-- ((\BLOCO_EX|ULA1|ULA22|InverterOuNao|saida_MUX[0]~0_combout\) # (\ID_EX|DOUT\(66)))) # (\BLOCO_EX|ULA1|ULA21|Somador|cOut~combout\ & (\ID_EX|DOUT\(66) & \BLOCO_EX|ULA1|ULA22|InverterOuNao|saida_MUX[0]~0_combout\))) # (\ID_EX|DOUT\(67)) ) ) ) # ( 
-- !\BLOCO_EX|ULA1|ULA23|InverterOuNao|saida_MUX[0]~0_combout\ & ( \BLOCO_EX|ULA1|ULA24|Somador|saida~0_combout\ & ( (\ID_EX|DOUT\(67) & ((!\BLOCO_EX|ULA1|ULA21|Somador|cOut~combout\ & ((\BLOCO_EX|ULA1|ULA22|InverterOuNao|saida_MUX[0]~0_combout\) # 
-- (\ID_EX|DOUT\(66)))) # (\BLOCO_EX|ULA1|ULA21|Somador|cOut~combout\ & (\ID_EX|DOUT\(66) & \BLOCO_EX|ULA1|ULA22|InverterOuNao|saida_MUX[0]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001010110010101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_EX|ULA1|ULA21|Somador|ALT_INV_cOut~combout\,
	datab => \ID_EX|ALT_INV_DOUT\(66),
	datac => \BLOCO_EX|ULA1|ULA22|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datad => \ID_EX|ALT_INV_DOUT\(67),
	datae => \BLOCO_EX|ULA1|ULA23|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	dataf => \BLOCO_EX|ULA1|ULA24|Somador|ALT_INV_saida~0_combout\,
	combout => \BLOCO_EX|ULA1|ULA24|Somador|cOut~0_combout\);

\BLOCO_EX|ULA1|ULA24|Somador|cOut~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA24|Somador|cOut~1_combout\ = ( \ID_EX|DOUT\(36) & ( (\ID_EX|DOUT\(68) & (!\ID_EX|DOUT\(2) $ (((\ID_EX|DOUT\(180) & !\ID_EX|DOUT\(125)))))) ) ) # ( !\ID_EX|DOUT\(36) & ( (\ID_EX|DOUT\(68) & (!\ID_EX|DOUT\(2) $ (((!\ID_EX|DOUT\(180)) # 
-- (!\ID_EX|DOUT\(125)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010100010000010100010000010001000101000100000101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(68),
	datab => \ID_EX|ALT_INV_DOUT\(2),
	datac => \ID_EX|ALT_INV_DOUT\(180),
	datad => \ID_EX|ALT_INV_DOUT\(125),
	datae => \ID_EX|ALT_INV_DOUT\(36),
	combout => \BLOCO_EX|ULA1|ULA24|Somador|cOut~1_combout\);

\BLOCO_EX|Somador2|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|Somador2|Add0~1_sumout\ = SUM(( \ID_EX|DOUT\(125) ) + ( \ID_EX|DOUT\(165) ) + ( \BLOCO_EX|Somador2|Add0~110\ ))
-- \BLOCO_EX|Somador2|Add0~2\ = CARRY(( \ID_EX|DOUT\(125) ) + ( \ID_EX|DOUT\(165) ) + ( \BLOCO_EX|Somador2|Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ID_EX|ALT_INV_DOUT\(125),
	dataf => \ID_EX|ALT_INV_DOUT\(165),
	cin => \BLOCO_EX|Somador2|Add0~110\,
	sumout => \BLOCO_EX|Somador2|Add0~1_sumout\,
	cout => \BLOCO_EX|Somador2|Add0~2\);

\MUX_JR|saida_MUX[24]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_JR|saida_MUX[24]~0_combout\ = ( \BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( \BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( \BLOCO_EX|Somador2|Add0~1_sumout\ ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( \BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( 
-- \BLOCO_IF|Somador1|Add0~1_sumout\ ) ) ) # ( \BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( !\BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( \IF_ID|DOUT\(22) ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( !\BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( 
-- \BLOCO_ID|BANCO_REG|saidaA[24]~276_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_IF|Somador1|ALT_INV_Add0~1_sumout\,
	datab => \BLOCO_EX|Somador2|ALT_INV_Add0~1_sumout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~276_combout\,
	datad => \IF_ID|ALT_INV_DOUT\(22),
	datae => \BLOCO_IF|PC_REG|ALT_INV_DOUT[26]~0_combout\,
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT[0]~1_combout\,
	combout => \MUX_JR|saida_MUX[24]~0_combout\);

\BLOCO_IF|PC_REG|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_JR|saida_MUX[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_IF|PC_REG|DOUT\(24));

\BLOCO_IF|Somador1|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_IF|Somador1|Add0~1_sumout\ = SUM(( \BLOCO_IF|PC_REG|DOUT\(24) ) + ( GND ) + ( \BLOCO_IF|Somador1|Add0~110\ ))
-- \BLOCO_IF|Somador1|Add0~2\ = CARRY(( \BLOCO_IF|PC_REG|DOUT\(24) ) + ( GND ) + ( \BLOCO_IF|Somador1|Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(24),
	cin => \BLOCO_IF|Somador1|Add0~110\,
	sumout => \BLOCO_IF|Somador1|Add0~1_sumout\,
	cout => \BLOCO_IF|Somador1|Add0~2\);

\IF_ID|DOUT[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_IF|Somador1|Add0~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|DOUT\(56));

\ID_EX|DOUT[165]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \IF_ID|DOUT\(56),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(165));

\EX_MEM|DOUT[204]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(165),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(204));

\MEM_WB|DOUT[140]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(204),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(140));

\BLOCO_ID|BANCO_REG|registrador[0][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[24]~0_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[0][24]~q\);

\BLOCO_ID|BANCO_REG|registrador[1][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[24]~0_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[1][24]~q\);

\BLOCO_ID|BANCO_REG|registrador[2][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[24]~0_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[2][24]~q\);

\BLOCO_ID|BANCO_REG|registrador[3][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[24]~0_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[3][24]~q\);

\BLOCO_ID|BANCO_REG|saidaB[24]~120\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[24]~120_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[3][24]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[2][24]~q\ ) ) ) # ( \IF_ID|DOUT\(16) & 
-- ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[1][24]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[0][24]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][24]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][24]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][24]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][24]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[24]~120_combout\);

\BLOCO_ID|BANCO_REG|registrador[4][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[24]~0_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[4][24]~q\);

\BLOCO_ID|BANCO_REG|registrador[5][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[24]~0_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[5][24]~q\);

\BLOCO_ID|BANCO_REG|registrador[6][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[24]~0_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[6][24]~q\);

\BLOCO_ID|BANCO_REG|registrador[7][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[24]~0_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[7][24]~q\);

\BLOCO_ID|BANCO_REG|saidaB[24]~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[24]~121_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[7][24]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[6][24]~q\ ) ) ) # ( \IF_ID|DOUT\(16) & 
-- ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[5][24]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[4][24]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][24]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][24]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][24]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][24]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[24]~121_combout\);

\BLOCO_ID|BANCO_REG|registrador[8][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[24]~0_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[8][24]~q\);

\BLOCO_ID|BANCO_REG|registrador[9][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[24]~0_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[9][24]~q\);

\BLOCO_ID|BANCO_REG|registrador[10][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[24]~0_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[10][24]~q\);

\BLOCO_ID|BANCO_REG|registrador[11][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[24]~0_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[11][24]~q\);

\BLOCO_ID|BANCO_REG|saidaB[24]~122\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[24]~122_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[11][24]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[10][24]~q\ ) ) ) # ( \IF_ID|DOUT\(16) 
-- & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[9][24]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[8][24]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][24]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][24]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][24]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][24]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[24]~122_combout\);

\BLOCO_ID|BANCO_REG|registrador[13][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[24]~0_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[13][24]~q\);

\BLOCO_ID|BANCO_REG|registrador[14][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[24]~0_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[14][24]~q\);

\BLOCO_ID|BANCO_REG|registrador[15][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[24]~0_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[15][24]~q\);

\BLOCO_ID|BANCO_REG|saidaB[24]~123\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[24]~123_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[15][24]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[14][24]~q\ ) ) ) # ( \IF_ID|DOUT\(16) 
-- & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[13][24]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[12][24]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][24]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][24]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][24]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][24]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[24]~123_combout\);

\BLOCO_ID|BANCO_REG|saidaB[24]~124\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[24]~124_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|saidaB[24]~123_combout\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|saidaB[24]~122_combout\ ) ) ) # ( 
-- \IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|saidaB[24]~121_combout\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|saidaB[24]~120_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[24]~120_combout\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[24]~121_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[24]~122_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[24]~123_combout\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[24]~124_combout\);

\ID_EX|DOUT[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|saidaB[24]~124_combout\,
	sclr => \BLOCO_ID|BANCO_REG|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(37));

\EX_MEM|DOUT[88]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(37),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(88));

\BLOCO_MEM|RAM1|memRAM[0][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(88),
	ena => \BLOCO_MEM|RAM1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[0][24]~q\);

\BLOCO_MEM|RAM1|memRAM[32][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(88),
	ena => \BLOCO_MEM|RAM1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[32][24]~q\);

\BLOCO_MEM|RAM1|memRAM[16][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(88),
	ena => \BLOCO_MEM|RAM1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[16][24]~q\);

\BLOCO_MEM|RAM1|memRAM[48][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(88),
	ena => \BLOCO_MEM|RAM1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[48][24]~q\);

\BLOCO_MEM|RAM1|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux7~0_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[48][24]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[16][24]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[32][24]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[0][24]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][24]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][24]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][24]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][24]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux7~0_combout\);

\BLOCO_MEM|RAM1|memRAM[8][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(88),
	ena => \BLOCO_MEM|RAM1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[8][24]~q\);

\BLOCO_MEM|RAM1|memRAM[40][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(88),
	ena => \BLOCO_MEM|RAM1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[40][24]~q\);

\BLOCO_MEM|RAM1|memRAM[24][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(88),
	ena => \BLOCO_MEM|RAM1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[24][24]~q\);

\BLOCO_MEM|RAM1|memRAM[56][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(88),
	ena => \BLOCO_MEM|RAM1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[56][24]~q\);

\BLOCO_MEM|RAM1|Mux7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux7~1_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[56][24]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[24][24]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[40][24]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[8][24]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][24]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][24]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][24]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][24]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux7~1_combout\);

\BLOCO_MEM|RAM1|memRAM[4][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(88),
	ena => \BLOCO_MEM|RAM1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[4][24]~q\);

\BLOCO_MEM|RAM1|memRAM[36][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(88),
	ena => \BLOCO_MEM|RAM1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[36][24]~q\);

\BLOCO_MEM|RAM1|memRAM[20][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(88),
	ena => \BLOCO_MEM|RAM1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[20][24]~q\);

\BLOCO_MEM|RAM1|memRAM[52][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(88),
	ena => \BLOCO_MEM|RAM1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[52][24]~q\);

\BLOCO_MEM|RAM1|Mux7~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux7~2_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[52][24]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[20][24]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[36][24]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[4][24]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][24]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][24]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][24]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][24]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux7~2_combout\);

\BLOCO_MEM|RAM1|memRAM[12][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(88),
	ena => \BLOCO_MEM|RAM1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[12][24]~q\);

\BLOCO_MEM|RAM1|memRAM[44][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(88),
	ena => \BLOCO_MEM|RAM1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[44][24]~q\);

\BLOCO_MEM|RAM1|memRAM[28][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(88),
	ena => \BLOCO_MEM|RAM1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[28][24]~q\);

\BLOCO_MEM|RAM1|memRAM[60][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(88),
	ena => \BLOCO_MEM|RAM1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[60][24]~q\);

\BLOCO_MEM|RAM1|Mux7~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux7~3_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[60][24]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[28][24]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[44][24]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[12][24]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][24]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][24]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][24]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][24]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux7~3_combout\);

\BLOCO_MEM|RAM1|Mux7~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux7~4_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux7~3_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux7~2_combout\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|Mux7~1_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux7~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux7~0_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux7~1_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux7~2_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux7~3_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux7~4_combout\);

\BLOCO_MEM|RAM1|memRAM[1][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(88),
	ena => \BLOCO_MEM|RAM1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[1][24]~q\);

\BLOCO_MEM|RAM1|memRAM[33][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(88),
	ena => \BLOCO_MEM|RAM1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[33][24]~q\);

\BLOCO_MEM|RAM1|memRAM[17][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(88),
	ena => \BLOCO_MEM|RAM1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[17][24]~q\);

\BLOCO_MEM|RAM1|memRAM[49][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(88),
	ena => \BLOCO_MEM|RAM1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[49][24]~q\);

\BLOCO_MEM|RAM1|Mux7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux7~5_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[49][24]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[17][24]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[33][24]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[1][24]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][24]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][24]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][24]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][24]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux7~5_combout\);

\BLOCO_MEM|RAM1|memRAM[9][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(88),
	ena => \BLOCO_MEM|RAM1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[9][24]~q\);

\BLOCO_MEM|RAM1|memRAM[41][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(88),
	ena => \BLOCO_MEM|RAM1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[41][24]~q\);

\BLOCO_MEM|RAM1|memRAM[25][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(88),
	ena => \BLOCO_MEM|RAM1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[25][24]~q\);

\BLOCO_MEM|RAM1|memRAM[57][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(88),
	ena => \BLOCO_MEM|RAM1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[57][24]~q\);

\BLOCO_MEM|RAM1|Mux7~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux7~6_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[57][24]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[25][24]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[41][24]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[9][24]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][24]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][24]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][24]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][24]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux7~6_combout\);

\BLOCO_MEM|RAM1|memRAM[5][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(88),
	ena => \BLOCO_MEM|RAM1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[5][24]~q\);

\BLOCO_MEM|RAM1|memRAM[37][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(88),
	ena => \BLOCO_MEM|RAM1|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[37][24]~q\);

\BLOCO_MEM|RAM1|memRAM[21][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(88),
	ena => \BLOCO_MEM|RAM1|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[21][24]~q\);

\BLOCO_MEM|RAM1|memRAM[53][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(88),
	ena => \BLOCO_MEM|RAM1|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[53][24]~q\);

\BLOCO_MEM|RAM1|Mux7~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux7~7_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[53][24]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[21][24]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[37][24]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[5][24]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][24]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][24]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][24]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][24]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux7~7_combout\);

\BLOCO_MEM|RAM1|memRAM[13][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(88),
	ena => \BLOCO_MEM|RAM1|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[13][24]~q\);

\BLOCO_MEM|RAM1|memRAM[45][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(88),
	ena => \BLOCO_MEM|RAM1|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[45][24]~q\);

\BLOCO_MEM|RAM1|memRAM[29][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(88),
	ena => \BLOCO_MEM|RAM1|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[29][24]~q\);

\BLOCO_MEM|RAM1|memRAM[61][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(88),
	ena => \BLOCO_MEM|RAM1|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[61][24]~q\);

\BLOCO_MEM|RAM1|Mux7~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux7~8_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[61][24]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[29][24]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[45][24]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[13][24]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][24]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][24]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][24]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][24]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux7~8_combout\);

\BLOCO_MEM|RAM1|Mux7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux7~9_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux7~8_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux7~7_combout\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|Mux7~6_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux7~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux7~5_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux7~6_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux7~7_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux7~8_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux7~9_combout\);

\BLOCO_MEM|RAM1|memRAM[2][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(88),
	ena => \BLOCO_MEM|RAM1|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[2][24]~q\);

\BLOCO_MEM|RAM1|memRAM[34][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(88),
	ena => \BLOCO_MEM|RAM1|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[34][24]~q\);

\BLOCO_MEM|RAM1|memRAM[18][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(88),
	ena => \BLOCO_MEM|RAM1|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[18][24]~q\);

\BLOCO_MEM|RAM1|memRAM[50][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(88),
	ena => \BLOCO_MEM|RAM1|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[50][24]~q\);

\BLOCO_MEM|RAM1|Mux7~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux7~10_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[50][24]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[18][24]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[34][24]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[2][24]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][24]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][24]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][24]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][24]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux7~10_combout\);

\BLOCO_MEM|RAM1|memRAM[10][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(88),
	ena => \BLOCO_MEM|RAM1|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[10][24]~q\);

\BLOCO_MEM|RAM1|memRAM[42][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(88),
	ena => \BLOCO_MEM|RAM1|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[42][24]~q\);

\BLOCO_MEM|RAM1|memRAM[26][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(88),
	ena => \BLOCO_MEM|RAM1|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[26][24]~q\);

\BLOCO_MEM|RAM1|memRAM[58][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(88),
	ena => \BLOCO_MEM|RAM1|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[58][24]~q\);

\BLOCO_MEM|RAM1|Mux7~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux7~11_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[58][24]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[26][24]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[42][24]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[10][24]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][24]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][24]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][24]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][24]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux7~11_combout\);

\BLOCO_MEM|RAM1|memRAM[6][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(88),
	ena => \BLOCO_MEM|RAM1|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[6][24]~q\);

\BLOCO_MEM|RAM1|memRAM[38][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(88),
	ena => \BLOCO_MEM|RAM1|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[38][24]~q\);

\BLOCO_MEM|RAM1|memRAM[22][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(88),
	ena => \BLOCO_MEM|RAM1|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[22][24]~q\);

\BLOCO_MEM|RAM1|memRAM[54][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(88),
	ena => \BLOCO_MEM|RAM1|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[54][24]~q\);

\BLOCO_MEM|RAM1|Mux7~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux7~12_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[54][24]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[22][24]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[38][24]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[6][24]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][24]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][24]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][24]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][24]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux7~12_combout\);

\BLOCO_MEM|RAM1|memRAM[14][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(88),
	ena => \BLOCO_MEM|RAM1|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[14][24]~q\);

\BLOCO_MEM|RAM1|memRAM[46][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(88),
	ena => \BLOCO_MEM|RAM1|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[46][24]~q\);

\BLOCO_MEM|RAM1|memRAM[30][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(88),
	ena => \BLOCO_MEM|RAM1|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[30][24]~q\);

\BLOCO_MEM|RAM1|memRAM[62][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(88),
	ena => \BLOCO_MEM|RAM1|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[62][24]~q\);

\BLOCO_MEM|RAM1|Mux7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux7~13_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[62][24]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[30][24]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[46][24]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[14][24]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][24]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][24]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][24]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][24]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux7~13_combout\);

\BLOCO_MEM|RAM1|Mux7~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux7~14_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux7~13_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux7~12_combout\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|Mux7~11_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux7~10_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux7~10_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux7~11_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux7~12_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux7~13_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux7~14_combout\);

\BLOCO_MEM|RAM1|memRAM[3][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(88),
	ena => \BLOCO_MEM|RAM1|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[3][24]~q\);

\BLOCO_MEM|RAM1|memRAM[35][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(88),
	ena => \BLOCO_MEM|RAM1|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[35][24]~q\);

\BLOCO_MEM|RAM1|memRAM[7][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(88),
	ena => \BLOCO_MEM|RAM1|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[7][24]~q\);

\BLOCO_MEM|RAM1|memRAM[39][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(88),
	ena => \BLOCO_MEM|RAM1|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[39][24]~q\);

\BLOCO_MEM|RAM1|Mux7~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux7~15_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[39][24]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[7][24]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[35][24]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[3][24]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][24]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][24]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][24]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][24]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux7~15_combout\);

\BLOCO_MEM|RAM1|memRAM[11][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(88),
	ena => \BLOCO_MEM|RAM1|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[11][24]~q\);

\BLOCO_MEM|RAM1|memRAM[43][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(88),
	ena => \BLOCO_MEM|RAM1|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[43][24]~q\);

\BLOCO_MEM|RAM1|memRAM[15][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(88),
	ena => \BLOCO_MEM|RAM1|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[15][24]~q\);

\BLOCO_MEM|RAM1|memRAM[47][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(88),
	ena => \BLOCO_MEM|RAM1|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[47][24]~q\);

\BLOCO_MEM|RAM1|Mux7~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux7~16_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[47][24]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[15][24]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[43][24]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[11][24]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][24]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][24]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][24]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][24]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux7~16_combout\);

\BLOCO_MEM|RAM1|memRAM[19][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(88),
	ena => \BLOCO_MEM|RAM1|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[19][24]~q\);

\BLOCO_MEM|RAM1|memRAM[51][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(88),
	ena => \BLOCO_MEM|RAM1|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[51][24]~q\);

\BLOCO_MEM|RAM1|memRAM[23][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(88),
	ena => \BLOCO_MEM|RAM1|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[23][24]~q\);

\BLOCO_MEM|RAM1|memRAM[55][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(88),
	ena => \BLOCO_MEM|RAM1|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[55][24]~q\);

\BLOCO_MEM|RAM1|Mux7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux7~17_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[55][24]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[23][24]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[51][24]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[19][24]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][24]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][24]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][24]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][24]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux7~17_combout\);

\BLOCO_MEM|RAM1|memRAM[27][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(88),
	ena => \BLOCO_MEM|RAM1|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[27][24]~q\);

\BLOCO_MEM|RAM1|memRAM[59][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(88),
	ena => \BLOCO_MEM|RAM1|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[59][24]~q\);

\BLOCO_MEM|RAM1|memRAM[31][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(88),
	ena => \BLOCO_MEM|RAM1|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[31][24]~q\);

\BLOCO_MEM|RAM1|memRAM[63][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(88),
	ena => \BLOCO_MEM|RAM1|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[63][24]~q\);

\BLOCO_MEM|RAM1|Mux7~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux7~18_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[63][24]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[31][24]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[59][24]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[27][24]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][24]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][24]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][24]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][24]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux7~18_combout\);

\BLOCO_MEM|RAM1|Mux7~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux7~19_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux7~18_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux7~17_combout\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|Mux7~16_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux7~15_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux7~15_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux7~16_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux7~17_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux7~18_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux7~19_combout\);

\BLOCO_MEM|RAM1|Mux7~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux7~20_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux7~19_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux7~14_combout\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|Mux7~9_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux7~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux7~4_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux7~9_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux7~14_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux7~19_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux7~20_combout\);

\BLOCO_MEM|RAM1|Dado_out[24]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Dado_out[24]~32_combout\ = (!\EX_MEM|DOUT\(162)) # (\BLOCO_MEM|RAM1|Mux7~20_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111011101110111011101110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|ALT_INV_DOUT\(162),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux7~20_combout\,
	combout => \BLOCO_MEM|RAM1|Dado_out[24]~32_combout\);

\MEM_WB|DOUT[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_MEM|RAM1|Dado_out[24]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(56));

\BLOCO_EX|ULA1|ULA25|InverterOuNao|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA25|InverterOuNao|saida_MUX[0]~0_combout\ = !\ID_EX|DOUT\(2) $ (((!\ID_EX|DOUT\(180) & ((!\ID_EX|DOUT\(37)))) # (\ID_EX|DOUT\(180) & (!\ID_EX|DOUT\(125)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011010011010010101101001101001010110100110100101011010011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(2),
	datab => \ID_EX|ALT_INV_DOUT\(180),
	datac => \ID_EX|ALT_INV_DOUT\(125),
	datad => \ID_EX|ALT_INV_DOUT\(37),
	combout => \BLOCO_EX|ULA1|ULA25|InverterOuNao|saida_MUX[0]~0_combout\);

\BLOCO_EX|ULA1|ULA25|MuxOperacao|MUX_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA25|MuxOperacao|MUX_OUT[0]~0_combout\ = ( !\ID_EX|DOUT\(1) & ( \ID_EX|DOUT\(0) & ( (\BLOCO_EX|ULA1|ULA25|InverterOuNao|saida_MUX[0]~0_combout\) # (\ID_EX|DOUT\(69)) ) ) ) # ( \ID_EX|DOUT\(1) & ( !\ID_EX|DOUT\(0) & ( !\ID_EX|DOUT\(69) $ 
-- (!\BLOCO_EX|ULA1|ULA25|InverterOuNao|saida_MUX[0]~0_combout\ $ (((\BLOCO_EX|ULA1|ULA24|Somador|cOut~1_combout\) # (\BLOCO_EX|ULA1|ULA24|Somador|cOut~0_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(1) & ( !\ID_EX|DOUT\(0) & ( (\ID_EX|DOUT\(69) & 
-- \BLOCO_EX|ULA1|ULA25|InverterOuNao|saida_MUX[0]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111011110001000011100001111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_EX|ULA1|ULA24|Somador|ALT_INV_cOut~0_combout\,
	datab => \BLOCO_EX|ULA1|ULA24|Somador|ALT_INV_cOut~1_combout\,
	datac => \ID_EX|ALT_INV_DOUT\(69),
	datad => \BLOCO_EX|ULA1|ULA25|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datae => \ID_EX|ALT_INV_DOUT\(1),
	dataf => \ID_EX|ALT_INV_DOUT\(0),
	combout => \BLOCO_EX|ULA1|ULA25|MuxOperacao|MUX_OUT[0]~0_combout\);

\MEM_WB|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_EX|ULA1|ULA25|MuxOperacao|MUX_OUT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(24));

\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[24]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[24]~0_combout\ = ( \MEM_WB|DOUT\(56) & ( \MEM_WB|DOUT\(24) & ( (!\MEM_WB|DOUT\(69)) # ((!\MEM_WB|DOUT\(68) & (\MEM_WB|DOUT\(140))) # (\MEM_WB|DOUT\(68) & ((\MEM_WB|DOUT\(104))))) ) ) ) # ( !\MEM_WB|DOUT\(56) & ( 
-- \MEM_WB|DOUT\(24) & ( (!\MEM_WB|DOUT\(68) & ((!\MEM_WB|DOUT\(69)) # ((\MEM_WB|DOUT\(140))))) # (\MEM_WB|DOUT\(68) & (\MEM_WB|DOUT\(69) & ((\MEM_WB|DOUT\(104))))) ) ) ) # ( \MEM_WB|DOUT\(56) & ( !\MEM_WB|DOUT\(24) & ( (!\MEM_WB|DOUT\(68) & 
-- (\MEM_WB|DOUT\(69) & (\MEM_WB|DOUT\(140)))) # (\MEM_WB|DOUT\(68) & ((!\MEM_WB|DOUT\(69)) # ((\MEM_WB|DOUT\(104))))) ) ) ) # ( !\MEM_WB|DOUT\(56) & ( !\MEM_WB|DOUT\(24) & ( (\MEM_WB|DOUT\(69) & ((!\MEM_WB|DOUT\(68) & (\MEM_WB|DOUT\(140))) # 
-- (\MEM_WB|DOUT\(68) & ((\MEM_WB|DOUT\(104)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(68),
	datab => \MEM_WB|ALT_INV_DOUT\(69),
	datac => \MEM_WB|ALT_INV_DOUT\(140),
	datad => \MEM_WB|ALT_INV_DOUT\(104),
	datae => \MEM_WB|ALT_INV_DOUT\(56),
	dataf => \MEM_WB|ALT_INV_DOUT\(24),
	combout => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[24]~0_combout\);

\BLOCO_ID|BANCO_REG|registrador[12][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[24]~0_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[12][24]~q\);

\BLOCO_ID|BANCO_REG|saidaA[24]~266\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[24]~266_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[15][24]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[14][24]~q\ ) ) ) # ( \IF_ID|DOUT\(21) 
-- & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[13][24]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[12][24]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][24]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][24]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][24]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][24]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[24]~266_combout\);

\BLOCO_ID|BANCO_REG|saidaA[24]~267\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[24]~267_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[7][24]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[6][24]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & 
-- ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[5][24]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[4][24]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][24]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][24]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][24]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][24]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[24]~267_combout\);

\BLOCO_ID|BANCO_REG|saidaA[24]~268\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[24]~268_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[3][24]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[2][24]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & 
-- ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[1][24]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[0][24]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][24]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][24]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][24]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][24]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[24]~268_combout\);

\BLOCO_ID|BANCO_REG|saidaA[24]~269\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[24]~269_combout\ = ( \BLOCO_ID|BANCO_REG|saidaA[24]~268_combout\ & ( (!\IF_ID|DOUT\(24) & ((!\IF_ID|DOUT\(23)) # ((\BLOCO_ID|BANCO_REG|saidaA[24]~267_combout\)))) # (\IF_ID|DOUT\(24) & 
-- (((\BLOCO_ID|BANCO_REG|saidaA[24]~266_combout\)))) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[24]~268_combout\ & ( (!\IF_ID|DOUT\(24) & (\IF_ID|DOUT\(23) & ((\BLOCO_ID|BANCO_REG|saidaA[24]~267_combout\)))) # (\IF_ID|DOUT\(24) & 
-- (((\BLOCO_ID|BANCO_REG|saidaA[24]~266_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111100011011010111100000101001001111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(24),
	datab => \IF_ID|ALT_INV_DOUT\(23),
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~266_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~267_combout\,
	datae => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~268_combout\,
	combout => \BLOCO_ID|BANCO_REG|saidaA[24]~269_combout\);

\BLOCO_ID|BANCO_REG|registrador[16][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[24]~0_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[16][24]~q\);

\BLOCO_ID|BANCO_REG|registrador[20][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[24]~0_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[20][24]~q\);

\BLOCO_ID|BANCO_REG|registrador[24][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[24]~0_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[24][24]~q\);

\BLOCO_ID|BANCO_REG|registrador[28][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[24]~0_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[28][24]~q\);

\BLOCO_ID|BANCO_REG|saidaA[24]~270\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[24]~270_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[28][24]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[24][24]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[20][24]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[16][24]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][24]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][24]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][24]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][24]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[24]~270_combout\);

\BLOCO_ID|BANCO_REG|registrador[17][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[24]~0_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[17][24]~q\);

\BLOCO_ID|BANCO_REG|registrador[21][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[24]~0_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[21][24]~q\);

\BLOCO_ID|BANCO_REG|registrador[25][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[24]~0_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[25][24]~q\);

\BLOCO_ID|BANCO_REG|registrador[29][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[24]~0_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[29][24]~q\);

\BLOCO_ID|BANCO_REG|saidaA[24]~271\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[24]~271_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[29][24]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[25][24]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[21][24]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[17][24]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][24]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][24]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][24]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][24]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[24]~271_combout\);

\BLOCO_ID|BANCO_REG|registrador[18][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[24]~0_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[18][24]~q\);

\BLOCO_ID|BANCO_REG|registrador[22][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[24]~0_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[22][24]~q\);

\BLOCO_ID|BANCO_REG|registrador[26][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[24]~0_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[26][24]~q\);

\BLOCO_ID|BANCO_REG|registrador[30][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[24]~0_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[30][24]~q\);

\BLOCO_ID|BANCO_REG|saidaA[24]~272\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[24]~272_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[30][24]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[26][24]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[22][24]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[18][24]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][24]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][24]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][24]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][24]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[24]~272_combout\);

\BLOCO_ID|BANCO_REG|registrador[19][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[24]~0_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[19][24]~q\);

\BLOCO_ID|BANCO_REG|registrador[23][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[24]~0_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[23][24]~q\);

\BLOCO_ID|BANCO_REG|registrador[27][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[24]~0_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[27][24]~q\);

\BLOCO_ID|BANCO_REG|registrador[31][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[24]~0_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[31][24]~q\);

\BLOCO_ID|BANCO_REG|saidaA[24]~273\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[24]~273_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[31][24]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[27][24]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[23][24]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[19][24]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][24]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][24]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][24]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][24]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[24]~273_combout\);

\BLOCO_ID|BANCO_REG|saidaA[24]~274\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[24]~274_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[24]~273_combout\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[24]~272_combout\ ) ) ) # ( 
-- \IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[24]~271_combout\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[24]~270_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~270_combout\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~271_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~272_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~273_combout\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[24]~274_combout\);

\BLOCO_ID|BANCO_REG|saidaA[24]~275\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[24]~275_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[11][24]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[10][24]~q\ ) ) ) # ( \IF_ID|DOUT\(21) 
-- & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[9][24]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[8][24]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][24]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][24]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][24]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][24]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[24]~275_combout\);

\BLOCO_ID|BANCO_REG|saidaA[24]~276\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[24]~276_combout\ = ( \BLOCO_ID|BANCO_REG|saidaA[24]~274_combout\ & ( \BLOCO_ID|BANCO_REG|saidaA[24]~275_combout\ & ( (((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & \BLOCO_ID|BANCO_REG|saidaA[24]~269_combout\)) # 
-- (\BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\)) # (\IF_ID|DOUT\(25)) ) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[24]~274_combout\ & ( \BLOCO_ID|BANCO_REG|saidaA[24]~275_combout\ & ( ((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[24]~269_combout\)) # (\BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\) ) ) ) # ( \BLOCO_ID|BANCO_REG|saidaA[24]~274_combout\ & ( !\BLOCO_ID|BANCO_REG|saidaA[24]~275_combout\ & ( ((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[24]~269_combout\)) # (\IF_ID|DOUT\(25)) ) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[24]~274_combout\ & ( !\BLOCO_ID|BANCO_REG|saidaA[24]~275_combout\ & ( (\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[24]~269_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010101010111011100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(25),
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~4_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~11_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~269_combout\,
	datae => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~274_combout\,
	dataf => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~275_combout\,
	combout => \BLOCO_ID|BANCO_REG|saidaA[24]~276_combout\);

\ID_EX|DOUT[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|saidaA[24]~276_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(69));

\BLOCO_EX|Somador2|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|Somador2|Add0~5_sumout\ = SUM(( \ID_EX|DOUT\(125) ) + ( \ID_EX|DOUT\(166) ) + ( \BLOCO_EX|Somador2|Add0~2\ ))
-- \BLOCO_EX|Somador2|Add0~6\ = CARRY(( \ID_EX|DOUT\(125) ) + ( \ID_EX|DOUT\(166) ) + ( \BLOCO_EX|Somador2|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ID_EX|ALT_INV_DOUT\(125),
	dataf => \ID_EX|ALT_INV_DOUT\(166),
	cin => \BLOCO_EX|Somador2|Add0~2\,
	sumout => \BLOCO_EX|Somador2|Add0~5_sumout\,
	cout => \BLOCO_EX|Somador2|Add0~6\);

\MUX_JR|saida_MUX[25]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_JR|saida_MUX[25]~1_combout\ = ( \BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( \BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( \BLOCO_EX|Somador2|Add0~5_sumout\ ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( \BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( 
-- \BLOCO_IF|Somador1|Add0~5_sumout\ ) ) ) # ( \BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( !\BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( \IF_ID|DOUT\(23) ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( !\BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( 
-- \BLOCO_ID|BANCO_REG|saidaA[25]~287_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_IF|Somador1|ALT_INV_Add0~5_sumout\,
	datab => \BLOCO_EX|Somador2|ALT_INV_Add0~5_sumout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[25]~287_combout\,
	datad => \IF_ID|ALT_INV_DOUT\(23),
	datae => \BLOCO_IF|PC_REG|ALT_INV_DOUT[26]~0_combout\,
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT[0]~1_combout\,
	combout => \MUX_JR|saida_MUX[25]~1_combout\);

\BLOCO_IF|PC_REG|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_JR|saida_MUX[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_IF|PC_REG|DOUT\(25));

\BLOCO_IF|Somador1|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_IF|Somador1|Add0~5_sumout\ = SUM(( \BLOCO_IF|PC_REG|DOUT\(25) ) + ( GND ) + ( \BLOCO_IF|Somador1|Add0~2\ ))
-- \BLOCO_IF|Somador1|Add0~6\ = CARRY(( \BLOCO_IF|PC_REG|DOUT\(25) ) + ( GND ) + ( \BLOCO_IF|Somador1|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(25),
	cin => \BLOCO_IF|Somador1|Add0~2\,
	sumout => \BLOCO_IF|Somador1|Add0~5_sumout\,
	cout => \BLOCO_IF|Somador1|Add0~6\);

\IF_ID|DOUT[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_IF|Somador1|Add0~5_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|DOUT\(57));

\ID_EX|DOUT[166]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \IF_ID|DOUT\(57),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(166));

\EX_MEM|DOUT[205]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(166),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(205));

\MEM_WB|DOUT[141]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(205),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(141));

\BLOCO_ID|BANCO_REG|registrador[0][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[25]~1_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[0][25]~q\);

\BLOCO_ID|BANCO_REG|registrador[4][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[25]~1_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[4][25]~q\);

\BLOCO_ID|BANCO_REG|registrador[8][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[25]~1_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[8][25]~q\);

\BLOCO_ID|BANCO_REG|saidaB[25]~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[25]~125_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[12][25]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[8][25]~q\ ) ) ) # ( \IF_ID|DOUT\(18) 
-- & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[4][25]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[0][25]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][25]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][25]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][25]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][25]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[25]~125_combout\);

\BLOCO_ID|BANCO_REG|registrador[1][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[25]~1_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[1][25]~q\);

\BLOCO_ID|BANCO_REG|registrador[5][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[25]~1_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[5][25]~q\);

\BLOCO_ID|BANCO_REG|registrador[9][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[25]~1_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[9][25]~q\);

\BLOCO_ID|BANCO_REG|registrador[13][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[25]~1_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[13][25]~q\);

\BLOCO_ID|BANCO_REG|saidaB[25]~126\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[25]~126_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[13][25]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[9][25]~q\ ) ) ) # ( \IF_ID|DOUT\(18) 
-- & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[5][25]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[1][25]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][25]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][25]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][25]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][25]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[25]~126_combout\);

\BLOCO_ID|BANCO_REG|registrador[2][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[25]~1_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[2][25]~q\);

\BLOCO_ID|BANCO_REG|registrador[6][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[25]~1_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[6][25]~q\);

\BLOCO_ID|BANCO_REG|registrador[10][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[25]~1_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[10][25]~q\);

\BLOCO_ID|BANCO_REG|registrador[14][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[25]~1_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[14][25]~q\);

\BLOCO_ID|BANCO_REG|saidaB[25]~127\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[25]~127_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[14][25]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[10][25]~q\ ) ) ) # ( \IF_ID|DOUT\(18) 
-- & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[6][25]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[2][25]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][25]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][25]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][25]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][25]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[25]~127_combout\);

\BLOCO_ID|BANCO_REG|registrador[3][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[25]~1_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[3][25]~q\);

\BLOCO_ID|BANCO_REG|registrador[7][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[25]~1_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[7][25]~q\);

\BLOCO_ID|BANCO_REG|registrador[11][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[25]~1_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[11][25]~q\);

\BLOCO_ID|BANCO_REG|registrador[15][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[25]~1_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[15][25]~q\);

\BLOCO_ID|BANCO_REG|saidaB[25]~128\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[25]~128_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[15][25]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[11][25]~q\ ) ) ) # ( \IF_ID|DOUT\(18) 
-- & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[7][25]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[3][25]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][25]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][25]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][25]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][25]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[25]~128_combout\);

\BLOCO_ID|BANCO_REG|saidaB[25]~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[25]~129_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|saidaB[25]~128_combout\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|saidaB[25]~127_combout\ ) ) ) # ( 
-- \IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|saidaB[25]~126_combout\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|saidaB[25]~125_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[25]~125_combout\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[25]~126_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[25]~127_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[25]~128_combout\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[25]~129_combout\);

\ID_EX|DOUT[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|saidaB[25]~129_combout\,
	sclr => \BLOCO_ID|BANCO_REG|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(38));

\EX_MEM|DOUT[89]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(38),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(89));

\BLOCO_MEM|RAM1|memRAM[0][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(89),
	ena => \BLOCO_MEM|RAM1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[0][25]~q\);

\BLOCO_MEM|RAM1|memRAM[32][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(89),
	ena => \BLOCO_MEM|RAM1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[32][25]~q\);

\BLOCO_MEM|RAM1|memRAM[2][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(89),
	ena => \BLOCO_MEM|RAM1|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[2][25]~q\);

\BLOCO_MEM|RAM1|memRAM[34][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(89),
	ena => \BLOCO_MEM|RAM1|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[34][25]~q\);

\BLOCO_MEM|RAM1|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux6~0_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[34][25]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[2][25]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[32][25]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[0][25]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][25]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][25]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][25]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][25]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux6~0_combout\);

\BLOCO_MEM|RAM1|memRAM[1][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(89),
	ena => \BLOCO_MEM|RAM1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[1][25]~q\);

\BLOCO_MEM|RAM1|memRAM[33][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(89),
	ena => \BLOCO_MEM|RAM1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[33][25]~q\);

\BLOCO_MEM|RAM1|memRAM[3][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(89),
	ena => \BLOCO_MEM|RAM1|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[3][25]~q\);

\BLOCO_MEM|RAM1|memRAM[35][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(89),
	ena => \BLOCO_MEM|RAM1|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[35][25]~q\);

\BLOCO_MEM|RAM1|Mux6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux6~1_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[35][25]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[3][25]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[33][25]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[1][25]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][25]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][25]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][25]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][25]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux6~1_combout\);

\BLOCO_MEM|RAM1|memRAM[16][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(89),
	ena => \BLOCO_MEM|RAM1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[16][25]~q\);

\BLOCO_MEM|RAM1|memRAM[48][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(89),
	ena => \BLOCO_MEM|RAM1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[48][25]~q\);

\BLOCO_MEM|RAM1|memRAM[18][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(89),
	ena => \BLOCO_MEM|RAM1|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[18][25]~q\);

\BLOCO_MEM|RAM1|memRAM[50][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(89),
	ena => \BLOCO_MEM|RAM1|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[50][25]~q\);

\BLOCO_MEM|RAM1|Mux6~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux6~2_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[50][25]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[18][25]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[48][25]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[16][25]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][25]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][25]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][25]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][25]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux6~2_combout\);

\BLOCO_MEM|RAM1|memRAM[17][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(89),
	ena => \BLOCO_MEM|RAM1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[17][25]~q\);

\BLOCO_MEM|RAM1|memRAM[49][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(89),
	ena => \BLOCO_MEM|RAM1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[49][25]~q\);

\BLOCO_MEM|RAM1|memRAM[19][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(89),
	ena => \BLOCO_MEM|RAM1|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[19][25]~q\);

\BLOCO_MEM|RAM1|memRAM[51][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(89),
	ena => \BLOCO_MEM|RAM1|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[51][25]~q\);

\BLOCO_MEM|RAM1|Mux6~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux6~3_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[51][25]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[19][25]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[49][25]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[17][25]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][25]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][25]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][25]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][25]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux6~3_combout\);

\BLOCO_MEM|RAM1|Mux6~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux6~4_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux6~3_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux6~2_combout\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|Mux6~1_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux6~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux6~0_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux6~1_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux6~2_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux6~3_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux6~4_combout\);

\BLOCO_MEM|RAM1|memRAM[8][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(89),
	ena => \BLOCO_MEM|RAM1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[8][25]~q\);

\BLOCO_MEM|RAM1|memRAM[40][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(89),
	ena => \BLOCO_MEM|RAM1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[40][25]~q\);

\BLOCO_MEM|RAM1|memRAM[10][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(89),
	ena => \BLOCO_MEM|RAM1|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[10][25]~q\);

\BLOCO_MEM|RAM1|memRAM[42][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(89),
	ena => \BLOCO_MEM|RAM1|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[42][25]~q\);

\BLOCO_MEM|RAM1|Mux6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux6~5_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[42][25]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[10][25]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[40][25]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[8][25]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][25]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][25]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][25]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][25]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux6~5_combout\);

\BLOCO_MEM|RAM1|memRAM[9][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(89),
	ena => \BLOCO_MEM|RAM1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[9][25]~q\);

\BLOCO_MEM|RAM1|memRAM[41][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(89),
	ena => \BLOCO_MEM|RAM1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[41][25]~q\);

\BLOCO_MEM|RAM1|memRAM[11][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(89),
	ena => \BLOCO_MEM|RAM1|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[11][25]~q\);

\BLOCO_MEM|RAM1|memRAM[43][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(89),
	ena => \BLOCO_MEM|RAM1|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[43][25]~q\);

\BLOCO_MEM|RAM1|Mux6~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux6~6_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[43][25]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[11][25]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[41][25]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[9][25]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][25]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][25]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][25]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][25]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux6~6_combout\);

\BLOCO_MEM|RAM1|memRAM[24][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(89),
	ena => \BLOCO_MEM|RAM1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[24][25]~q\);

\BLOCO_MEM|RAM1|memRAM[56][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(89),
	ena => \BLOCO_MEM|RAM1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[56][25]~q\);

\BLOCO_MEM|RAM1|memRAM[26][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(89),
	ena => \BLOCO_MEM|RAM1|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[26][25]~q\);

\BLOCO_MEM|RAM1|memRAM[58][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(89),
	ena => \BLOCO_MEM|RAM1|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[58][25]~q\);

\BLOCO_MEM|RAM1|Mux6~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux6~7_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[58][25]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[26][25]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[56][25]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[24][25]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][25]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][25]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][25]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][25]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux6~7_combout\);

\BLOCO_MEM|RAM1|memRAM[25][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(89),
	ena => \BLOCO_MEM|RAM1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[25][25]~q\);

\BLOCO_MEM|RAM1|memRAM[57][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(89),
	ena => \BLOCO_MEM|RAM1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[57][25]~q\);

\BLOCO_MEM|RAM1|memRAM[27][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(89),
	ena => \BLOCO_MEM|RAM1|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[27][25]~q\);

\BLOCO_MEM|RAM1|memRAM[59][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(89),
	ena => \BLOCO_MEM|RAM1|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[59][25]~q\);

\BLOCO_MEM|RAM1|Mux6~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux6~8_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[59][25]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[27][25]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[57][25]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[25][25]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][25]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][25]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][25]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][25]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux6~8_combout\);

\BLOCO_MEM|RAM1|Mux6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux6~9_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux6~8_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux6~7_combout\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|Mux6~6_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux6~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux6~5_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux6~6_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux6~7_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux6~8_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux6~9_combout\);

\BLOCO_MEM|RAM1|memRAM[4][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(89),
	ena => \BLOCO_MEM|RAM1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[4][25]~q\);

\BLOCO_MEM|RAM1|memRAM[36][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(89),
	ena => \BLOCO_MEM|RAM1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[36][25]~q\);

\BLOCO_MEM|RAM1|memRAM[5][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(89),
	ena => \BLOCO_MEM|RAM1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[5][25]~q\);

\BLOCO_MEM|RAM1|memRAM[37][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(89),
	ena => \BLOCO_MEM|RAM1|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[37][25]~q\);

\BLOCO_MEM|RAM1|Mux6~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux6~10_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[37][25]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[5][25]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[36][25]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[4][25]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][25]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][25]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][25]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][25]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux6~10_combout\);

\BLOCO_MEM|RAM1|memRAM[6][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(89),
	ena => \BLOCO_MEM|RAM1|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[6][25]~q\);

\BLOCO_MEM|RAM1|memRAM[38][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(89),
	ena => \BLOCO_MEM|RAM1|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[38][25]~q\);

\BLOCO_MEM|RAM1|memRAM[7][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(89),
	ena => \BLOCO_MEM|RAM1|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[7][25]~q\);

\BLOCO_MEM|RAM1|memRAM[39][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(89),
	ena => \BLOCO_MEM|RAM1|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[39][25]~q\);

\BLOCO_MEM|RAM1|Mux6~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux6~11_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[39][25]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[7][25]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[38][25]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[6][25]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][25]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][25]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][25]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][25]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux6~11_combout\);

\BLOCO_MEM|RAM1|memRAM[20][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(89),
	ena => \BLOCO_MEM|RAM1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[20][25]~q\);

\BLOCO_MEM|RAM1|memRAM[52][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(89),
	ena => \BLOCO_MEM|RAM1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[52][25]~q\);

\BLOCO_MEM|RAM1|memRAM[21][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(89),
	ena => \BLOCO_MEM|RAM1|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[21][25]~q\);

\BLOCO_MEM|RAM1|memRAM[53][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(89),
	ena => \BLOCO_MEM|RAM1|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[53][25]~q\);

\BLOCO_MEM|RAM1|Mux6~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux6~12_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[53][25]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[21][25]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[52][25]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[20][25]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][25]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][25]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][25]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][25]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux6~12_combout\);

\BLOCO_MEM|RAM1|memRAM[22][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(89),
	ena => \BLOCO_MEM|RAM1|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[22][25]~q\);

\BLOCO_MEM|RAM1|memRAM[54][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(89),
	ena => \BLOCO_MEM|RAM1|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[54][25]~q\);

\BLOCO_MEM|RAM1|memRAM[23][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(89),
	ena => \BLOCO_MEM|RAM1|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[23][25]~q\);

\BLOCO_MEM|RAM1|memRAM[55][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(89),
	ena => \BLOCO_MEM|RAM1|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[55][25]~q\);

\BLOCO_MEM|RAM1|Mux6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux6~13_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[55][25]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[23][25]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[54][25]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[22][25]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][25]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][25]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][25]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][25]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux6~13_combout\);

\BLOCO_MEM|RAM1|Mux6~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux6~14_combout\ = ( \MEM_WB|DOUT\(3) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux6~13_combout\ ) ) ) # ( !\MEM_WB|DOUT\(3) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux6~12_combout\ ) ) ) # ( \MEM_WB|DOUT\(3) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|Mux6~11_combout\ ) ) ) # ( !\MEM_WB|DOUT\(3) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux6~10_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux6~10_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux6~11_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux6~12_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux6~13_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(3),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux6~14_combout\);

\BLOCO_MEM|RAM1|memRAM[12][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(89),
	ena => \BLOCO_MEM|RAM1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[12][25]~q\);

\BLOCO_MEM|RAM1|memRAM[44][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(89),
	ena => \BLOCO_MEM|RAM1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[44][25]~q\);

\BLOCO_MEM|RAM1|memRAM[13][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(89),
	ena => \BLOCO_MEM|RAM1|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[13][25]~q\);

\BLOCO_MEM|RAM1|memRAM[45][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(89),
	ena => \BLOCO_MEM|RAM1|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[45][25]~q\);

\BLOCO_MEM|RAM1|Mux6~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux6~15_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[45][25]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[13][25]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[44][25]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[12][25]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][25]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][25]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][25]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][25]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux6~15_combout\);

\BLOCO_MEM|RAM1|memRAM[28][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(89),
	ena => \BLOCO_MEM|RAM1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[28][25]~q\);

\BLOCO_MEM|RAM1|memRAM[60][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(89),
	ena => \BLOCO_MEM|RAM1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[60][25]~q\);

\BLOCO_MEM|RAM1|memRAM[29][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(89),
	ena => \BLOCO_MEM|RAM1|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[29][25]~q\);

\BLOCO_MEM|RAM1|memRAM[61][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(89),
	ena => \BLOCO_MEM|RAM1|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[61][25]~q\);

\BLOCO_MEM|RAM1|Mux6~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux6~16_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[61][25]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[29][25]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[60][25]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[28][25]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][25]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][25]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][25]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][25]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux6~16_combout\);

\BLOCO_MEM|RAM1|memRAM[14][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(89),
	ena => \BLOCO_MEM|RAM1|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[14][25]~q\);

\BLOCO_MEM|RAM1|memRAM[46][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(89),
	ena => \BLOCO_MEM|RAM1|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[46][25]~q\);

\BLOCO_MEM|RAM1|memRAM[15][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(89),
	ena => \BLOCO_MEM|RAM1|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[15][25]~q\);

\BLOCO_MEM|RAM1|memRAM[47][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(89),
	ena => \BLOCO_MEM|RAM1|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[47][25]~q\);

\BLOCO_MEM|RAM1|Mux6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux6~17_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[47][25]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[15][25]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[46][25]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[14][25]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][25]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][25]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][25]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][25]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux6~17_combout\);

\BLOCO_MEM|RAM1|memRAM[30][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(89),
	ena => \BLOCO_MEM|RAM1|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[30][25]~q\);

\BLOCO_MEM|RAM1|memRAM[62][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(89),
	ena => \BLOCO_MEM|RAM1|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[62][25]~q\);

\BLOCO_MEM|RAM1|memRAM[31][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(89),
	ena => \BLOCO_MEM|RAM1|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[31][25]~q\);

\BLOCO_MEM|RAM1|memRAM[63][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(89),
	ena => \BLOCO_MEM|RAM1|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[63][25]~q\);

\BLOCO_MEM|RAM1|Mux6~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux6~18_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[63][25]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[31][25]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[62][25]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[30][25]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][25]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][25]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][25]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][25]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux6~18_combout\);

\BLOCO_MEM|RAM1|Mux6~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux6~19_combout\ = ( \MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux6~18_combout\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux6~17_combout\ ) ) ) # ( \MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|Mux6~16_combout\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux6~15_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux6~15_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux6~16_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux6~17_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux6~18_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(6),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux6~19_combout\);

\BLOCO_MEM|RAM1|Mux6~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux6~20_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux6~19_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux6~14_combout\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|Mux6~9_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux6~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux6~4_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux6~9_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux6~14_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux6~19_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux6~20_combout\);

\BLOCO_MEM|RAM1|Dado_out[25]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Dado_out[25]~33_combout\ = (!\EX_MEM|DOUT\(162)) # (\BLOCO_MEM|RAM1|Mux6~20_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111011101110111011101110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|ALT_INV_DOUT\(162),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux6~20_combout\,
	combout => \BLOCO_MEM|RAM1|Dado_out[25]~33_combout\);

\MEM_WB|DOUT[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_MEM|RAM1|Dado_out[25]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(57));

\BLOCO_EX|ULA1|ULA26|InverterOuNao|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA26|InverterOuNao|saida_MUX[0]~0_combout\ = !\ID_EX|DOUT\(2) $ (((!\ID_EX|DOUT\(180) & ((!\ID_EX|DOUT\(38)))) # (\ID_EX|DOUT\(180) & (!\ID_EX|DOUT\(125)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011010011010010101101001101001010110100110100101011010011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(2),
	datab => \ID_EX|ALT_INV_DOUT\(180),
	datac => \ID_EX|ALT_INV_DOUT\(125),
	datad => \ID_EX|ALT_INV_DOUT\(38),
	combout => \BLOCO_EX|ULA1|ULA26|InverterOuNao|saida_MUX[0]~0_combout\);

\BLOCO_EX|ULA1|ULA26|MuxOperacao|MUX_OUT[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA26|MuxOperacao|MUX_OUT[0]~1_combout\ = ( \ID_EX|DOUT\(69) & ( \BLOCO_EX|ULA1|ULA25|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\ID_EX|DOUT\(0) & ((!\ID_EX|DOUT\(70) & (\ID_EX|DOUT\(1) & 
-- !\BLOCO_EX|ULA1|ULA26|InverterOuNao|saida_MUX[0]~0_combout\)) # (\ID_EX|DOUT\(70) & ((\BLOCO_EX|ULA1|ULA26|InverterOuNao|saida_MUX[0]~0_combout\))))) # (\ID_EX|DOUT\(0) & (!\ID_EX|DOUT\(1) & ((\BLOCO_EX|ULA1|ULA26|InverterOuNao|saida_MUX[0]~0_combout\) # 
-- (\ID_EX|DOUT\(70))))) ) ) ) # ( !\ID_EX|DOUT\(69) & ( \BLOCO_EX|ULA1|ULA25|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\ID_EX|DOUT\(0) & ((!\ID_EX|DOUT\(70) & (\ID_EX|DOUT\(1) & !\BLOCO_EX|ULA1|ULA26|InverterOuNao|saida_MUX[0]~0_combout\)) # 
-- (\ID_EX|DOUT\(70) & ((\BLOCO_EX|ULA1|ULA26|InverterOuNao|saida_MUX[0]~0_combout\))))) # (\ID_EX|DOUT\(0) & (!\ID_EX|DOUT\(1) & ((\BLOCO_EX|ULA1|ULA26|InverterOuNao|saida_MUX[0]~0_combout\) # (\ID_EX|DOUT\(70))))) ) ) ) # ( \ID_EX|DOUT\(69) & ( 
-- !\BLOCO_EX|ULA1|ULA25|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\ID_EX|DOUT\(0) & ((!\ID_EX|DOUT\(70) & (\ID_EX|DOUT\(1) & !\BLOCO_EX|ULA1|ULA26|InverterOuNao|saida_MUX[0]~0_combout\)) # (\ID_EX|DOUT\(70) & 
-- ((\BLOCO_EX|ULA1|ULA26|InverterOuNao|saida_MUX[0]~0_combout\))))) # (\ID_EX|DOUT\(0) & (!\ID_EX|DOUT\(1) & ((\BLOCO_EX|ULA1|ULA26|InverterOuNao|saida_MUX[0]~0_combout\) # (\ID_EX|DOUT\(70))))) ) ) ) # ( !\ID_EX|DOUT\(69) & ( 
-- !\BLOCO_EX|ULA1|ULA25|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\ID_EX|DOUT\(70) & (\BLOCO_EX|ULA1|ULA26|InverterOuNao|saida_MUX[0]~0_combout\ & (!\ID_EX|DOUT\(1) $ (!\ID_EX|DOUT\(0))))) # (\ID_EX|DOUT\(70) & (!\ID_EX|DOUT\(1) $ (((!\ID_EX|DOUT\(0) & 
-- !\BLOCO_EX|ULA1|ULA26|InverterOuNao|saida_MUX[0]~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011001101010010000100010111001000010001011100100001000101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(1),
	datab => \ID_EX|ALT_INV_DOUT\(0),
	datac => \ID_EX|ALT_INV_DOUT\(70),
	datad => \BLOCO_EX|ULA1|ULA26|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datae => \ID_EX|ALT_INV_DOUT\(69),
	dataf => \BLOCO_EX|ULA1|ULA25|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \BLOCO_EX|ULA1|ULA26|MuxOperacao|MUX_OUT[0]~1_combout\);

\BLOCO_EX|ULA1|ULA26|MuxOperacao|MUX_OUT[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA26|MuxOperacao|MUX_OUT[0]~2_combout\ = !\ID_EX|DOUT\(69) $ (\BLOCO_EX|ULA1|ULA25|InverterOuNao|saida_MUX[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100110011001100110011001100110011001100110011001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(69),
	datab => \BLOCO_EX|ULA1|ULA25|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \BLOCO_EX|ULA1|ULA26|MuxOperacao|MUX_OUT[0]~2_combout\);

\BLOCO_EX|ULA1|ULA26|MuxOperacao|MUX_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA26|MuxOperacao|MUX_OUT[0]~0_combout\ = ( \BLOCO_EX|ULA1|ULA26|MuxOperacao|MUX_OUT[0]~1_combout\ & ( \BLOCO_EX|ULA1|ULA26|MuxOperacao|MUX_OUT[0]~2_combout\ & ( (!\ID_EX|DOUT\(1)) # (!\ID_EX|DOUT\(0)) ) ) ) # ( 
-- \BLOCO_EX|ULA1|ULA26|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\BLOCO_EX|ULA1|ULA26|MuxOperacao|MUX_OUT[0]~2_combout\ & ( (!\ID_EX|DOUT\(1)) # ((!\ID_EX|DOUT\(0) & ((\BLOCO_EX|ULA1|ULA24|Somador|cOut~1_combout\) # 
-- (\BLOCO_EX|ULA1|ULA24|Somador|cOut~0_combout\)))) ) ) ) # ( !\BLOCO_EX|ULA1|ULA26|MuxOperacao|MUX_OUT[0]~1_combout\ & ( !\BLOCO_EX|ULA1|ULA26|MuxOperacao|MUX_OUT[0]~2_combout\ & ( (\ID_EX|DOUT\(1) & (!\ID_EX|DOUT\(0) & 
-- (!\BLOCO_EX|ULA1|ULA24|Somador|cOut~0_combout\ & !\BLOCO_EX|ULA1|ULA24|Somador|cOut~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000101011101110111000000000000000001110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(1),
	datab => \ID_EX|ALT_INV_DOUT\(0),
	datac => \BLOCO_EX|ULA1|ULA24|Somador|ALT_INV_cOut~0_combout\,
	datad => \BLOCO_EX|ULA1|ULA24|Somador|ALT_INV_cOut~1_combout\,
	datae => \BLOCO_EX|ULA1|ULA26|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	dataf => \BLOCO_EX|ULA1|ULA26|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\,
	combout => \BLOCO_EX|ULA1|ULA26|MuxOperacao|MUX_OUT[0]~0_combout\);

\MEM_WB|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_EX|ULA1|ULA26|MuxOperacao|MUX_OUT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(25));

\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[25]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[25]~1_combout\ = ( \MEM_WB|DOUT\(57) & ( \MEM_WB|DOUT\(25) & ( (!\MEM_WB|DOUT\(69)) # ((!\MEM_WB|DOUT\(68) & (\MEM_WB|DOUT\(141))) # (\MEM_WB|DOUT\(68) & ((\MEM_WB|DOUT\(107))))) ) ) ) # ( !\MEM_WB|DOUT\(57) & ( 
-- \MEM_WB|DOUT\(25) & ( (!\MEM_WB|DOUT\(68) & ((!\MEM_WB|DOUT\(69)) # ((\MEM_WB|DOUT\(141))))) # (\MEM_WB|DOUT\(68) & (\MEM_WB|DOUT\(69) & ((\MEM_WB|DOUT\(107))))) ) ) ) # ( \MEM_WB|DOUT\(57) & ( !\MEM_WB|DOUT\(25) & ( (!\MEM_WB|DOUT\(68) & 
-- (\MEM_WB|DOUT\(69) & (\MEM_WB|DOUT\(141)))) # (\MEM_WB|DOUT\(68) & ((!\MEM_WB|DOUT\(69)) # ((\MEM_WB|DOUT\(107))))) ) ) ) # ( !\MEM_WB|DOUT\(57) & ( !\MEM_WB|DOUT\(25) & ( (\MEM_WB|DOUT\(69) & ((!\MEM_WB|DOUT\(68) & (\MEM_WB|DOUT\(141))) # 
-- (\MEM_WB|DOUT\(68) & ((\MEM_WB|DOUT\(107)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(68),
	datab => \MEM_WB|ALT_INV_DOUT\(69),
	datac => \MEM_WB|ALT_INV_DOUT\(141),
	datad => \MEM_WB|ALT_INV_DOUT\(107),
	datae => \MEM_WB|ALT_INV_DOUT\(57),
	dataf => \MEM_WB|ALT_INV_DOUT\(25),
	combout => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[25]~1_combout\);

\BLOCO_ID|BANCO_REG|registrador[12][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[25]~1_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[12][25]~q\);

\BLOCO_ID|BANCO_REG|saidaA[25]~277\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[25]~277_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[15][25]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[14][25]~q\ ) ) ) # ( \IF_ID|DOUT\(21) 
-- & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[13][25]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[12][25]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][25]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][25]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][25]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][25]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[25]~277_combout\);

\BLOCO_ID|BANCO_REG|saidaA[25]~278\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[25]~278_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[7][25]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[6][25]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & 
-- ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[5][25]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[4][25]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][25]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][25]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][25]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][25]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[25]~278_combout\);

\BLOCO_ID|BANCO_REG|saidaA[25]~279\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[25]~279_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[3][25]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[2][25]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & 
-- ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[1][25]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[0][25]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][25]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][25]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][25]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][25]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[25]~279_combout\);

\BLOCO_ID|BANCO_REG|saidaA[25]~280\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[25]~280_combout\ = ( \BLOCO_ID|BANCO_REG|saidaA[25]~279_combout\ & ( (!\IF_ID|DOUT\(24) & ((!\IF_ID|DOUT\(23)) # ((\BLOCO_ID|BANCO_REG|saidaA[25]~278_combout\)))) # (\IF_ID|DOUT\(24) & 
-- (((\BLOCO_ID|BANCO_REG|saidaA[25]~277_combout\)))) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[25]~279_combout\ & ( (!\IF_ID|DOUT\(24) & (\IF_ID|DOUT\(23) & ((\BLOCO_ID|BANCO_REG|saidaA[25]~278_combout\)))) # (\IF_ID|DOUT\(24) & 
-- (((\BLOCO_ID|BANCO_REG|saidaA[25]~277_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111100011011010111100000101001001111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(24),
	datab => \IF_ID|ALT_INV_DOUT\(23),
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[25]~277_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[25]~278_combout\,
	datae => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[25]~279_combout\,
	combout => \BLOCO_ID|BANCO_REG|saidaA[25]~280_combout\);

\BLOCO_ID|BANCO_REG|registrador[16][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[25]~1_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[16][25]~q\);

\BLOCO_ID|BANCO_REG|registrador[20][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[25]~1_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[20][25]~q\);

\BLOCO_ID|BANCO_REG|registrador[24][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[25]~1_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[24][25]~q\);

\BLOCO_ID|BANCO_REG|registrador[28][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[25]~1_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[28][25]~q\);

\BLOCO_ID|BANCO_REG|saidaA[25]~281\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[25]~281_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[28][25]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[24][25]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[20][25]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[16][25]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][25]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][25]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][25]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][25]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[25]~281_combout\);

\BLOCO_ID|BANCO_REG|registrador[17][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[25]~1_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[17][25]~q\);

\BLOCO_ID|BANCO_REG|registrador[21][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[25]~1_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[21][25]~q\);

\BLOCO_ID|BANCO_REG|registrador[25][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[25]~1_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[25][25]~q\);

\BLOCO_ID|BANCO_REG|registrador[29][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[25]~1_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[29][25]~q\);

\BLOCO_ID|BANCO_REG|saidaA[25]~282\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[25]~282_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[29][25]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[25][25]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[21][25]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[17][25]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][25]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][25]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][25]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][25]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[25]~282_combout\);

\BLOCO_ID|BANCO_REG|registrador[18][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[25]~1_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[18][25]~q\);

\BLOCO_ID|BANCO_REG|registrador[22][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[25]~1_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[22][25]~q\);

\BLOCO_ID|BANCO_REG|registrador[26][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[25]~1_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[26][25]~q\);

\BLOCO_ID|BANCO_REG|registrador[30][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[25]~1_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[30][25]~q\);

\BLOCO_ID|BANCO_REG|saidaA[25]~283\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[25]~283_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[30][25]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[26][25]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[22][25]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[18][25]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][25]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][25]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][25]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][25]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[25]~283_combout\);

\BLOCO_ID|BANCO_REG|registrador[19][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[25]~1_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[19][25]~q\);

\BLOCO_ID|BANCO_REG|registrador[23][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[25]~1_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[23][25]~q\);

\BLOCO_ID|BANCO_REG|registrador[27][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[25]~1_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[27][25]~q\);

\BLOCO_ID|BANCO_REG|registrador[31][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[25]~1_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[31][25]~q\);

\BLOCO_ID|BANCO_REG|saidaA[25]~284\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[25]~284_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[31][25]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[27][25]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[23][25]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[19][25]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][25]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][25]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][25]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][25]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[25]~284_combout\);

\BLOCO_ID|BANCO_REG|saidaA[25]~285\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[25]~285_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[25]~284_combout\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[25]~283_combout\ ) ) ) # ( 
-- \IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[25]~282_combout\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[25]~281_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[25]~281_combout\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[25]~282_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[25]~283_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[25]~284_combout\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[25]~285_combout\);

\BLOCO_ID|BANCO_REG|saidaA[25]~286\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[25]~286_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[11][25]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[10][25]~q\ ) ) ) # ( \IF_ID|DOUT\(21) 
-- & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[9][25]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[8][25]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][25]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][25]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][25]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][25]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[25]~286_combout\);

\BLOCO_ID|BANCO_REG|saidaA[25]~287\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[25]~287_combout\ = ( \BLOCO_ID|BANCO_REG|saidaA[25]~285_combout\ & ( \BLOCO_ID|BANCO_REG|saidaA[25]~286_combout\ & ( (((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & \BLOCO_ID|BANCO_REG|saidaA[25]~280_combout\)) # 
-- (\BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\)) # (\IF_ID|DOUT\(25)) ) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[25]~285_combout\ & ( \BLOCO_ID|BANCO_REG|saidaA[25]~286_combout\ & ( ((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[25]~280_combout\)) # (\BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\) ) ) ) # ( \BLOCO_ID|BANCO_REG|saidaA[25]~285_combout\ & ( !\BLOCO_ID|BANCO_REG|saidaA[25]~286_combout\ & ( ((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[25]~280_combout\)) # (\IF_ID|DOUT\(25)) ) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[25]~285_combout\ & ( !\BLOCO_ID|BANCO_REG|saidaA[25]~286_combout\ & ( (\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[25]~280_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010101010111011100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(25),
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~4_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~11_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[25]~280_combout\,
	datae => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[25]~285_combout\,
	dataf => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[25]~286_combout\,
	combout => \BLOCO_ID|BANCO_REG|saidaA[25]~287_combout\);

\ID_EX|DOUT[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|saidaA[25]~287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(70));

\BLOCO_EX|ULA1|ULA26|Somador|cOut\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA26|Somador|cOut~combout\ = ( !\ID_EX|DOUT\(70) & ( \BLOCO_EX|ULA1|ULA26|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\ID_EX|DOUT\(69) & ((!\BLOCO_EX|ULA1|ULA25|InverterOuNao|saida_MUX[0]~0_combout\) # 
-- ((!\BLOCO_EX|ULA1|ULA24|Somador|cOut~0_combout\ & !\BLOCO_EX|ULA1|ULA24|Somador|cOut~1_combout\)))) # (\ID_EX|DOUT\(69) & (!\BLOCO_EX|ULA1|ULA24|Somador|cOut~0_combout\ & (!\BLOCO_EX|ULA1|ULA24|Somador|cOut~1_combout\ & 
-- !\BLOCO_EX|ULA1|ULA25|InverterOuNao|saida_MUX[0]~0_combout\))) ) ) ) # ( \ID_EX|DOUT\(70) & ( !\BLOCO_EX|ULA1|ULA26|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\ID_EX|DOUT\(69) & ((!\BLOCO_EX|ULA1|ULA25|InverterOuNao|saida_MUX[0]~0_combout\) # 
-- ((!\BLOCO_EX|ULA1|ULA24|Somador|cOut~0_combout\ & !\BLOCO_EX|ULA1|ULA24|Somador|cOut~1_combout\)))) # (\ID_EX|DOUT\(69) & (!\BLOCO_EX|ULA1|ULA24|Somador|cOut~0_combout\ & (!\BLOCO_EX|ULA1|ULA24|Somador|cOut~1_combout\ & 
-- !\BLOCO_EX|ULA1|ULA25|InverterOuNao|saida_MUX[0]~0_combout\))) ) ) ) # ( !\ID_EX|DOUT\(70) & ( !\BLOCO_EX|ULA1|ULA26|InverterOuNao|saida_MUX[0]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111110001000000011111000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_EX|ULA1|ULA24|Somador|ALT_INV_cOut~0_combout\,
	datab => \BLOCO_EX|ULA1|ULA24|Somador|ALT_INV_cOut~1_combout\,
	datac => \ID_EX|ALT_INV_DOUT\(69),
	datad => \BLOCO_EX|ULA1|ULA25|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datae => \ID_EX|ALT_INV_DOUT\(70),
	dataf => \BLOCO_EX|ULA1|ULA26|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \BLOCO_EX|ULA1|ULA26|Somador|cOut~combout\);

\BLOCO_EX|Somador2|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|Somador2|Add0~9_sumout\ = SUM(( \ID_EX|DOUT\(125) ) + ( \ID_EX|DOUT\(167) ) + ( \BLOCO_EX|Somador2|Add0~6\ ))
-- \BLOCO_EX|Somador2|Add0~10\ = CARRY(( \ID_EX|DOUT\(125) ) + ( \ID_EX|DOUT\(167) ) + ( \BLOCO_EX|Somador2|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ID_EX|ALT_INV_DOUT\(125),
	dataf => \ID_EX|ALT_INV_DOUT\(167),
	cin => \BLOCO_EX|Somador2|Add0~6\,
	sumout => \BLOCO_EX|Somador2|Add0~9_sumout\,
	cout => \BLOCO_EX|Somador2|Add0~10\);

\MUX_JR|saida_MUX[26]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_JR|saida_MUX[26]~2_combout\ = ( \BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( \BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( \BLOCO_EX|Somador2|Add0~9_sumout\ ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( \BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( 
-- \BLOCO_IF|Somador1|Add0~9_sumout\ ) ) ) # ( \BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( !\BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( \IF_ID|DOUT\(24) ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( !\BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( 
-- \BLOCO_ID|BANCO_REG|saidaA[26]~298_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_IF|Somador1|ALT_INV_Add0~9_sumout\,
	datab => \BLOCO_EX|Somador2|ALT_INV_Add0~9_sumout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[26]~298_combout\,
	datad => \IF_ID|ALT_INV_DOUT\(24),
	datae => \BLOCO_IF|PC_REG|ALT_INV_DOUT[26]~0_combout\,
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT[0]~1_combout\,
	combout => \MUX_JR|saida_MUX[26]~2_combout\);

\BLOCO_IF|PC_REG|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_JR|saida_MUX[26]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_IF|PC_REG|DOUT\(26));

\BLOCO_IF|Somador1|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_IF|Somador1|Add0~9_sumout\ = SUM(( \BLOCO_IF|PC_REG|DOUT\(26) ) + ( GND ) + ( \BLOCO_IF|Somador1|Add0~6\ ))
-- \BLOCO_IF|Somador1|Add0~10\ = CARRY(( \BLOCO_IF|PC_REG|DOUT\(26) ) + ( GND ) + ( \BLOCO_IF|Somador1|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(26),
	cin => \BLOCO_IF|Somador1|Add0~6\,
	sumout => \BLOCO_IF|Somador1|Add0~9_sumout\,
	cout => \BLOCO_IF|Somador1|Add0~10\);

\IF_ID|DOUT[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_IF|Somador1|Add0~9_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|DOUT\(58));

\ID_EX|DOUT[167]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \IF_ID|DOUT\(58),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(167));

\EX_MEM|DOUT[206]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(167),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(206));

\MEM_WB|DOUT[142]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(206),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(142));

\BLOCO_ID|BANCO_REG|registrador[0][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[26]~2_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[0][26]~q\);

\BLOCO_ID|BANCO_REG|registrador[1][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[26]~2_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[1][26]~q\);

\BLOCO_ID|BANCO_REG|registrador[2][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[26]~2_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[2][26]~q\);

\BLOCO_ID|BANCO_REG|registrador[3][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[26]~2_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[3][26]~q\);

\BLOCO_ID|BANCO_REG|saidaB[26]~130\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[26]~130_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[3][26]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[2][26]~q\ ) ) ) # ( \IF_ID|DOUT\(16) & 
-- ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[1][26]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[0][26]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][26]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][26]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][26]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][26]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[26]~130_combout\);

\BLOCO_ID|BANCO_REG|registrador[4][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[26]~2_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[4][26]~q\);

\BLOCO_ID|BANCO_REG|registrador[5][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[26]~2_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[5][26]~q\);

\BLOCO_ID|BANCO_REG|registrador[6][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[26]~2_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[6][26]~q\);

\BLOCO_ID|BANCO_REG|registrador[7][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[26]~2_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[7][26]~q\);

\BLOCO_ID|BANCO_REG|saidaB[26]~131\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[26]~131_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[7][26]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[6][26]~q\ ) ) ) # ( \IF_ID|DOUT\(16) & 
-- ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[5][26]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[4][26]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][26]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][26]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][26]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][26]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[26]~131_combout\);

\BLOCO_ID|BANCO_REG|registrador[8][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[26]~2_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[8][26]~q\);

\BLOCO_ID|BANCO_REG|registrador[9][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[26]~2_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[9][26]~q\);

\BLOCO_ID|BANCO_REG|registrador[10][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[26]~2_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[10][26]~q\);

\BLOCO_ID|BANCO_REG|registrador[11][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[26]~2_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[11][26]~q\);

\BLOCO_ID|BANCO_REG|saidaB[26]~132\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[26]~132_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[11][26]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[10][26]~q\ ) ) ) # ( \IF_ID|DOUT\(16) 
-- & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[9][26]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[8][26]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][26]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][26]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][26]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][26]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[26]~132_combout\);

\BLOCO_ID|BANCO_REG|registrador[13][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[26]~2_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[13][26]~q\);

\BLOCO_ID|BANCO_REG|registrador[14][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[26]~2_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[14][26]~q\);

\BLOCO_ID|BANCO_REG|registrador[15][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[26]~2_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[15][26]~q\);

\BLOCO_ID|BANCO_REG|saidaB[26]~133\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[26]~133_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[15][26]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[14][26]~q\ ) ) ) # ( \IF_ID|DOUT\(16) 
-- & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[13][26]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[12][26]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][26]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][26]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][26]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][26]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[26]~133_combout\);

\BLOCO_ID|BANCO_REG|saidaB[26]~134\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[26]~134_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|saidaB[26]~133_combout\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|saidaB[26]~132_combout\ ) ) ) # ( 
-- \IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|saidaB[26]~131_combout\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|saidaB[26]~130_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[26]~130_combout\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[26]~131_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[26]~132_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[26]~133_combout\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[26]~134_combout\);

\ID_EX|DOUT[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|saidaB[26]~134_combout\,
	sclr => \BLOCO_ID|BANCO_REG|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(39));

\EX_MEM|DOUT[90]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(39),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(90));

\BLOCO_MEM|RAM1|memRAM[0][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(90),
	ena => \BLOCO_MEM|RAM1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[0][26]~q\);

\BLOCO_MEM|RAM1|memRAM[8][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(90),
	ena => \BLOCO_MEM|RAM1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[8][26]~q\);

\BLOCO_MEM|RAM1|memRAM[4][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(90),
	ena => \BLOCO_MEM|RAM1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[4][26]~q\);

\BLOCO_MEM|RAM1|memRAM[12][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(90),
	ena => \BLOCO_MEM|RAM1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[12][26]~q\);

\BLOCO_MEM|RAM1|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux5~0_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[12][26]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[4][26]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[8][26]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[0][26]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][26]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][26]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][26]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][26]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux5~0_combout\);

\BLOCO_MEM|RAM1|memRAM[1][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(90),
	ena => \BLOCO_MEM|RAM1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[1][26]~q\);

\BLOCO_MEM|RAM1|memRAM[9][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(90),
	ena => \BLOCO_MEM|RAM1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[9][26]~q\);

\BLOCO_MEM|RAM1|memRAM[5][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(90),
	ena => \BLOCO_MEM|RAM1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[5][26]~q\);

\BLOCO_MEM|RAM1|memRAM[13][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(90),
	ena => \BLOCO_MEM|RAM1|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[13][26]~q\);

\BLOCO_MEM|RAM1|Mux5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux5~1_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[13][26]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[5][26]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[9][26]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[1][26]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][26]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][26]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][26]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][26]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux5~1_combout\);

\BLOCO_MEM|RAM1|memRAM[2][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(90),
	ena => \BLOCO_MEM|RAM1|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[2][26]~q\);

\BLOCO_MEM|RAM1|memRAM[10][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(90),
	ena => \BLOCO_MEM|RAM1|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[10][26]~q\);

\BLOCO_MEM|RAM1|memRAM[6][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(90),
	ena => \BLOCO_MEM|RAM1|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[6][26]~q\);

\BLOCO_MEM|RAM1|memRAM[14][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(90),
	ena => \BLOCO_MEM|RAM1|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[14][26]~q\);

\BLOCO_MEM|RAM1|Mux5~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux5~2_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[14][26]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[6][26]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[10][26]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[2][26]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][26]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][26]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][26]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][26]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux5~2_combout\);

\BLOCO_MEM|RAM1|memRAM[3][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(90),
	ena => \BLOCO_MEM|RAM1|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[3][26]~q\);

\BLOCO_MEM|RAM1|memRAM[11][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(90),
	ena => \BLOCO_MEM|RAM1|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[11][26]~q\);

\BLOCO_MEM|RAM1|memRAM[7][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(90),
	ena => \BLOCO_MEM|RAM1|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[7][26]~q\);

\BLOCO_MEM|RAM1|memRAM[15][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(90),
	ena => \BLOCO_MEM|RAM1|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[15][26]~q\);

\BLOCO_MEM|RAM1|Mux5~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux5~3_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[15][26]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[7][26]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[11][26]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[3][26]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][26]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][26]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][26]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][26]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux5~3_combout\);

\BLOCO_MEM|RAM1|Mux5~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux5~4_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux5~3_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux5~2_combout\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|Mux5~1_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux5~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux5~0_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux5~1_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux5~2_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux5~3_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux5~4_combout\);

\BLOCO_MEM|RAM1|memRAM[32][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(90),
	ena => \BLOCO_MEM|RAM1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[32][26]~q\);

\BLOCO_MEM|RAM1|memRAM[36][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(90),
	ena => \BLOCO_MEM|RAM1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[36][26]~q\);

\BLOCO_MEM|RAM1|memRAM[33][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(90),
	ena => \BLOCO_MEM|RAM1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[33][26]~q\);

\BLOCO_MEM|RAM1|memRAM[37][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(90),
	ena => \BLOCO_MEM|RAM1|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[37][26]~q\);

\BLOCO_MEM|RAM1|Mux5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux5~5_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[37][26]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[33][26]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[36][26]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[32][26]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][26]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][26]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][26]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][26]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux5~5_combout\);

\BLOCO_MEM|RAM1|memRAM[40][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(90),
	ena => \BLOCO_MEM|RAM1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[40][26]~q\);

\BLOCO_MEM|RAM1|memRAM[44][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(90),
	ena => \BLOCO_MEM|RAM1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[44][26]~q\);

\BLOCO_MEM|RAM1|memRAM[41][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(90),
	ena => \BLOCO_MEM|RAM1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[41][26]~q\);

\BLOCO_MEM|RAM1|memRAM[45][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(90),
	ena => \BLOCO_MEM|RAM1|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[45][26]~q\);

\BLOCO_MEM|RAM1|Mux5~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux5~6_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[45][26]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[41][26]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[44][26]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[40][26]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][26]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][26]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][26]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][26]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux5~6_combout\);

\BLOCO_MEM|RAM1|memRAM[34][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(90),
	ena => \BLOCO_MEM|RAM1|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[34][26]~q\);

\BLOCO_MEM|RAM1|memRAM[38][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(90),
	ena => \BLOCO_MEM|RAM1|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[38][26]~q\);

\BLOCO_MEM|RAM1|memRAM[35][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(90),
	ena => \BLOCO_MEM|RAM1|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[35][26]~q\);

\BLOCO_MEM|RAM1|memRAM[39][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(90),
	ena => \BLOCO_MEM|RAM1|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[39][26]~q\);

\BLOCO_MEM|RAM1|Mux5~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux5~7_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[39][26]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[35][26]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[38][26]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[34][26]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][26]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][26]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][26]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][26]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux5~7_combout\);

\BLOCO_MEM|RAM1|memRAM[42][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(90),
	ena => \BLOCO_MEM|RAM1|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[42][26]~q\);

\BLOCO_MEM|RAM1|memRAM[46][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(90),
	ena => \BLOCO_MEM|RAM1|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[46][26]~q\);

\BLOCO_MEM|RAM1|memRAM[43][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(90),
	ena => \BLOCO_MEM|RAM1|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[43][26]~q\);

\BLOCO_MEM|RAM1|memRAM[47][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(90),
	ena => \BLOCO_MEM|RAM1|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[47][26]~q\);

\BLOCO_MEM|RAM1|Mux5~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux5~8_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[47][26]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[43][26]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[46][26]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[42][26]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][26]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][26]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][26]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][26]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux5~8_combout\);

\BLOCO_MEM|RAM1|Mux5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux5~9_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux5~8_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux5~7_combout\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|Mux5~6_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux5~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux5~5_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux5~6_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux5~7_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux5~8_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux5~9_combout\);

\BLOCO_MEM|RAM1|memRAM[16][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(90),
	ena => \BLOCO_MEM|RAM1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[16][26]~q\);

\BLOCO_MEM|RAM1|memRAM[24][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(90),
	ena => \BLOCO_MEM|RAM1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[24][26]~q\);

\BLOCO_MEM|RAM1|memRAM[18][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(90),
	ena => \BLOCO_MEM|RAM1|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[18][26]~q\);

\BLOCO_MEM|RAM1|memRAM[26][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(90),
	ena => \BLOCO_MEM|RAM1|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[26][26]~q\);

\BLOCO_MEM|RAM1|Mux5~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux5~10_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[26][26]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[18][26]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[24][26]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[16][26]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][26]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][26]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][26]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][26]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux5~10_combout\);

\BLOCO_MEM|RAM1|memRAM[20][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(90),
	ena => \BLOCO_MEM|RAM1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[20][26]~q\);

\BLOCO_MEM|RAM1|memRAM[28][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(90),
	ena => \BLOCO_MEM|RAM1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[28][26]~q\);

\BLOCO_MEM|RAM1|memRAM[22][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(90),
	ena => \BLOCO_MEM|RAM1|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[22][26]~q\);

\BLOCO_MEM|RAM1|memRAM[30][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(90),
	ena => \BLOCO_MEM|RAM1|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[30][26]~q\);

\BLOCO_MEM|RAM1|Mux5~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux5~11_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[30][26]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[22][26]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[28][26]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[20][26]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][26]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][26]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][26]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][26]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux5~11_combout\);

\BLOCO_MEM|RAM1|memRAM[17][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(90),
	ena => \BLOCO_MEM|RAM1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[17][26]~q\);

\BLOCO_MEM|RAM1|memRAM[25][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(90),
	ena => \BLOCO_MEM|RAM1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[25][26]~q\);

\BLOCO_MEM|RAM1|memRAM[19][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(90),
	ena => \BLOCO_MEM|RAM1|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[19][26]~q\);

\BLOCO_MEM|RAM1|memRAM[27][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(90),
	ena => \BLOCO_MEM|RAM1|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[27][26]~q\);

\BLOCO_MEM|RAM1|Mux5~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux5~12_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[27][26]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[19][26]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[25][26]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[17][26]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][26]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][26]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][26]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][26]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux5~12_combout\);

\BLOCO_MEM|RAM1|memRAM[21][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(90),
	ena => \BLOCO_MEM|RAM1|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[21][26]~q\);

\BLOCO_MEM|RAM1|memRAM[29][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(90),
	ena => \BLOCO_MEM|RAM1|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[29][26]~q\);

\BLOCO_MEM|RAM1|memRAM[23][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(90),
	ena => \BLOCO_MEM|RAM1|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[23][26]~q\);

\BLOCO_MEM|RAM1|memRAM[31][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(90),
	ena => \BLOCO_MEM|RAM1|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[31][26]~q\);

\BLOCO_MEM|RAM1|Mux5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux5~13_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[31][26]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[23][26]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[29][26]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[21][26]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][26]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][26]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][26]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][26]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux5~13_combout\);

\BLOCO_MEM|RAM1|Mux5~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux5~14_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|Mux5~13_combout\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|Mux5~12_combout\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|Mux5~11_combout\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|Mux5~10_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux5~10_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux5~11_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux5~12_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux5~13_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux5~14_combout\);

\BLOCO_MEM|RAM1|memRAM[48][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(90),
	ena => \BLOCO_MEM|RAM1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[48][26]~q\);

\BLOCO_MEM|RAM1|memRAM[56][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(90),
	ena => \BLOCO_MEM|RAM1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[56][26]~q\);

\BLOCO_MEM|RAM1|memRAM[50][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(90),
	ena => \BLOCO_MEM|RAM1|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[50][26]~q\);

\BLOCO_MEM|RAM1|memRAM[58][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(90),
	ena => \BLOCO_MEM|RAM1|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[58][26]~q\);

\BLOCO_MEM|RAM1|Mux5~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux5~15_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[58][26]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[50][26]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[56][26]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[48][26]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][26]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][26]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][26]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][26]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux5~15_combout\);

\BLOCO_MEM|RAM1|memRAM[52][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(90),
	ena => \BLOCO_MEM|RAM1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[52][26]~q\);

\BLOCO_MEM|RAM1|memRAM[60][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(90),
	ena => \BLOCO_MEM|RAM1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[60][26]~q\);

\BLOCO_MEM|RAM1|memRAM[54][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(90),
	ena => \BLOCO_MEM|RAM1|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[54][26]~q\);

\BLOCO_MEM|RAM1|memRAM[62][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(90),
	ena => \BLOCO_MEM|RAM1|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[62][26]~q\);

\BLOCO_MEM|RAM1|Mux5~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux5~16_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[62][26]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[54][26]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[60][26]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[52][26]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][26]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][26]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][26]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][26]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux5~16_combout\);

\BLOCO_MEM|RAM1|memRAM[49][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(90),
	ena => \BLOCO_MEM|RAM1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[49][26]~q\);

\BLOCO_MEM|RAM1|memRAM[57][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(90),
	ena => \BLOCO_MEM|RAM1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[57][26]~q\);

\BLOCO_MEM|RAM1|memRAM[51][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(90),
	ena => \BLOCO_MEM|RAM1|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[51][26]~q\);

\BLOCO_MEM|RAM1|memRAM[59][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(90),
	ena => \BLOCO_MEM|RAM1|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[59][26]~q\);

\BLOCO_MEM|RAM1|Mux5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux5~17_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[59][26]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[51][26]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[57][26]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[49][26]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][26]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][26]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][26]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][26]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux5~17_combout\);

\BLOCO_MEM|RAM1|memRAM[53][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(90),
	ena => \BLOCO_MEM|RAM1|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[53][26]~q\);

\BLOCO_MEM|RAM1|memRAM[61][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(90),
	ena => \BLOCO_MEM|RAM1|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[61][26]~q\);

\BLOCO_MEM|RAM1|memRAM[55][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(90),
	ena => \BLOCO_MEM|RAM1|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[55][26]~q\);

\BLOCO_MEM|RAM1|memRAM[63][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(90),
	ena => \BLOCO_MEM|RAM1|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[63][26]~q\);

\BLOCO_MEM|RAM1|Mux5~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux5~18_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[63][26]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[55][26]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[61][26]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[53][26]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][26]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][26]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][26]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][26]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux5~18_combout\);

\BLOCO_MEM|RAM1|Mux5~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux5~19_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|Mux5~18_combout\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|Mux5~17_combout\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|Mux5~16_combout\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|Mux5~15_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux5~15_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux5~16_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux5~17_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux5~18_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux5~19_combout\);

\BLOCO_MEM|RAM1|Mux5~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux5~20_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux5~19_combout\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux5~14_combout\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|Mux5~9_combout\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux5~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux5~4_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux5~9_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux5~14_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux5~19_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux5~20_combout\);

\BLOCO_MEM|RAM1|Dado_out[26]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Dado_out[26]~34_combout\ = (!\EX_MEM|DOUT\(162)) # (\BLOCO_MEM|RAM1|Mux5~20_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111011101110111011101110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|ALT_INV_DOUT\(162),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux5~20_combout\,
	combout => \BLOCO_MEM|RAM1|Dado_out[26]~34_combout\);

\MEM_WB|DOUT[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_MEM|RAM1|Dado_out[26]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(58));

\BLOCO_EX|ULA1|ULA27|InverterOuNao|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA27|InverterOuNao|saida_MUX[0]~0_combout\ = !\ID_EX|DOUT\(2) $ (((!\ID_EX|DOUT\(180) & ((!\ID_EX|DOUT\(39)))) # (\ID_EX|DOUT\(180) & (!\ID_EX|DOUT\(125)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011010011010010101101001101001010110100110100101011010011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(2),
	datab => \ID_EX|ALT_INV_DOUT\(180),
	datac => \ID_EX|ALT_INV_DOUT\(125),
	datad => \ID_EX|ALT_INV_DOUT\(39),
	combout => \BLOCO_EX|ULA1|ULA27|InverterOuNao|saida_MUX[0]~0_combout\);

\BLOCO_EX|ULA1|ULA27|MuxOperacao|MUX_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA27|MuxOperacao|MUX_OUT[0]~0_combout\ = ( \BLOCO_EX|ULA1|ULA27|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\ID_EX|DOUT\(0) & (!\ID_EX|DOUT\(71) $ (((!\ID_EX|DOUT\(1)) # (!\BLOCO_EX|ULA1|ULA26|Somador|cOut~combout\))))) # (\ID_EX|DOUT\(0) 
-- & (!\ID_EX|DOUT\(1))) ) ) # ( !\BLOCO_EX|ULA1|ULA27|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\ID_EX|DOUT\(1) & (\ID_EX|DOUT\(0) & ((\ID_EX|DOUT\(71))))) # (\ID_EX|DOUT\(1) & (!\ID_EX|DOUT\(0) & (!\BLOCO_EX|ULA1|ULA26|Somador|cOut~combout\ $ 
-- (\ID_EX|DOUT\(71))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000100110001001101110101001000000001001100010011011101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(1),
	datab => \ID_EX|ALT_INV_DOUT\(0),
	datac => \BLOCO_EX|ULA1|ULA26|Somador|ALT_INV_cOut~combout\,
	datad => \ID_EX|ALT_INV_DOUT\(71),
	datae => \BLOCO_EX|ULA1|ULA27|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \BLOCO_EX|ULA1|ULA27|MuxOperacao|MUX_OUT[0]~0_combout\);

\MEM_WB|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_EX|ULA1|ULA27|MuxOperacao|MUX_OUT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(26));

\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[26]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[26]~2_combout\ = ( \MEM_WB|DOUT\(58) & ( \MEM_WB|DOUT\(26) & ( (!\MEM_WB|DOUT\(69)) # ((!\MEM_WB|DOUT\(68) & (\MEM_WB|DOUT\(142))) # (\MEM_WB|DOUT\(68) & ((\MEM_WB|DOUT\(104))))) ) ) ) # ( !\MEM_WB|DOUT\(58) & ( 
-- \MEM_WB|DOUT\(26) & ( (!\MEM_WB|DOUT\(68) & ((!\MEM_WB|DOUT\(69)) # ((\MEM_WB|DOUT\(142))))) # (\MEM_WB|DOUT\(68) & (\MEM_WB|DOUT\(69) & ((\MEM_WB|DOUT\(104))))) ) ) ) # ( \MEM_WB|DOUT\(58) & ( !\MEM_WB|DOUT\(26) & ( (!\MEM_WB|DOUT\(68) & 
-- (\MEM_WB|DOUT\(69) & (\MEM_WB|DOUT\(142)))) # (\MEM_WB|DOUT\(68) & ((!\MEM_WB|DOUT\(69)) # ((\MEM_WB|DOUT\(104))))) ) ) ) # ( !\MEM_WB|DOUT\(58) & ( !\MEM_WB|DOUT\(26) & ( (\MEM_WB|DOUT\(69) & ((!\MEM_WB|DOUT\(68) & (\MEM_WB|DOUT\(142))) # 
-- (\MEM_WB|DOUT\(68) & ((\MEM_WB|DOUT\(104)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(68),
	datab => \MEM_WB|ALT_INV_DOUT\(69),
	datac => \MEM_WB|ALT_INV_DOUT\(142),
	datad => \MEM_WB|ALT_INV_DOUT\(104),
	datae => \MEM_WB|ALT_INV_DOUT\(58),
	dataf => \MEM_WB|ALT_INV_DOUT\(26),
	combout => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[26]~2_combout\);

\BLOCO_ID|BANCO_REG|registrador[12][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[26]~2_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[12][26]~q\);

\BLOCO_ID|BANCO_REG|saidaA[26]~288\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[26]~288_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[15][26]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[14][26]~q\ ) ) ) # ( \IF_ID|DOUT\(21) 
-- & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[13][26]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[12][26]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][26]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][26]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][26]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][26]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[26]~288_combout\);

\BLOCO_ID|BANCO_REG|saidaA[26]~289\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[26]~289_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[7][26]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[6][26]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & 
-- ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[5][26]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[4][26]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][26]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][26]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][26]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][26]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[26]~289_combout\);

\BLOCO_ID|BANCO_REG|saidaA[26]~290\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[26]~290_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[3][26]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[2][26]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & 
-- ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[1][26]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[0][26]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][26]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][26]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][26]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][26]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[26]~290_combout\);

\BLOCO_ID|BANCO_REG|saidaA[26]~291\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[26]~291_combout\ = ( \BLOCO_ID|BANCO_REG|saidaA[26]~290_combout\ & ( (!\IF_ID|DOUT\(24) & ((!\IF_ID|DOUT\(23)) # ((\BLOCO_ID|BANCO_REG|saidaA[26]~289_combout\)))) # (\IF_ID|DOUT\(24) & 
-- (((\BLOCO_ID|BANCO_REG|saidaA[26]~288_combout\)))) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[26]~290_combout\ & ( (!\IF_ID|DOUT\(24) & (\IF_ID|DOUT\(23) & ((\BLOCO_ID|BANCO_REG|saidaA[26]~289_combout\)))) # (\IF_ID|DOUT\(24) & 
-- (((\BLOCO_ID|BANCO_REG|saidaA[26]~288_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111100011011010111100000101001001111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(24),
	datab => \IF_ID|ALT_INV_DOUT\(23),
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[26]~288_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[26]~289_combout\,
	datae => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[26]~290_combout\,
	combout => \BLOCO_ID|BANCO_REG|saidaA[26]~291_combout\);

\BLOCO_ID|BANCO_REG|registrador[16][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[26]~2_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[16][26]~q\);

\BLOCO_ID|BANCO_REG|registrador[20][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[26]~2_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[20][26]~q\);

\BLOCO_ID|BANCO_REG|registrador[24][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[26]~2_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[24][26]~q\);

\BLOCO_ID|BANCO_REG|registrador[28][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[26]~2_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[28][26]~q\);

\BLOCO_ID|BANCO_REG|saidaA[26]~292\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[26]~292_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[28][26]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[24][26]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[20][26]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[16][26]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][26]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][26]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][26]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][26]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[26]~292_combout\);

\BLOCO_ID|BANCO_REG|registrador[17][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[26]~2_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[17][26]~q\);

\BLOCO_ID|BANCO_REG|registrador[21][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[26]~2_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[21][26]~q\);

\BLOCO_ID|BANCO_REG|registrador[25][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[26]~2_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[25][26]~q\);

\BLOCO_ID|BANCO_REG|registrador[29][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[26]~2_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[29][26]~q\);

\BLOCO_ID|BANCO_REG|saidaA[26]~293\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[26]~293_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[29][26]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[25][26]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[21][26]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[17][26]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][26]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][26]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][26]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][26]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[26]~293_combout\);

\BLOCO_ID|BANCO_REG|registrador[18][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[26]~2_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[18][26]~q\);

\BLOCO_ID|BANCO_REG|registrador[22][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[26]~2_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[22][26]~q\);

\BLOCO_ID|BANCO_REG|registrador[26][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[26]~2_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[26][26]~q\);

\BLOCO_ID|BANCO_REG|registrador[30][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[26]~2_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[30][26]~q\);

\BLOCO_ID|BANCO_REG|saidaA[26]~294\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[26]~294_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[30][26]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[26][26]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[22][26]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[18][26]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][26]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][26]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][26]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][26]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[26]~294_combout\);

\BLOCO_ID|BANCO_REG|registrador[19][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[26]~2_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[19][26]~q\);

\BLOCO_ID|BANCO_REG|registrador[23][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[26]~2_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[23][26]~q\);

\BLOCO_ID|BANCO_REG|registrador[27][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[26]~2_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[27][26]~q\);

\BLOCO_ID|BANCO_REG|registrador[31][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[26]~2_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[31][26]~q\);

\BLOCO_ID|BANCO_REG|saidaA[26]~295\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[26]~295_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[31][26]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[27][26]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[23][26]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[19][26]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][26]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][26]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][26]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][26]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[26]~295_combout\);

\BLOCO_ID|BANCO_REG|saidaA[26]~296\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[26]~296_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[26]~295_combout\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[26]~294_combout\ ) ) ) # ( 
-- \IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[26]~293_combout\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[26]~292_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[26]~292_combout\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[26]~293_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[26]~294_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[26]~295_combout\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[26]~296_combout\);

\BLOCO_ID|BANCO_REG|saidaA[26]~297\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[26]~297_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[11][26]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[10][26]~q\ ) ) ) # ( \IF_ID|DOUT\(21) 
-- & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[9][26]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[8][26]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][26]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][26]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][26]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][26]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[26]~297_combout\);

\BLOCO_ID|BANCO_REG|saidaA[26]~298\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[26]~298_combout\ = ( \BLOCO_ID|BANCO_REG|saidaA[26]~296_combout\ & ( \BLOCO_ID|BANCO_REG|saidaA[26]~297_combout\ & ( (((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & \BLOCO_ID|BANCO_REG|saidaA[26]~291_combout\)) # 
-- (\BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\)) # (\IF_ID|DOUT\(25)) ) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[26]~296_combout\ & ( \BLOCO_ID|BANCO_REG|saidaA[26]~297_combout\ & ( ((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[26]~291_combout\)) # (\BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\) ) ) ) # ( \BLOCO_ID|BANCO_REG|saidaA[26]~296_combout\ & ( !\BLOCO_ID|BANCO_REG|saidaA[26]~297_combout\ & ( ((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[26]~291_combout\)) # (\IF_ID|DOUT\(25)) ) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[26]~296_combout\ & ( !\BLOCO_ID|BANCO_REG|saidaA[26]~297_combout\ & ( (\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[26]~291_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010101010111011100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(25),
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~4_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~11_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[26]~291_combout\,
	datae => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[26]~296_combout\,
	dataf => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[26]~297_combout\,
	combout => \BLOCO_ID|BANCO_REG|saidaA[26]~298_combout\);

\ID_EX|DOUT[71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|saidaA[26]~298_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(71));

\BLOCO_EX|Somador2|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|Somador2|Add0~13_sumout\ = SUM(( \ID_EX|DOUT\(125) ) + ( \ID_EX|DOUT\(168) ) + ( \BLOCO_EX|Somador2|Add0~10\ ))
-- \BLOCO_EX|Somador2|Add0~14\ = CARRY(( \ID_EX|DOUT\(125) ) + ( \ID_EX|DOUT\(168) ) + ( \BLOCO_EX|Somador2|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ID_EX|ALT_INV_DOUT\(125),
	dataf => \ID_EX|ALT_INV_DOUT\(168),
	cin => \BLOCO_EX|Somador2|Add0~10\,
	sumout => \BLOCO_EX|Somador2|Add0~13_sumout\,
	cout => \BLOCO_EX|Somador2|Add0~14\);

\MUX_JR|saida_MUX[27]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_JR|saida_MUX[27]~3_combout\ = ( \BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( \BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( \BLOCO_EX|Somador2|Add0~13_sumout\ ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( \BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( 
-- \BLOCO_IF|Somador1|Add0~13_sumout\ ) ) ) # ( \BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( !\BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( \IF_ID|DOUT\(25) ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( !\BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( 
-- \BLOCO_ID|BANCO_REG|saidaA[27]~309_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_IF|Somador1|ALT_INV_Add0~13_sumout\,
	datab => \BLOCO_EX|Somador2|ALT_INV_Add0~13_sumout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[27]~309_combout\,
	datad => \IF_ID|ALT_INV_DOUT\(25),
	datae => \BLOCO_IF|PC_REG|ALT_INV_DOUT[26]~0_combout\,
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT[0]~1_combout\,
	combout => \MUX_JR|saida_MUX[27]~3_combout\);

\BLOCO_IF|PC_REG|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_JR|saida_MUX[27]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_IF|PC_REG|DOUT\(27));

\BLOCO_IF|Somador1|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_IF|Somador1|Add0~13_sumout\ = SUM(( \BLOCO_IF|PC_REG|DOUT\(27) ) + ( GND ) + ( \BLOCO_IF|Somador1|Add0~10\ ))
-- \BLOCO_IF|Somador1|Add0~14\ = CARRY(( \BLOCO_IF|PC_REG|DOUT\(27) ) + ( GND ) + ( \BLOCO_IF|Somador1|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(27),
	cin => \BLOCO_IF|Somador1|Add0~10\,
	sumout => \BLOCO_IF|Somador1|Add0~13_sumout\,
	cout => \BLOCO_IF|Somador1|Add0~14\);

\IF_ID|DOUT[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_IF|Somador1|Add0~13_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|DOUT\(59));

\ID_EX|DOUT[168]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \IF_ID|DOUT\(59),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(168));

\EX_MEM|DOUT[207]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(168),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(207));

\MEM_WB|DOUT[143]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(207),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(143));

\EX_MEM|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(120),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(27));

\MEM_WB|DOUT[111]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(111));

\BLOCO_ID|BANCO_REG|registrador[0][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[27]~3_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[0][27]~q\);

\BLOCO_ID|BANCO_REG|registrador[4][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[27]~3_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[4][27]~q\);

\BLOCO_ID|BANCO_REG|registrador[8][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[27]~3_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[8][27]~q\);

\BLOCO_ID|BANCO_REG|saidaB[27]~135\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[27]~135_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[12][27]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[8][27]~q\ ) ) ) # ( \IF_ID|DOUT\(18) 
-- & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[4][27]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[0][27]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][27]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][27]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][27]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][27]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[27]~135_combout\);

\BLOCO_ID|BANCO_REG|registrador[1][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[27]~3_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[1][27]~q\);

\BLOCO_ID|BANCO_REG|registrador[5][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[27]~3_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[5][27]~q\);

\BLOCO_ID|BANCO_REG|registrador[9][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[27]~3_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[9][27]~q\);

\BLOCO_ID|BANCO_REG|registrador[13][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[27]~3_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[13][27]~q\);

\BLOCO_ID|BANCO_REG|saidaB[27]~136\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[27]~136_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[13][27]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[9][27]~q\ ) ) ) # ( \IF_ID|DOUT\(18) 
-- & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[5][27]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[1][27]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][27]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][27]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][27]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][27]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[27]~136_combout\);

\BLOCO_ID|BANCO_REG|registrador[2][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[27]~3_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[2][27]~q\);

\BLOCO_ID|BANCO_REG|registrador[6][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[27]~3_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[6][27]~q\);

\BLOCO_ID|BANCO_REG|registrador[10][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[27]~3_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[10][27]~q\);

\BLOCO_ID|BANCO_REG|registrador[14][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[27]~3_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[14][27]~q\);

\BLOCO_ID|BANCO_REG|saidaB[27]~137\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[27]~137_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[14][27]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[10][27]~q\ ) ) ) # ( \IF_ID|DOUT\(18) 
-- & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[6][27]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[2][27]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][27]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][27]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][27]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][27]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[27]~137_combout\);

\BLOCO_ID|BANCO_REG|registrador[3][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[27]~3_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[3][27]~q\);

\BLOCO_ID|BANCO_REG|registrador[7][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[27]~3_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[7][27]~q\);

\BLOCO_ID|BANCO_REG|registrador[11][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[27]~3_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[11][27]~q\);

\BLOCO_ID|BANCO_REG|registrador[15][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[27]~3_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[15][27]~q\);

\BLOCO_ID|BANCO_REG|saidaB[27]~138\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[27]~138_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[15][27]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[11][27]~q\ ) ) ) # ( \IF_ID|DOUT\(18) 
-- & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[7][27]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[3][27]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][27]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][27]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][27]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][27]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[27]~138_combout\);

\BLOCO_ID|BANCO_REG|saidaB[27]~139\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[27]~139_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|saidaB[27]~138_combout\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|saidaB[27]~137_combout\ ) ) ) # ( 
-- \IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|saidaB[27]~136_combout\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|saidaB[27]~135_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[27]~135_combout\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[27]~136_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[27]~137_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[27]~138_combout\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[27]~139_combout\);

\ID_EX|DOUT[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|saidaB[27]~139_combout\,
	sclr => \BLOCO_ID|BANCO_REG|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(40));

\EX_MEM|DOUT[91]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(40),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(91));

\BLOCO_MEM|RAM1|memRAM[0][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(91),
	ena => \BLOCO_MEM|RAM1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[0][27]~q\);

\BLOCO_MEM|RAM1|memRAM[32][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(91),
	ena => \BLOCO_MEM|RAM1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[32][27]~q\);

\BLOCO_MEM|RAM1|memRAM[16][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(91),
	ena => \BLOCO_MEM|RAM1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[16][27]~q\);

\BLOCO_MEM|RAM1|memRAM[48][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(91),
	ena => \BLOCO_MEM|RAM1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[48][27]~q\);

\BLOCO_MEM|RAM1|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux4~0_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[48][27]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[16][27]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[32][27]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[0][27]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][27]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][27]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][27]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][27]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux4~0_combout\);

\BLOCO_MEM|RAM1|memRAM[8][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(91),
	ena => \BLOCO_MEM|RAM1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[8][27]~q\);

\BLOCO_MEM|RAM1|memRAM[40][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(91),
	ena => \BLOCO_MEM|RAM1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[40][27]~q\);

\BLOCO_MEM|RAM1|memRAM[24][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(91),
	ena => \BLOCO_MEM|RAM1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[24][27]~q\);

\BLOCO_MEM|RAM1|memRAM[56][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(91),
	ena => \BLOCO_MEM|RAM1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[56][27]~q\);

\BLOCO_MEM|RAM1|Mux4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux4~1_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[56][27]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[24][27]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[40][27]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[8][27]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][27]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][27]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][27]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][27]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux4~1_combout\);

\BLOCO_MEM|RAM1|memRAM[4][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(91),
	ena => \BLOCO_MEM|RAM1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[4][27]~q\);

\BLOCO_MEM|RAM1|memRAM[36][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(91),
	ena => \BLOCO_MEM|RAM1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[36][27]~q\);

\BLOCO_MEM|RAM1|memRAM[20][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(91),
	ena => \BLOCO_MEM|RAM1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[20][27]~q\);

\BLOCO_MEM|RAM1|memRAM[52][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(91),
	ena => \BLOCO_MEM|RAM1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[52][27]~q\);

\BLOCO_MEM|RAM1|Mux4~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux4~2_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[52][27]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[20][27]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[36][27]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[4][27]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][27]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][27]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][27]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][27]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux4~2_combout\);

\BLOCO_MEM|RAM1|memRAM[12][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(91),
	ena => \BLOCO_MEM|RAM1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[12][27]~q\);

\BLOCO_MEM|RAM1|memRAM[44][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(91),
	ena => \BLOCO_MEM|RAM1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[44][27]~q\);

\BLOCO_MEM|RAM1|memRAM[28][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(91),
	ena => \BLOCO_MEM|RAM1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[28][27]~q\);

\BLOCO_MEM|RAM1|memRAM[60][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(91),
	ena => \BLOCO_MEM|RAM1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[60][27]~q\);

\BLOCO_MEM|RAM1|Mux4~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux4~3_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[60][27]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[28][27]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[44][27]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[12][27]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][27]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][27]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][27]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][27]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux4~3_combout\);

\BLOCO_MEM|RAM1|Mux4~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux4~4_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux4~3_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux4~2_combout\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|Mux4~1_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux4~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux4~0_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux4~1_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux4~2_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux4~3_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux4~4_combout\);

\BLOCO_MEM|RAM1|memRAM[1][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(91),
	ena => \BLOCO_MEM|RAM1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[1][27]~q\);

\BLOCO_MEM|RAM1|memRAM[33][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(91),
	ena => \BLOCO_MEM|RAM1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[33][27]~q\);

\BLOCO_MEM|RAM1|memRAM[17][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(91),
	ena => \BLOCO_MEM|RAM1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[17][27]~q\);

\BLOCO_MEM|RAM1|memRAM[49][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(91),
	ena => \BLOCO_MEM|RAM1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[49][27]~q\);

\BLOCO_MEM|RAM1|Mux4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux4~5_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[49][27]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[17][27]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[33][27]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[1][27]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][27]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][27]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][27]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][27]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux4~5_combout\);

\BLOCO_MEM|RAM1|memRAM[9][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(91),
	ena => \BLOCO_MEM|RAM1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[9][27]~q\);

\BLOCO_MEM|RAM1|memRAM[41][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(91),
	ena => \BLOCO_MEM|RAM1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[41][27]~q\);

\BLOCO_MEM|RAM1|memRAM[25][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(91),
	ena => \BLOCO_MEM|RAM1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[25][27]~q\);

\BLOCO_MEM|RAM1|memRAM[57][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(91),
	ena => \BLOCO_MEM|RAM1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[57][27]~q\);

\BLOCO_MEM|RAM1|Mux4~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux4~6_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[57][27]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[25][27]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[41][27]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[9][27]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][27]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][27]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][27]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][27]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux4~6_combout\);

\BLOCO_MEM|RAM1|memRAM[5][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(91),
	ena => \BLOCO_MEM|RAM1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[5][27]~q\);

\BLOCO_MEM|RAM1|memRAM[37][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(91),
	ena => \BLOCO_MEM|RAM1|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[37][27]~q\);

\BLOCO_MEM|RAM1|memRAM[21][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(91),
	ena => \BLOCO_MEM|RAM1|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[21][27]~q\);

\BLOCO_MEM|RAM1|memRAM[53][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(91),
	ena => \BLOCO_MEM|RAM1|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[53][27]~q\);

\BLOCO_MEM|RAM1|Mux4~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux4~7_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[53][27]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[21][27]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[37][27]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[5][27]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][27]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][27]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][27]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][27]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux4~7_combout\);

\BLOCO_MEM|RAM1|memRAM[13][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(91),
	ena => \BLOCO_MEM|RAM1|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[13][27]~q\);

\BLOCO_MEM|RAM1|memRAM[45][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(91),
	ena => \BLOCO_MEM|RAM1|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[45][27]~q\);

\BLOCO_MEM|RAM1|memRAM[29][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(91),
	ena => \BLOCO_MEM|RAM1|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[29][27]~q\);

\BLOCO_MEM|RAM1|memRAM[61][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(91),
	ena => \BLOCO_MEM|RAM1|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[61][27]~q\);

\BLOCO_MEM|RAM1|Mux4~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux4~8_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[61][27]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[29][27]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[45][27]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[13][27]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][27]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][27]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][27]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][27]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux4~8_combout\);

\BLOCO_MEM|RAM1|Mux4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux4~9_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux4~8_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux4~7_combout\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|Mux4~6_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux4~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux4~5_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux4~6_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux4~7_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux4~8_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux4~9_combout\);

\BLOCO_MEM|RAM1|memRAM[2][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(91),
	ena => \BLOCO_MEM|RAM1|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[2][27]~q\);

\BLOCO_MEM|RAM1|memRAM[34][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(91),
	ena => \BLOCO_MEM|RAM1|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[34][27]~q\);

\BLOCO_MEM|RAM1|memRAM[18][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(91),
	ena => \BLOCO_MEM|RAM1|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[18][27]~q\);

\BLOCO_MEM|RAM1|memRAM[50][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(91),
	ena => \BLOCO_MEM|RAM1|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[50][27]~q\);

\BLOCO_MEM|RAM1|Mux4~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux4~10_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[50][27]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[18][27]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[34][27]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[2][27]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][27]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][27]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][27]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][27]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux4~10_combout\);

\BLOCO_MEM|RAM1|memRAM[10][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(91),
	ena => \BLOCO_MEM|RAM1|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[10][27]~q\);

\BLOCO_MEM|RAM1|memRAM[42][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(91),
	ena => \BLOCO_MEM|RAM1|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[42][27]~q\);

\BLOCO_MEM|RAM1|memRAM[26][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(91),
	ena => \BLOCO_MEM|RAM1|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[26][27]~q\);

\BLOCO_MEM|RAM1|memRAM[58][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(91),
	ena => \BLOCO_MEM|RAM1|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[58][27]~q\);

\BLOCO_MEM|RAM1|Mux4~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux4~11_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[58][27]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[26][27]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[42][27]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[10][27]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][27]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][27]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][27]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][27]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux4~11_combout\);

\BLOCO_MEM|RAM1|memRAM[6][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(91),
	ena => \BLOCO_MEM|RAM1|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[6][27]~q\);

\BLOCO_MEM|RAM1|memRAM[38][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(91),
	ena => \BLOCO_MEM|RAM1|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[38][27]~q\);

\BLOCO_MEM|RAM1|memRAM[22][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(91),
	ena => \BLOCO_MEM|RAM1|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[22][27]~q\);

\BLOCO_MEM|RAM1|memRAM[54][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(91),
	ena => \BLOCO_MEM|RAM1|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[54][27]~q\);

\BLOCO_MEM|RAM1|Mux4~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux4~12_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[54][27]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[22][27]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[38][27]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[6][27]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][27]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][27]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][27]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][27]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux4~12_combout\);

\BLOCO_MEM|RAM1|memRAM[14][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(91),
	ena => \BLOCO_MEM|RAM1|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[14][27]~q\);

\BLOCO_MEM|RAM1|memRAM[46][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(91),
	ena => \BLOCO_MEM|RAM1|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[46][27]~q\);

\BLOCO_MEM|RAM1|memRAM[30][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(91),
	ena => \BLOCO_MEM|RAM1|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[30][27]~q\);

\BLOCO_MEM|RAM1|memRAM[62][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(91),
	ena => \BLOCO_MEM|RAM1|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[62][27]~q\);

\BLOCO_MEM|RAM1|Mux4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux4~13_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[62][27]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[30][27]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[46][27]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[14][27]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][27]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][27]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][27]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][27]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux4~13_combout\);

\BLOCO_MEM|RAM1|Mux4~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux4~14_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux4~13_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux4~12_combout\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|Mux4~11_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux4~10_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux4~10_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux4~11_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux4~12_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux4~13_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux4~14_combout\);

\BLOCO_MEM|RAM1|memRAM[3][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(91),
	ena => \BLOCO_MEM|RAM1|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[3][27]~q\);

\BLOCO_MEM|RAM1|memRAM[35][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(91),
	ena => \BLOCO_MEM|RAM1|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[35][27]~q\);

\BLOCO_MEM|RAM1|memRAM[7][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(91),
	ena => \BLOCO_MEM|RAM1|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[7][27]~q\);

\BLOCO_MEM|RAM1|memRAM[39][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(91),
	ena => \BLOCO_MEM|RAM1|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[39][27]~q\);

\BLOCO_MEM|RAM1|Mux4~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux4~15_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[39][27]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[7][27]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[35][27]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[3][27]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][27]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][27]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][27]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][27]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux4~15_combout\);

\BLOCO_MEM|RAM1|memRAM[11][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(91),
	ena => \BLOCO_MEM|RAM1|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[11][27]~q\);

\BLOCO_MEM|RAM1|memRAM[43][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(91),
	ena => \BLOCO_MEM|RAM1|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[43][27]~q\);

\BLOCO_MEM|RAM1|memRAM[15][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(91),
	ena => \BLOCO_MEM|RAM1|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[15][27]~q\);

\BLOCO_MEM|RAM1|memRAM[47][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(91),
	ena => \BLOCO_MEM|RAM1|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[47][27]~q\);

\BLOCO_MEM|RAM1|Mux4~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux4~16_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[47][27]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[15][27]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[43][27]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[11][27]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][27]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][27]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][27]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][27]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux4~16_combout\);

\BLOCO_MEM|RAM1|memRAM[19][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(91),
	ena => \BLOCO_MEM|RAM1|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[19][27]~q\);

\BLOCO_MEM|RAM1|memRAM[51][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(91),
	ena => \BLOCO_MEM|RAM1|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[51][27]~q\);

\BLOCO_MEM|RAM1|memRAM[23][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(91),
	ena => \BLOCO_MEM|RAM1|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[23][27]~q\);

\BLOCO_MEM|RAM1|memRAM[55][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(91),
	ena => \BLOCO_MEM|RAM1|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[55][27]~q\);

\BLOCO_MEM|RAM1|Mux4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux4~17_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[55][27]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[23][27]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[51][27]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[19][27]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][27]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][27]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][27]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][27]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux4~17_combout\);

\BLOCO_MEM|RAM1|memRAM[27][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(91),
	ena => \BLOCO_MEM|RAM1|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[27][27]~q\);

\BLOCO_MEM|RAM1|memRAM[59][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(91),
	ena => \BLOCO_MEM|RAM1|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[59][27]~q\);

\BLOCO_MEM|RAM1|memRAM[31][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(91),
	ena => \BLOCO_MEM|RAM1|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[31][27]~q\);

\BLOCO_MEM|RAM1|memRAM[63][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(91),
	ena => \BLOCO_MEM|RAM1|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[63][27]~q\);

\BLOCO_MEM|RAM1|Mux4~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux4~18_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[63][27]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[31][27]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[59][27]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[27][27]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][27]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][27]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][27]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][27]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux4~18_combout\);

\BLOCO_MEM|RAM1|Mux4~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux4~19_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux4~18_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux4~17_combout\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|Mux4~16_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux4~15_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux4~15_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux4~16_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux4~17_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux4~18_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux4~19_combout\);

\BLOCO_MEM|RAM1|Mux4~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux4~20_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux4~19_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux4~14_combout\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|Mux4~9_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux4~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux4~4_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux4~9_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux4~14_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux4~19_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux4~20_combout\);

\BLOCO_MEM|RAM1|Dado_out[27]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Dado_out[27]~35_combout\ = (!\EX_MEM|DOUT\(162)) # (\BLOCO_MEM|RAM1|Mux4~20_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111011101110111011101110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|ALT_INV_DOUT\(162),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux4~20_combout\,
	combout => \BLOCO_MEM|RAM1|Dado_out[27]~35_combout\);

\MEM_WB|DOUT[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_MEM|RAM1|Dado_out[27]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(59));

\BLOCO_EX|ULA1|ULA28|Somador|saida~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA28|Somador|saida~0_combout\ = ( \ID_EX|DOUT\(40) & ( !\ID_EX|DOUT\(72) $ (!\ID_EX|DOUT\(2) $ (((!\ID_EX|DOUT\(180)) # (\ID_EX|DOUT\(125))))) ) ) # ( !\ID_EX|DOUT\(40) & ( !\ID_EX|DOUT\(72) $ (!\ID_EX|DOUT\(2) $ (((\ID_EX|DOUT\(180) & 
-- \ID_EX|DOUT\(125))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001101001100101101001100101100110011010011001011010011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(72),
	datab => \ID_EX|ALT_INV_DOUT\(2),
	datac => \ID_EX|ALT_INV_DOUT\(180),
	datad => \ID_EX|ALT_INV_DOUT\(125),
	datae => \ID_EX|ALT_INV_DOUT\(40),
	combout => \BLOCO_EX|ULA1|ULA28|Somador|saida~0_combout\);

\BLOCO_EX|ULA1|ULA28|InverterOuNao|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA28|InverterOuNao|saida_MUX[0]~0_combout\ = !\ID_EX|DOUT\(2) $ (((!\ID_EX|DOUT\(180) & ((!\ID_EX|DOUT\(40)))) # (\ID_EX|DOUT\(180) & (!\ID_EX|DOUT\(125)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011010011010010101101001101001010110100110100101011010011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(2),
	datab => \ID_EX|ALT_INV_DOUT\(180),
	datac => \ID_EX|ALT_INV_DOUT\(125),
	datad => \ID_EX|ALT_INV_DOUT\(40),
	combout => \BLOCO_EX|ULA1|ULA28|InverterOuNao|saida_MUX[0]~0_combout\);

\BLOCO_EX|ULA1|ULA28|MuxOperacao|MUX_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA28|MuxOperacao|MUX_OUT[0]~0_combout\ = (!\ID_EX|DOUT\(1) & ((!\ID_EX|DOUT\(0) & (\ID_EX|DOUT\(72) & \BLOCO_EX|ULA1|ULA28|InverterOuNao|saida_MUX[0]~0_combout\)) # (\ID_EX|DOUT\(0) & 
-- ((\BLOCO_EX|ULA1|ULA28|InverterOuNao|saida_MUX[0]~0_combout\) # (\ID_EX|DOUT\(72))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000101010000000100010101000000010001010100000001000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(1),
	datab => \ID_EX|ALT_INV_DOUT\(0),
	datac => \ID_EX|ALT_INV_DOUT\(72),
	datad => \BLOCO_EX|ULA1|ULA28|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \BLOCO_EX|ULA1|ULA28|MuxOperacao|MUX_OUT[0]~0_combout\);

\BLOCO_EX|ULA1|ULA28|MuxOperacao|MUX_OUT[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA28|MuxOperacao|MUX_OUT[0]~1_combout\ = ( \BLOCO_EX|ULA1|ULA28|Somador|saida~0_combout\ & ( \BLOCO_EX|ULA1|ULA28|MuxOperacao|MUX_OUT[0]~0_combout\ ) ) # ( !\BLOCO_EX|ULA1|ULA28|Somador|saida~0_combout\ & ( 
-- \BLOCO_EX|ULA1|ULA28|MuxOperacao|MUX_OUT[0]~0_combout\ ) ) # ( \BLOCO_EX|ULA1|ULA28|Somador|saida~0_combout\ & ( !\BLOCO_EX|ULA1|ULA28|MuxOperacao|MUX_OUT[0]~0_combout\ & ( (\BLOCO_EX|ULA1|ULA11|MuxOperacao|Equal2~0_combout\ & 
-- ((!\BLOCO_EX|ULA1|ULA26|Somador|cOut~combout\ & (!\ID_EX|DOUT\(71) & !\BLOCO_EX|ULA1|ULA27|InverterOuNao|saida_MUX[0]~0_combout\)) # (\BLOCO_EX|ULA1|ULA26|Somador|cOut~combout\ & ((!\ID_EX|DOUT\(71)) # 
-- (!\BLOCO_EX|ULA1|ULA27|InverterOuNao|saida_MUX[0]~0_combout\))))) ) ) ) # ( !\BLOCO_EX|ULA1|ULA28|Somador|saida~0_combout\ & ( !\BLOCO_EX|ULA1|ULA28|MuxOperacao|MUX_OUT[0]~0_combout\ & ( (\BLOCO_EX|ULA1|ULA11|MuxOperacao|Equal2~0_combout\ & 
-- ((!\BLOCO_EX|ULA1|ULA26|Somador|cOut~combout\ & ((\BLOCO_EX|ULA1|ULA27|InverterOuNao|saida_MUX[0]~0_combout\) # (\ID_EX|DOUT\(71)))) # (\BLOCO_EX|ULA1|ULA26|Somador|cOut~combout\ & (\ID_EX|DOUT\(71) & 
-- \BLOCO_EX|ULA1|ULA27|InverterOuNao|saida_MUX[0]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010001000101010100010001000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_EX|ULA1|ULA11|MuxOperacao|ALT_INV_Equal2~0_combout\,
	datab => \BLOCO_EX|ULA1|ULA26|Somador|ALT_INV_cOut~combout\,
	datac => \ID_EX|ALT_INV_DOUT\(71),
	datad => \BLOCO_EX|ULA1|ULA27|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datae => \BLOCO_EX|ULA1|ULA28|Somador|ALT_INV_saida~0_combout\,
	dataf => \BLOCO_EX|ULA1|ULA28|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \BLOCO_EX|ULA1|ULA28|MuxOperacao|MUX_OUT[0]~1_combout\);

\MEM_WB|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_EX|ULA1|ULA28|MuxOperacao|MUX_OUT[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(27));

\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[27]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[27]~3_combout\ = ( \MEM_WB|DOUT\(59) & ( \MEM_WB|DOUT\(27) & ( (!\MEM_WB|DOUT\(69)) # ((!\MEM_WB|DOUT\(68) & (\MEM_WB|DOUT\(143))) # (\MEM_WB|DOUT\(68) & ((\MEM_WB|DOUT\(111))))) ) ) ) # ( !\MEM_WB|DOUT\(59) & ( 
-- \MEM_WB|DOUT\(27) & ( (!\MEM_WB|DOUT\(68) & ((!\MEM_WB|DOUT\(69)) # ((\MEM_WB|DOUT\(143))))) # (\MEM_WB|DOUT\(68) & (\MEM_WB|DOUT\(69) & ((\MEM_WB|DOUT\(111))))) ) ) ) # ( \MEM_WB|DOUT\(59) & ( !\MEM_WB|DOUT\(27) & ( (!\MEM_WB|DOUT\(68) & 
-- (\MEM_WB|DOUT\(69) & (\MEM_WB|DOUT\(143)))) # (\MEM_WB|DOUT\(68) & ((!\MEM_WB|DOUT\(69)) # ((\MEM_WB|DOUT\(111))))) ) ) ) # ( !\MEM_WB|DOUT\(59) & ( !\MEM_WB|DOUT\(27) & ( (\MEM_WB|DOUT\(69) & ((!\MEM_WB|DOUT\(68) & (\MEM_WB|DOUT\(143))) # 
-- (\MEM_WB|DOUT\(68) & ((\MEM_WB|DOUT\(111)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(68),
	datab => \MEM_WB|ALT_INV_DOUT\(69),
	datac => \MEM_WB|ALT_INV_DOUT\(143),
	datad => \MEM_WB|ALT_INV_DOUT\(111),
	datae => \MEM_WB|ALT_INV_DOUT\(59),
	dataf => \MEM_WB|ALT_INV_DOUT\(27),
	combout => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[27]~3_combout\);

\BLOCO_ID|BANCO_REG|registrador[12][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[27]~3_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[12][27]~q\);

\BLOCO_ID|BANCO_REG|saidaA[27]~299\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[27]~299_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[15][27]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[14][27]~q\ ) ) ) # ( \IF_ID|DOUT\(21) 
-- & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[13][27]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[12][27]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][27]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][27]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][27]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][27]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[27]~299_combout\);

\BLOCO_ID|BANCO_REG|saidaA[27]~300\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[27]~300_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[7][27]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[6][27]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & 
-- ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[5][27]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[4][27]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][27]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][27]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][27]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][27]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[27]~300_combout\);

\BLOCO_ID|BANCO_REG|saidaA[27]~301\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[27]~301_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[3][27]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[2][27]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & 
-- ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[1][27]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[0][27]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][27]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][27]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][27]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][27]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[27]~301_combout\);

\BLOCO_ID|BANCO_REG|saidaA[27]~302\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[27]~302_combout\ = ( \BLOCO_ID|BANCO_REG|saidaA[27]~301_combout\ & ( (!\IF_ID|DOUT\(24) & ((!\IF_ID|DOUT\(23)) # ((\BLOCO_ID|BANCO_REG|saidaA[27]~300_combout\)))) # (\IF_ID|DOUT\(24) & 
-- (((\BLOCO_ID|BANCO_REG|saidaA[27]~299_combout\)))) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[27]~301_combout\ & ( (!\IF_ID|DOUT\(24) & (\IF_ID|DOUT\(23) & ((\BLOCO_ID|BANCO_REG|saidaA[27]~300_combout\)))) # (\IF_ID|DOUT\(24) & 
-- (((\BLOCO_ID|BANCO_REG|saidaA[27]~299_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111100011011010111100000101001001111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(24),
	datab => \IF_ID|ALT_INV_DOUT\(23),
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[27]~299_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[27]~300_combout\,
	datae => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[27]~301_combout\,
	combout => \BLOCO_ID|BANCO_REG|saidaA[27]~302_combout\);

\BLOCO_ID|BANCO_REG|registrador[16][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[27]~3_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[16][27]~q\);

\BLOCO_ID|BANCO_REG|registrador[20][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[27]~3_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[20][27]~q\);

\BLOCO_ID|BANCO_REG|registrador[24][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[27]~3_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[24][27]~q\);

\BLOCO_ID|BANCO_REG|registrador[28][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[27]~3_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[28][27]~q\);

\BLOCO_ID|BANCO_REG|saidaA[27]~303\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[27]~303_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[28][27]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[24][27]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[20][27]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[16][27]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][27]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][27]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][27]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][27]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[27]~303_combout\);

\BLOCO_ID|BANCO_REG|registrador[17][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[27]~3_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[17][27]~q\);

\BLOCO_ID|BANCO_REG|registrador[21][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[27]~3_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[21][27]~q\);

\BLOCO_ID|BANCO_REG|registrador[25][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[27]~3_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[25][27]~q\);

\BLOCO_ID|BANCO_REG|registrador[29][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[27]~3_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[29][27]~q\);

\BLOCO_ID|BANCO_REG|saidaA[27]~304\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[27]~304_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[29][27]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[25][27]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[21][27]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[17][27]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][27]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][27]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][27]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][27]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[27]~304_combout\);

\BLOCO_ID|BANCO_REG|registrador[18][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[27]~3_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[18][27]~q\);

\BLOCO_ID|BANCO_REG|registrador[22][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[27]~3_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[22][27]~q\);

\BLOCO_ID|BANCO_REG|registrador[26][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[27]~3_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[26][27]~q\);

\BLOCO_ID|BANCO_REG|registrador[30][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[27]~3_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[30][27]~q\);

\BLOCO_ID|BANCO_REG|saidaA[27]~305\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[27]~305_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[30][27]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[26][27]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[22][27]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[18][27]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][27]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][27]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][27]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][27]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[27]~305_combout\);

\BLOCO_ID|BANCO_REG|registrador[19][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[27]~3_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[19][27]~q\);

\BLOCO_ID|BANCO_REG|registrador[23][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[27]~3_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[23][27]~q\);

\BLOCO_ID|BANCO_REG|registrador[27][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[27]~3_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[27][27]~q\);

\BLOCO_ID|BANCO_REG|registrador[31][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[27]~3_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[31][27]~q\);

\BLOCO_ID|BANCO_REG|saidaA[27]~306\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[27]~306_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[31][27]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[27][27]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[23][27]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[19][27]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][27]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][27]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][27]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][27]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[27]~306_combout\);

\BLOCO_ID|BANCO_REG|saidaA[27]~307\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[27]~307_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[27]~306_combout\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[27]~305_combout\ ) ) ) # ( 
-- \IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[27]~304_combout\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[27]~303_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[27]~303_combout\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[27]~304_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[27]~305_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[27]~306_combout\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[27]~307_combout\);

\BLOCO_ID|BANCO_REG|saidaA[27]~308\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[27]~308_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[11][27]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[10][27]~q\ ) ) ) # ( \IF_ID|DOUT\(21) 
-- & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[9][27]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[8][27]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][27]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][27]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][27]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][27]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[27]~308_combout\);

\BLOCO_ID|BANCO_REG|saidaA[27]~309\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[27]~309_combout\ = ( \BLOCO_ID|BANCO_REG|saidaA[27]~307_combout\ & ( \BLOCO_ID|BANCO_REG|saidaA[27]~308_combout\ & ( (((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & \BLOCO_ID|BANCO_REG|saidaA[27]~302_combout\)) # 
-- (\BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\)) # (\IF_ID|DOUT\(25)) ) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[27]~307_combout\ & ( \BLOCO_ID|BANCO_REG|saidaA[27]~308_combout\ & ( ((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[27]~302_combout\)) # (\BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\) ) ) ) # ( \BLOCO_ID|BANCO_REG|saidaA[27]~307_combout\ & ( !\BLOCO_ID|BANCO_REG|saidaA[27]~308_combout\ & ( ((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[27]~302_combout\)) # (\IF_ID|DOUT\(25)) ) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[27]~307_combout\ & ( !\BLOCO_ID|BANCO_REG|saidaA[27]~308_combout\ & ( (\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[27]~302_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010101010111011100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(25),
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~4_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~11_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[27]~302_combout\,
	datae => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[27]~307_combout\,
	dataf => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[27]~308_combout\,
	combout => \BLOCO_ID|BANCO_REG|saidaA[27]~309_combout\);

\ID_EX|DOUT[72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|saidaA[27]~309_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(72));

\BLOCO_EX|ULA1|ULA28|Somador|cOut\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA28|Somador|cOut~combout\ = ( \BLOCO_EX|ULA1|ULA28|InverterOuNao|saida_MUX[0]~0_combout\ & ( ((!\BLOCO_EX|ULA1|ULA26|Somador|cOut~combout\ & ((\BLOCO_EX|ULA1|ULA27|InverterOuNao|saida_MUX[0]~0_combout\) # (\ID_EX|DOUT\(71)))) # 
-- (\BLOCO_EX|ULA1|ULA26|Somador|cOut~combout\ & (\ID_EX|DOUT\(71) & \BLOCO_EX|ULA1|ULA27|InverterOuNao|saida_MUX[0]~0_combout\))) # (\ID_EX|DOUT\(72)) ) ) # ( !\BLOCO_EX|ULA1|ULA28|InverterOuNao|saida_MUX[0]~0_combout\ & ( (\ID_EX|DOUT\(72) & 
-- ((!\BLOCO_EX|ULA1|ULA26|Somador|cOut~combout\ & ((\BLOCO_EX|ULA1|ULA27|InverterOuNao|saida_MUX[0]~0_combout\) # (\ID_EX|DOUT\(71)))) # (\BLOCO_EX|ULA1|ULA26|Somador|cOut~combout\ & (\ID_EX|DOUT\(71) & 
-- \BLOCO_EX|ULA1|ULA27|InverterOuNao|saida_MUX[0]~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101011001010111111111100000000001010110010101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_EX|ULA1|ULA26|Somador|ALT_INV_cOut~combout\,
	datab => \ID_EX|ALT_INV_DOUT\(71),
	datac => \BLOCO_EX|ULA1|ULA27|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datad => \ID_EX|ALT_INV_DOUT\(72),
	datae => \BLOCO_EX|ULA1|ULA28|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \BLOCO_EX|ULA1|ULA28|Somador|cOut~combout\);

\BLOCO_EX|Somador2|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|Somador2|Add0~17_sumout\ = SUM(( \ID_EX|DOUT\(125) ) + ( \ID_EX|DOUT\(169) ) + ( \BLOCO_EX|Somador2|Add0~14\ ))
-- \BLOCO_EX|Somador2|Add0~18\ = CARRY(( \ID_EX|DOUT\(125) ) + ( \ID_EX|DOUT\(169) ) + ( \BLOCO_EX|Somador2|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ID_EX|ALT_INV_DOUT\(125),
	dataf => \ID_EX|ALT_INV_DOUT\(169),
	cin => \BLOCO_EX|Somador2|Add0~14\,
	sumout => \BLOCO_EX|Somador2|Add0~17_sumout\,
	cout => \BLOCO_EX|Somador2|Add0~18\);

\MUX_JR|saida_MUX[28]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_JR|saida_MUX[28]~4_combout\ = ( \BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( \BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( \BLOCO_EX|Somador2|Add0~17_sumout\ ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( \BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( 
-- \BLOCO_IF|Somador1|Add0~17_sumout\ ) ) ) # ( \BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( !\BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( \ID_EX|DOUT\(169) ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( !\BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( 
-- \BLOCO_ID|BANCO_REG|saidaA[28]~320_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_IF|Somador1|ALT_INV_Add0~17_sumout\,
	datab => \BLOCO_EX|Somador2|ALT_INV_Add0~17_sumout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[28]~320_combout\,
	datad => \ID_EX|ALT_INV_DOUT\(169),
	datae => \BLOCO_IF|PC_REG|ALT_INV_DOUT[26]~0_combout\,
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT[0]~1_combout\,
	combout => \MUX_JR|saida_MUX[28]~4_combout\);

\BLOCO_IF|PC_REG|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_JR|saida_MUX[28]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_IF|PC_REG|DOUT\(28));

\BLOCO_IF|Somador1|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_IF|Somador1|Add0~17_sumout\ = SUM(( \BLOCO_IF|PC_REG|DOUT\(28) ) + ( GND ) + ( \BLOCO_IF|Somador1|Add0~14\ ))
-- \BLOCO_IF|Somador1|Add0~18\ = CARRY(( \BLOCO_IF|PC_REG|DOUT\(28) ) + ( GND ) + ( \BLOCO_IF|Somador1|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(28),
	cin => \BLOCO_IF|Somador1|Add0~14\,
	sumout => \BLOCO_IF|Somador1|Add0~17_sumout\,
	cout => \BLOCO_IF|Somador1|Add0~18\);

\IF_ID|DOUT[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_IF|Somador1|Add0~17_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|DOUT\(60));

\ID_EX|DOUT[169]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \IF_ID|DOUT\(60),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(169));

\EX_MEM|DOUT[208]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(169),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(208));

\MEM_WB|DOUT[144]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(208),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(144));

\EX_MEM|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(121),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(28));

\MEM_WB|DOUT[112]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(112));

\BLOCO_ID|BANCO_REG|registrador[0][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[28]~4_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[0][28]~q\);

\BLOCO_ID|BANCO_REG|registrador[1][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[28]~4_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[1][28]~q\);

\BLOCO_ID|BANCO_REG|registrador[2][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[28]~4_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[2][28]~q\);

\BLOCO_ID|BANCO_REG|registrador[3][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[28]~4_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[3][28]~q\);

\BLOCO_ID|BANCO_REG|saidaB[28]~140\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[28]~140_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[3][28]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[2][28]~q\ ) ) ) # ( \IF_ID|DOUT\(16) & 
-- ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[1][28]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[0][28]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][28]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][28]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][28]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][28]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[28]~140_combout\);

\BLOCO_ID|BANCO_REG|registrador[4][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[28]~4_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[4][28]~q\);

\BLOCO_ID|BANCO_REG|registrador[5][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[28]~4_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[5][28]~q\);

\BLOCO_ID|BANCO_REG|registrador[6][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[28]~4_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[6][28]~q\);

\BLOCO_ID|BANCO_REG|registrador[7][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[28]~4_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[7][28]~q\);

\BLOCO_ID|BANCO_REG|saidaB[28]~141\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[28]~141_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[7][28]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[6][28]~q\ ) ) ) # ( \IF_ID|DOUT\(16) & 
-- ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[5][28]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[4][28]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][28]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][28]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][28]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][28]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[28]~141_combout\);

\BLOCO_ID|BANCO_REG|registrador[8][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[28]~4_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[8][28]~q\);

\BLOCO_ID|BANCO_REG|registrador[9][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[28]~4_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[9][28]~q\);

\BLOCO_ID|BANCO_REG|registrador[10][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[28]~4_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[10][28]~q\);

\BLOCO_ID|BANCO_REG|registrador[11][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[28]~4_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[11][28]~q\);

\BLOCO_ID|BANCO_REG|saidaB[28]~142\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[28]~142_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[11][28]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[10][28]~q\ ) ) ) # ( \IF_ID|DOUT\(16) 
-- & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[9][28]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[8][28]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][28]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][28]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][28]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][28]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[28]~142_combout\);

\BLOCO_ID|BANCO_REG|registrador[13][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[28]~4_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[13][28]~q\);

\BLOCO_ID|BANCO_REG|registrador[14][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[28]~4_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[14][28]~q\);

\BLOCO_ID|BANCO_REG|registrador[15][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[28]~4_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[15][28]~q\);

\BLOCO_ID|BANCO_REG|saidaB[28]~143\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[28]~143_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[15][28]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[14][28]~q\ ) ) ) # ( \IF_ID|DOUT\(16) 
-- & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[13][28]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[12][28]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][28]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][28]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][28]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][28]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[28]~143_combout\);

\BLOCO_ID|BANCO_REG|saidaB[28]~144\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[28]~144_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|saidaB[28]~143_combout\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|saidaB[28]~142_combout\ ) ) ) # ( 
-- \IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|saidaB[28]~141_combout\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|saidaB[28]~140_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[28]~140_combout\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[28]~141_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[28]~142_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[28]~143_combout\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[28]~144_combout\);

\ID_EX|DOUT[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|saidaB[28]~144_combout\,
	sclr => \BLOCO_ID|BANCO_REG|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(41));

\EX_MEM|DOUT[92]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(41),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(92));

\BLOCO_MEM|RAM1|memRAM[0][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(92),
	ena => \BLOCO_MEM|RAM1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[0][28]~q\);

\BLOCO_MEM|RAM1|memRAM[32][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(92),
	ena => \BLOCO_MEM|RAM1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[32][28]~q\);

\BLOCO_MEM|RAM1|memRAM[1][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(92),
	ena => \BLOCO_MEM|RAM1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[1][28]~q\);

\BLOCO_MEM|RAM1|memRAM[33][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(92),
	ena => \BLOCO_MEM|RAM1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[33][28]~q\);

\BLOCO_MEM|RAM1|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux3~0_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[33][28]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[1][28]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[32][28]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[0][28]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][28]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][28]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][28]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][28]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux3~0_combout\);

\BLOCO_MEM|RAM1|memRAM[2][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(92),
	ena => \BLOCO_MEM|RAM1|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[2][28]~q\);

\BLOCO_MEM|RAM1|memRAM[34][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(92),
	ena => \BLOCO_MEM|RAM1|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[34][28]~q\);

\BLOCO_MEM|RAM1|memRAM[3][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(92),
	ena => \BLOCO_MEM|RAM1|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[3][28]~q\);

\BLOCO_MEM|RAM1|memRAM[35][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(92),
	ena => \BLOCO_MEM|RAM1|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[35][28]~q\);

\BLOCO_MEM|RAM1|Mux3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux3~1_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[35][28]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[3][28]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[34][28]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[2][28]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][28]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][28]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][28]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][28]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux3~1_combout\);

\BLOCO_MEM|RAM1|memRAM[16][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(92),
	ena => \BLOCO_MEM|RAM1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[16][28]~q\);

\BLOCO_MEM|RAM1|memRAM[48][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(92),
	ena => \BLOCO_MEM|RAM1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[48][28]~q\);

\BLOCO_MEM|RAM1|memRAM[17][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(92),
	ena => \BLOCO_MEM|RAM1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[17][28]~q\);

\BLOCO_MEM|RAM1|memRAM[49][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(92),
	ena => \BLOCO_MEM|RAM1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[49][28]~q\);

\BLOCO_MEM|RAM1|Mux3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux3~2_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[49][28]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[17][28]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[48][28]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[16][28]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][28]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][28]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][28]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][28]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux3~2_combout\);

\BLOCO_MEM|RAM1|memRAM[18][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(92),
	ena => \BLOCO_MEM|RAM1|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[18][28]~q\);

\BLOCO_MEM|RAM1|memRAM[50][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(92),
	ena => \BLOCO_MEM|RAM1|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[50][28]~q\);

\BLOCO_MEM|RAM1|memRAM[19][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(92),
	ena => \BLOCO_MEM|RAM1|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[19][28]~q\);

\BLOCO_MEM|RAM1|memRAM[51][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(92),
	ena => \BLOCO_MEM|RAM1|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[51][28]~q\);

\BLOCO_MEM|RAM1|Mux3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux3~3_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[51][28]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[19][28]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[50][28]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[18][28]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][28]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][28]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][28]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][28]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux3~3_combout\);

\BLOCO_MEM|RAM1|Mux3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux3~4_combout\ = ( \MEM_WB|DOUT\(3) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux3~3_combout\ ) ) ) # ( !\MEM_WB|DOUT\(3) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux3~2_combout\ ) ) ) # ( \MEM_WB|DOUT\(3) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|Mux3~1_combout\ ) ) ) # ( !\MEM_WB|DOUT\(3) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux3~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux3~0_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux3~1_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux3~2_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux3~3_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(3),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux3~4_combout\);

\BLOCO_MEM|RAM1|memRAM[8][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(92),
	ena => \BLOCO_MEM|RAM1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[8][28]~q\);

\BLOCO_MEM|RAM1|memRAM[40][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(92),
	ena => \BLOCO_MEM|RAM1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[40][28]~q\);

\BLOCO_MEM|RAM1|memRAM[9][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(92),
	ena => \BLOCO_MEM|RAM1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[9][28]~q\);

\BLOCO_MEM|RAM1|memRAM[41][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(92),
	ena => \BLOCO_MEM|RAM1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[41][28]~q\);

\BLOCO_MEM|RAM1|Mux3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux3~5_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[41][28]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[9][28]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[40][28]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[8][28]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][28]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][28]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][28]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][28]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux3~5_combout\);

\BLOCO_MEM|RAM1|memRAM[24][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(92),
	ena => \BLOCO_MEM|RAM1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[24][28]~q\);

\BLOCO_MEM|RAM1|memRAM[56][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(92),
	ena => \BLOCO_MEM|RAM1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[56][28]~q\);

\BLOCO_MEM|RAM1|memRAM[25][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(92),
	ena => \BLOCO_MEM|RAM1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[25][28]~q\);

\BLOCO_MEM|RAM1|memRAM[57][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(92),
	ena => \BLOCO_MEM|RAM1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[57][28]~q\);

\BLOCO_MEM|RAM1|Mux3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux3~6_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[57][28]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[25][28]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[56][28]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[24][28]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][28]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][28]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][28]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][28]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux3~6_combout\);

\BLOCO_MEM|RAM1|memRAM[10][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(92),
	ena => \BLOCO_MEM|RAM1|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[10][28]~q\);

\BLOCO_MEM|RAM1|memRAM[42][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(92),
	ena => \BLOCO_MEM|RAM1|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[42][28]~q\);

\BLOCO_MEM|RAM1|memRAM[11][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(92),
	ena => \BLOCO_MEM|RAM1|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[11][28]~q\);

\BLOCO_MEM|RAM1|memRAM[43][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(92),
	ena => \BLOCO_MEM|RAM1|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[43][28]~q\);

\BLOCO_MEM|RAM1|Mux3~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux3~7_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[43][28]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[11][28]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[42][28]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[10][28]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][28]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][28]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][28]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][28]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux3~7_combout\);

\BLOCO_MEM|RAM1|memRAM[26][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(92),
	ena => \BLOCO_MEM|RAM1|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[26][28]~q\);

\BLOCO_MEM|RAM1|memRAM[58][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(92),
	ena => \BLOCO_MEM|RAM1|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[58][28]~q\);

\BLOCO_MEM|RAM1|memRAM[27][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(92),
	ena => \BLOCO_MEM|RAM1|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[27][28]~q\);

\BLOCO_MEM|RAM1|memRAM[59][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(92),
	ena => \BLOCO_MEM|RAM1|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[59][28]~q\);

\BLOCO_MEM|RAM1|Mux3~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux3~8_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[59][28]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[27][28]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[58][28]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[26][28]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][28]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][28]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][28]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][28]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux3~8_combout\);

\BLOCO_MEM|RAM1|Mux3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux3~9_combout\ = ( \MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux3~8_combout\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux3~7_combout\ ) ) ) # ( \MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|Mux3~6_combout\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux3~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux3~5_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux3~6_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux3~7_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux3~8_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(6),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux3~9_combout\);

\BLOCO_MEM|RAM1|memRAM[4][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(92),
	ena => \BLOCO_MEM|RAM1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[4][28]~q\);

\BLOCO_MEM|RAM1|memRAM[36][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(92),
	ena => \BLOCO_MEM|RAM1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[36][28]~q\);

\BLOCO_MEM|RAM1|memRAM[6][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(92),
	ena => \BLOCO_MEM|RAM1|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[6][28]~q\);

\BLOCO_MEM|RAM1|memRAM[38][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(92),
	ena => \BLOCO_MEM|RAM1|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[38][28]~q\);

\BLOCO_MEM|RAM1|Mux3~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux3~10_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[38][28]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[6][28]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[36][28]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[4][28]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][28]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][28]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][28]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][28]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux3~10_combout\);

\BLOCO_MEM|RAM1|memRAM[5][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(92),
	ena => \BLOCO_MEM|RAM1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[5][28]~q\);

\BLOCO_MEM|RAM1|memRAM[37][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(92),
	ena => \BLOCO_MEM|RAM1|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[37][28]~q\);

\BLOCO_MEM|RAM1|memRAM[7][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(92),
	ena => \BLOCO_MEM|RAM1|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[7][28]~q\);

\BLOCO_MEM|RAM1|memRAM[39][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(92),
	ena => \BLOCO_MEM|RAM1|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[39][28]~q\);

\BLOCO_MEM|RAM1|Mux3~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux3~11_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[39][28]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[7][28]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[37][28]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[5][28]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][28]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][28]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][28]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][28]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux3~11_combout\);

\BLOCO_MEM|RAM1|memRAM[20][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(92),
	ena => \BLOCO_MEM|RAM1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[20][28]~q\);

\BLOCO_MEM|RAM1|memRAM[52][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(92),
	ena => \BLOCO_MEM|RAM1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[52][28]~q\);

\BLOCO_MEM|RAM1|memRAM[22][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(92),
	ena => \BLOCO_MEM|RAM1|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[22][28]~q\);

\BLOCO_MEM|RAM1|memRAM[54][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(92),
	ena => \BLOCO_MEM|RAM1|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[54][28]~q\);

\BLOCO_MEM|RAM1|Mux3~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux3~12_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[54][28]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[22][28]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[52][28]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[20][28]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][28]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][28]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][28]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][28]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux3~12_combout\);

\BLOCO_MEM|RAM1|memRAM[21][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(92),
	ena => \BLOCO_MEM|RAM1|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[21][28]~q\);

\BLOCO_MEM|RAM1|memRAM[53][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(92),
	ena => \BLOCO_MEM|RAM1|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[53][28]~q\);

\BLOCO_MEM|RAM1|memRAM[23][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(92),
	ena => \BLOCO_MEM|RAM1|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[23][28]~q\);

\BLOCO_MEM|RAM1|memRAM[55][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(92),
	ena => \BLOCO_MEM|RAM1|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[55][28]~q\);

\BLOCO_MEM|RAM1|Mux3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux3~13_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[55][28]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[23][28]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[53][28]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[21][28]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][28]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][28]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][28]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][28]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux3~13_combout\);

\BLOCO_MEM|RAM1|Mux3~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux3~14_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux3~13_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux3~12_combout\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|Mux3~11_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux3~10_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux3~10_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux3~11_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux3~12_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux3~13_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux3~14_combout\);

\BLOCO_MEM|RAM1|memRAM[12][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(92),
	ena => \BLOCO_MEM|RAM1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[12][28]~q\);

\BLOCO_MEM|RAM1|memRAM[44][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(92),
	ena => \BLOCO_MEM|RAM1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[44][28]~q\);

\BLOCO_MEM|RAM1|memRAM[14][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(92),
	ena => \BLOCO_MEM|RAM1|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[14][28]~q\);

\BLOCO_MEM|RAM1|memRAM[46][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(92),
	ena => \BLOCO_MEM|RAM1|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[46][28]~q\);

\BLOCO_MEM|RAM1|Mux3~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux3~15_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[46][28]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[14][28]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[44][28]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[12][28]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][28]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][28]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][28]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][28]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux3~15_combout\);

\BLOCO_MEM|RAM1|memRAM[13][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(92),
	ena => \BLOCO_MEM|RAM1|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[13][28]~q\);

\BLOCO_MEM|RAM1|memRAM[45][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(92),
	ena => \BLOCO_MEM|RAM1|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[45][28]~q\);

\BLOCO_MEM|RAM1|memRAM[15][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(92),
	ena => \BLOCO_MEM|RAM1|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[15][28]~q\);

\BLOCO_MEM|RAM1|memRAM[47][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(92),
	ena => \BLOCO_MEM|RAM1|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[47][28]~q\);

\BLOCO_MEM|RAM1|Mux3~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux3~16_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[47][28]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[15][28]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[45][28]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[13][28]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][28]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][28]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][28]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][28]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux3~16_combout\);

\BLOCO_MEM|RAM1|memRAM[28][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(92),
	ena => \BLOCO_MEM|RAM1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[28][28]~q\);

\BLOCO_MEM|RAM1|memRAM[60][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(92),
	ena => \BLOCO_MEM|RAM1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[60][28]~q\);

\BLOCO_MEM|RAM1|memRAM[30][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(92),
	ena => \BLOCO_MEM|RAM1|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[30][28]~q\);

\BLOCO_MEM|RAM1|memRAM[62][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(92),
	ena => \BLOCO_MEM|RAM1|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[62][28]~q\);

\BLOCO_MEM|RAM1|Mux3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux3~17_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[62][28]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[30][28]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[60][28]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[28][28]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][28]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][28]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][28]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][28]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux3~17_combout\);

\BLOCO_MEM|RAM1|memRAM[29][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(92),
	ena => \BLOCO_MEM|RAM1|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[29][28]~q\);

\BLOCO_MEM|RAM1|memRAM[61][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(92),
	ena => \BLOCO_MEM|RAM1|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[61][28]~q\);

\BLOCO_MEM|RAM1|memRAM[31][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(92),
	ena => \BLOCO_MEM|RAM1|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[31][28]~q\);

\BLOCO_MEM|RAM1|memRAM[63][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(92),
	ena => \BLOCO_MEM|RAM1|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[63][28]~q\);

\BLOCO_MEM|RAM1|Mux3~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux3~18_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[63][28]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[31][28]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[61][28]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[29][28]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][28]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][28]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][28]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][28]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux3~18_combout\);

\BLOCO_MEM|RAM1|Mux3~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux3~19_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux3~18_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux3~17_combout\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|Mux3~16_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux3~15_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux3~15_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux3~16_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux3~17_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux3~18_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux3~19_combout\);

\BLOCO_MEM|RAM1|Mux3~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux3~20_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux3~19_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux3~14_combout\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|Mux3~9_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux3~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux3~4_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux3~9_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux3~14_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux3~19_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux3~20_combout\);

\BLOCO_MEM|RAM1|Dado_out[28]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Dado_out[28]~36_combout\ = (!\EX_MEM|DOUT\(162)) # (\BLOCO_MEM|RAM1|Mux3~20_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111011101110111011101110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|ALT_INV_DOUT\(162),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux3~20_combout\,
	combout => \BLOCO_MEM|RAM1|Dado_out[28]~36_combout\);

\MEM_WB|DOUT[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_MEM|RAM1|Dado_out[28]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(60));

\MEM_WB|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_EX|ULA1|ULA29|MuxOperacao|MUX_OUT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(28));

\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[28]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[28]~4_combout\ = ( \MEM_WB|DOUT\(60) & ( \MEM_WB|DOUT\(28) & ( (!\MEM_WB|DOUT\(69)) # ((!\MEM_WB|DOUT\(68) & (\MEM_WB|DOUT\(144))) # (\MEM_WB|DOUT\(68) & ((\MEM_WB|DOUT\(112))))) ) ) ) # ( !\MEM_WB|DOUT\(60) & ( 
-- \MEM_WB|DOUT\(28) & ( (!\MEM_WB|DOUT\(68) & ((!\MEM_WB|DOUT\(69)) # ((\MEM_WB|DOUT\(144))))) # (\MEM_WB|DOUT\(68) & (\MEM_WB|DOUT\(69) & ((\MEM_WB|DOUT\(112))))) ) ) ) # ( \MEM_WB|DOUT\(60) & ( !\MEM_WB|DOUT\(28) & ( (!\MEM_WB|DOUT\(68) & 
-- (\MEM_WB|DOUT\(69) & (\MEM_WB|DOUT\(144)))) # (\MEM_WB|DOUT\(68) & ((!\MEM_WB|DOUT\(69)) # ((\MEM_WB|DOUT\(112))))) ) ) ) # ( !\MEM_WB|DOUT\(60) & ( !\MEM_WB|DOUT\(28) & ( (\MEM_WB|DOUT\(69) & ((!\MEM_WB|DOUT\(68) & (\MEM_WB|DOUT\(144))) # 
-- (\MEM_WB|DOUT\(68) & ((\MEM_WB|DOUT\(112)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(68),
	datab => \MEM_WB|ALT_INV_DOUT\(69),
	datac => \MEM_WB|ALT_INV_DOUT\(144),
	datad => \MEM_WB|ALT_INV_DOUT\(112),
	datae => \MEM_WB|ALT_INV_DOUT\(60),
	dataf => \MEM_WB|ALT_INV_DOUT\(28),
	combout => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[28]~4_combout\);

\BLOCO_ID|BANCO_REG|registrador[12][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[28]~4_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[12][28]~q\);

\BLOCO_ID|BANCO_REG|saidaA[28]~310\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[28]~310_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[15][28]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[14][28]~q\ ) ) ) # ( \IF_ID|DOUT\(21) 
-- & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[13][28]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[12][28]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][28]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][28]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][28]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][28]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[28]~310_combout\);

\BLOCO_ID|BANCO_REG|saidaA[28]~311\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[28]~311_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[7][28]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[6][28]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & 
-- ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[5][28]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[4][28]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][28]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][28]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][28]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][28]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[28]~311_combout\);

\BLOCO_ID|BANCO_REG|saidaA[28]~312\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[28]~312_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[3][28]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[2][28]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & 
-- ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[1][28]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[0][28]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][28]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][28]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][28]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][28]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[28]~312_combout\);

\BLOCO_ID|BANCO_REG|saidaA[28]~313\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[28]~313_combout\ = ( \BLOCO_ID|BANCO_REG|saidaA[28]~312_combout\ & ( (!\IF_ID|DOUT\(24) & ((!\IF_ID|DOUT\(23)) # ((\BLOCO_ID|BANCO_REG|saidaA[28]~311_combout\)))) # (\IF_ID|DOUT\(24) & 
-- (((\BLOCO_ID|BANCO_REG|saidaA[28]~310_combout\)))) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[28]~312_combout\ & ( (!\IF_ID|DOUT\(24) & (\IF_ID|DOUT\(23) & ((\BLOCO_ID|BANCO_REG|saidaA[28]~311_combout\)))) # (\IF_ID|DOUT\(24) & 
-- (((\BLOCO_ID|BANCO_REG|saidaA[28]~310_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111100011011010111100000101001001111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(24),
	datab => \IF_ID|ALT_INV_DOUT\(23),
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[28]~310_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[28]~311_combout\,
	datae => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[28]~312_combout\,
	combout => \BLOCO_ID|BANCO_REG|saidaA[28]~313_combout\);

\BLOCO_ID|BANCO_REG|registrador[16][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[28]~4_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[16][28]~q\);

\BLOCO_ID|BANCO_REG|registrador[20][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[28]~4_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[20][28]~q\);

\BLOCO_ID|BANCO_REG|registrador[24][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[28]~4_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[24][28]~q\);

\BLOCO_ID|BANCO_REG|registrador[28][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[28]~4_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[28][28]~q\);

\BLOCO_ID|BANCO_REG|saidaA[28]~314\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[28]~314_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[28][28]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[24][28]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[20][28]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[16][28]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][28]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][28]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][28]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][28]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[28]~314_combout\);

\BLOCO_ID|BANCO_REG|registrador[17][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[28]~4_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[17][28]~q\);

\BLOCO_ID|BANCO_REG|registrador[21][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[28]~4_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[21][28]~q\);

\BLOCO_ID|BANCO_REG|registrador[25][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[28]~4_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[25][28]~q\);

\BLOCO_ID|BANCO_REG|registrador[29][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[28]~4_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[29][28]~q\);

\BLOCO_ID|BANCO_REG|saidaA[28]~315\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[28]~315_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[29][28]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[25][28]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[21][28]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[17][28]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][28]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][28]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][28]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][28]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[28]~315_combout\);

\BLOCO_ID|BANCO_REG|registrador[18][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[28]~4_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[18][28]~q\);

\BLOCO_ID|BANCO_REG|registrador[22][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[28]~4_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[22][28]~q\);

\BLOCO_ID|BANCO_REG|registrador[26][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[28]~4_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[26][28]~q\);

\BLOCO_ID|BANCO_REG|registrador[30][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[28]~4_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[30][28]~q\);

\BLOCO_ID|BANCO_REG|saidaA[28]~316\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[28]~316_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[30][28]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[26][28]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[22][28]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[18][28]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][28]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][28]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][28]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][28]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[28]~316_combout\);

\BLOCO_ID|BANCO_REG|registrador[19][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[28]~4_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[19][28]~q\);

\BLOCO_ID|BANCO_REG|registrador[23][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[28]~4_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[23][28]~q\);

\BLOCO_ID|BANCO_REG|registrador[27][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[28]~4_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[27][28]~q\);

\BLOCO_ID|BANCO_REG|registrador[31][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[28]~4_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[31][28]~q\);

\BLOCO_ID|BANCO_REG|saidaA[28]~317\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[28]~317_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[31][28]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[27][28]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[23][28]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[19][28]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][28]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][28]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][28]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][28]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[28]~317_combout\);

\BLOCO_ID|BANCO_REG|saidaA[28]~318\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[28]~318_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[28]~317_combout\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[28]~316_combout\ ) ) ) # ( 
-- \IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[28]~315_combout\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[28]~314_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[28]~314_combout\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[28]~315_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[28]~316_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[28]~317_combout\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[28]~318_combout\);

\BLOCO_ID|BANCO_REG|saidaA[28]~319\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[28]~319_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[11][28]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[10][28]~q\ ) ) ) # ( \IF_ID|DOUT\(21) 
-- & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[9][28]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[8][28]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][28]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][28]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][28]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][28]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[28]~319_combout\);

\BLOCO_ID|BANCO_REG|saidaA[28]~320\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[28]~320_combout\ = ( \BLOCO_ID|BANCO_REG|saidaA[28]~318_combout\ & ( \BLOCO_ID|BANCO_REG|saidaA[28]~319_combout\ & ( (((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & \BLOCO_ID|BANCO_REG|saidaA[28]~313_combout\)) # 
-- (\BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\)) # (\IF_ID|DOUT\(25)) ) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[28]~318_combout\ & ( \BLOCO_ID|BANCO_REG|saidaA[28]~319_combout\ & ( ((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[28]~313_combout\)) # (\BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\) ) ) ) # ( \BLOCO_ID|BANCO_REG|saidaA[28]~318_combout\ & ( !\BLOCO_ID|BANCO_REG|saidaA[28]~319_combout\ & ( ((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[28]~313_combout\)) # (\IF_ID|DOUT\(25)) ) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[28]~318_combout\ & ( !\BLOCO_ID|BANCO_REG|saidaA[28]~319_combout\ & ( (\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[28]~313_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010101010111011100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(25),
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~4_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~11_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[28]~313_combout\,
	datae => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[28]~318_combout\,
	dataf => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[28]~319_combout\,
	combout => \BLOCO_ID|BANCO_REG|saidaA[28]~320_combout\);

\ID_EX|DOUT[73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|saidaA[28]~320_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(73));

\BLOCO_EX|ULA1|ULA29|InverterOuNao|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA29|InverterOuNao|saida_MUX[0]~0_combout\ = !\ID_EX|DOUT\(2) $ (((!\ID_EX|DOUT\(180) & ((!\ID_EX|DOUT\(41)))) # (\ID_EX|DOUT\(180) & (!\ID_EX|DOUT\(125)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011010011010010101101001101001010110100110100101011010011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(2),
	datab => \ID_EX|ALT_INV_DOUT\(180),
	datac => \ID_EX|ALT_INV_DOUT\(125),
	datad => \ID_EX|ALT_INV_DOUT\(41),
	combout => \BLOCO_EX|ULA1|ULA29|InverterOuNao|saida_MUX[0]~0_combout\);

\BLOCO_EX|ULA1|ULA29|MuxOperacao|MUX_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA29|MuxOperacao|MUX_OUT[0]~0_combout\ = ( \BLOCO_EX|ULA1|ULA29|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\ID_EX|DOUT\(0) & (!\ID_EX|DOUT\(73) $ (((!\ID_EX|DOUT\(1)) # (\BLOCO_EX|ULA1|ULA28|Somador|cOut~combout\))))) # (\ID_EX|DOUT\(0) & 
-- (!\ID_EX|DOUT\(1))) ) ) # ( !\BLOCO_EX|ULA1|ULA29|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\ID_EX|DOUT\(1) & (\ID_EX|DOUT\(0) & ((\ID_EX|DOUT\(73))))) # (\ID_EX|DOUT\(1) & (!\ID_EX|DOUT\(0) & (!\BLOCO_EX|ULA1|ULA28|Somador|cOut~combout\ $ 
-- (!\ID_EX|DOUT\(73))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010001100010011000101010111000000100011000100110001010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(1),
	datab => \ID_EX|ALT_INV_DOUT\(0),
	datac => \BLOCO_EX|ULA1|ULA28|Somador|ALT_INV_cOut~combout\,
	datad => \ID_EX|ALT_INV_DOUT\(73),
	datae => \BLOCO_EX|ULA1|ULA29|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \BLOCO_EX|ULA1|ULA29|MuxOperacao|MUX_OUT[0]~0_combout\);

\BLOCO_EX|Somador2|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|Somador2|Add0~21_sumout\ = SUM(( \ID_EX|DOUT\(125) ) + ( \ID_EX|DOUT\(170) ) + ( \BLOCO_EX|Somador2|Add0~18\ ))
-- \BLOCO_EX|Somador2|Add0~22\ = CARRY(( \ID_EX|DOUT\(125) ) + ( \ID_EX|DOUT\(170) ) + ( \BLOCO_EX|Somador2|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ID_EX|ALT_INV_DOUT\(125),
	dataf => \ID_EX|ALT_INV_DOUT\(170),
	cin => \BLOCO_EX|Somador2|Add0~18\,
	sumout => \BLOCO_EX|Somador2|Add0~21_sumout\,
	cout => \BLOCO_EX|Somador2|Add0~22\);

\MUX_JR|saida_MUX[29]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_JR|saida_MUX[29]~5_combout\ = ( \BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( \BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( \BLOCO_EX|Somador2|Add0~21_sumout\ ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( \BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( 
-- \BLOCO_IF|Somador1|Add0~21_sumout\ ) ) ) # ( \BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( !\BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( \ID_EX|DOUT\(170) ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( !\BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( 
-- \BLOCO_ID|BANCO_REG|saidaA[29]~331_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_IF|Somador1|ALT_INV_Add0~21_sumout\,
	datab => \BLOCO_EX|Somador2|ALT_INV_Add0~21_sumout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[29]~331_combout\,
	datad => \ID_EX|ALT_INV_DOUT\(170),
	datae => \BLOCO_IF|PC_REG|ALT_INV_DOUT[26]~0_combout\,
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT[0]~1_combout\,
	combout => \MUX_JR|saida_MUX[29]~5_combout\);

\BLOCO_IF|PC_REG|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_JR|saida_MUX[29]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_IF|PC_REG|DOUT\(29));

\BLOCO_IF|Somador1|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_IF|Somador1|Add0~21_sumout\ = SUM(( \BLOCO_IF|PC_REG|DOUT\(29) ) + ( GND ) + ( \BLOCO_IF|Somador1|Add0~18\ ))
-- \BLOCO_IF|Somador1|Add0~22\ = CARRY(( \BLOCO_IF|PC_REG|DOUT\(29) ) + ( GND ) + ( \BLOCO_IF|Somador1|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(29),
	cin => \BLOCO_IF|Somador1|Add0~18\,
	sumout => \BLOCO_IF|Somador1|Add0~21_sumout\,
	cout => \BLOCO_IF|Somador1|Add0~22\);

\IF_ID|DOUT[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_IF|Somador1|Add0~21_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|DOUT\(61));

\ID_EX|DOUT[170]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \IF_ID|DOUT\(61),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(170));

\EX_MEM|DOUT[209]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(170),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(209));

\MEM_WB|DOUT[145]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(209),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(145));

\EX_MEM|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(122),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(29));

\MEM_WB|DOUT[113]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(113));

\BLOCO_ID|BANCO_REG|registrador[0][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[29]~5_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[0][29]~q\);

\BLOCO_ID|BANCO_REG|registrador[4][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[29]~5_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[4][29]~q\);

\BLOCO_ID|BANCO_REG|registrador[8][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[29]~5_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[8][29]~q\);

\BLOCO_ID|BANCO_REG|saidaB[29]~145\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[29]~145_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[12][29]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[8][29]~q\ ) ) ) # ( \IF_ID|DOUT\(18) 
-- & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[4][29]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[0][29]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][29]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][29]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][29]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][29]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[29]~145_combout\);

\BLOCO_ID|BANCO_REG|registrador[1][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[29]~5_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[1][29]~q\);

\BLOCO_ID|BANCO_REG|registrador[5][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[29]~5_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[5][29]~q\);

\BLOCO_ID|BANCO_REG|registrador[9][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[29]~5_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[9][29]~q\);

\BLOCO_ID|BANCO_REG|registrador[13][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[29]~5_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[13][29]~q\);

\BLOCO_ID|BANCO_REG|saidaB[29]~146\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[29]~146_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[13][29]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[9][29]~q\ ) ) ) # ( \IF_ID|DOUT\(18) 
-- & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[5][29]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[1][29]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][29]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][29]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][29]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][29]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[29]~146_combout\);

\BLOCO_ID|BANCO_REG|registrador[2][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[29]~5_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[2][29]~q\);

\BLOCO_ID|BANCO_REG|registrador[6][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[29]~5_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[6][29]~q\);

\BLOCO_ID|BANCO_REG|registrador[10][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[29]~5_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[10][29]~q\);

\BLOCO_ID|BANCO_REG|registrador[14][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[29]~5_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[14][29]~q\);

\BLOCO_ID|BANCO_REG|saidaB[29]~147\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[29]~147_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[14][29]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[10][29]~q\ ) ) ) # ( \IF_ID|DOUT\(18) 
-- & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[6][29]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[2][29]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][29]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][29]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][29]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][29]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[29]~147_combout\);

\BLOCO_ID|BANCO_REG|registrador[3][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[29]~5_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[3][29]~q\);

\BLOCO_ID|BANCO_REG|registrador[7][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[29]~5_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[7][29]~q\);

\BLOCO_ID|BANCO_REG|registrador[11][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[29]~5_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[11][29]~q\);

\BLOCO_ID|BANCO_REG|registrador[15][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[29]~5_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[15][29]~q\);

\BLOCO_ID|BANCO_REG|saidaB[29]~148\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[29]~148_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[15][29]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[11][29]~q\ ) ) ) # ( \IF_ID|DOUT\(18) 
-- & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[7][29]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[3][29]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][29]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][29]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][29]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][29]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[29]~148_combout\);

\BLOCO_ID|BANCO_REG|saidaB[29]~149\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[29]~149_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|saidaB[29]~148_combout\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|saidaB[29]~147_combout\ ) ) ) # ( 
-- \IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|saidaB[29]~146_combout\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|saidaB[29]~145_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[29]~145_combout\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[29]~146_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[29]~147_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[29]~148_combout\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[29]~149_combout\);

\ID_EX|DOUT[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|saidaB[29]~149_combout\,
	sclr => \BLOCO_ID|BANCO_REG|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(42));

\EX_MEM|DOUT[93]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(42),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(93));

\BLOCO_MEM|RAM1|memRAM[0][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(93),
	ena => \BLOCO_MEM|RAM1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[0][29]~q\);

\BLOCO_MEM|RAM1|memRAM[8][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(93),
	ena => \BLOCO_MEM|RAM1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[8][29]~q\);

\BLOCO_MEM|RAM1|memRAM[4][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(93),
	ena => \BLOCO_MEM|RAM1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[4][29]~q\);

\BLOCO_MEM|RAM1|memRAM[12][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(93),
	ena => \BLOCO_MEM|RAM1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[12][29]~q\);

\BLOCO_MEM|RAM1|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux2~0_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[12][29]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[4][29]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[8][29]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[0][29]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][29]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][29]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][29]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][29]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux2~0_combout\);

\BLOCO_MEM|RAM1|memRAM[1][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(93),
	ena => \BLOCO_MEM|RAM1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[1][29]~q\);

\BLOCO_MEM|RAM1|memRAM[9][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(93),
	ena => \BLOCO_MEM|RAM1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[9][29]~q\);

\BLOCO_MEM|RAM1|memRAM[5][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(93),
	ena => \BLOCO_MEM|RAM1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[5][29]~q\);

\BLOCO_MEM|RAM1|memRAM[13][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(93),
	ena => \BLOCO_MEM|RAM1|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[13][29]~q\);

\BLOCO_MEM|RAM1|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux2~1_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[13][29]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[5][29]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[9][29]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[1][29]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][29]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][29]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][29]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][29]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux2~1_combout\);

\BLOCO_MEM|RAM1|memRAM[2][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(93),
	ena => \BLOCO_MEM|RAM1|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[2][29]~q\);

\BLOCO_MEM|RAM1|memRAM[10][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(93),
	ena => \BLOCO_MEM|RAM1|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[10][29]~q\);

\BLOCO_MEM|RAM1|memRAM[6][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(93),
	ena => \BLOCO_MEM|RAM1|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[6][29]~q\);

\BLOCO_MEM|RAM1|memRAM[14][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(93),
	ena => \BLOCO_MEM|RAM1|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[14][29]~q\);

\BLOCO_MEM|RAM1|Mux2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux2~2_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[14][29]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[6][29]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[10][29]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[2][29]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][29]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][29]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][29]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][29]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux2~2_combout\);

\BLOCO_MEM|RAM1|memRAM[3][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(93),
	ena => \BLOCO_MEM|RAM1|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[3][29]~q\);

\BLOCO_MEM|RAM1|memRAM[11][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(93),
	ena => \BLOCO_MEM|RAM1|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[11][29]~q\);

\BLOCO_MEM|RAM1|memRAM[7][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(93),
	ena => \BLOCO_MEM|RAM1|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[7][29]~q\);

\BLOCO_MEM|RAM1|memRAM[15][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(93),
	ena => \BLOCO_MEM|RAM1|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[15][29]~q\);

\BLOCO_MEM|RAM1|Mux2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux2~3_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[15][29]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[7][29]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[11][29]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[3][29]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][29]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][29]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][29]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][29]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux2~3_combout\);

\BLOCO_MEM|RAM1|Mux2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux2~4_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux2~3_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux2~2_combout\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|Mux2~1_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux2~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux2~0_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux2~1_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux2~2_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux2~3_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux2~4_combout\);

\BLOCO_MEM|RAM1|memRAM[32][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(93),
	ena => \BLOCO_MEM|RAM1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[32][29]~q\);

\BLOCO_MEM|RAM1|memRAM[40][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(93),
	ena => \BLOCO_MEM|RAM1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[40][29]~q\);

\BLOCO_MEM|RAM1|memRAM[33][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(93),
	ena => \BLOCO_MEM|RAM1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[33][29]~q\);

\BLOCO_MEM|RAM1|memRAM[41][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(93),
	ena => \BLOCO_MEM|RAM1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[41][29]~q\);

\BLOCO_MEM|RAM1|Mux2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux2~5_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[41][29]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[33][29]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[40][29]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[32][29]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][29]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][29]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][29]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][29]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux2~5_combout\);

\BLOCO_MEM|RAM1|memRAM[36][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(93),
	ena => \BLOCO_MEM|RAM1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[36][29]~q\);

\BLOCO_MEM|RAM1|memRAM[44][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(93),
	ena => \BLOCO_MEM|RAM1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[44][29]~q\);

\BLOCO_MEM|RAM1|memRAM[37][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(93),
	ena => \BLOCO_MEM|RAM1|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[37][29]~q\);

\BLOCO_MEM|RAM1|memRAM[45][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(93),
	ena => \BLOCO_MEM|RAM1|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[45][29]~q\);

\BLOCO_MEM|RAM1|Mux2~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux2~6_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[45][29]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[37][29]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[44][29]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[36][29]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][29]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][29]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][29]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][29]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux2~6_combout\);

\BLOCO_MEM|RAM1|memRAM[34][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(93),
	ena => \BLOCO_MEM|RAM1|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[34][29]~q\);

\BLOCO_MEM|RAM1|memRAM[42][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(93),
	ena => \BLOCO_MEM|RAM1|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[42][29]~q\);

\BLOCO_MEM|RAM1|memRAM[35][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(93),
	ena => \BLOCO_MEM|RAM1|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[35][29]~q\);

\BLOCO_MEM|RAM1|memRAM[43][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(93),
	ena => \BLOCO_MEM|RAM1|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[43][29]~q\);

\BLOCO_MEM|RAM1|Mux2~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux2~7_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[43][29]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[35][29]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[42][29]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[34][29]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][29]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][29]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][29]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][29]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux2~7_combout\);

\BLOCO_MEM|RAM1|memRAM[38][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(93),
	ena => \BLOCO_MEM|RAM1|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[38][29]~q\);

\BLOCO_MEM|RAM1|memRAM[46][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(93),
	ena => \BLOCO_MEM|RAM1|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[46][29]~q\);

\BLOCO_MEM|RAM1|memRAM[39][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(93),
	ena => \BLOCO_MEM|RAM1|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[39][29]~q\);

\BLOCO_MEM|RAM1|memRAM[47][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(93),
	ena => \BLOCO_MEM|RAM1|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[47][29]~q\);

\BLOCO_MEM|RAM1|Mux2~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux2~8_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[47][29]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[39][29]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[46][29]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[38][29]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][29]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][29]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][29]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][29]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux2~8_combout\);

\BLOCO_MEM|RAM1|Mux2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux2~9_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux2~8_combout\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux2~7_combout\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|Mux2~6_combout\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux2~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux2~5_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux2~6_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux2~7_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux2~8_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux2~9_combout\);

\BLOCO_MEM|RAM1|memRAM[16][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(93),
	ena => \BLOCO_MEM|RAM1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[16][29]~q\);

\BLOCO_MEM|RAM1|memRAM[24][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(93),
	ena => \BLOCO_MEM|RAM1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[24][29]~q\);

\BLOCO_MEM|RAM1|memRAM[20][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(93),
	ena => \BLOCO_MEM|RAM1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[20][29]~q\);

\BLOCO_MEM|RAM1|memRAM[28][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(93),
	ena => \BLOCO_MEM|RAM1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[28][29]~q\);

\BLOCO_MEM|RAM1|Mux2~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux2~10_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[28][29]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[20][29]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[24][29]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[16][29]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][29]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][29]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][29]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][29]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux2~10_combout\);

\BLOCO_MEM|RAM1|memRAM[17][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(93),
	ena => \BLOCO_MEM|RAM1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[17][29]~q\);

\BLOCO_MEM|RAM1|memRAM[25][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(93),
	ena => \BLOCO_MEM|RAM1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[25][29]~q\);

\BLOCO_MEM|RAM1|memRAM[21][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(93),
	ena => \BLOCO_MEM|RAM1|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[21][29]~q\);

\BLOCO_MEM|RAM1|memRAM[29][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(93),
	ena => \BLOCO_MEM|RAM1|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[29][29]~q\);

\BLOCO_MEM|RAM1|Mux2~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux2~11_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[29][29]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[21][29]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[25][29]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[17][29]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][29]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][29]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][29]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][29]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux2~11_combout\);

\BLOCO_MEM|RAM1|memRAM[18][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(93),
	ena => \BLOCO_MEM|RAM1|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[18][29]~q\);

\BLOCO_MEM|RAM1|memRAM[26][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(93),
	ena => \BLOCO_MEM|RAM1|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[26][29]~q\);

\BLOCO_MEM|RAM1|memRAM[22][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(93),
	ena => \BLOCO_MEM|RAM1|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[22][29]~q\);

\BLOCO_MEM|RAM1|memRAM[30][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(93),
	ena => \BLOCO_MEM|RAM1|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[30][29]~q\);

\BLOCO_MEM|RAM1|Mux2~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux2~12_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[30][29]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[22][29]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[26][29]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[18][29]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][29]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][29]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][29]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][29]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux2~12_combout\);

\BLOCO_MEM|RAM1|memRAM[19][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(93),
	ena => \BLOCO_MEM|RAM1|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[19][29]~q\);

\BLOCO_MEM|RAM1|memRAM[27][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(93),
	ena => \BLOCO_MEM|RAM1|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[27][29]~q\);

\BLOCO_MEM|RAM1|memRAM[23][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(93),
	ena => \BLOCO_MEM|RAM1|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[23][29]~q\);

\BLOCO_MEM|RAM1|memRAM[31][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(93),
	ena => \BLOCO_MEM|RAM1|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[31][29]~q\);

\BLOCO_MEM|RAM1|Mux2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux2~13_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[31][29]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[23][29]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[27][29]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[19][29]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][29]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][29]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][29]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][29]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux2~13_combout\);

\BLOCO_MEM|RAM1|Mux2~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux2~14_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux2~13_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux2~12_combout\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|Mux2~11_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux2~10_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux2~10_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux2~11_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux2~12_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux2~13_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux2~14_combout\);

\BLOCO_MEM|RAM1|memRAM[48][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(93),
	ena => \BLOCO_MEM|RAM1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[48][29]~q\);

\BLOCO_MEM|RAM1|memRAM[49][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(93),
	ena => \BLOCO_MEM|RAM1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[49][29]~q\);

\BLOCO_MEM|RAM1|memRAM[50][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(93),
	ena => \BLOCO_MEM|RAM1|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[50][29]~q\);

\BLOCO_MEM|RAM1|memRAM[51][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(93),
	ena => \BLOCO_MEM|RAM1|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[51][29]~q\);

\BLOCO_MEM|RAM1|Mux2~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux2~15_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[51][29]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[50][29]~q\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[49][29]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[48][29]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][29]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][29]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][29]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][29]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux2~15_combout\);

\BLOCO_MEM|RAM1|memRAM[56][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(93),
	ena => \BLOCO_MEM|RAM1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[56][29]~q\);

\BLOCO_MEM|RAM1|memRAM[57][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(93),
	ena => \BLOCO_MEM|RAM1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[57][29]~q\);

\BLOCO_MEM|RAM1|memRAM[58][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(93),
	ena => \BLOCO_MEM|RAM1|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[58][29]~q\);

\BLOCO_MEM|RAM1|memRAM[59][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(93),
	ena => \BLOCO_MEM|RAM1|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[59][29]~q\);

\BLOCO_MEM|RAM1|Mux2~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux2~16_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[59][29]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[58][29]~q\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[57][29]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[56][29]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][29]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][29]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][29]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][29]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux2~16_combout\);

\BLOCO_MEM|RAM1|memRAM[52][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(93),
	ena => \BLOCO_MEM|RAM1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[52][29]~q\);

\BLOCO_MEM|RAM1|memRAM[53][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(93),
	ena => \BLOCO_MEM|RAM1|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[53][29]~q\);

\BLOCO_MEM|RAM1|memRAM[54][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(93),
	ena => \BLOCO_MEM|RAM1|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[54][29]~q\);

\BLOCO_MEM|RAM1|memRAM[55][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(93),
	ena => \BLOCO_MEM|RAM1|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[55][29]~q\);

\BLOCO_MEM|RAM1|Mux2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux2~17_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[55][29]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[54][29]~q\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[53][29]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[52][29]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][29]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][29]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][29]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][29]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux2~17_combout\);

\BLOCO_MEM|RAM1|memRAM[60][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(93),
	ena => \BLOCO_MEM|RAM1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[60][29]~q\);

\BLOCO_MEM|RAM1|memRAM[61][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(93),
	ena => \BLOCO_MEM|RAM1|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[61][29]~q\);

\BLOCO_MEM|RAM1|memRAM[62][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(93),
	ena => \BLOCO_MEM|RAM1|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[62][29]~q\);

\BLOCO_MEM|RAM1|memRAM[63][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(93),
	ena => \BLOCO_MEM|RAM1|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[63][29]~q\);

\BLOCO_MEM|RAM1|Mux2~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux2~18_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[63][29]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[62][29]~q\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[61][29]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[60][29]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][29]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][29]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][29]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][29]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux2~18_combout\);

\BLOCO_MEM|RAM1|Mux2~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux2~19_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux2~18_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux2~17_combout\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|Mux2~16_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux2~15_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux2~15_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux2~16_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux2~17_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux2~18_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux2~19_combout\);

\BLOCO_MEM|RAM1|Mux2~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux2~20_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux2~19_combout\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux2~14_combout\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|Mux2~9_combout\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux2~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux2~4_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux2~9_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux2~14_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux2~19_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux2~20_combout\);

\BLOCO_MEM|RAM1|Dado_out[29]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Dado_out[29]~37_combout\ = (!\EX_MEM|DOUT\(162)) # (\BLOCO_MEM|RAM1|Mux2~20_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111011101110111011101110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|ALT_INV_DOUT\(162),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux2~20_combout\,
	combout => \BLOCO_MEM|RAM1|Dado_out[29]~37_combout\);

\MEM_WB|DOUT[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_MEM|RAM1|Dado_out[29]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(61));

\MEM_WB|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_EX|ULA1|ULA30|MuxOperacao|MUX_OUT[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(29));

\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[29]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[29]~5_combout\ = ( \MEM_WB|DOUT\(61) & ( \MEM_WB|DOUT\(29) & ( (!\MEM_WB|DOUT\(69)) # ((!\MEM_WB|DOUT\(68) & (\MEM_WB|DOUT\(145))) # (\MEM_WB|DOUT\(68) & ((\MEM_WB|DOUT\(113))))) ) ) ) # ( !\MEM_WB|DOUT\(61) & ( 
-- \MEM_WB|DOUT\(29) & ( (!\MEM_WB|DOUT\(68) & ((!\MEM_WB|DOUT\(69)) # ((\MEM_WB|DOUT\(145))))) # (\MEM_WB|DOUT\(68) & (\MEM_WB|DOUT\(69) & ((\MEM_WB|DOUT\(113))))) ) ) ) # ( \MEM_WB|DOUT\(61) & ( !\MEM_WB|DOUT\(29) & ( (!\MEM_WB|DOUT\(68) & 
-- (\MEM_WB|DOUT\(69) & (\MEM_WB|DOUT\(145)))) # (\MEM_WB|DOUT\(68) & ((!\MEM_WB|DOUT\(69)) # ((\MEM_WB|DOUT\(113))))) ) ) ) # ( !\MEM_WB|DOUT\(61) & ( !\MEM_WB|DOUT\(29) & ( (\MEM_WB|DOUT\(69) & ((!\MEM_WB|DOUT\(68) & (\MEM_WB|DOUT\(145))) # 
-- (\MEM_WB|DOUT\(68) & ((\MEM_WB|DOUT\(113)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(68),
	datab => \MEM_WB|ALT_INV_DOUT\(69),
	datac => \MEM_WB|ALT_INV_DOUT\(145),
	datad => \MEM_WB|ALT_INV_DOUT\(113),
	datae => \MEM_WB|ALT_INV_DOUT\(61),
	dataf => \MEM_WB|ALT_INV_DOUT\(29),
	combout => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[29]~5_combout\);

\BLOCO_ID|BANCO_REG|registrador[12][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[29]~5_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[12][29]~q\);

\BLOCO_ID|BANCO_REG|saidaA[29]~321\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[29]~321_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[15][29]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[14][29]~q\ ) ) ) # ( \IF_ID|DOUT\(21) 
-- & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[13][29]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[12][29]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][29]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][29]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][29]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][29]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[29]~321_combout\);

\BLOCO_ID|BANCO_REG|saidaA[29]~322\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[29]~322_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[7][29]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[6][29]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & 
-- ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[5][29]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[4][29]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][29]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][29]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][29]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][29]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[29]~322_combout\);

\BLOCO_ID|BANCO_REG|saidaA[29]~323\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[29]~323_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[3][29]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[2][29]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & 
-- ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[1][29]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[0][29]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][29]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][29]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][29]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][29]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[29]~323_combout\);

\BLOCO_ID|BANCO_REG|saidaA[29]~324\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[29]~324_combout\ = ( \BLOCO_ID|BANCO_REG|saidaA[29]~323_combout\ & ( (!\IF_ID|DOUT\(24) & ((!\IF_ID|DOUT\(23)) # ((\BLOCO_ID|BANCO_REG|saidaA[29]~322_combout\)))) # (\IF_ID|DOUT\(24) & 
-- (((\BLOCO_ID|BANCO_REG|saidaA[29]~321_combout\)))) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[29]~323_combout\ & ( (!\IF_ID|DOUT\(24) & (\IF_ID|DOUT\(23) & ((\BLOCO_ID|BANCO_REG|saidaA[29]~322_combout\)))) # (\IF_ID|DOUT\(24) & 
-- (((\BLOCO_ID|BANCO_REG|saidaA[29]~321_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111100011011010111100000101001001111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(24),
	datab => \IF_ID|ALT_INV_DOUT\(23),
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[29]~321_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[29]~322_combout\,
	datae => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[29]~323_combout\,
	combout => \BLOCO_ID|BANCO_REG|saidaA[29]~324_combout\);

\BLOCO_ID|BANCO_REG|registrador[16][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[29]~5_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[16][29]~q\);

\BLOCO_ID|BANCO_REG|registrador[20][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[29]~5_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[20][29]~q\);

\BLOCO_ID|BANCO_REG|registrador[24][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[29]~5_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[24][29]~q\);

\BLOCO_ID|BANCO_REG|registrador[28][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[29]~5_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[28][29]~q\);

\BLOCO_ID|BANCO_REG|saidaA[29]~325\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[29]~325_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[28][29]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[24][29]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[20][29]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[16][29]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][29]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][29]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][29]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][29]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[29]~325_combout\);

\BLOCO_ID|BANCO_REG|registrador[17][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[29]~5_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[17][29]~q\);

\BLOCO_ID|BANCO_REG|registrador[21][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[29]~5_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[21][29]~q\);

\BLOCO_ID|BANCO_REG|registrador[25][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[29]~5_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[25][29]~q\);

\BLOCO_ID|BANCO_REG|registrador[29][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[29]~5_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[29][29]~q\);

\BLOCO_ID|BANCO_REG|saidaA[29]~326\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[29]~326_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[29][29]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[25][29]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[21][29]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[17][29]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][29]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][29]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][29]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][29]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[29]~326_combout\);

\BLOCO_ID|BANCO_REG|registrador[18][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[29]~5_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[18][29]~q\);

\BLOCO_ID|BANCO_REG|registrador[22][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[29]~5_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[22][29]~q\);

\BLOCO_ID|BANCO_REG|registrador[26][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[29]~5_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[26][29]~q\);

\BLOCO_ID|BANCO_REG|registrador[30][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[29]~5_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[30][29]~q\);

\BLOCO_ID|BANCO_REG|saidaA[29]~327\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[29]~327_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[30][29]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[26][29]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[22][29]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[18][29]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][29]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][29]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][29]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][29]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[29]~327_combout\);

\BLOCO_ID|BANCO_REG|registrador[19][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[29]~5_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[19][29]~q\);

\BLOCO_ID|BANCO_REG|registrador[23][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[29]~5_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[23][29]~q\);

\BLOCO_ID|BANCO_REG|registrador[27][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[29]~5_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[27][29]~q\);

\BLOCO_ID|BANCO_REG|registrador[31][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[29]~5_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[31][29]~q\);

\BLOCO_ID|BANCO_REG|saidaA[29]~328\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[29]~328_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[31][29]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[27][29]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[23][29]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[19][29]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][29]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][29]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][29]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][29]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[29]~328_combout\);

\BLOCO_ID|BANCO_REG|saidaA[29]~329\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[29]~329_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[29]~328_combout\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[29]~327_combout\ ) ) ) # ( 
-- \IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[29]~326_combout\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[29]~325_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[29]~325_combout\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[29]~326_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[29]~327_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[29]~328_combout\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[29]~329_combout\);

\BLOCO_ID|BANCO_REG|saidaA[29]~330\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[29]~330_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[11][29]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[10][29]~q\ ) ) ) # ( \IF_ID|DOUT\(21) 
-- & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[9][29]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[8][29]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][29]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][29]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][29]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][29]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[29]~330_combout\);

\BLOCO_ID|BANCO_REG|saidaA[29]~331\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[29]~331_combout\ = ( \BLOCO_ID|BANCO_REG|saidaA[29]~329_combout\ & ( \BLOCO_ID|BANCO_REG|saidaA[29]~330_combout\ & ( (((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & \BLOCO_ID|BANCO_REG|saidaA[29]~324_combout\)) # 
-- (\BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\)) # (\IF_ID|DOUT\(25)) ) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[29]~329_combout\ & ( \BLOCO_ID|BANCO_REG|saidaA[29]~330_combout\ & ( ((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[29]~324_combout\)) # (\BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\) ) ) ) # ( \BLOCO_ID|BANCO_REG|saidaA[29]~329_combout\ & ( !\BLOCO_ID|BANCO_REG|saidaA[29]~330_combout\ & ( ((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[29]~324_combout\)) # (\IF_ID|DOUT\(25)) ) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[29]~329_combout\ & ( !\BLOCO_ID|BANCO_REG|saidaA[29]~330_combout\ & ( (\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[29]~324_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010101010111011100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(25),
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~4_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~11_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[29]~324_combout\,
	datae => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[29]~329_combout\,
	dataf => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[29]~330_combout\,
	combout => \BLOCO_ID|BANCO_REG|saidaA[29]~331_combout\);

\ID_EX|DOUT[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|saidaA[29]~331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(74));

\BLOCO_EX|ULA1|ULA30|InverterOuNao|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA30|InverterOuNao|saida_MUX[0]~0_combout\ = !\ID_EX|DOUT\(2) $ (((!\ID_EX|DOUT\(180) & ((!\ID_EX|DOUT\(42)))) # (\ID_EX|DOUT\(180) & (!\ID_EX|DOUT\(125)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011010011010010101101001101001010110100110100101011010011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(2),
	datab => \ID_EX|ALT_INV_DOUT\(180),
	datac => \ID_EX|ALT_INV_DOUT\(125),
	datad => \ID_EX|ALT_INV_DOUT\(42),
	combout => \BLOCO_EX|ULA1|ULA30|InverterOuNao|saida_MUX[0]~0_combout\);

\BLOCO_EX|ULA1|ULA30|Somador|saida~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA30|Somador|saida~0_combout\ = !\ID_EX|DOUT\(74) $ (!\BLOCO_EX|ULA1|ULA30|InverterOuNao|saida_MUX[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(74),
	datab => \BLOCO_EX|ULA1|ULA30|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \BLOCO_EX|ULA1|ULA30|Somador|saida~0_combout\);

\BLOCO_EX|ULA1|ULA30|MuxOperacao|MUX_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA30|MuxOperacao|MUX_OUT[0]~0_combout\ = (!\ID_EX|DOUT\(1) & ((!\ID_EX|DOUT\(0) & (\ID_EX|DOUT\(74) & \BLOCO_EX|ULA1|ULA30|InverterOuNao|saida_MUX[0]~0_combout\)) # (\ID_EX|DOUT\(0) & 
-- ((\BLOCO_EX|ULA1|ULA30|InverterOuNao|saida_MUX[0]~0_combout\) # (\ID_EX|DOUT\(74))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000101010000000100010101000000010001010100000001000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(1),
	datab => \ID_EX|ALT_INV_DOUT\(0),
	datac => \ID_EX|ALT_INV_DOUT\(74),
	datad => \BLOCO_EX|ULA1|ULA30|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \BLOCO_EX|ULA1|ULA30|MuxOperacao|MUX_OUT[0]~0_combout\);

\BLOCO_EX|ULA1|ULA30|MuxOperacao|MUX_OUT[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA30|MuxOperacao|MUX_OUT[0]~1_combout\ = ( \BLOCO_EX|ULA1|ULA30|Somador|saida~0_combout\ & ( \BLOCO_EX|ULA1|ULA30|MuxOperacao|MUX_OUT[0]~0_combout\ ) ) # ( !\BLOCO_EX|ULA1|ULA30|Somador|saida~0_combout\ & ( 
-- \BLOCO_EX|ULA1|ULA30|MuxOperacao|MUX_OUT[0]~0_combout\ ) ) # ( \BLOCO_EX|ULA1|ULA30|Somador|saida~0_combout\ & ( !\BLOCO_EX|ULA1|ULA30|MuxOperacao|MUX_OUT[0]~0_combout\ & ( (\BLOCO_EX|ULA1|ULA11|MuxOperacao|Equal2~0_combout\ & 
-- ((!\BLOCO_EX|ULA1|ULA28|Somador|cOut~combout\ & ((!\ID_EX|DOUT\(73)) # (!\BLOCO_EX|ULA1|ULA29|InverterOuNao|saida_MUX[0]~0_combout\))) # (\BLOCO_EX|ULA1|ULA28|Somador|cOut~combout\ & (!\ID_EX|DOUT\(73) & 
-- !\BLOCO_EX|ULA1|ULA29|InverterOuNao|saida_MUX[0]~0_combout\)))) ) ) ) # ( !\BLOCO_EX|ULA1|ULA30|Somador|saida~0_combout\ & ( !\BLOCO_EX|ULA1|ULA30|MuxOperacao|MUX_OUT[0]~0_combout\ & ( (\BLOCO_EX|ULA1|ULA11|MuxOperacao|Equal2~0_combout\ & 
-- ((!\BLOCO_EX|ULA1|ULA28|Somador|cOut~combout\ & (\ID_EX|DOUT\(73) & \BLOCO_EX|ULA1|ULA29|InverterOuNao|saida_MUX[0]~0_combout\)) # (\BLOCO_EX|ULA1|ULA28|Somador|cOut~combout\ & ((\BLOCO_EX|ULA1|ULA29|InverterOuNao|saida_MUX[0]~0_combout\) # 
-- (\ID_EX|DOUT\(73)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010101010101000100000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_EX|ULA1|ULA11|MuxOperacao|ALT_INV_Equal2~0_combout\,
	datab => \BLOCO_EX|ULA1|ULA28|Somador|ALT_INV_cOut~combout\,
	datac => \ID_EX|ALT_INV_DOUT\(73),
	datad => \BLOCO_EX|ULA1|ULA29|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datae => \BLOCO_EX|ULA1|ULA30|Somador|ALT_INV_saida~0_combout\,
	dataf => \BLOCO_EX|ULA1|ULA30|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \BLOCO_EX|ULA1|ULA30|MuxOperacao|MUX_OUT[0]~1_combout\);

\BLOCO_EX|ULA1|ULA30|Somador|cOut~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA30|Somador|cOut~0_combout\ = ( \ID_EX|DOUT\(72) & ( \BLOCO_EX|ULA1|ULA28|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\ID_EX|DOUT\(74) & ((!\BLOCO_EX|ULA1|ULA30|InverterOuNao|saida_MUX[0]~0_combout\) # ((!\ID_EX|DOUT\(73) & 
-- !\BLOCO_EX|ULA1|ULA29|InverterOuNao|saida_MUX[0]~0_combout\)))) # (\ID_EX|DOUT\(74) & (!\ID_EX|DOUT\(73) & (!\BLOCO_EX|ULA1|ULA29|InverterOuNao|saida_MUX[0]~0_combout\ & !\BLOCO_EX|ULA1|ULA30|InverterOuNao|saida_MUX[0]~0_combout\))) ) ) ) # ( 
-- !\ID_EX|DOUT\(72) & ( \BLOCO_EX|ULA1|ULA28|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\ID_EX|DOUT\(74) & ((!\BLOCO_EX|ULA1|ULA30|InverterOuNao|saida_MUX[0]~0_combout\) # ((!\ID_EX|DOUT\(73) & 
-- !\BLOCO_EX|ULA1|ULA29|InverterOuNao|saida_MUX[0]~0_combout\)))) # (\ID_EX|DOUT\(74) & (!\ID_EX|DOUT\(73) & (!\BLOCO_EX|ULA1|ULA29|InverterOuNao|saida_MUX[0]~0_combout\ & !\BLOCO_EX|ULA1|ULA30|InverterOuNao|saida_MUX[0]~0_combout\))) ) ) ) # ( 
-- \ID_EX|DOUT\(72) & ( !\BLOCO_EX|ULA1|ULA28|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\ID_EX|DOUT\(74) & ((!\BLOCO_EX|ULA1|ULA30|InverterOuNao|saida_MUX[0]~0_combout\) # ((!\ID_EX|DOUT\(73) & 
-- !\BLOCO_EX|ULA1|ULA29|InverterOuNao|saida_MUX[0]~0_combout\)))) # (\ID_EX|DOUT\(74) & (!\ID_EX|DOUT\(73) & (!\BLOCO_EX|ULA1|ULA29|InverterOuNao|saida_MUX[0]~0_combout\ & !\BLOCO_EX|ULA1|ULA30|InverterOuNao|saida_MUX[0]~0_combout\))) ) ) ) # ( 
-- !\ID_EX|DOUT\(72) & ( !\BLOCO_EX|ULA1|ULA28|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\ID_EX|DOUT\(74) & ((!\ID_EX|DOUT\(73)) # ((!\BLOCO_EX|ULA1|ULA29|InverterOuNao|saida_MUX[0]~0_combout\) # 
-- (!\BLOCO_EX|ULA1|ULA30|InverterOuNao|saida_MUX[0]~0_combout\)))) # (\ID_EX|DOUT\(74) & (!\BLOCO_EX|ULA1|ULA30|InverterOuNao|saida_MUX[0]~0_combout\ & ((!\ID_EX|DOUT\(73)) # (!\BLOCO_EX|ULA1|ULA29|InverterOuNao|saida_MUX[0]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011100000111110001000000011111000100000001111100010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(73),
	datab => \BLOCO_EX|ULA1|ULA29|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datac => \ID_EX|ALT_INV_DOUT\(74),
	datad => \BLOCO_EX|ULA1|ULA30|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datae => \ID_EX|ALT_INV_DOUT\(72),
	dataf => \BLOCO_EX|ULA1|ULA28|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \BLOCO_EX|ULA1|ULA30|Somador|cOut~0_combout\);

\BLOCO_EX|ULA1|ULA30|Somador|cOut~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA30|Somador|cOut~1_combout\ = ( !\ID_EX|DOUT\(72) & ( \BLOCO_EX|ULA1|ULA28|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\ID_EX|DOUT\(73) & (((!\ID_EX|DOUT\(74)) # (!\BLOCO_EX|ULA1|ULA30|InverterOuNao|saida_MUX[0]~0_combout\)))) # 
-- (\ID_EX|DOUT\(73) & (!\BLOCO_EX|ULA1|ULA29|InverterOuNao|saida_MUX[0]~0_combout\ & ((!\ID_EX|DOUT\(74)) # (!\BLOCO_EX|ULA1|ULA30|InverterOuNao|saida_MUX[0]~0_combout\)))) ) ) ) # ( \ID_EX|DOUT\(72) & ( 
-- !\BLOCO_EX|ULA1|ULA28|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\ID_EX|DOUT\(73) & (((!\ID_EX|DOUT\(74)) # (!\BLOCO_EX|ULA1|ULA30|InverterOuNao|saida_MUX[0]~0_combout\)))) # (\ID_EX|DOUT\(73) & 
-- (!\BLOCO_EX|ULA1|ULA29|InverterOuNao|saida_MUX[0]~0_combout\ & ((!\ID_EX|DOUT\(74)) # (!\BLOCO_EX|ULA1|ULA30|InverterOuNao|saida_MUX[0]~0_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(72) & ( !\BLOCO_EX|ULA1|ULA28|InverterOuNao|saida_MUX[0]~0_combout\ & ( 
-- (!\ID_EX|DOUT\(73) & (((!\ID_EX|DOUT\(74)) # (!\BLOCO_EX|ULA1|ULA30|InverterOuNao|saida_MUX[0]~0_combout\)))) # (\ID_EX|DOUT\(73) & (!\BLOCO_EX|ULA1|ULA29|InverterOuNao|saida_MUX[0]~0_combout\ & ((!\ID_EX|DOUT\(74)) # 
-- (!\BLOCO_EX|ULA1|ULA30|InverterOuNao|saida_MUX[0]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011100000111011101110000011101110111000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(73),
	datab => \BLOCO_EX|ULA1|ULA29|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datac => \ID_EX|ALT_INV_DOUT\(74),
	datad => \BLOCO_EX|ULA1|ULA30|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datae => \ID_EX|ALT_INV_DOUT\(72),
	dataf => \BLOCO_EX|ULA1|ULA28|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \BLOCO_EX|ULA1|ULA30|Somador|cOut~1_combout\);

\BLOCO_EX|ULA1|ULA30|Somador|cOut\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA30|Somador|cOut~combout\ = ( \BLOCO_EX|ULA1|ULA30|Somador|cOut~1_combout\ & ( (!\BLOCO_EX|ULA1|ULA30|Somador|cOut~0_combout\ & ((!\BLOCO_EX|ULA1|ULA26|Somador|cOut~combout\ & ((\BLOCO_EX|ULA1|ULA27|InverterOuNao|saida_MUX[0]~0_combout\) 
-- # (\ID_EX|DOUT\(71)))) # (\BLOCO_EX|ULA1|ULA26|Somador|cOut~combout\ & (\ID_EX|DOUT\(71) & \BLOCO_EX|ULA1|ULA27|InverterOuNao|saida_MUX[0]~0_combout\)))) ) ) # ( !\BLOCO_EX|ULA1|ULA30|Somador|cOut~1_combout\ & ( 
-- !\BLOCO_EX|ULA1|ULA30|Somador|cOut~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000001010110000000011111111000000000010101100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_EX|ULA1|ULA26|Somador|ALT_INV_cOut~combout\,
	datab => \ID_EX|ALT_INV_DOUT\(71),
	datac => \BLOCO_EX|ULA1|ULA27|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datad => \BLOCO_EX|ULA1|ULA30|Somador|ALT_INV_cOut~0_combout\,
	datae => \BLOCO_EX|ULA1|ULA30|Somador|ALT_INV_cOut~1_combout\,
	combout => \BLOCO_EX|ULA1|ULA30|Somador|cOut~combout\);

\BLOCO_EX|Somador2|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|Somador2|Add0~25_sumout\ = SUM(( \ID_EX|DOUT\(125) ) + ( \ID_EX|DOUT\(171) ) + ( \BLOCO_EX|Somador2|Add0~22\ ))
-- \BLOCO_EX|Somador2|Add0~26\ = CARRY(( \ID_EX|DOUT\(125) ) + ( \ID_EX|DOUT\(171) ) + ( \BLOCO_EX|Somador2|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ID_EX|ALT_INV_DOUT\(125),
	dataf => \ID_EX|ALT_INV_DOUT\(171),
	cin => \BLOCO_EX|Somador2|Add0~22\,
	sumout => \BLOCO_EX|Somador2|Add0~25_sumout\,
	cout => \BLOCO_EX|Somador2|Add0~26\);

\MUX_JR|saida_MUX[30]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_JR|saida_MUX[30]~6_combout\ = ( \BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( \BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( \BLOCO_EX|Somador2|Add0~25_sumout\ ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( \BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( 
-- \BLOCO_IF|Somador1|Add0~25_sumout\ ) ) ) # ( \BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( !\BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( \ID_EX|DOUT\(171) ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( !\BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( 
-- \BLOCO_ID|BANCO_REG|saidaA[30]~342_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_IF|Somador1|ALT_INV_Add0~25_sumout\,
	datab => \BLOCO_EX|Somador2|ALT_INV_Add0~25_sumout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[30]~342_combout\,
	datad => \ID_EX|ALT_INV_DOUT\(171),
	datae => \BLOCO_IF|PC_REG|ALT_INV_DOUT[26]~0_combout\,
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT[0]~1_combout\,
	combout => \MUX_JR|saida_MUX[30]~6_combout\);

\BLOCO_IF|PC_REG|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_JR|saida_MUX[30]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_IF|PC_REG|DOUT\(30));

\BLOCO_IF|Somador1|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_IF|Somador1|Add0~25_sumout\ = SUM(( \BLOCO_IF|PC_REG|DOUT\(30) ) + ( GND ) + ( \BLOCO_IF|Somador1|Add0~22\ ))
-- \BLOCO_IF|Somador1|Add0~26\ = CARRY(( \BLOCO_IF|PC_REG|DOUT\(30) ) + ( GND ) + ( \BLOCO_IF|Somador1|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(30),
	cin => \BLOCO_IF|Somador1|Add0~22\,
	sumout => \BLOCO_IF|Somador1|Add0~25_sumout\,
	cout => \BLOCO_IF|Somador1|Add0~26\);

\IF_ID|DOUT[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_IF|Somador1|Add0~25_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|DOUT\(62));

\ID_EX|DOUT[171]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \IF_ID|DOUT\(62),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(171));

\EX_MEM|DOUT[210]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(171),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(210));

\MEM_WB|DOUT[146]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(210),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(146));

\EX_MEM|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(123),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(30));

\MEM_WB|DOUT[114]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(114));

\BLOCO_ID|BANCO_REG|registrador[0][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[30]~6_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[0][30]~q\);

\BLOCO_ID|BANCO_REG|registrador[1][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[30]~6_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[1][30]~q\);

\BLOCO_ID|BANCO_REG|registrador[2][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[30]~6_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[2][30]~q\);

\BLOCO_ID|BANCO_REG|registrador[3][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[30]~6_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[3][30]~q\);

\BLOCO_ID|BANCO_REG|saidaB[30]~150\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[30]~150_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[3][30]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[2][30]~q\ ) ) ) # ( \IF_ID|DOUT\(16) & 
-- ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[1][30]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[0][30]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][30]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][30]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][30]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][30]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[30]~150_combout\);

\BLOCO_ID|BANCO_REG|registrador[4][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[30]~6_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[4][30]~q\);

\BLOCO_ID|BANCO_REG|registrador[5][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[30]~6_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[5][30]~q\);

\BLOCO_ID|BANCO_REG|registrador[6][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[30]~6_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[6][30]~q\);

\BLOCO_ID|BANCO_REG|registrador[7][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[30]~6_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[7][30]~q\);

\BLOCO_ID|BANCO_REG|saidaB[30]~151\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[30]~151_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[7][30]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[6][30]~q\ ) ) ) # ( \IF_ID|DOUT\(16) & 
-- ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[5][30]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[4][30]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][30]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][30]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][30]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][30]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[30]~151_combout\);

\BLOCO_ID|BANCO_REG|registrador[8][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[30]~6_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[8][30]~q\);

\BLOCO_ID|BANCO_REG|registrador[9][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[30]~6_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[9][30]~q\);

\BLOCO_ID|BANCO_REG|registrador[10][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[30]~6_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[10][30]~q\);

\BLOCO_ID|BANCO_REG|registrador[11][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[30]~6_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[11][30]~q\);

\BLOCO_ID|BANCO_REG|saidaB[30]~152\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[30]~152_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[11][30]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[10][30]~q\ ) ) ) # ( \IF_ID|DOUT\(16) 
-- & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[9][30]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[8][30]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][30]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][30]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][30]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][30]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[30]~152_combout\);

\BLOCO_ID|BANCO_REG|registrador[13][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[30]~6_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[13][30]~q\);

\BLOCO_ID|BANCO_REG|registrador[14][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[30]~6_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[14][30]~q\);

\BLOCO_ID|BANCO_REG|registrador[15][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[30]~6_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[15][30]~q\);

\BLOCO_ID|BANCO_REG|saidaB[30]~153\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[30]~153_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[15][30]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[14][30]~q\ ) ) ) # ( \IF_ID|DOUT\(16) 
-- & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[13][30]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[12][30]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][30]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][30]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][30]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][30]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[30]~153_combout\);

\BLOCO_ID|BANCO_REG|saidaB[30]~154\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[30]~154_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|saidaB[30]~153_combout\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|saidaB[30]~152_combout\ ) ) ) # ( 
-- \IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|saidaB[30]~151_combout\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|saidaB[30]~150_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[30]~150_combout\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[30]~151_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[30]~152_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[30]~153_combout\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[30]~154_combout\);

\ID_EX|DOUT[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|saidaB[30]~154_combout\,
	sclr => \BLOCO_ID|BANCO_REG|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(43));

\EX_MEM|DOUT[94]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(43),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(94));

\BLOCO_MEM|RAM1|memRAM[0][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(94),
	ena => \BLOCO_MEM|RAM1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[0][30]~q\);

\BLOCO_MEM|RAM1|memRAM[32][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(94),
	ena => \BLOCO_MEM|RAM1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[32][30]~q\);

\BLOCO_MEM|RAM1|memRAM[16][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(94),
	ena => \BLOCO_MEM|RAM1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[16][30]~q\);

\BLOCO_MEM|RAM1|memRAM[48][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(94),
	ena => \BLOCO_MEM|RAM1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[48][30]~q\);

\BLOCO_MEM|RAM1|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux1~0_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[48][30]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[16][30]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[32][30]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[0][30]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][30]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][30]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][30]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][30]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux1~0_combout\);

\BLOCO_MEM|RAM1|memRAM[8][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(94),
	ena => \BLOCO_MEM|RAM1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[8][30]~q\);

\BLOCO_MEM|RAM1|memRAM[40][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(94),
	ena => \BLOCO_MEM|RAM1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[40][30]~q\);

\BLOCO_MEM|RAM1|memRAM[24][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(94),
	ena => \BLOCO_MEM|RAM1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[24][30]~q\);

\BLOCO_MEM|RAM1|memRAM[56][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(94),
	ena => \BLOCO_MEM|RAM1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[56][30]~q\);

\BLOCO_MEM|RAM1|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux1~1_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[56][30]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[24][30]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[40][30]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[8][30]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][30]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][30]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][30]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][30]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux1~1_combout\);

\BLOCO_MEM|RAM1|memRAM[4][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(94),
	ena => \BLOCO_MEM|RAM1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[4][30]~q\);

\BLOCO_MEM|RAM1|memRAM[36][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(94),
	ena => \BLOCO_MEM|RAM1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[36][30]~q\);

\BLOCO_MEM|RAM1|memRAM[20][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(94),
	ena => \BLOCO_MEM|RAM1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[20][30]~q\);

\BLOCO_MEM|RAM1|memRAM[52][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(94),
	ena => \BLOCO_MEM|RAM1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[52][30]~q\);

\BLOCO_MEM|RAM1|Mux1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux1~2_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[52][30]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[20][30]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[36][30]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[4][30]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][30]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][30]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][30]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][30]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux1~2_combout\);

\BLOCO_MEM|RAM1|memRAM[12][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(94),
	ena => \BLOCO_MEM|RAM1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[12][30]~q\);

\BLOCO_MEM|RAM1|memRAM[44][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(94),
	ena => \BLOCO_MEM|RAM1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[44][30]~q\);

\BLOCO_MEM|RAM1|memRAM[28][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(94),
	ena => \BLOCO_MEM|RAM1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[28][30]~q\);

\BLOCO_MEM|RAM1|memRAM[60][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(94),
	ena => \BLOCO_MEM|RAM1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[60][30]~q\);

\BLOCO_MEM|RAM1|Mux1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux1~3_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[60][30]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[28][30]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[44][30]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[12][30]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][30]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][30]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][30]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][30]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux1~3_combout\);

\BLOCO_MEM|RAM1|Mux1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux1~4_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux1~3_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux1~2_combout\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|Mux1~1_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux1~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux1~0_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux1~1_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux1~2_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux1~3_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux1~4_combout\);

\BLOCO_MEM|RAM1|memRAM[1][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(94),
	ena => \BLOCO_MEM|RAM1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[1][30]~q\);

\BLOCO_MEM|RAM1|memRAM[33][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(94),
	ena => \BLOCO_MEM|RAM1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[33][30]~q\);

\BLOCO_MEM|RAM1|memRAM[17][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(94),
	ena => \BLOCO_MEM|RAM1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[17][30]~q\);

\BLOCO_MEM|RAM1|memRAM[49][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(94),
	ena => \BLOCO_MEM|RAM1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[49][30]~q\);

\BLOCO_MEM|RAM1|Mux1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux1~5_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[49][30]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[17][30]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[33][30]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[1][30]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][30]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][30]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][30]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][30]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux1~5_combout\);

\BLOCO_MEM|RAM1|memRAM[9][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(94),
	ena => \BLOCO_MEM|RAM1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[9][30]~q\);

\BLOCO_MEM|RAM1|memRAM[41][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(94),
	ena => \BLOCO_MEM|RAM1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[41][30]~q\);

\BLOCO_MEM|RAM1|memRAM[25][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(94),
	ena => \BLOCO_MEM|RAM1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[25][30]~q\);

\BLOCO_MEM|RAM1|memRAM[57][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(94),
	ena => \BLOCO_MEM|RAM1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[57][30]~q\);

\BLOCO_MEM|RAM1|Mux1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux1~6_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[57][30]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[25][30]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[41][30]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[9][30]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][30]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][30]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][30]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][30]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux1~6_combout\);

\BLOCO_MEM|RAM1|memRAM[5][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(94),
	ena => \BLOCO_MEM|RAM1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[5][30]~q\);

\BLOCO_MEM|RAM1|memRAM[37][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(94),
	ena => \BLOCO_MEM|RAM1|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[37][30]~q\);

\BLOCO_MEM|RAM1|memRAM[21][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(94),
	ena => \BLOCO_MEM|RAM1|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[21][30]~q\);

\BLOCO_MEM|RAM1|memRAM[53][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(94),
	ena => \BLOCO_MEM|RAM1|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[53][30]~q\);

\BLOCO_MEM|RAM1|Mux1~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux1~7_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[53][30]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[21][30]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[37][30]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[5][30]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][30]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][30]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][30]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][30]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux1~7_combout\);

\BLOCO_MEM|RAM1|memRAM[13][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(94),
	ena => \BLOCO_MEM|RAM1|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[13][30]~q\);

\BLOCO_MEM|RAM1|memRAM[45][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(94),
	ena => \BLOCO_MEM|RAM1|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[45][30]~q\);

\BLOCO_MEM|RAM1|memRAM[29][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(94),
	ena => \BLOCO_MEM|RAM1|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[29][30]~q\);

\BLOCO_MEM|RAM1|memRAM[61][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(94),
	ena => \BLOCO_MEM|RAM1|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[61][30]~q\);

\BLOCO_MEM|RAM1|Mux1~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux1~8_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[61][30]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[29][30]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[45][30]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[13][30]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][30]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][30]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][30]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][30]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux1~8_combout\);

\BLOCO_MEM|RAM1|Mux1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux1~9_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux1~8_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux1~7_combout\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|Mux1~6_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux1~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux1~5_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux1~6_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux1~7_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux1~8_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux1~9_combout\);

\BLOCO_MEM|RAM1|memRAM[2][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(94),
	ena => \BLOCO_MEM|RAM1|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[2][30]~q\);

\BLOCO_MEM|RAM1|memRAM[34][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(94),
	ena => \BLOCO_MEM|RAM1|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[34][30]~q\);

\BLOCO_MEM|RAM1|memRAM[18][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(94),
	ena => \BLOCO_MEM|RAM1|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[18][30]~q\);

\BLOCO_MEM|RAM1|memRAM[50][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(94),
	ena => \BLOCO_MEM|RAM1|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[50][30]~q\);

\BLOCO_MEM|RAM1|Mux1~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux1~10_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[50][30]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[18][30]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[34][30]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[2][30]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][30]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][30]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][30]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][30]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux1~10_combout\);

\BLOCO_MEM|RAM1|memRAM[10][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(94),
	ena => \BLOCO_MEM|RAM1|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[10][30]~q\);

\BLOCO_MEM|RAM1|memRAM[42][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(94),
	ena => \BLOCO_MEM|RAM1|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[42][30]~q\);

\BLOCO_MEM|RAM1|memRAM[26][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(94),
	ena => \BLOCO_MEM|RAM1|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[26][30]~q\);

\BLOCO_MEM|RAM1|memRAM[58][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(94),
	ena => \BLOCO_MEM|RAM1|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[58][30]~q\);

\BLOCO_MEM|RAM1|Mux1~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux1~11_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[58][30]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[26][30]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[42][30]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[10][30]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][30]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][30]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][30]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][30]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux1~11_combout\);

\BLOCO_MEM|RAM1|memRAM[6][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(94),
	ena => \BLOCO_MEM|RAM1|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[6][30]~q\);

\BLOCO_MEM|RAM1|memRAM[38][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(94),
	ena => \BLOCO_MEM|RAM1|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[38][30]~q\);

\BLOCO_MEM|RAM1|memRAM[22][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(94),
	ena => \BLOCO_MEM|RAM1|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[22][30]~q\);

\BLOCO_MEM|RAM1|memRAM[54][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(94),
	ena => \BLOCO_MEM|RAM1|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[54][30]~q\);

\BLOCO_MEM|RAM1|Mux1~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux1~12_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[54][30]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[22][30]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[38][30]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[6][30]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][30]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][30]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][30]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][30]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux1~12_combout\);

\BLOCO_MEM|RAM1|memRAM[14][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(94),
	ena => \BLOCO_MEM|RAM1|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[14][30]~q\);

\BLOCO_MEM|RAM1|memRAM[46][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(94),
	ena => \BLOCO_MEM|RAM1|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[46][30]~q\);

\BLOCO_MEM|RAM1|memRAM[30][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(94),
	ena => \BLOCO_MEM|RAM1|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[30][30]~q\);

\BLOCO_MEM|RAM1|memRAM[62][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(94),
	ena => \BLOCO_MEM|RAM1|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[62][30]~q\);

\BLOCO_MEM|RAM1|Mux1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux1~13_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[62][30]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[30][30]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[46][30]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[14][30]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][30]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][30]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][30]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][30]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux1~13_combout\);

\BLOCO_MEM|RAM1|Mux1~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux1~14_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux1~13_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux1~12_combout\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|Mux1~11_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux1~10_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux1~10_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux1~11_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux1~12_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux1~13_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux1~14_combout\);

\BLOCO_MEM|RAM1|memRAM[3][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(94),
	ena => \BLOCO_MEM|RAM1|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[3][30]~q\);

\BLOCO_MEM|RAM1|memRAM[35][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(94),
	ena => \BLOCO_MEM|RAM1|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[35][30]~q\);

\BLOCO_MEM|RAM1|memRAM[7][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(94),
	ena => \BLOCO_MEM|RAM1|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[7][30]~q\);

\BLOCO_MEM|RAM1|memRAM[39][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(94),
	ena => \BLOCO_MEM|RAM1|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[39][30]~q\);

\BLOCO_MEM|RAM1|Mux1~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux1~15_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[39][30]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[7][30]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[35][30]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[3][30]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][30]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][30]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][30]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][30]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux1~15_combout\);

\BLOCO_MEM|RAM1|memRAM[11][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(94),
	ena => \BLOCO_MEM|RAM1|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[11][30]~q\);

\BLOCO_MEM|RAM1|memRAM[43][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(94),
	ena => \BLOCO_MEM|RAM1|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[43][30]~q\);

\BLOCO_MEM|RAM1|memRAM[15][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(94),
	ena => \BLOCO_MEM|RAM1|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[15][30]~q\);

\BLOCO_MEM|RAM1|memRAM[47][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(94),
	ena => \BLOCO_MEM|RAM1|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[47][30]~q\);

\BLOCO_MEM|RAM1|Mux1~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux1~16_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[47][30]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[15][30]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[43][30]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[11][30]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][30]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][30]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][30]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][30]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux1~16_combout\);

\BLOCO_MEM|RAM1|memRAM[19][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(94),
	ena => \BLOCO_MEM|RAM1|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[19][30]~q\);

\BLOCO_MEM|RAM1|memRAM[51][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(94),
	ena => \BLOCO_MEM|RAM1|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[51][30]~q\);

\BLOCO_MEM|RAM1|memRAM[23][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(94),
	ena => \BLOCO_MEM|RAM1|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[23][30]~q\);

\BLOCO_MEM|RAM1|memRAM[55][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(94),
	ena => \BLOCO_MEM|RAM1|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[55][30]~q\);

\BLOCO_MEM|RAM1|Mux1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux1~17_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[55][30]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[23][30]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[51][30]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[19][30]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][30]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][30]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][30]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][30]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux1~17_combout\);

\BLOCO_MEM|RAM1|memRAM[27][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(94),
	ena => \BLOCO_MEM|RAM1|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[27][30]~q\);

\BLOCO_MEM|RAM1|memRAM[59][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(94),
	ena => \BLOCO_MEM|RAM1|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[59][30]~q\);

\BLOCO_MEM|RAM1|memRAM[31][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(94),
	ena => \BLOCO_MEM|RAM1|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[31][30]~q\);

\BLOCO_MEM|RAM1|memRAM[63][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(94),
	ena => \BLOCO_MEM|RAM1|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[63][30]~q\);

\BLOCO_MEM|RAM1|Mux1~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux1~18_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[63][30]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[31][30]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[59][30]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[27][30]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][30]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][30]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][30]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][30]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux1~18_combout\);

\BLOCO_MEM|RAM1|Mux1~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux1~19_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux1~18_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux1~17_combout\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|Mux1~16_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux1~15_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux1~15_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux1~16_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux1~17_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux1~18_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux1~19_combout\);

\BLOCO_MEM|RAM1|Mux1~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux1~20_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux1~19_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux1~14_combout\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|Mux1~9_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux1~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux1~4_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux1~9_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux1~14_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux1~19_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux1~20_combout\);

\BLOCO_MEM|RAM1|Dado_out[30]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Dado_out[30]~38_combout\ = (!\EX_MEM|DOUT\(162)) # (\BLOCO_MEM|RAM1|Mux1~20_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111011101110111011101110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|ALT_INV_DOUT\(162),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux1~20_combout\,
	combout => \BLOCO_MEM|RAM1|Dado_out[30]~38_combout\);

\MEM_WB|DOUT[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_MEM|RAM1|Dado_out[30]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(62));

\MEM_WB|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_EX|ULA1|ULA31|MuxOperacao|MUX_OUT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(30));

\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[30]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[30]~6_combout\ = ( \MEM_WB|DOUT\(62) & ( \MEM_WB|DOUT\(30) & ( (!\MEM_WB|DOUT\(69)) # ((!\MEM_WB|DOUT\(68) & (\MEM_WB|DOUT\(146))) # (\MEM_WB|DOUT\(68) & ((\MEM_WB|DOUT\(114))))) ) ) ) # ( !\MEM_WB|DOUT\(62) & ( 
-- \MEM_WB|DOUT\(30) & ( (!\MEM_WB|DOUT\(68) & ((!\MEM_WB|DOUT\(69)) # ((\MEM_WB|DOUT\(146))))) # (\MEM_WB|DOUT\(68) & (\MEM_WB|DOUT\(69) & ((\MEM_WB|DOUT\(114))))) ) ) ) # ( \MEM_WB|DOUT\(62) & ( !\MEM_WB|DOUT\(30) & ( (!\MEM_WB|DOUT\(68) & 
-- (\MEM_WB|DOUT\(69) & (\MEM_WB|DOUT\(146)))) # (\MEM_WB|DOUT\(68) & ((!\MEM_WB|DOUT\(69)) # ((\MEM_WB|DOUT\(114))))) ) ) ) # ( !\MEM_WB|DOUT\(62) & ( !\MEM_WB|DOUT\(30) & ( (\MEM_WB|DOUT\(69) & ((!\MEM_WB|DOUT\(68) & (\MEM_WB|DOUT\(146))) # 
-- (\MEM_WB|DOUT\(68) & ((\MEM_WB|DOUT\(114)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(68),
	datab => \MEM_WB|ALT_INV_DOUT\(69),
	datac => \MEM_WB|ALT_INV_DOUT\(146),
	datad => \MEM_WB|ALT_INV_DOUT\(114),
	datae => \MEM_WB|ALT_INV_DOUT\(62),
	dataf => \MEM_WB|ALT_INV_DOUT\(30),
	combout => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[30]~6_combout\);

\BLOCO_ID|BANCO_REG|registrador[12][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[30]~6_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[12][30]~q\);

\BLOCO_ID|BANCO_REG|saidaA[30]~332\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[30]~332_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[15][30]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[14][30]~q\ ) ) ) # ( \IF_ID|DOUT\(21) 
-- & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[13][30]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[12][30]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][30]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][30]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][30]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][30]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[30]~332_combout\);

\BLOCO_ID|BANCO_REG|saidaA[30]~333\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[30]~333_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[7][30]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[6][30]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & 
-- ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[5][30]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[4][30]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][30]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][30]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][30]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][30]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[30]~333_combout\);

\BLOCO_ID|BANCO_REG|saidaA[30]~334\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[30]~334_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[3][30]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[2][30]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & 
-- ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[1][30]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[0][30]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][30]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][30]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][30]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][30]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[30]~334_combout\);

\BLOCO_ID|BANCO_REG|saidaA[30]~335\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[30]~335_combout\ = ( \BLOCO_ID|BANCO_REG|saidaA[30]~334_combout\ & ( (!\IF_ID|DOUT\(24) & ((!\IF_ID|DOUT\(23)) # ((\BLOCO_ID|BANCO_REG|saidaA[30]~333_combout\)))) # (\IF_ID|DOUT\(24) & 
-- (((\BLOCO_ID|BANCO_REG|saidaA[30]~332_combout\)))) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[30]~334_combout\ & ( (!\IF_ID|DOUT\(24) & (\IF_ID|DOUT\(23) & ((\BLOCO_ID|BANCO_REG|saidaA[30]~333_combout\)))) # (\IF_ID|DOUT\(24) & 
-- (((\BLOCO_ID|BANCO_REG|saidaA[30]~332_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111100011011010111100000101001001111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(24),
	datab => \IF_ID|ALT_INV_DOUT\(23),
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[30]~332_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[30]~333_combout\,
	datae => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[30]~334_combout\,
	combout => \BLOCO_ID|BANCO_REG|saidaA[30]~335_combout\);

\BLOCO_ID|BANCO_REG|registrador[16][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[30]~6_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[16][30]~q\);

\BLOCO_ID|BANCO_REG|registrador[20][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[30]~6_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[20][30]~q\);

\BLOCO_ID|BANCO_REG|registrador[24][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[30]~6_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[24][30]~q\);

\BLOCO_ID|BANCO_REG|registrador[28][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[30]~6_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[28][30]~q\);

\BLOCO_ID|BANCO_REG|saidaA[30]~336\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[30]~336_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[28][30]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[24][30]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[20][30]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[16][30]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][30]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][30]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][30]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][30]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[30]~336_combout\);

\BLOCO_ID|BANCO_REG|registrador[17][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[30]~6_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[17][30]~q\);

\BLOCO_ID|BANCO_REG|registrador[21][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[30]~6_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[21][30]~q\);

\BLOCO_ID|BANCO_REG|registrador[25][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[30]~6_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[25][30]~q\);

\BLOCO_ID|BANCO_REG|registrador[29][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[30]~6_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[29][30]~q\);

\BLOCO_ID|BANCO_REG|saidaA[30]~337\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[30]~337_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[29][30]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[25][30]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[21][30]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[17][30]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][30]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][30]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][30]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][30]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[30]~337_combout\);

\BLOCO_ID|BANCO_REG|registrador[18][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[30]~6_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[18][30]~q\);

\BLOCO_ID|BANCO_REG|registrador[22][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[30]~6_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[22][30]~q\);

\BLOCO_ID|BANCO_REG|registrador[26][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[30]~6_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[26][30]~q\);

\BLOCO_ID|BANCO_REG|registrador[30][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[30]~6_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[30][30]~q\);

\BLOCO_ID|BANCO_REG|saidaA[30]~338\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[30]~338_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[30][30]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[26][30]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[22][30]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[18][30]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][30]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][30]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][30]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][30]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[30]~338_combout\);

\BLOCO_ID|BANCO_REG|registrador[19][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[30]~6_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[19][30]~q\);

\BLOCO_ID|BANCO_REG|registrador[23][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[30]~6_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[23][30]~q\);

\BLOCO_ID|BANCO_REG|registrador[27][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[30]~6_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[27][30]~q\);

\BLOCO_ID|BANCO_REG|registrador[31][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[30]~6_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[31][30]~q\);

\BLOCO_ID|BANCO_REG|saidaA[30]~339\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[30]~339_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[31][30]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[27][30]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[23][30]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[19][30]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][30]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][30]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][30]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][30]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[30]~339_combout\);

\BLOCO_ID|BANCO_REG|saidaA[30]~340\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[30]~340_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[30]~339_combout\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[30]~338_combout\ ) ) ) # ( 
-- \IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[30]~337_combout\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[30]~336_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[30]~336_combout\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[30]~337_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[30]~338_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[30]~339_combout\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[30]~340_combout\);

\BLOCO_ID|BANCO_REG|saidaA[30]~341\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[30]~341_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[11][30]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[10][30]~q\ ) ) ) # ( \IF_ID|DOUT\(21) 
-- & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[9][30]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[8][30]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][30]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][30]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][30]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][30]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[30]~341_combout\);

\BLOCO_ID|BANCO_REG|saidaA[30]~342\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[30]~342_combout\ = ( \BLOCO_ID|BANCO_REG|saidaA[30]~340_combout\ & ( \BLOCO_ID|BANCO_REG|saidaA[30]~341_combout\ & ( (((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & \BLOCO_ID|BANCO_REG|saidaA[30]~335_combout\)) # 
-- (\BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\)) # (\IF_ID|DOUT\(25)) ) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[30]~340_combout\ & ( \BLOCO_ID|BANCO_REG|saidaA[30]~341_combout\ & ( ((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[30]~335_combout\)) # (\BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\) ) ) ) # ( \BLOCO_ID|BANCO_REG|saidaA[30]~340_combout\ & ( !\BLOCO_ID|BANCO_REG|saidaA[30]~341_combout\ & ( ((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[30]~335_combout\)) # (\IF_ID|DOUT\(25)) ) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[30]~340_combout\ & ( !\BLOCO_ID|BANCO_REG|saidaA[30]~341_combout\ & ( (\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[30]~335_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010101010111011100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(25),
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~4_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~11_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[30]~335_combout\,
	datae => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[30]~340_combout\,
	dataf => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[30]~341_combout\,
	combout => \BLOCO_ID|BANCO_REG|saidaA[30]~342_combout\);

\ID_EX|DOUT[75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|saidaA[30]~342_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(75));

\BLOCO_EX|ULA1|ULA31|InverterOuNao|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA31|InverterOuNao|saida_MUX[0]~0_combout\ = !\ID_EX|DOUT\(2) $ (((!\ID_EX|DOUT\(180) & ((!\ID_EX|DOUT\(43)))) # (\ID_EX|DOUT\(180) & (!\ID_EX|DOUT\(125)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011010011010010101101001101001010110100110100101011010011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(2),
	datab => \ID_EX|ALT_INV_DOUT\(180),
	datac => \ID_EX|ALT_INV_DOUT\(125),
	datad => \ID_EX|ALT_INV_DOUT\(43),
	combout => \BLOCO_EX|ULA1|ULA31|InverterOuNao|saida_MUX[0]~0_combout\);

\BLOCO_EX|ULA1|ULA31|MuxOperacao|MUX_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA31|MuxOperacao|MUX_OUT[0]~0_combout\ = ( \BLOCO_EX|ULA1|ULA31|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\ID_EX|DOUT\(0) & (!\ID_EX|DOUT\(75) $ (((!\ID_EX|DOUT\(1)) # (\BLOCO_EX|ULA1|ULA30|Somador|cOut~combout\))))) # (\ID_EX|DOUT\(0) & 
-- (!\ID_EX|DOUT\(1))) ) ) # ( !\BLOCO_EX|ULA1|ULA31|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\ID_EX|DOUT\(1) & (\ID_EX|DOUT\(0) & ((\ID_EX|DOUT\(75))))) # (\ID_EX|DOUT\(1) & (!\ID_EX|DOUT\(0) & (!\BLOCO_EX|ULA1|ULA30|Somador|cOut~combout\ $ 
-- (!\ID_EX|DOUT\(75))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010001100010011000101010111000000100011000100110001010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(1),
	datab => \ID_EX|ALT_INV_DOUT\(0),
	datac => \BLOCO_EX|ULA1|ULA30|Somador|ALT_INV_cOut~combout\,
	datad => \ID_EX|ALT_INV_DOUT\(75),
	datae => \BLOCO_EX|ULA1|ULA31|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \BLOCO_EX|ULA1|ULA31|MuxOperacao|MUX_OUT[0]~0_combout\);

\BLOCO_EX|Somador2|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|Somador2|Add0~29_sumout\ = SUM(( \ID_EX|DOUT\(125) ) + ( \ID_EX|DOUT\(172) ) + ( \BLOCO_EX|Somador2|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ID_EX|ALT_INV_DOUT\(125),
	dataf => \ID_EX|ALT_INV_DOUT\(172),
	cin => \BLOCO_EX|Somador2|Add0~26\,
	sumout => \BLOCO_EX|Somador2|Add0~29_sumout\);

\MUX_JR|saida_MUX[31]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_JR|saida_MUX[31]~7_combout\ = ( \BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( \BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( \BLOCO_EX|Somador2|Add0~29_sumout\ ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( \BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( 
-- \BLOCO_IF|Somador1|Add0~29_sumout\ ) ) ) # ( \BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( !\BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( \ID_EX|DOUT\(172) ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( !\BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( 
-- \BLOCO_ID|BANCO_REG|saidaA[31]~353_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_IF|Somador1|ALT_INV_Add0~29_sumout\,
	datab => \BLOCO_EX|Somador2|ALT_INV_Add0~29_sumout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[31]~353_combout\,
	datad => \ID_EX|ALT_INV_DOUT\(172),
	datae => \BLOCO_IF|PC_REG|ALT_INV_DOUT[26]~0_combout\,
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT[0]~1_combout\,
	combout => \MUX_JR|saida_MUX[31]~7_combout\);

\BLOCO_IF|PC_REG|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_JR|saida_MUX[31]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_IF|PC_REG|DOUT\(31));

\BLOCO_IF|Somador1|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_IF|Somador1|Add0~29_sumout\ = SUM(( \BLOCO_IF|PC_REG|DOUT\(31) ) + ( GND ) + ( \BLOCO_IF|Somador1|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(31),
	cin => \BLOCO_IF|Somador1|Add0~26\,
	sumout => \BLOCO_IF|Somador1|Add0~29_sumout\);

\IF_ID|DOUT[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_IF|Somador1|Add0~29_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|DOUT\(63));

\ID_EX|DOUT[172]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \IF_ID|DOUT\(63),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(172));

\EX_MEM|DOUT[211]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(172),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(211));

\MEM_WB|DOUT[147]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(211),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(147));

\BLOCO_ID|BANCO_REG|registrador[0][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[31]~7_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[0][31]~q\);

\BLOCO_ID|BANCO_REG|registrador[4][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[31]~7_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[4][31]~q\);

\BLOCO_ID|BANCO_REG|registrador[8][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[31]~7_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[8][31]~q\);

\BLOCO_ID|BANCO_REG|saidaB[31]~155\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[31]~155_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[12][31]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[8][31]~q\ ) ) ) # ( \IF_ID|DOUT\(18) 
-- & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[4][31]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[0][31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][31]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][31]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][31]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][31]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[31]~155_combout\);

\BLOCO_ID|BANCO_REG|registrador[1][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[31]~7_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[1][31]~q\);

\BLOCO_ID|BANCO_REG|registrador[5][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[31]~7_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[5][31]~q\);

\BLOCO_ID|BANCO_REG|registrador[9][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[31]~7_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[9][31]~q\);

\BLOCO_ID|BANCO_REG|registrador[13][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[31]~7_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[13][31]~q\);

\BLOCO_ID|BANCO_REG|saidaB[31]~156\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[31]~156_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[13][31]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[9][31]~q\ ) ) ) # ( \IF_ID|DOUT\(18) 
-- & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[5][31]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[1][31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][31]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][31]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][31]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][31]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[31]~156_combout\);

\BLOCO_ID|BANCO_REG|registrador[2][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[31]~7_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[2][31]~q\);

\BLOCO_ID|BANCO_REG|registrador[6][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[31]~7_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[6][31]~q\);

\BLOCO_ID|BANCO_REG|registrador[10][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[31]~7_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[10][31]~q\);

\BLOCO_ID|BANCO_REG|registrador[14][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[31]~7_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[14][31]~q\);

\BLOCO_ID|BANCO_REG|saidaB[31]~157\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[31]~157_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[14][31]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[10][31]~q\ ) ) ) # ( \IF_ID|DOUT\(18) 
-- & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[6][31]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[2][31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][31]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][31]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][31]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][31]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[31]~157_combout\);

\BLOCO_ID|BANCO_REG|registrador[3][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[31]~7_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[3][31]~q\);

\BLOCO_ID|BANCO_REG|registrador[7][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[31]~7_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[7][31]~q\);

\BLOCO_ID|BANCO_REG|registrador[11][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[31]~7_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[11][31]~q\);

\BLOCO_ID|BANCO_REG|registrador[15][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[31]~7_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[15][31]~q\);

\BLOCO_ID|BANCO_REG|saidaB[31]~158\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[31]~158_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[15][31]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[11][31]~q\ ) ) ) # ( \IF_ID|DOUT\(18) 
-- & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[7][31]~q\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|registrador[3][31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][31]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][31]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][31]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][31]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[31]~158_combout\);

\BLOCO_ID|BANCO_REG|saidaB[31]~159\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[31]~159_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|saidaB[31]~158_combout\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|saidaB[31]~157_combout\ ) ) ) # ( 
-- \IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|saidaB[31]~156_combout\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|saidaB[31]~155_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[31]~155_combout\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[31]~156_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[31]~157_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[31]~158_combout\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[31]~159_combout\);

\ID_EX|DOUT[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|saidaB[31]~159_combout\,
	sclr => \BLOCO_ID|BANCO_REG|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(44));

\EX_MEM|DOUT[95]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(44),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(95));

\BLOCO_MEM|RAM1|memRAM[0][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(95),
	ena => \BLOCO_MEM|RAM1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[0][31]~q\);

\BLOCO_MEM|RAM1|memRAM[32][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(95),
	ena => \BLOCO_MEM|RAM1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[32][31]~q\);

\BLOCO_MEM|RAM1|memRAM[2][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(95),
	ena => \BLOCO_MEM|RAM1|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[2][31]~q\);

\BLOCO_MEM|RAM1|memRAM[34][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(95),
	ena => \BLOCO_MEM|RAM1|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[34][31]~q\);

\BLOCO_MEM|RAM1|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux0~0_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[34][31]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[2][31]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[32][31]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[0][31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][31]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][31]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][31]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][31]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux0~0_combout\);

\BLOCO_MEM|RAM1|memRAM[1][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(95),
	ena => \BLOCO_MEM|RAM1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[1][31]~q\);

\BLOCO_MEM|RAM1|memRAM[33][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(95),
	ena => \BLOCO_MEM|RAM1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[33][31]~q\);

\BLOCO_MEM|RAM1|memRAM[3][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(95),
	ena => \BLOCO_MEM|RAM1|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[3][31]~q\);

\BLOCO_MEM|RAM1|memRAM[35][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(95),
	ena => \BLOCO_MEM|RAM1|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[35][31]~q\);

\BLOCO_MEM|RAM1|Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux0~1_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[35][31]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[3][31]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[33][31]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[1][31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][31]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][31]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][31]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][31]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux0~1_combout\);

\BLOCO_MEM|RAM1|memRAM[16][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(95),
	ena => \BLOCO_MEM|RAM1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[16][31]~q\);

\BLOCO_MEM|RAM1|memRAM[48][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(95),
	ena => \BLOCO_MEM|RAM1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[48][31]~q\);

\BLOCO_MEM|RAM1|memRAM[18][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(95),
	ena => \BLOCO_MEM|RAM1|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[18][31]~q\);

\BLOCO_MEM|RAM1|memRAM[50][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(95),
	ena => \BLOCO_MEM|RAM1|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[50][31]~q\);

\BLOCO_MEM|RAM1|Mux0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux0~2_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[50][31]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[18][31]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[48][31]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[16][31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][31]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][31]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][31]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][31]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux0~2_combout\);

\BLOCO_MEM|RAM1|memRAM[17][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(95),
	ena => \BLOCO_MEM|RAM1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[17][31]~q\);

\BLOCO_MEM|RAM1|memRAM[49][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(95),
	ena => \BLOCO_MEM|RAM1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[49][31]~q\);

\BLOCO_MEM|RAM1|memRAM[19][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(95),
	ena => \BLOCO_MEM|RAM1|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[19][31]~q\);

\BLOCO_MEM|RAM1|memRAM[51][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(95),
	ena => \BLOCO_MEM|RAM1|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[51][31]~q\);

\BLOCO_MEM|RAM1|Mux0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux0~3_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[51][31]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[19][31]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[49][31]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[17][31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][31]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][31]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][31]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][31]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux0~3_combout\);

\BLOCO_MEM|RAM1|Mux0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux0~4_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux0~3_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux0~2_combout\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|Mux0~1_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux0~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux0~0_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux0~1_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux0~2_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux0~3_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux0~4_combout\);

\BLOCO_MEM|RAM1|memRAM[8][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(95),
	ena => \BLOCO_MEM|RAM1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[8][31]~q\);

\BLOCO_MEM|RAM1|memRAM[40][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(95),
	ena => \BLOCO_MEM|RAM1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[40][31]~q\);

\BLOCO_MEM|RAM1|memRAM[10][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(95),
	ena => \BLOCO_MEM|RAM1|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[10][31]~q\);

\BLOCO_MEM|RAM1|memRAM[42][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(95),
	ena => \BLOCO_MEM|RAM1|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[42][31]~q\);

\BLOCO_MEM|RAM1|Mux0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux0~5_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[42][31]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[10][31]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[40][31]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[8][31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][31]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][31]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][31]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][31]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux0~5_combout\);

\BLOCO_MEM|RAM1|memRAM[9][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(95),
	ena => \BLOCO_MEM|RAM1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[9][31]~q\);

\BLOCO_MEM|RAM1|memRAM[41][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(95),
	ena => \BLOCO_MEM|RAM1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[41][31]~q\);

\BLOCO_MEM|RAM1|memRAM[11][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(95),
	ena => \BLOCO_MEM|RAM1|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[11][31]~q\);

\BLOCO_MEM|RAM1|memRAM[43][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(95),
	ena => \BLOCO_MEM|RAM1|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[43][31]~q\);

\BLOCO_MEM|RAM1|Mux0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux0~6_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[43][31]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[11][31]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[41][31]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[9][31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][31]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][31]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][31]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][31]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux0~6_combout\);

\BLOCO_MEM|RAM1|memRAM[24][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(95),
	ena => \BLOCO_MEM|RAM1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[24][31]~q\);

\BLOCO_MEM|RAM1|memRAM[56][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(95),
	ena => \BLOCO_MEM|RAM1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[56][31]~q\);

\BLOCO_MEM|RAM1|memRAM[26][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(95),
	ena => \BLOCO_MEM|RAM1|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[26][31]~q\);

\BLOCO_MEM|RAM1|memRAM[58][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(95),
	ena => \BLOCO_MEM|RAM1|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[58][31]~q\);

\BLOCO_MEM|RAM1|Mux0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux0~7_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[58][31]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[26][31]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[56][31]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[24][31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][31]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][31]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][31]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][31]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux0~7_combout\);

\BLOCO_MEM|RAM1|memRAM[25][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(95),
	ena => \BLOCO_MEM|RAM1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[25][31]~q\);

\BLOCO_MEM|RAM1|memRAM[57][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(95),
	ena => \BLOCO_MEM|RAM1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[57][31]~q\);

\BLOCO_MEM|RAM1|memRAM[27][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(95),
	ena => \BLOCO_MEM|RAM1|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[27][31]~q\);

\BLOCO_MEM|RAM1|memRAM[59][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(95),
	ena => \BLOCO_MEM|RAM1|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[59][31]~q\);

\BLOCO_MEM|RAM1|Mux0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux0~8_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[59][31]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[27][31]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[57][31]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[25][31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][31]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][31]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][31]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][31]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux0~8_combout\);

\BLOCO_MEM|RAM1|Mux0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux0~9_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux0~8_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux0~7_combout\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|Mux0~6_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux0~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux0~5_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux0~6_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux0~7_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux0~8_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux0~9_combout\);

\BLOCO_MEM|RAM1|memRAM[4][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(95),
	ena => \BLOCO_MEM|RAM1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[4][31]~q\);

\BLOCO_MEM|RAM1|memRAM[36][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(95),
	ena => \BLOCO_MEM|RAM1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[36][31]~q\);

\BLOCO_MEM|RAM1|memRAM[5][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(95),
	ena => \BLOCO_MEM|RAM1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[5][31]~q\);

\BLOCO_MEM|RAM1|memRAM[37][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(95),
	ena => \BLOCO_MEM|RAM1|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[37][31]~q\);

\BLOCO_MEM|RAM1|Mux0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux0~10_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[37][31]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[5][31]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[36][31]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[4][31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][31]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][31]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][31]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][31]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux0~10_combout\);

\BLOCO_MEM|RAM1|memRAM[20][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(95),
	ena => \BLOCO_MEM|RAM1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[20][31]~q\);

\BLOCO_MEM|RAM1|memRAM[52][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(95),
	ena => \BLOCO_MEM|RAM1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[52][31]~q\);

\BLOCO_MEM|RAM1|memRAM[21][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(95),
	ena => \BLOCO_MEM|RAM1|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[21][31]~q\);

\BLOCO_MEM|RAM1|memRAM[53][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(95),
	ena => \BLOCO_MEM|RAM1|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[53][31]~q\);

\BLOCO_MEM|RAM1|Mux0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux0~11_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[53][31]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[21][31]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[52][31]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[20][31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][31]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][31]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][31]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][31]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux0~11_combout\);

\BLOCO_MEM|RAM1|memRAM[6][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(95),
	ena => \BLOCO_MEM|RAM1|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[6][31]~q\);

\BLOCO_MEM|RAM1|memRAM[38][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(95),
	ena => \BLOCO_MEM|RAM1|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[38][31]~q\);

\BLOCO_MEM|RAM1|memRAM[7][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(95),
	ena => \BLOCO_MEM|RAM1|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[7][31]~q\);

\BLOCO_MEM|RAM1|memRAM[39][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(95),
	ena => \BLOCO_MEM|RAM1|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[39][31]~q\);

\BLOCO_MEM|RAM1|Mux0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux0~12_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[39][31]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[7][31]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[38][31]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[6][31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][31]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][31]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][31]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][31]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux0~12_combout\);

\BLOCO_MEM|RAM1|memRAM[22][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(95),
	ena => \BLOCO_MEM|RAM1|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[22][31]~q\);

\BLOCO_MEM|RAM1|memRAM[54][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(95),
	ena => \BLOCO_MEM|RAM1|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[54][31]~q\);

\BLOCO_MEM|RAM1|memRAM[23][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(95),
	ena => \BLOCO_MEM|RAM1|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[23][31]~q\);

\BLOCO_MEM|RAM1|memRAM[55][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(95),
	ena => \BLOCO_MEM|RAM1|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[55][31]~q\);

\BLOCO_MEM|RAM1|Mux0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux0~13_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[55][31]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[23][31]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[54][31]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[22][31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][31]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][31]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][31]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][31]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux0~13_combout\);

\BLOCO_MEM|RAM1|Mux0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux0~14_combout\ = ( \MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux0~13_combout\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux0~12_combout\ ) ) ) # ( \MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|Mux0~11_combout\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux0~10_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux0~10_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux0~11_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux0~12_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux0~13_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(6),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux0~14_combout\);

\BLOCO_MEM|RAM1|memRAM[12][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(95),
	ena => \BLOCO_MEM|RAM1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[12][31]~q\);

\BLOCO_MEM|RAM1|memRAM[44][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(95),
	ena => \BLOCO_MEM|RAM1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[44][31]~q\);

\BLOCO_MEM|RAM1|memRAM[28][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(95),
	ena => \BLOCO_MEM|RAM1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[28][31]~q\);

\BLOCO_MEM|RAM1|memRAM[60][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(95),
	ena => \BLOCO_MEM|RAM1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[60][31]~q\);

\BLOCO_MEM|RAM1|Mux0~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux0~15_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[60][31]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[28][31]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[44][31]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[12][31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][31]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][31]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][31]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][31]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux0~15_combout\);

\BLOCO_MEM|RAM1|memRAM[13][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(95),
	ena => \BLOCO_MEM|RAM1|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[13][31]~q\);

\BLOCO_MEM|RAM1|memRAM[45][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(95),
	ena => \BLOCO_MEM|RAM1|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[45][31]~q\);

\BLOCO_MEM|RAM1|memRAM[29][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(95),
	ena => \BLOCO_MEM|RAM1|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[29][31]~q\);

\BLOCO_MEM|RAM1|memRAM[61][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(95),
	ena => \BLOCO_MEM|RAM1|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[61][31]~q\);

\BLOCO_MEM|RAM1|Mux0~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux0~16_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[61][31]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[29][31]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[45][31]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[13][31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][31]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][31]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][31]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][31]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux0~16_combout\);

\BLOCO_MEM|RAM1|memRAM[14][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(95),
	ena => \BLOCO_MEM|RAM1|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[14][31]~q\);

\BLOCO_MEM|RAM1|memRAM[46][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(95),
	ena => \BLOCO_MEM|RAM1|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[46][31]~q\);

\BLOCO_MEM|RAM1|memRAM[30][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(95),
	ena => \BLOCO_MEM|RAM1|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[30][31]~q\);

\BLOCO_MEM|RAM1|memRAM[62][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(95),
	ena => \BLOCO_MEM|RAM1|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[62][31]~q\);

\BLOCO_MEM|RAM1|Mux0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux0~17_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[62][31]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[30][31]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[46][31]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[14][31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][31]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][31]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][31]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][31]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux0~17_combout\);

\BLOCO_MEM|RAM1|memRAM[15][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(95),
	ena => \BLOCO_MEM|RAM1|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[15][31]~q\);

\BLOCO_MEM|RAM1|memRAM[47][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(95),
	ena => \BLOCO_MEM|RAM1|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[47][31]~q\);

\BLOCO_MEM|RAM1|memRAM[31][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(95),
	ena => \BLOCO_MEM|RAM1|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[31][31]~q\);

\BLOCO_MEM|RAM1|memRAM[63][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(95),
	ena => \BLOCO_MEM|RAM1|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[63][31]~q\);

\BLOCO_MEM|RAM1|Mux0~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux0~18_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[63][31]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[31][31]~q\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[47][31]~q\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[15][31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][31]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][31]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][31]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][31]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux0~18_combout\);

\BLOCO_MEM|RAM1|Mux0~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux0~19_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux0~18_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux0~17_combout\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|Mux0~16_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux0~15_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux0~15_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux0~16_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux0~17_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux0~18_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux0~19_combout\);

\BLOCO_MEM|RAM1|Mux0~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux0~20_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux0~19_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux0~14_combout\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|Mux0~9_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux0~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux0~4_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux0~9_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux0~14_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux0~19_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux0~20_combout\);

\BLOCO_MEM|RAM1|Dado_out[31]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Dado_out[31]~39_combout\ = (!\EX_MEM|DOUT\(162)) # (\BLOCO_MEM|RAM1|Mux0~20_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111011101110111011101110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|ALT_INV_DOUT\(162),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux0~20_combout\,
	combout => \BLOCO_MEM|RAM1|Dado_out[31]~39_combout\);

\MEM_WB|DOUT[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_MEM|RAM1|Dado_out[31]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(63));

\MEM_WB|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_EX|ULA1|ULA32|MuxOperacao|MUX_OUT[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(31));

\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[31]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[31]~7_combout\ = ( \MEM_WB|DOUT\(63) & ( \MEM_WB|DOUT\(31) & ( (!\MEM_WB|DOUT\(69)) # ((!\MEM_WB|DOUT\(68) & (\MEM_WB|DOUT\(147))) # (\MEM_WB|DOUT\(68) & ((\MEM_WB|DOUT\(107))))) ) ) ) # ( !\MEM_WB|DOUT\(63) & ( 
-- \MEM_WB|DOUT\(31) & ( (!\MEM_WB|DOUT\(68) & ((!\MEM_WB|DOUT\(69)) # ((\MEM_WB|DOUT\(147))))) # (\MEM_WB|DOUT\(68) & (\MEM_WB|DOUT\(69) & ((\MEM_WB|DOUT\(107))))) ) ) ) # ( \MEM_WB|DOUT\(63) & ( !\MEM_WB|DOUT\(31) & ( (!\MEM_WB|DOUT\(68) & 
-- (\MEM_WB|DOUT\(69) & (\MEM_WB|DOUT\(147)))) # (\MEM_WB|DOUT\(68) & ((!\MEM_WB|DOUT\(69)) # ((\MEM_WB|DOUT\(107))))) ) ) ) # ( !\MEM_WB|DOUT\(63) & ( !\MEM_WB|DOUT\(31) & ( (\MEM_WB|DOUT\(69) & ((!\MEM_WB|DOUT\(68) & (\MEM_WB|DOUT\(147))) # 
-- (\MEM_WB|DOUT\(68) & ((\MEM_WB|DOUT\(107)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(68),
	datab => \MEM_WB|ALT_INV_DOUT\(69),
	datac => \MEM_WB|ALT_INV_DOUT\(147),
	datad => \MEM_WB|ALT_INV_DOUT\(107),
	datae => \MEM_WB|ALT_INV_DOUT\(63),
	dataf => \MEM_WB|ALT_INV_DOUT\(31),
	combout => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[31]~7_combout\);

\BLOCO_ID|BANCO_REG|registrador[12][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[31]~7_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[12][31]~q\);

\BLOCO_ID|BANCO_REG|saidaA[31]~343\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[31]~343_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[15][31]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[14][31]~q\ ) ) ) # ( \IF_ID|DOUT\(21) 
-- & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[13][31]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[12][31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][31]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][31]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][31]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][31]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[31]~343_combout\);

\BLOCO_ID|BANCO_REG|saidaA[31]~344\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[31]~344_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[7][31]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[6][31]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & 
-- ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[5][31]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[4][31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][31]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][31]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][31]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][31]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[31]~344_combout\);

\BLOCO_ID|BANCO_REG|saidaA[31]~345\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[31]~345_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[3][31]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[2][31]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & 
-- ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[1][31]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[0][31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][31]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][31]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][31]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][31]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[31]~345_combout\);

\BLOCO_ID|BANCO_REG|saidaA[31]~346\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[31]~346_combout\ = ( \BLOCO_ID|BANCO_REG|saidaA[31]~345_combout\ & ( (!\IF_ID|DOUT\(24) & ((!\IF_ID|DOUT\(23)) # ((\BLOCO_ID|BANCO_REG|saidaA[31]~344_combout\)))) # (\IF_ID|DOUT\(24) & 
-- (((\BLOCO_ID|BANCO_REG|saidaA[31]~343_combout\)))) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[31]~345_combout\ & ( (!\IF_ID|DOUT\(24) & (\IF_ID|DOUT\(23) & ((\BLOCO_ID|BANCO_REG|saidaA[31]~344_combout\)))) # (\IF_ID|DOUT\(24) & 
-- (((\BLOCO_ID|BANCO_REG|saidaA[31]~343_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111100011011010111100000101001001111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(24),
	datab => \IF_ID|ALT_INV_DOUT\(23),
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[31]~343_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[31]~344_combout\,
	datae => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[31]~345_combout\,
	combout => \BLOCO_ID|BANCO_REG|saidaA[31]~346_combout\);

\BLOCO_ID|BANCO_REG|registrador[16][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[31]~7_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[16][31]~q\);

\BLOCO_ID|BANCO_REG|registrador[20][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[31]~7_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[20][31]~q\);

\BLOCO_ID|BANCO_REG|registrador[24][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[31]~7_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[24][31]~q\);

\BLOCO_ID|BANCO_REG|registrador[28][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[31]~7_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[28][31]~q\);

\BLOCO_ID|BANCO_REG|saidaA[31]~347\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[31]~347_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[28][31]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[24][31]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[20][31]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[16][31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][31]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][31]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][31]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][31]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[31]~347_combout\);

\BLOCO_ID|BANCO_REG|registrador[17][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[31]~7_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[17][31]~q\);

\BLOCO_ID|BANCO_REG|registrador[21][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[31]~7_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[21][31]~q\);

\BLOCO_ID|BANCO_REG|registrador[25][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[31]~7_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[25][31]~q\);

\BLOCO_ID|BANCO_REG|registrador[29][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[31]~7_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[29][31]~q\);

\BLOCO_ID|BANCO_REG|saidaA[31]~348\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[31]~348_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[29][31]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[25][31]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[21][31]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[17][31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][31]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][31]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][31]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][31]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[31]~348_combout\);

\BLOCO_ID|BANCO_REG|registrador[18][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[31]~7_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[18][31]~q\);

\BLOCO_ID|BANCO_REG|registrador[22][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[31]~7_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[22][31]~q\);

\BLOCO_ID|BANCO_REG|registrador[26][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[31]~7_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[26][31]~q\);

\BLOCO_ID|BANCO_REG|registrador[30][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[31]~7_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[30][31]~q\);

\BLOCO_ID|BANCO_REG|saidaA[31]~349\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[31]~349_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[30][31]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[26][31]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[22][31]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[18][31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][31]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][31]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][31]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][31]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[31]~349_combout\);

\BLOCO_ID|BANCO_REG|registrador[19][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[31]~7_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[19][31]~q\);

\BLOCO_ID|BANCO_REG|registrador[23][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[31]~7_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[23][31]~q\);

\BLOCO_ID|BANCO_REG|registrador[27][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[31]~7_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[27][31]~q\);

\BLOCO_ID|BANCO_REG|registrador[31][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[31]~7_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[31][31]~q\);

\BLOCO_ID|BANCO_REG|saidaA[31]~350\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[31]~350_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[31][31]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[27][31]~q\ ) ) ) # ( \IF_ID|DOUT\(23) 
-- & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[23][31]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[19][31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][31]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][31]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][31]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][31]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[31]~350_combout\);

\BLOCO_ID|BANCO_REG|saidaA[31]~351\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[31]~351_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[31]~350_combout\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[31]~349_combout\ ) ) ) # ( 
-- \IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[31]~348_combout\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[31]~347_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[31]~347_combout\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[31]~348_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[31]~349_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[31]~350_combout\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[31]~351_combout\);

\BLOCO_ID|BANCO_REG|saidaA[31]~352\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[31]~352_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[11][31]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[10][31]~q\ ) ) ) # ( \IF_ID|DOUT\(21) 
-- & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[9][31]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[8][31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][31]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][31]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][31]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][31]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[31]~352_combout\);

\BLOCO_ID|BANCO_REG|saidaA[31]~353\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[31]~353_combout\ = ( \BLOCO_ID|BANCO_REG|saidaA[31]~351_combout\ & ( \BLOCO_ID|BANCO_REG|saidaA[31]~352_combout\ & ( (((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & \BLOCO_ID|BANCO_REG|saidaA[31]~346_combout\)) # 
-- (\BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\)) # (\IF_ID|DOUT\(25)) ) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[31]~351_combout\ & ( \BLOCO_ID|BANCO_REG|saidaA[31]~352_combout\ & ( ((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[31]~346_combout\)) # (\BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\) ) ) ) # ( \BLOCO_ID|BANCO_REG|saidaA[31]~351_combout\ & ( !\BLOCO_ID|BANCO_REG|saidaA[31]~352_combout\ & ( ((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[31]~346_combout\)) # (\IF_ID|DOUT\(25)) ) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[31]~351_combout\ & ( !\BLOCO_ID|BANCO_REG|saidaA[31]~352_combout\ & ( (\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[31]~346_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010101010111011100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(25),
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~4_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~11_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[31]~346_combout\,
	datae => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[31]~351_combout\,
	dataf => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[31]~352_combout\,
	combout => \BLOCO_ID|BANCO_REG|saidaA[31]~353_combout\);

\ID_EX|DOUT[76]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|saidaA[31]~353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(76));

\BLOCO_EX|ULA1|ULA32|InverterOuNao|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA32|InverterOuNao|saida_MUX[0]~0_combout\ = !\ID_EX|DOUT\(2) $ (((!\ID_EX|DOUT\(180) & ((!\ID_EX|DOUT\(44)))) # (\ID_EX|DOUT\(180) & (!\ID_EX|DOUT\(125)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011010011010010101101001101001010110100110100101011010011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(2),
	datab => \ID_EX|ALT_INV_DOUT\(180),
	datac => \ID_EX|ALT_INV_DOUT\(125),
	datad => \ID_EX|ALT_INV_DOUT\(44),
	combout => \BLOCO_EX|ULA1|ULA32|InverterOuNao|saida_MUX[0]~0_combout\);

\BLOCO_EX|ULA1|ULA32|Somador|saida~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA32|Somador|saida~0_combout\ = !\ID_EX|DOUT\(76) $ (!\BLOCO_EX|ULA1|ULA32|InverterOuNao|saida_MUX[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(76),
	datab => \BLOCO_EX|ULA1|ULA32|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \BLOCO_EX|ULA1|ULA32|Somador|saida~0_combout\);

\BLOCO_EX|ULA1|ULA32|MuxOperacao|MUX_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA32|MuxOperacao|MUX_OUT[0]~0_combout\ = (!\ID_EX|DOUT\(1) & ((!\ID_EX|DOUT\(0) & (\ID_EX|DOUT\(76) & \BLOCO_EX|ULA1|ULA32|InverterOuNao|saida_MUX[0]~0_combout\)) # (\ID_EX|DOUT\(0) & 
-- ((\BLOCO_EX|ULA1|ULA32|InverterOuNao|saida_MUX[0]~0_combout\) # (\ID_EX|DOUT\(76))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000101010000000100010101000000010001010100000001000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(1),
	datab => \ID_EX|ALT_INV_DOUT\(0),
	datac => \ID_EX|ALT_INV_DOUT\(76),
	datad => \BLOCO_EX|ULA1|ULA32|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \BLOCO_EX|ULA1|ULA32|MuxOperacao|MUX_OUT[0]~0_combout\);

\BLOCO_EX|ULA1|ULA32|MuxOperacao|MUX_OUT[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA32|MuxOperacao|MUX_OUT[0]~1_combout\ = ( \BLOCO_EX|ULA1|ULA32|Somador|saida~0_combout\ & ( \BLOCO_EX|ULA1|ULA32|MuxOperacao|MUX_OUT[0]~0_combout\ ) ) # ( !\BLOCO_EX|ULA1|ULA32|Somador|saida~0_combout\ & ( 
-- \BLOCO_EX|ULA1|ULA32|MuxOperacao|MUX_OUT[0]~0_combout\ ) ) # ( \BLOCO_EX|ULA1|ULA32|Somador|saida~0_combout\ & ( !\BLOCO_EX|ULA1|ULA32|MuxOperacao|MUX_OUT[0]~0_combout\ & ( (\BLOCO_EX|ULA1|ULA11|MuxOperacao|Equal2~0_combout\ & 
-- ((!\BLOCO_EX|ULA1|ULA30|Somador|cOut~combout\ & ((!\ID_EX|DOUT\(75)) # (!\BLOCO_EX|ULA1|ULA31|InverterOuNao|saida_MUX[0]~0_combout\))) # (\BLOCO_EX|ULA1|ULA30|Somador|cOut~combout\ & (!\ID_EX|DOUT\(75) & 
-- !\BLOCO_EX|ULA1|ULA31|InverterOuNao|saida_MUX[0]~0_combout\)))) ) ) ) # ( !\BLOCO_EX|ULA1|ULA32|Somador|saida~0_combout\ & ( !\BLOCO_EX|ULA1|ULA32|MuxOperacao|MUX_OUT[0]~0_combout\ & ( (\BLOCO_EX|ULA1|ULA11|MuxOperacao|Equal2~0_combout\ & 
-- ((!\BLOCO_EX|ULA1|ULA30|Somador|cOut~combout\ & (\ID_EX|DOUT\(75) & \BLOCO_EX|ULA1|ULA31|InverterOuNao|saida_MUX[0]~0_combout\)) # (\BLOCO_EX|ULA1|ULA30|Somador|cOut~combout\ & ((\BLOCO_EX|ULA1|ULA31|InverterOuNao|saida_MUX[0]~0_combout\) # 
-- (\ID_EX|DOUT\(75)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010101010101000100000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_EX|ULA1|ULA11|MuxOperacao|ALT_INV_Equal2~0_combout\,
	datab => \BLOCO_EX|ULA1|ULA30|Somador|ALT_INV_cOut~combout\,
	datac => \ID_EX|ALT_INV_DOUT\(75),
	datad => \BLOCO_EX|ULA1|ULA31|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datae => \BLOCO_EX|ULA1|ULA32|Somador|ALT_INV_saida~0_combout\,
	dataf => \BLOCO_EX|ULA1|ULA32|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \BLOCO_EX|ULA1|ULA32|MuxOperacao|MUX_OUT[0]~1_combout\);

\BLOCO_EX|ULA1|ULA1|MuxOperacao|MUX_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA1|MuxOperacao|MUX_OUT[0]~0_combout\ = (\ID_EX|DOUT\(1) & (\ID_EX|DOUT\(0) & ((\BLOCO_EX|ULA1|ULA32|InverterOuNao|saida_MUX[0]~0_combout\) # (\ID_EX|DOUT\(76)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010001000000010001000100000001000100010000000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(1),
	datab => \ID_EX|ALT_INV_DOUT\(0),
	datac => \ID_EX|ALT_INV_DOUT\(76),
	datad => \BLOCO_EX|ULA1|ULA32|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \BLOCO_EX|ULA1|ULA1|MuxOperacao|MUX_OUT[0]~0_combout\);

\BLOCO_EX|ULA1|ULA1|MuxOperacao|MUX_OUT[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA1|MuxOperacao|MUX_OUT[0]~3_combout\ = ( \ID_EX|DOUT\(13) & ( \ID_EX|DOUT\(109) & ( (!\ID_EX|DOUT\(2) & ((\ID_EX|DOUT\(0)) # (\ID_EX|DOUT\(45)))) # (\ID_EX|DOUT\(2) & (\ID_EX|DOUT\(45) & \ID_EX|DOUT\(0))) ) ) ) # ( !\ID_EX|DOUT\(13) & ( 
-- \ID_EX|DOUT\(109) & ( (!\ID_EX|DOUT\(45) & (\ID_EX|DOUT\(0) & (!\ID_EX|DOUT\(2) $ (!\ID_EX|DOUT\(180))))) # (\ID_EX|DOUT\(45) & ((!\ID_EX|DOUT\(2) $ (!\ID_EX|DOUT\(180))) # (\ID_EX|DOUT\(0)))) ) ) ) # ( \ID_EX|DOUT\(13) & ( !\ID_EX|DOUT\(109) & ( 
-- (!\ID_EX|DOUT\(45) & (\ID_EX|DOUT\(0) & (!\ID_EX|DOUT\(2) $ (\ID_EX|DOUT\(180))))) # (\ID_EX|DOUT\(45) & ((!\ID_EX|DOUT\(2) $ (\ID_EX|DOUT\(180))) # (\ID_EX|DOUT\(0)))) ) ) ) # ( !\ID_EX|DOUT\(13) & ( !\ID_EX|DOUT\(109) & ( (!\ID_EX|DOUT\(2) & 
-- (\ID_EX|DOUT\(45) & \ID_EX|DOUT\(0))) # (\ID_EX|DOUT\(2) & ((\ID_EX|DOUT\(0)) # (\ID_EX|DOUT\(45)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011100010111001010110001011100010111001010110010101100101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(2),
	datab => \ID_EX|ALT_INV_DOUT\(45),
	datac => \ID_EX|ALT_INV_DOUT\(0),
	datad => \ID_EX|ALT_INV_DOUT\(180),
	datae => \ID_EX|ALT_INV_DOUT\(13),
	dataf => \ID_EX|ALT_INV_DOUT\(109),
	combout => \BLOCO_EX|ULA1|ULA1|MuxOperacao|MUX_OUT[0]~3_combout\);

\BLOCO_EX|ULA1|ULA1|MuxOperacao|MUX_OUT[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA1|MuxOperacao|MUX_OUT[0]~4_combout\ = ( \ID_EX|DOUT\(109) & ( (!\ID_EX|DOUT\(0) & (((!\ID_EX|DOUT\(180) & !\ID_EX|DOUT\(13))))) # (\ID_EX|DOUT\(0) & (\ID_EX|DOUT\(76))) ) ) # ( !\ID_EX|DOUT\(109) & ( (!\ID_EX|DOUT\(0) & 
-- (((!\ID_EX|DOUT\(13)) # (\ID_EX|DOUT\(180))))) # (\ID_EX|DOUT\(0) & (\ID_EX|DOUT\(76))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101100011011101100010001000110111011000110111011000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(0),
	datab => \ID_EX|ALT_INV_DOUT\(76),
	datac => \ID_EX|ALT_INV_DOUT\(180),
	datad => \ID_EX|ALT_INV_DOUT\(13),
	datae => \ID_EX|ALT_INV_DOUT\(109),
	combout => \BLOCO_EX|ULA1|ULA1|MuxOperacao|MUX_OUT[0]~4_combout\);

\BLOCO_EX|ULA1|ULA1|MuxOperacao|MUX_OUT[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA1|MuxOperacao|MUX_OUT[0]~1_combout\ = ( \BLOCO_EX|ULA1|ULA1|MuxOperacao|MUX_OUT[0]~3_combout\ & ( \BLOCO_EX|ULA1|ULA1|MuxOperacao|MUX_OUT[0]~4_combout\ & ( (!\ID_EX|DOUT\(1)) # ((!\ID_EX|DOUT\(0) & (\ID_EX|DOUT\(45))) # (\ID_EX|DOUT\(0) 
-- & ((\BLOCO_EX|ULA1|ULA32|InverterOuNao|saida_MUX[0]~0_combout\)))) ) ) ) # ( !\BLOCO_EX|ULA1|ULA1|MuxOperacao|MUX_OUT[0]~3_combout\ & ( \BLOCO_EX|ULA1|ULA1|MuxOperacao|MUX_OUT[0]~4_combout\ & ( (\ID_EX|DOUT\(1) & ((!\ID_EX|DOUT\(0) & (\ID_EX|DOUT\(45))) # 
-- (\ID_EX|DOUT\(0) & ((\BLOCO_EX|ULA1|ULA32|InverterOuNao|saida_MUX[0]~0_combout\))))) ) ) ) # ( \BLOCO_EX|ULA1|ULA1|MuxOperacao|MUX_OUT[0]~3_combout\ & ( !\BLOCO_EX|ULA1|ULA1|MuxOperacao|MUX_OUT[0]~4_combout\ & ( (!\ID_EX|DOUT\(1)) # ((!\ID_EX|DOUT\(45) & 
-- !\ID_EX|DOUT\(0))) ) ) ) # ( !\BLOCO_EX|ULA1|ULA1|MuxOperacao|MUX_OUT[0]~3_combout\ & ( !\BLOCO_EX|ULA1|ULA1|MuxOperacao|MUX_OUT[0]~4_combout\ & ( (!\ID_EX|DOUT\(45) & (\ID_EX|DOUT\(1) & !\ID_EX|DOUT\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000111011001110110000010000000100111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(45),
	datab => \ID_EX|ALT_INV_DOUT\(1),
	datac => \ID_EX|ALT_INV_DOUT\(0),
	datad => \BLOCO_EX|ULA1|ULA32|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datae => \BLOCO_EX|ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~3_combout\,
	dataf => \BLOCO_EX|ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~4_combout\,
	combout => \BLOCO_EX|ULA1|ULA1|MuxOperacao|MUX_OUT[0]~1_combout\);

\BLOCO_EX|ULA1|ULA1|MuxOperacao|MUX_OUT[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA1|MuxOperacao|MUX_OUT[0]~2_combout\ = ( \BLOCO_EX|ULA1|ULA1|MuxOperacao|MUX_OUT[0]~1_combout\ ) # ( !\BLOCO_EX|ULA1|ULA1|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (\BLOCO_EX|ULA1|ULA1|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- ((!\BLOCO_EX|ULA1|ULA30|Somador|cOut~combout\ & ((!\ID_EX|DOUT\(75)) # (!\BLOCO_EX|ULA1|ULA31|InverterOuNao|saida_MUX[0]~0_combout\))) # (\BLOCO_EX|ULA1|ULA30|Somador|cOut~combout\ & (!\ID_EX|DOUT\(75) & 
-- !\BLOCO_EX|ULA1|ULA31|InverterOuNao|saida_MUX[0]~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011101000111111111111111100000000111010001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_EX|ULA1|ULA30|Somador|ALT_INV_cOut~combout\,
	datab => \ID_EX|ALT_INV_DOUT\(75),
	datac => \BLOCO_EX|ULA1|ULA31|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datad => \BLOCO_EX|ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \BLOCO_EX|ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \BLOCO_EX|ULA1|ULA1|MuxOperacao|MUX_OUT[0]~2_combout\);

\BLOCO_EX|ULA1|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|Equal0~0_combout\ = (!\BLOCO_EX|ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\ & (!\BLOCO_EX|ULA1|ULA2|MuxOperacao|MUX_OUT[0]~0_combout\ & (!\BLOCO_EX|ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- !\BLOCO_EX|ULA1|ULA3|MuxOperacao|MUX_OUT[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_EX|ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datab => \BLOCO_EX|ULA1|ULA2|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \BLOCO_EX|ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \BLOCO_EX|ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	combout => \BLOCO_EX|ULA1|Equal0~0_combout\);

\BLOCO_EX|ULA1|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|Equal0~1_combout\ = ( \BLOCO_EX|ULA1|Equal0~0_combout\ & ( (!\BLOCO_EX|ULA1|ULA9|MuxOperacao|MUX_OUT[0]~0_combout\ & (!\BLOCO_EX|ULA1|ULA8|MuxOperacao|MUX_OUT[0]~0_combout\ & (!\BLOCO_EX|ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- !\BLOCO_EX|ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_EX|ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datab => \BLOCO_EX|ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \BLOCO_EX|ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \BLOCO_EX|ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \BLOCO_EX|ULA1|ALT_INV_Equal0~0_combout\,
	combout => \BLOCO_EX|ULA1|Equal0~1_combout\);

\BLOCO_EX|ULA1|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|Equal0~2_combout\ = ( \BLOCO_EX|ULA1|Equal0~1_combout\ & ( (!\BLOCO_EX|ULA1|ULA13|MuxOperacao|MUX_OUT[0]~1_combout\ & (!\BLOCO_EX|ULA1|ULA12|MuxOperacao|MUX_OUT[0]~0_combout\ & (!\BLOCO_EX|ULA1|ULA11|MuxOperacao|MUX_OUT[0]~0_combout\ & 
-- !\BLOCO_EX|ULA1|ULA10|MuxOperacao|MUX_OUT[0]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_EX|ULA1|ULA13|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datab => \BLOCO_EX|ULA1|ULA12|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \BLOCO_EX|ULA1|ULA11|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \BLOCO_EX|ULA1|ULA10|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \BLOCO_EX|ULA1|ALT_INV_Equal0~1_combout\,
	combout => \BLOCO_EX|ULA1|Equal0~2_combout\);

\BLOCO_EX|ULA1|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|Equal0~3_combout\ = ( \BLOCO_EX|ULA1|Equal0~2_combout\ & ( (!\BLOCO_EX|ULA1|ULA17|MuxOperacao|MUX_OUT[0]~0_combout\ & (!\BLOCO_EX|ULA1|ULA15|MuxOperacao|MUX_OUT[0]~0_combout\ & (!\BLOCO_EX|ULA1|ULA18|MuxOperacao|MUX_OUT[0]~1_combout\ & 
-- !\BLOCO_EX|ULA1|ULA14|MuxOperacao|MUX_OUT[0]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_EX|ULA1|ULA17|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datab => \BLOCO_EX|ULA1|ULA15|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \BLOCO_EX|ULA1|ULA18|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datad => \BLOCO_EX|ULA1|ULA14|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \BLOCO_EX|ULA1|ALT_INV_Equal0~2_combout\,
	combout => \BLOCO_EX|ULA1|Equal0~3_combout\);

\BLOCO_EX|ULA1|Equal0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|Equal0~4_combout\ = (!\BLOCO_EX|ULA1|ULA20|MuxOperacao|MUX_OUT[0]~0_combout\ & (!\BLOCO_EX|ULA1|ULA16|MuxOperacao|MUX_OUT[0]~0_combout\ & (!\BLOCO_EX|ULA1|ULA19|MuxOperacao|MUX_OUT[0]~0_combout\ & \BLOCO_EX|ULA1|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000000000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_EX|ULA1|ULA20|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datab => \BLOCO_EX|ULA1|ULA16|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \BLOCO_EX|ULA1|ULA19|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \BLOCO_EX|ULA1|ALT_INV_Equal0~3_combout\,
	combout => \BLOCO_EX|ULA1|Equal0~4_combout\);

\BLOCO_EX|ULA1|Equal0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|Equal0~5_combout\ = ( !\BLOCO_EX|ULA1|ULA21|MuxOperacao|MUX_OUT[0]~0_combout\ & ( \BLOCO_EX|ULA1|Equal0~4_combout\ & ( (!\BLOCO_EX|ULA1|ULA25|MuxOperacao|MUX_OUT[0]~0_combout\ & (!\BLOCO_EX|ULA1|ULA23|MuxOperacao|MUX_OUT[0]~1_combout\ & 
-- (!\BLOCO_EX|ULA1|ULA22|MuxOperacao|MUX_OUT[0]~0_combout\ & !\BLOCO_EX|ULA1|ULA24|MuxOperacao|MUX_OUT[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_EX|ULA1|ULA25|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datab => \BLOCO_EX|ULA1|ULA23|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datac => \BLOCO_EX|ULA1|ULA22|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \BLOCO_EX|ULA1|ULA24|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datae => \BLOCO_EX|ULA1|ULA21|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	dataf => \BLOCO_EX|ULA1|ALT_INV_Equal0~4_combout\,
	combout => \BLOCO_EX|ULA1|Equal0~5_combout\);

\BLOCO_EX|ULA1|Equal0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|Equal0~6_combout\ = (!\BLOCO_EX|ULA1|ULA26|MuxOperacao|MUX_OUT[0]~0_combout\ & (!\BLOCO_EX|ULA1|ULA27|MuxOperacao|MUX_OUT[0]~0_combout\ & (!\BLOCO_EX|ULA1|ULA28|MuxOperacao|MUX_OUT[0]~1_combout\ & \BLOCO_EX|ULA1|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000000000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_EX|ULA1|ULA26|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datab => \BLOCO_EX|ULA1|ULA27|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datac => \BLOCO_EX|ULA1|ULA28|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datad => \BLOCO_EX|ULA1|ALT_INV_Equal0~5_combout\,
	combout => \BLOCO_EX|ULA1|Equal0~6_combout\);

\BLOCO_EX|ULA1|Equal0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|Equal0~7_combout\ = ( !\BLOCO_EX|ULA1|ULA1|MuxOperacao|MUX_OUT[0]~2_combout\ & ( \BLOCO_EX|ULA1|Equal0~6_combout\ & ( (!\BLOCO_EX|ULA1|ULA29|MuxOperacao|MUX_OUT[0]~0_combout\ & (!\BLOCO_EX|ULA1|ULA30|MuxOperacao|MUX_OUT[0]~1_combout\ & 
-- (!\BLOCO_EX|ULA1|ULA31|MuxOperacao|MUX_OUT[0]~0_combout\ & !\BLOCO_EX|ULA1|ULA32|MuxOperacao|MUX_OUT[0]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_EX|ULA1|ULA29|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datab => \BLOCO_EX|ULA1|ULA30|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datac => \BLOCO_EX|ULA1|ULA31|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \BLOCO_EX|ULA1|ULA32|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datae => \BLOCO_EX|ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\,
	dataf => \BLOCO_EX|ULA1|ALT_INV_Equal0~6_combout\,
	combout => \BLOCO_EX|ULA1|Equal0~7_combout\);

\EX_MEM|DOUT[96]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_EX|ULA1|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(96));

\BLOCO_MEM|MUXULA_BEQBNE|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|MUXULA_BEQBNE|saida_MUX[0]~0_combout\ = !\EX_MEM|DOUT\(164) $ (!\EX_MEM|DOUT\(96))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|ALT_INV_DOUT\(164),
	datab => \EX_MEM|ALT_INV_DOUT\(96),
	combout => \BLOCO_MEM|MUXULA_BEQBNE|saida_MUX[0]~0_combout\);

\MEM_WB|DOUT[78]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \MEM_WB|DOUT[78]~0_combout\ = !\BLOCO_MEM|MUXULA_BEQBNE|saida_MUX[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|MUXULA_BEQBNE|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \MEM_WB|DOUT[78]~0_combout\);

\MEM_WB|DOUT[78]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MEM_WB|DOUT[78]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(78));

\comb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \comb~0_combout\ = ( \MEM_WB|DOUT\(78) & ( (!\IF_ID|DOUT\(31) & (!\IF_ID|DOUT\(29) & (\IF_ID|DOUT\(28) & !\IF_ID|DOUT\(27)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000000000000000000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(31),
	datab => \IF_ID|ALT_INV_DOUT\(29),
	datac => \IF_ID|ALT_INV_DOUT\(28),
	datad => \IF_ID|ALT_INV_DOUT\(27),
	datae => \MEM_WB|ALT_INV_DOUT\(78),
	combout => \comb~0_combout\);

\BLOCO_IF|PC_REG|DOUT[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_IF|PC_REG|DOUT[0]~2_combout\ = ( \BLOCO_ID|decoderInstru1|OUTPUT~7_combout\ & ( \comb~0_combout\ ) ) # ( !\BLOCO_ID|decoderInstru1|OUTPUT~7_combout\ & ( \comb~0_combout\ ) ) # ( \BLOCO_ID|decoderInstru1|OUTPUT~7_combout\ & ( !\comb~0_combout\ ) ) # 
-- ( !\BLOCO_ID|decoderInstru1|OUTPUT~7_combout\ & ( !\comb~0_combout\ & ( (\BLOCO_ID|decoderInstru1|OUTPUT~2_combout\ & (!\BLOCO_ID|decoderOPCODE|Equal9~0_combout\ $ (((\BLOCO_ID|decoderInstru1|OUTPUT[6]~3_combout\) # 
-- (\BLOCO_ID|decoderInstru1|OUTPUT~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100100000101111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|decoderOPCODE|ALT_INV_Equal9~0_combout\,
	datab => \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT~1_combout\,
	datac => \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT~2_combout\,
	datad => \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[6]~3_combout\,
	datae => \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT~7_combout\,
	dataf => \ALT_INV_comb~0_combout\,
	combout => \BLOCO_IF|PC_REG|DOUT[0]~2_combout\);

\BLOCO_IF|PC_REG|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_JR|saida_MUX[1]~10_combout\,
	ena => \BLOCO_IF|PC_REG|DOUT[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_IF|PC_REG|DOUT\(1));

\IF_ID|DOUT[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_IF|PC_REG|DOUT\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|DOUT\(33));

\ID_EX|DOUT[142]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \IF_ID|DOUT\(33),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(142));

\EX_MEM|DOUT[181]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(142),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(181));

\MEM_WB|DOUT[117]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(181),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(117));

\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[1]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[1]~10_combout\ = ( \MEM_WB|DOUT\(117) & ( (!\MEM_WB|DOUT\(68) & (((\MEM_WB|DOUT\(1))) # (\MEM_WB|DOUT\(69)))) # (\MEM_WB|DOUT\(68) & (!\MEM_WB|DOUT\(69) & (\MEM_WB|DOUT\(33)))) ) ) # ( !\MEM_WB|DOUT\(117) & ( 
-- (!\MEM_WB|DOUT\(69) & ((!\MEM_WB|DOUT\(68) & ((\MEM_WB|DOUT\(1)))) # (\MEM_WB|DOUT\(68) & (\MEM_WB|DOUT\(33))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000000100100011000010011010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(68),
	datab => \MEM_WB|ALT_INV_DOUT\(69),
	datac => \MEM_WB|ALT_INV_DOUT\(33),
	datad => \MEM_WB|ALT_INV_DOUT\(1),
	datae => \MEM_WB|ALT_INV_DOUT\(117),
	combout => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[1]~10_combout\);

\BLOCO_ID|BANCO_REG|registrador[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[1]~10_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[12][1]~q\);

\BLOCO_ID|BANCO_REG|saidaA[1]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[1]~13_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[15][1]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[14][1]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & ( 
-- !\IF_ID|DOUT\(22) & ( !\BLOCO_ID|BANCO_REG|registrador[13][1]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[12][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101110011001100110000001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][1]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][1]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][1]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][1]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[1]~13_combout\);

\BLOCO_ID|BANCO_REG|saidaA[1]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[1]~14_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[7][1]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[6][1]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & ( 
-- !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[5][1]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[4][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][1]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][1]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][1]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][1]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[1]~14_combout\);

\BLOCO_ID|BANCO_REG|saidaA[1]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[1]~15_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[3][1]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[2][1]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & ( 
-- !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[1][1]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[0][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][1]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][1]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][1]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][1]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[1]~15_combout\);

\BLOCO_ID|BANCO_REG|saidaA[1]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[1]~16_combout\ = ( \BLOCO_ID|BANCO_REG|saidaA[1]~15_combout\ & ( (!\IF_ID|DOUT\(24) & ((!\IF_ID|DOUT\(23)) # ((\BLOCO_ID|BANCO_REG|saidaA[1]~14_combout\)))) # (\IF_ID|DOUT\(24) & (((\BLOCO_ID|BANCO_REG|saidaA[1]~13_combout\)))) 
-- ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[1]~15_combout\ & ( (!\IF_ID|DOUT\(24) & (\IF_ID|DOUT\(23) & ((\BLOCO_ID|BANCO_REG|saidaA[1]~14_combout\)))) # (\IF_ID|DOUT\(24) & (((\BLOCO_ID|BANCO_REG|saidaA[1]~13_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111100011011010111100000101001001111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(24),
	datab => \IF_ID|ALT_INV_DOUT\(23),
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[1]~13_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[1]~14_combout\,
	datae => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[1]~15_combout\,
	combout => \BLOCO_ID|BANCO_REG|saidaA[1]~16_combout\);

\BLOCO_ID|BANCO_REG|registrador[16][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[1]~10_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[16][1]~q\);

\BLOCO_ID|BANCO_REG|registrador[20][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[1]~10_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[20][1]~q\);

\BLOCO_ID|BANCO_REG|registrador[24][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[1]~10_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[24][1]~q\);

\BLOCO_ID|BANCO_REG|registrador[28][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[1]~10_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[28][1]~q\);

\BLOCO_ID|BANCO_REG|saidaA[1]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[1]~17_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[28][1]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[24][1]~q\ ) ) ) # ( \IF_ID|DOUT\(23) & ( 
-- !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[20][1]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[16][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][1]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][1]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][1]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][1]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[1]~17_combout\);

\BLOCO_ID|BANCO_REG|registrador[17][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[1]~10_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[17][1]~q\);

\BLOCO_ID|BANCO_REG|registrador[21][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[1]~10_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[21][1]~q\);

\BLOCO_ID|BANCO_REG|registrador[25][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[1]~10_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[25][1]~q\);

\BLOCO_ID|BANCO_REG|registrador[29][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[1]~10_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[29][1]~q\);

\BLOCO_ID|BANCO_REG|saidaA[1]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[1]~18_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[29][1]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[25][1]~q\ ) ) ) # ( \IF_ID|DOUT\(23) & ( 
-- !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[21][1]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[17][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][1]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][1]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][1]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][1]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[1]~18_combout\);

\BLOCO_ID|BANCO_REG|registrador[18][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[1]~10_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[18][1]~q\);

\BLOCO_ID|BANCO_REG|registrador[22][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[1]~10_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[22][1]~q\);

\BLOCO_ID|BANCO_REG|registrador[26][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[1]~10_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[26][1]~q\);

\BLOCO_ID|BANCO_REG|registrador[30][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[1]~10_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[30][1]~q\);

\BLOCO_ID|BANCO_REG|saidaA[1]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[1]~19_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[30][1]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[26][1]~q\ ) ) ) # ( \IF_ID|DOUT\(23) & ( 
-- !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[22][1]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[18][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][1]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][1]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][1]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][1]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[1]~19_combout\);

\BLOCO_ID|BANCO_REG|registrador[19][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[1]~10_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[19][1]~q\);

\BLOCO_ID|BANCO_REG|registrador[23][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[1]~10_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[23][1]~q\);

\BLOCO_ID|BANCO_REG|registrador[27][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[1]~10_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[27][1]~q\);

\BLOCO_ID|BANCO_REG|registrador[31][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[1]~10_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[31][1]~q\);

\BLOCO_ID|BANCO_REG|saidaA[1]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[1]~20_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[31][1]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[27][1]~q\ ) ) ) # ( \IF_ID|DOUT\(23) & ( 
-- !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[23][1]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[19][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][1]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][1]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][1]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][1]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[1]~20_combout\);

\BLOCO_ID|BANCO_REG|saidaA[1]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[1]~21_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[1]~20_combout\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[1]~19_combout\ ) ) ) # ( \IF_ID|DOUT\(21) & ( 
-- !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[1]~18_combout\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[1]~17_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[1]~17_combout\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[1]~18_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[1]~19_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[1]~20_combout\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[1]~21_combout\);

\BLOCO_ID|BANCO_REG|saidaA[1]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[1]~22_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[11][1]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( !\BLOCO_ID|BANCO_REG|registrador[10][1]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & 
-- ( !\IF_ID|DOUT\(22) & ( !\BLOCO_ID|BANCO_REG|registrador[9][1]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[8][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101110011001100110011110000111100000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][1]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][1]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][1]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][1]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[1]~22_combout\);

\BLOCO_ID|BANCO_REG|saidaA[1]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[1]~23_combout\ = ( \BLOCO_ID|BANCO_REG|saidaA[1]~21_combout\ & ( \BLOCO_ID|BANCO_REG|saidaA[1]~22_combout\ & ( (((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & \BLOCO_ID|BANCO_REG|saidaA[1]~16_combout\)) # 
-- (\BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\)) # (\IF_ID|DOUT\(25)) ) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[1]~21_combout\ & ( \BLOCO_ID|BANCO_REG|saidaA[1]~22_combout\ & ( ((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[1]~16_combout\)) # (\BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\) ) ) ) # ( \BLOCO_ID|BANCO_REG|saidaA[1]~21_combout\ & ( !\BLOCO_ID|BANCO_REG|saidaA[1]~22_combout\ & ( ((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[1]~16_combout\)) # (\IF_ID|DOUT\(25)) ) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[1]~21_combout\ & ( !\BLOCO_ID|BANCO_REG|saidaA[1]~22_combout\ & ( (\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[1]~16_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010101010111011100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(25),
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~4_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~11_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[1]~16_combout\,
	datae => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[1]~21_combout\,
	dataf => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[1]~22_combout\,
	combout => \BLOCO_ID|BANCO_REG|saidaA[1]~23_combout\);

\ID_EX|DOUT[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|saidaA[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(46));

\BLOCO_EX|ULA1|ULA4|Somador|saida~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA4|Somador|saida~0_combout\ = ( \ID_EX|DOUT\(112) & ( !\ID_EX|DOUT\(2) $ (!\ID_EX|DOUT\(48) $ (((\ID_EX|DOUT\(16)) # (\ID_EX|DOUT\(180))))) ) ) # ( !\ID_EX|DOUT\(112) & ( !\ID_EX|DOUT\(2) $ (!\ID_EX|DOUT\(48) $ (((!\ID_EX|DOUT\(180) & 
-- \ID_EX|DOUT\(16))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010010110011010011010010101011010100101100110100110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(2),
	datab => \ID_EX|ALT_INV_DOUT\(180),
	datac => \ID_EX|ALT_INV_DOUT\(48),
	datad => \ID_EX|ALT_INV_DOUT\(16),
	datae => \ID_EX|ALT_INV_DOUT\(112),
	combout => \BLOCO_EX|ULA1|ULA4|Somador|saida~0_combout\);

\BLOCO_EX|ULA1|ULA4|Somador|cOut~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA4|Somador|cOut~0_combout\ = ( \BLOCO_EX|ULA1|ULA3|InverterOuNao|saida_MUX[0]~0_combout\ & ( \BLOCO_EX|ULA1|ULA4|Somador|saida~0_combout\ & ( ((!\BLOCO_EX|ULA1|ULA1|Somador|cOut~combout\ & (\ID_EX|DOUT\(46) & 
-- \BLOCO_EX|ULA1|ULA2|InverterOuNao|saida_MUX[0]~0_combout\)) # (\BLOCO_EX|ULA1|ULA1|Somador|cOut~combout\ & ((\BLOCO_EX|ULA1|ULA2|InverterOuNao|saida_MUX[0]~0_combout\) # (\ID_EX|DOUT\(46))))) # (\ID_EX|DOUT\(47)) ) ) ) # ( 
-- !\BLOCO_EX|ULA1|ULA3|InverterOuNao|saida_MUX[0]~0_combout\ & ( \BLOCO_EX|ULA1|ULA4|Somador|saida~0_combout\ & ( (\ID_EX|DOUT\(47) & ((!\BLOCO_EX|ULA1|ULA1|Somador|cOut~combout\ & (\ID_EX|DOUT\(46) & 
-- \BLOCO_EX|ULA1|ULA2|InverterOuNao|saida_MUX[0]~0_combout\)) # (\BLOCO_EX|ULA1|ULA1|Somador|cOut~combout\ & ((\BLOCO_EX|ULA1|ULA2|InverterOuNao|saida_MUX[0]~0_combout\) # (\ID_EX|DOUT\(46)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000101110001011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_EX|ULA1|ULA1|Somador|ALT_INV_cOut~combout\,
	datab => \ID_EX|ALT_INV_DOUT\(46),
	datac => \BLOCO_EX|ULA1|ULA2|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datad => \ID_EX|ALT_INV_DOUT\(47),
	datae => \BLOCO_EX|ULA1|ULA3|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	dataf => \BLOCO_EX|ULA1|ULA4|Somador|ALT_INV_saida~0_combout\,
	combout => \BLOCO_EX|ULA1|ULA4|Somador|cOut~0_combout\);

\BLOCO_EX|ULA1|ULA6|Somador|cOut\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA6|Somador|cOut~combout\ = ( !\ID_EX|DOUT\(50) & ( \BLOCO_EX|ULA1|ULA6|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\ID_EX|DOUT\(49) & ((!\BLOCO_EX|ULA1|ULA5|InverterOuNao|saida_MUX[0]~0_combout\) # 
-- ((!\BLOCO_EX|ULA1|ULA4|Somador|cOut~0_combout\ & !\BLOCO_EX|ULA1|ULA4|Somador|cOut~1_combout\)))) # (\ID_EX|DOUT\(49) & (!\BLOCO_EX|ULA1|ULA4|Somador|cOut~0_combout\ & (!\BLOCO_EX|ULA1|ULA4|Somador|cOut~1_combout\ & 
-- !\BLOCO_EX|ULA1|ULA5|InverterOuNao|saida_MUX[0]~0_combout\))) ) ) ) # ( \ID_EX|DOUT\(50) & ( !\BLOCO_EX|ULA1|ULA6|InverterOuNao|saida_MUX[0]~0_combout\ & ( (!\ID_EX|DOUT\(49) & ((!\BLOCO_EX|ULA1|ULA5|InverterOuNao|saida_MUX[0]~0_combout\) # 
-- ((!\BLOCO_EX|ULA1|ULA4|Somador|cOut~0_combout\ & !\BLOCO_EX|ULA1|ULA4|Somador|cOut~1_combout\)))) # (\ID_EX|DOUT\(49) & (!\BLOCO_EX|ULA1|ULA4|Somador|cOut~0_combout\ & (!\BLOCO_EX|ULA1|ULA4|Somador|cOut~1_combout\ & 
-- !\BLOCO_EX|ULA1|ULA5|InverterOuNao|saida_MUX[0]~0_combout\))) ) ) ) # ( !\ID_EX|DOUT\(50) & ( !\BLOCO_EX|ULA1|ULA6|InverterOuNao|saida_MUX[0]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111110001000000011111000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_EX|ULA1|ULA4|Somador|ALT_INV_cOut~0_combout\,
	datab => \BLOCO_EX|ULA1|ULA4|Somador|ALT_INV_cOut~1_combout\,
	datac => \ID_EX|ALT_INV_DOUT\(49),
	datad => \BLOCO_EX|ULA1|ULA5|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datae => \ID_EX|ALT_INV_DOUT\(50),
	dataf => \BLOCO_EX|ULA1|ULA6|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	combout => \BLOCO_EX|ULA1|ULA6|Somador|cOut~combout\);

\BLOCO_EX|ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ = (!\ID_EX|DOUT\(0) & ((!\ID_EX|DOUT\(52) & (!\BLOCO_EX|ULA1|ULA8|InverterOuNao|saida_MUX[0]~0_combout\ & \ID_EX|DOUT\(1))) # (\ID_EX|DOUT\(52) & 
-- (\BLOCO_EX|ULA1|ULA8|InverterOuNao|saida_MUX[0]~0_combout\)))) # (\ID_EX|DOUT\(0) & (!\ID_EX|DOUT\(1) & ((\BLOCO_EX|ULA1|ULA8|InverterOuNao|saida_MUX[0]~0_combout\) # (\ID_EX|DOUT\(52)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001100101110000000110010111000000011001011100000001100101110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(52),
	datab => \BLOCO_EX|ULA1|ULA8|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	datac => \ID_EX|ALT_INV_DOUT\(1),
	datad => \ID_EX|ALT_INV_DOUT\(0),
	combout => \BLOCO_EX|ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\);

\BLOCO_EX|ULA1|ULA8|MuxOperacao|MUX_OUT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_EX|ULA1|ULA8|MuxOperacao|MUX_OUT[0]~0_combout\ = ( \BLOCO_EX|ULA1|ULA7|InverterOuNao|saida_MUX[0]~0_combout\ & ( \BLOCO_EX|ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (!\ID_EX|DOUT\(1)) # ((!\ID_EX|DOUT\(0) & 
-- ((!\BLOCO_EX|ULA1|ULA6|Somador|cOut~combout\) # (\ID_EX|DOUT\(51))))) ) ) ) # ( !\BLOCO_EX|ULA1|ULA7|InverterOuNao|saida_MUX[0]~0_combout\ & ( \BLOCO_EX|ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (!\ID_EX|DOUT\(1)) # ((!\ID_EX|DOUT\(0) & 
-- (!\BLOCO_EX|ULA1|ULA6|Somador|cOut~combout\ & \ID_EX|DOUT\(51)))) ) ) ) # ( \BLOCO_EX|ULA1|ULA7|InverterOuNao|saida_MUX[0]~0_combout\ & ( !\BLOCO_EX|ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (\ID_EX|DOUT\(1) & (!\ID_EX|DOUT\(0) & 
-- (\BLOCO_EX|ULA1|ULA6|Somador|cOut~combout\ & !\ID_EX|DOUT\(51)))) ) ) ) # ( !\BLOCO_EX|ULA1|ULA7|InverterOuNao|saida_MUX[0]~0_combout\ & ( !\BLOCO_EX|ULA1|ULA8|MuxOperacao|MUX_OUT[0]~1_combout\ & ( (\ID_EX|DOUT\(1) & (!\ID_EX|DOUT\(0) & 
-- ((!\ID_EX|DOUT\(51)) # (\BLOCO_EX|ULA1|ULA6|Somador|cOut~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000100000001000000000010101010111010101110101011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(1),
	datab => \ID_EX|ALT_INV_DOUT\(0),
	datac => \BLOCO_EX|ULA1|ULA6|Somador|ALT_INV_cOut~combout\,
	datad => \ID_EX|ALT_INV_DOUT\(51),
	datae => \BLOCO_EX|ULA1|ULA7|InverterOuNao|ALT_INV_saida_MUX[0]~0_combout\,
	dataf => \BLOCO_EX|ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	combout => \BLOCO_EX|ULA1|ULA8|MuxOperacao|MUX_OUT[0]~0_combout\);

\MEM_WB|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_EX|ULA1|ULA8|MuxOperacao|MUX_OUT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(7));

\BLOCO_MEM|RAM1|Decoder0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Decoder0~1_combout\ = (!\MEM_WB|DOUT\(7) & \BLOCO_MEM|RAM1|Decoder0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(7),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Decoder0~0_combout\,
	combout => \BLOCO_MEM|RAM1|Decoder0~1_combout\);

\BLOCO_MEM|RAM1|memRAM[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(71),
	ena => \BLOCO_MEM|RAM1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[0][7]~q\);

\BLOCO_MEM|RAM1|memRAM[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(71),
	ena => \BLOCO_MEM|RAM1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[1][7]~q\);

\BLOCO_MEM|RAM1|memRAM[16][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(71),
	ena => \BLOCO_MEM|RAM1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[16][7]~q\);

\BLOCO_MEM|RAM1|memRAM[17][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(71),
	ena => \BLOCO_MEM|RAM1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[17][7]~q\);

\BLOCO_MEM|RAM1|Mux24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux24~0_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[17][7]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[16][7]~q\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[1][7]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[0][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][7]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][7]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][7]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][7]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux24~0_combout\);

\BLOCO_MEM|RAM1|memRAM[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(71),
	ena => \BLOCO_MEM|RAM1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[8][7]~q\);

\BLOCO_MEM|RAM1|memRAM[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(71),
	ena => \BLOCO_MEM|RAM1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[9][7]~q\);

\BLOCO_MEM|RAM1|memRAM[24][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(71),
	ena => \BLOCO_MEM|RAM1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[24][7]~q\);

\BLOCO_MEM|RAM1|memRAM[25][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(71),
	ena => \BLOCO_MEM|RAM1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[25][7]~q\);

\BLOCO_MEM|RAM1|Mux24~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux24~1_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[25][7]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[24][7]~q\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[9][7]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[8][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][7]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][7]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][7]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][7]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux24~1_combout\);

\BLOCO_MEM|RAM1|memRAM[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(71),
	ena => \BLOCO_MEM|RAM1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[4][7]~q\);

\BLOCO_MEM|RAM1|memRAM[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(71),
	ena => \BLOCO_MEM|RAM1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[5][7]~q\);

\BLOCO_MEM|RAM1|memRAM[20][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(71),
	ena => \BLOCO_MEM|RAM1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[20][7]~q\);

\BLOCO_MEM|RAM1|memRAM[21][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(71),
	ena => \BLOCO_MEM|RAM1|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[21][7]~q\);

\BLOCO_MEM|RAM1|Mux24~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux24~2_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[21][7]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[20][7]~q\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[5][7]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[4][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][7]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][7]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][7]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][7]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux24~2_combout\);

\BLOCO_MEM|RAM1|memRAM[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(71),
	ena => \BLOCO_MEM|RAM1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[12][7]~q\);

\BLOCO_MEM|RAM1|memRAM[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(71),
	ena => \BLOCO_MEM|RAM1|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[13][7]~q\);

\BLOCO_MEM|RAM1|memRAM[28][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(71),
	ena => \BLOCO_MEM|RAM1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[28][7]~q\);

\BLOCO_MEM|RAM1|memRAM[29][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(71),
	ena => \BLOCO_MEM|RAM1|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[29][7]~q\);

\BLOCO_MEM|RAM1|Mux24~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux24~3_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[29][7]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[28][7]~q\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[13][7]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[12][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][7]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][7]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][7]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][7]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux24~3_combout\);

\BLOCO_MEM|RAM1|Mux24~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux24~4_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux24~3_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux24~2_combout\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|Mux24~1_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux24~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux24~0_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux24~1_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux24~2_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux24~3_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux24~4_combout\);

\BLOCO_MEM|RAM1|memRAM[32][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(71),
	ena => \BLOCO_MEM|RAM1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[32][7]~q\);

\BLOCO_MEM|RAM1|memRAM[40][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(71),
	ena => \BLOCO_MEM|RAM1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[40][7]~q\);

\BLOCO_MEM|RAM1|memRAM[33][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(71),
	ena => \BLOCO_MEM|RAM1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[33][7]~q\);

\BLOCO_MEM|RAM1|memRAM[41][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(71),
	ena => \BLOCO_MEM|RAM1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[41][7]~q\);

\BLOCO_MEM|RAM1|Mux24~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux24~5_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[41][7]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[33][7]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[40][7]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[32][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][7]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][7]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][7]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][7]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux24~5_combout\);

\BLOCO_MEM|RAM1|memRAM[36][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(71),
	ena => \BLOCO_MEM|RAM1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[36][7]~q\);

\BLOCO_MEM|RAM1|memRAM[44][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(71),
	ena => \BLOCO_MEM|RAM1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[44][7]~q\);

\BLOCO_MEM|RAM1|memRAM[37][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(71),
	ena => \BLOCO_MEM|RAM1|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[37][7]~q\);

\BLOCO_MEM|RAM1|memRAM[45][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(71),
	ena => \BLOCO_MEM|RAM1|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[45][7]~q\);

\BLOCO_MEM|RAM1|Mux24~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux24~6_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[45][7]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[37][7]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[44][7]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[36][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][7]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][7]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][7]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][7]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux24~6_combout\);

\BLOCO_MEM|RAM1|memRAM[48][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(71),
	ena => \BLOCO_MEM|RAM1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[48][7]~q\);

\BLOCO_MEM|RAM1|memRAM[56][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(71),
	ena => \BLOCO_MEM|RAM1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[56][7]~q\);

\BLOCO_MEM|RAM1|memRAM[49][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(71),
	ena => \BLOCO_MEM|RAM1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[49][7]~q\);

\BLOCO_MEM|RAM1|memRAM[57][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(71),
	ena => \BLOCO_MEM|RAM1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[57][7]~q\);

\BLOCO_MEM|RAM1|Mux24~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux24~7_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[57][7]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[49][7]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[56][7]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[48][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][7]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][7]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][7]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][7]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux24~7_combout\);

\BLOCO_MEM|RAM1|memRAM[52][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(71),
	ena => \BLOCO_MEM|RAM1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[52][7]~q\);

\BLOCO_MEM|RAM1|memRAM[60][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(71),
	ena => \BLOCO_MEM|RAM1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[60][7]~q\);

\BLOCO_MEM|RAM1|memRAM[53][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(71),
	ena => \BLOCO_MEM|RAM1|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[53][7]~q\);

\BLOCO_MEM|RAM1|memRAM[61][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(71),
	ena => \BLOCO_MEM|RAM1|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[61][7]~q\);

\BLOCO_MEM|RAM1|Mux24~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux24~8_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[61][7]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[53][7]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[60][7]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[52][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][7]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][7]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][7]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][7]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux24~8_combout\);

\BLOCO_MEM|RAM1|Mux24~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux24~9_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux24~8_combout\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux24~7_combout\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|Mux24~6_combout\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux24~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux24~5_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux24~6_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux24~7_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux24~8_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux24~9_combout\);

\BLOCO_MEM|RAM1|memRAM[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(71),
	ena => \BLOCO_MEM|RAM1|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[2][7]~q\);

\BLOCO_MEM|RAM1|memRAM[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(71),
	ena => \BLOCO_MEM|RAM1|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[6][7]~q\);

\BLOCO_MEM|RAM1|memRAM[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(71),
	ena => \BLOCO_MEM|RAM1|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[3][7]~q\);

\BLOCO_MEM|RAM1|memRAM[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(71),
	ena => \BLOCO_MEM|RAM1|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[7][7]~q\);

\BLOCO_MEM|RAM1|Mux24~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux24~10_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[7][7]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[3][7]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[6][7]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[2][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][7]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][7]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][7]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][7]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux24~10_combout\);

\BLOCO_MEM|RAM1|memRAM[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(71),
	ena => \BLOCO_MEM|RAM1|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[10][7]~q\);

\BLOCO_MEM|RAM1|memRAM[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(71),
	ena => \BLOCO_MEM|RAM1|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[14][7]~q\);

\BLOCO_MEM|RAM1|memRAM[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(71),
	ena => \BLOCO_MEM|RAM1|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[11][7]~q\);

\BLOCO_MEM|RAM1|memRAM[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(71),
	ena => \BLOCO_MEM|RAM1|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[15][7]~q\);

\BLOCO_MEM|RAM1|Mux24~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux24~11_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[15][7]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[11][7]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[14][7]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[10][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][7]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][7]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][7]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][7]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux24~11_combout\);

\BLOCO_MEM|RAM1|memRAM[18][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(71),
	ena => \BLOCO_MEM|RAM1|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[18][7]~q\);

\BLOCO_MEM|RAM1|memRAM[22][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(71),
	ena => \BLOCO_MEM|RAM1|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[22][7]~q\);

\BLOCO_MEM|RAM1|memRAM[19][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(71),
	ena => \BLOCO_MEM|RAM1|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[19][7]~q\);

\BLOCO_MEM|RAM1|memRAM[23][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(71),
	ena => \BLOCO_MEM|RAM1|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[23][7]~q\);

\BLOCO_MEM|RAM1|Mux24~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux24~12_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[23][7]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[19][7]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[22][7]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[18][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][7]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][7]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][7]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][7]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux24~12_combout\);

\BLOCO_MEM|RAM1|memRAM[26][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(71),
	ena => \BLOCO_MEM|RAM1|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[26][7]~q\);

\BLOCO_MEM|RAM1|memRAM[30][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(71),
	ena => \BLOCO_MEM|RAM1|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[30][7]~q\);

\BLOCO_MEM|RAM1|memRAM[27][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(71),
	ena => \BLOCO_MEM|RAM1|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[27][7]~q\);

\BLOCO_MEM|RAM1|memRAM[31][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(71),
	ena => \BLOCO_MEM|RAM1|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[31][7]~q\);

\BLOCO_MEM|RAM1|Mux24~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux24~13_combout\ = ( \MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[31][7]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( \MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[27][7]~q\ ) ) ) # ( \MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( 
-- \BLOCO_MEM|RAM1|memRAM[30][7]~q\ ) ) ) # ( !\MEM_WB|DOUT\(4) & ( !\MEM_WB|DOUT\(2) & ( \BLOCO_MEM|RAM1|memRAM[26][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][7]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][7]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][7]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][7]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(4),
	dataf => \MEM_WB|ALT_INV_DOUT\(2),
	combout => \BLOCO_MEM|RAM1|Mux24~13_combout\);

\BLOCO_MEM|RAM1|Mux24~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux24~14_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux24~13_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux24~12_combout\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|Mux24~11_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|Mux24~10_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux24~10_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux24~11_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux24~12_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux24~13_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux24~14_combout\);

\BLOCO_MEM|RAM1|memRAM[34][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(71),
	ena => \BLOCO_MEM|RAM1|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[34][7]~q\);

\BLOCO_MEM|RAM1|memRAM[35][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(71),
	ena => \BLOCO_MEM|RAM1|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[35][7]~q\);

\BLOCO_MEM|RAM1|memRAM[50][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(71),
	ena => \BLOCO_MEM|RAM1|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[50][7]~q\);

\BLOCO_MEM|RAM1|memRAM[51][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(71),
	ena => \BLOCO_MEM|RAM1|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[51][7]~q\);

\BLOCO_MEM|RAM1|Mux24~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux24~15_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[51][7]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[50][7]~q\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[35][7]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[34][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][7]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][7]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][7]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][7]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux24~15_combout\);

\BLOCO_MEM|RAM1|memRAM[42][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(71),
	ena => \BLOCO_MEM|RAM1|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[42][7]~q\);

\BLOCO_MEM|RAM1|memRAM[43][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(71),
	ena => \BLOCO_MEM|RAM1|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[43][7]~q\);

\BLOCO_MEM|RAM1|memRAM[58][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(71),
	ena => \BLOCO_MEM|RAM1|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[58][7]~q\);

\BLOCO_MEM|RAM1|memRAM[59][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(71),
	ena => \BLOCO_MEM|RAM1|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[59][7]~q\);

\BLOCO_MEM|RAM1|Mux24~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux24~16_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[59][7]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[58][7]~q\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[43][7]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[42][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][7]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][7]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][7]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][7]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux24~16_combout\);

\BLOCO_MEM|RAM1|memRAM[38][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(71),
	ena => \BLOCO_MEM|RAM1|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[38][7]~q\);

\BLOCO_MEM|RAM1|memRAM[39][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(71),
	ena => \BLOCO_MEM|RAM1|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[39][7]~q\);

\BLOCO_MEM|RAM1|memRAM[54][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(71),
	ena => \BLOCO_MEM|RAM1|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[54][7]~q\);

\BLOCO_MEM|RAM1|memRAM[55][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(71),
	ena => \BLOCO_MEM|RAM1|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[55][7]~q\);

\BLOCO_MEM|RAM1|Mux24~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux24~17_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[55][7]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[54][7]~q\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[39][7]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[38][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][7]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][7]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][7]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][7]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux24~17_combout\);

\BLOCO_MEM|RAM1|memRAM[46][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(71),
	ena => \BLOCO_MEM|RAM1|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[46][7]~q\);

\BLOCO_MEM|RAM1|memRAM[47][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(71),
	ena => \BLOCO_MEM|RAM1|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[47][7]~q\);

\BLOCO_MEM|RAM1|memRAM[62][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(71),
	ena => \BLOCO_MEM|RAM1|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[62][7]~q\);

\BLOCO_MEM|RAM1|memRAM[63][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(71),
	ena => \BLOCO_MEM|RAM1|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[63][7]~q\);

\BLOCO_MEM|RAM1|Mux24~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux24~18_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[63][7]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[62][7]~q\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( 
-- \BLOCO_MEM|RAM1|memRAM[47][7]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(6) & ( \BLOCO_MEM|RAM1|memRAM[46][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][7]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][7]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][7]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][7]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(6),
	combout => \BLOCO_MEM|RAM1|Mux24~18_combout\);

\BLOCO_MEM|RAM1|Mux24~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux24~19_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux24~18_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux24~17_combout\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|Mux24~16_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux24~15_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux24~15_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux24~16_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux24~17_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux24~18_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux24~19_combout\);

\BLOCO_MEM|RAM1|Mux24~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux24~20_combout\ = ( \MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux24~19_combout\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux24~14_combout\ ) ) ) # ( \MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|Mux24~9_combout\ ) ) ) # ( !\MEM_WB|DOUT\(7) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux24~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux24~4_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux24~9_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux24~14_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux24~19_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(7),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux24~20_combout\);

\BLOCO_MEM|RAM1|Dado_out[7]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Dado_out[7]~45_combout\ = (!\EX_MEM|DOUT\(162)) # (\BLOCO_MEM|RAM1|Mux24~20_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111011101110111011101110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|ALT_INV_DOUT\(162),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux24~20_combout\,
	combout => \BLOCO_MEM|RAM1|Dado_out[7]~45_combout\);

\MEM_WB|DOUT[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_MEM|RAM1|Dado_out[7]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(39));

\EX_MEM|DOUT[187]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(148),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(187));

\MEM_WB|DOUT[123]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(187),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(123));

\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[7]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[7]~13_combout\ = ( \MEM_WB|DOUT\(123) & ( (!\MEM_WB|DOUT\(68) & (((\MEM_WB|DOUT\(7))) # (\MEM_WB|DOUT\(69)))) # (\MEM_WB|DOUT\(68) & (!\MEM_WB|DOUT\(69) & (\MEM_WB|DOUT\(39)))) ) ) # ( !\MEM_WB|DOUT\(123) & ( 
-- (!\MEM_WB|DOUT\(69) & ((!\MEM_WB|DOUT\(68) & ((\MEM_WB|DOUT\(7)))) # (\MEM_WB|DOUT\(68) & (\MEM_WB|DOUT\(39))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000000100100011000010011010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(68),
	datab => \MEM_WB|ALT_INV_DOUT\(69),
	datac => \MEM_WB|ALT_INV_DOUT\(39),
	datad => \MEM_WB|ALT_INV_DOUT\(7),
	datae => \MEM_WB|ALT_INV_DOUT\(123),
	combout => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[7]~13_combout\);

\BLOCO_ID|BANCO_REG|registrador[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[7]~13_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[12][7]~q\);

\BLOCO_ID|BANCO_REG|saidaA[7]~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[7]~79_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[15][7]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[14][7]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & ( 
-- !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[13][7]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[12][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][7]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][7]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][7]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][7]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[7]~79_combout\);

\BLOCO_ID|BANCO_REG|saidaA[7]~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[7]~80_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[7][7]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[6][7]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & ( 
-- !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[5][7]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[4][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][7]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][7]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][7]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][7]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[7]~80_combout\);

\BLOCO_ID|BANCO_REG|saidaA[7]~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[7]~81_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[3][7]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[2][7]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & ( 
-- !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[1][7]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[0][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][7]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][7]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][7]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][7]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[7]~81_combout\);

\BLOCO_ID|BANCO_REG|saidaA[7]~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[7]~82_combout\ = ( \BLOCO_ID|BANCO_REG|saidaA[7]~81_combout\ & ( (!\IF_ID|DOUT\(24) & ((!\IF_ID|DOUT\(23)) # ((\BLOCO_ID|BANCO_REG|saidaA[7]~80_combout\)))) # (\IF_ID|DOUT\(24) & (((\BLOCO_ID|BANCO_REG|saidaA[7]~79_combout\)))) 
-- ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[7]~81_combout\ & ( (!\IF_ID|DOUT\(24) & (\IF_ID|DOUT\(23) & ((\BLOCO_ID|BANCO_REG|saidaA[7]~80_combout\)))) # (\IF_ID|DOUT\(24) & (((\BLOCO_ID|BANCO_REG|saidaA[7]~79_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111100011011010111100000101001001111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(24),
	datab => \IF_ID|ALT_INV_DOUT\(23),
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[7]~79_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[7]~80_combout\,
	datae => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[7]~81_combout\,
	combout => \BLOCO_ID|BANCO_REG|saidaA[7]~82_combout\);

\BLOCO_ID|BANCO_REG|registrador[16][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[7]~13_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[16][7]~q\);

\BLOCO_ID|BANCO_REG|registrador[20][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[7]~13_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[20][7]~q\);

\BLOCO_ID|BANCO_REG|registrador[24][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[7]~13_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[24][7]~q\);

\BLOCO_ID|BANCO_REG|registrador[28][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[7]~13_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[28][7]~q\);

\BLOCO_ID|BANCO_REG|saidaA[7]~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[7]~83_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[28][7]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[24][7]~q\ ) ) ) # ( \IF_ID|DOUT\(23) & ( 
-- !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[20][7]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[16][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[16][7]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[20][7]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[24][7]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[28][7]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[7]~83_combout\);

\BLOCO_ID|BANCO_REG|registrador[17][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[7]~13_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[17][7]~q\);

\BLOCO_ID|BANCO_REG|registrador[21][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[7]~13_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[21][7]~q\);

\BLOCO_ID|BANCO_REG|registrador[25][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[7]~13_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[25][7]~q\);

\BLOCO_ID|BANCO_REG|registrador[29][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[7]~13_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[29][7]~q\);

\BLOCO_ID|BANCO_REG|saidaA[7]~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[7]~84_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[29][7]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[25][7]~q\ ) ) ) # ( \IF_ID|DOUT\(23) & ( 
-- !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[21][7]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[17][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[17][7]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[21][7]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[25][7]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[29][7]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[7]~84_combout\);

\BLOCO_ID|BANCO_REG|registrador[18][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[7]~13_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[18][7]~q\);

\BLOCO_ID|BANCO_REG|registrador[22][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[7]~13_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[22][7]~q\);

\BLOCO_ID|BANCO_REG|registrador[26][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[7]~13_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[26][7]~q\);

\BLOCO_ID|BANCO_REG|registrador[30][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[7]~13_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[30][7]~q\);

\BLOCO_ID|BANCO_REG|saidaA[7]~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[7]~85_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[30][7]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[26][7]~q\ ) ) ) # ( \IF_ID|DOUT\(23) & ( 
-- !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[22][7]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[18][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[18][7]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[22][7]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[26][7]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[30][7]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[7]~85_combout\);

\BLOCO_ID|BANCO_REG|registrador[19][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[7]~13_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[19][7]~q\);

\BLOCO_ID|BANCO_REG|registrador[23][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[7]~13_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[23][7]~q\);

\BLOCO_ID|BANCO_REG|registrador[27][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[7]~13_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[27][7]~q\);

\BLOCO_ID|BANCO_REG|registrador[31][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[7]~13_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[31][7]~q\);

\BLOCO_ID|BANCO_REG|saidaA[7]~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[7]~86_combout\ = ( \IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[31][7]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( \IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[27][7]~q\ ) ) ) # ( \IF_ID|DOUT\(23) & ( 
-- !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[23][7]~q\ ) ) ) # ( !\IF_ID|DOUT\(23) & ( !\IF_ID|DOUT\(24) & ( \BLOCO_ID|BANCO_REG|registrador[19][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[19][7]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[23][7]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[27][7]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[31][7]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(23),
	dataf => \IF_ID|ALT_INV_DOUT\(24),
	combout => \BLOCO_ID|BANCO_REG|saidaA[7]~86_combout\);

\BLOCO_ID|BANCO_REG|saidaA[7]~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[7]~87_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[7]~86_combout\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[7]~85_combout\ ) ) ) # ( \IF_ID|DOUT\(21) & ( 
-- !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[7]~84_combout\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|saidaA[7]~83_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[7]~83_combout\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[7]~84_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[7]~85_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[7]~86_combout\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[7]~87_combout\);

\BLOCO_ID|BANCO_REG|saidaA[7]~88\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[7]~88_combout\ = ( \IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[11][7]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( \IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[10][7]~q\ ) ) ) # ( \IF_ID|DOUT\(21) & ( 
-- !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[9][7]~q\ ) ) ) # ( !\IF_ID|DOUT\(21) & ( !\IF_ID|DOUT\(22) & ( \BLOCO_ID|BANCO_REG|registrador[8][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][7]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][7]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][7]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][7]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(21),
	dataf => \IF_ID|ALT_INV_DOUT\(22),
	combout => \BLOCO_ID|BANCO_REG|saidaA[7]~88_combout\);

\BLOCO_ID|BANCO_REG|saidaA[7]~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaA[7]~89_combout\ = ( \BLOCO_ID|BANCO_REG|saidaA[7]~87_combout\ & ( \BLOCO_ID|BANCO_REG|saidaA[7]~88_combout\ & ( (((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & \BLOCO_ID|BANCO_REG|saidaA[7]~82_combout\)) # 
-- (\BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\)) # (\IF_ID|DOUT\(25)) ) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[7]~87_combout\ & ( \BLOCO_ID|BANCO_REG|saidaA[7]~88_combout\ & ( ((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[7]~82_combout\)) # (\BLOCO_ID|BANCO_REG|saidaA[0]~11_combout\) ) ) ) # ( \BLOCO_ID|BANCO_REG|saidaA[7]~87_combout\ & ( !\BLOCO_ID|BANCO_REG|saidaA[7]~88_combout\ & ( ((\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[7]~82_combout\)) # (\IF_ID|DOUT\(25)) ) ) ) # ( !\BLOCO_ID|BANCO_REG|saidaA[7]~87_combout\ & ( !\BLOCO_ID|BANCO_REG|saidaA[7]~88_combout\ & ( (\BLOCO_ID|BANCO_REG|saidaA[24]~4_combout\ & 
-- \BLOCO_ID|BANCO_REG|saidaA[7]~82_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010101010111011100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(25),
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[24]~4_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~11_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[7]~82_combout\,
	datae => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[7]~87_combout\,
	dataf => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[7]~88_combout\,
	combout => \BLOCO_ID|BANCO_REG|saidaA[7]~89_combout\);

\MUX_JR|saida_MUX[7]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_JR|saida_MUX[7]~13_combout\ = ( \BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( \BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( \BLOCO_EX|Somador2|Add0~45_sumout\ ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( \BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( 
-- \BLOCO_IF|Somador1|Add0~45_sumout\ ) ) ) # ( \BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( !\BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( \IF_ID|DOUT\(5) ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( !\BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( 
-- \BLOCO_ID|BANCO_REG|saidaA[7]~89_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_IF|Somador1|ALT_INV_Add0~45_sumout\,
	datab => \BLOCO_EX|Somador2|ALT_INV_Add0~45_sumout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[7]~89_combout\,
	datad => \IF_ID|ALT_INV_DOUT\(5),
	datae => \BLOCO_IF|PC_REG|ALT_INV_DOUT[26]~0_combout\,
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT[0]~1_combout\,
	combout => \MUX_JR|saida_MUX[7]~13_combout\);

\BLOCO_IF|PC_REG|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_JR|saida_MUX[7]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_IF|PC_REG|DOUT\(7));

\BLOCO_IF|ROM1|Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_IF|ROM1|Mux19~0_combout\ = ( !\BLOCO_IF|PC_REG|DOUT\(5) & ( \BLOCO_IF|PC_REG|DOUT\(6) & ( (\BLOCO_IF|PC_REG|DOUT\(3) & (!\BLOCO_IF|PC_REG|DOUT\(2) & (!\BLOCO_IF|PC_REG|DOUT\(4) & !\BLOCO_IF|PC_REG|DOUT\(7)))) ) ) ) # ( \BLOCO_IF|PC_REG|DOUT\(5) & ( 
-- !\BLOCO_IF|PC_REG|DOUT\(6) & ( (!\BLOCO_IF|PC_REG|DOUT\(3) & (!\BLOCO_IF|PC_REG|DOUT\(7) & (!\BLOCO_IF|PC_REG|DOUT\(2) $ (\BLOCO_IF|PC_REG|DOUT\(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000100000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(3),
	datab => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(2),
	datac => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(4),
	datad => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(7),
	datae => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(5),
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(6),
	combout => \BLOCO_IF|ROM1|Mux19~0_combout\);

\IF_ID|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_IF|ROM1|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|DOUT\(10));

\ID_EX|DOUT[113]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \IF_ID|DOUT\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(113));

\MUX_JR|saida_MUX[6]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_JR|saida_MUX[6]~15_combout\ = ( \BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( \BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( \BLOCO_EX|Somador2|Add0~53_sumout\ ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( \BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( 
-- \BLOCO_IF|Somador1|Add0~53_sumout\ ) ) ) # ( \BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( !\BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( \IF_ID|DOUT\(10) ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( !\BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( 
-- \BLOCO_ID|BANCO_REG|saidaA[6]~78_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_IF|Somador1|ALT_INV_Add0~53_sumout\,
	datab => \BLOCO_EX|Somador2|ALT_INV_Add0~53_sumout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[6]~78_combout\,
	datad => \IF_ID|ALT_INV_DOUT\(10),
	datae => \BLOCO_IF|PC_REG|ALT_INV_DOUT[26]~0_combout\,
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT[0]~1_combout\,
	combout => \MUX_JR|saida_MUX[6]~15_combout\);

\BLOCO_IF|PC_REG|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_JR|saida_MUX[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_IF|PC_REG|DOUT\(6));

\BLOCO_IF|ROM1|Mux26~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_IF|ROM1|Mux26~1_combout\ = ( !\BLOCO_IF|PC_REG|DOUT\(6) & ( \BLOCO_IF|PC_REG|DOUT\(7) & ( (!\BLOCO_IF|PC_REG|DOUT\(3) & (!\BLOCO_IF|PC_REG|DOUT\(5) & (!\BLOCO_IF|PC_REG|DOUT\(4) & \BLOCO_IF|PC_REG|DOUT\(2)))) ) ) ) # ( \BLOCO_IF|PC_REG|DOUT\(6) & ( 
-- !\BLOCO_IF|PC_REG|DOUT\(7) & ( (\BLOCO_IF|PC_REG|DOUT\(3) & (!\BLOCO_IF|PC_REG|DOUT\(4) & (!\BLOCO_IF|PC_REG|DOUT\(5) $ (\BLOCO_IF|PC_REG|DOUT\(2))))) ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT\(6) & ( !\BLOCO_IF|PC_REG|DOUT\(7) & ( (!\BLOCO_IF|PC_REG|DOUT\(3) & 
-- (!\BLOCO_IF|PC_REG|DOUT\(5) $ (!\BLOCO_IF|PC_REG|DOUT\(4) $ (\BLOCO_IF|PC_REG|DOUT\(2))))) # (\BLOCO_IF|PC_REG|DOUT\(3) & ((!\BLOCO_IF|PC_REG|DOUT\(2) & (\BLOCO_IF|PC_REG|DOUT\(5))) # (\BLOCO_IF|PC_REG|DOUT\(2) & ((!\BLOCO_IF|PC_REG|DOUT\(4)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011100111010010010000000001000000000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(3),
	datab => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(5),
	datac => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(4),
	datad => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(2),
	datae => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(6),
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(7),
	combout => \BLOCO_IF|ROM1|Mux26~1_combout\);

\IF_ID|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_IF|ROM1|Mux26~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|DOUT\(3));

\ID_EX|DOUT[112]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \IF_ID|DOUT\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(112));

\MUX_JR|saida_MUX[5]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_JR|saida_MUX[5]~14_combout\ = ( \BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( \BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( \BLOCO_EX|Somador2|Add0~49_sumout\ ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( \BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( 
-- \BLOCO_IF|Somador1|Add0~49_sumout\ ) ) ) # ( \BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( !\BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( \IF_ID|DOUT\(3) ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( !\BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( 
-- \BLOCO_ID|BANCO_REG|saidaA[5]~67_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_IF|Somador1|ALT_INV_Add0~49_sumout\,
	datab => \BLOCO_EX|Somador2|ALT_INV_Add0~49_sumout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[5]~67_combout\,
	datad => \IF_ID|ALT_INV_DOUT\(3),
	datae => \BLOCO_IF|PC_REG|ALT_INV_DOUT[26]~0_combout\,
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT[0]~1_combout\,
	combout => \MUX_JR|saida_MUX[5]~14_combout\);

\BLOCO_IF|PC_REG|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_JR|saida_MUX[5]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_IF|PC_REG|DOUT\(5));

\BLOCO_IF|ROM1|Mux27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_IF|ROM1|Mux27~0_combout\ = ( !\BLOCO_IF|PC_REG|DOUT\(6) & ( \BLOCO_IF|PC_REG|DOUT\(7) & ( (!\BLOCO_IF|PC_REG|DOUT\(3) & (!\BLOCO_IF|PC_REG|DOUT\(5) & (\BLOCO_IF|PC_REG|DOUT\(4) & \BLOCO_IF|PC_REG|DOUT\(2)))) ) ) ) # ( \BLOCO_IF|PC_REG|DOUT\(6) & ( 
-- !\BLOCO_IF|PC_REG|DOUT\(7) & ( (\BLOCO_IF|PC_REG|DOUT\(3) & (!\BLOCO_IF|PC_REG|DOUT\(5) & (!\BLOCO_IF|PC_REG|DOUT\(4) & !\BLOCO_IF|PC_REG|DOUT\(2)))) ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT\(6) & ( !\BLOCO_IF|PC_REG|DOUT\(7) & ( (!\BLOCO_IF|PC_REG|DOUT\(2) & 
-- (!\BLOCO_IF|PC_REG|DOUT\(3) & (\BLOCO_IF|PC_REG|DOUT\(5)))) # (\BLOCO_IF|PC_REG|DOUT\(2) & (\BLOCO_IF|PC_REG|DOUT\(4) & (!\BLOCO_IF|PC_REG|DOUT\(3) $ (!\BLOCO_IF|PC_REG|DOUT\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000110010000000000000000000000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(3),
	datab => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(5),
	datac => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(4),
	datad => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(2),
	datae => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(6),
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(7),
	combout => \BLOCO_IF|ROM1|Mux27~0_combout\);

\IF_ID|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_IF|ROM1|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|DOUT\(2));

\ID_EX|DOUT[111]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \IF_ID|DOUT\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(111));

\MUX_JR|saida_MUX[4]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_JR|saida_MUX[4]~12_combout\ = ( \BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( \BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( \BLOCO_EX|Somador2|Add0~41_sumout\ ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( \BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( 
-- \BLOCO_IF|Somador1|Add0~41_sumout\ ) ) ) # ( \BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( !\BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( \IF_ID|DOUT\(2) ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( !\BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( 
-- \BLOCO_ID|BANCO_REG|saidaA[4]~56_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_IF|Somador1|ALT_INV_Add0~41_sumout\,
	datab => \BLOCO_EX|Somador2|ALT_INV_Add0~41_sumout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[4]~56_combout\,
	datad => \IF_ID|ALT_INV_DOUT\(2),
	datae => \BLOCO_IF|PC_REG|ALT_INV_DOUT[26]~0_combout\,
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT[0]~1_combout\,
	combout => \MUX_JR|saida_MUX[4]~12_combout\);

\BLOCO_IF|PC_REG|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_JR|saida_MUX[4]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_IF|PC_REG|DOUT\(4));

\BLOCO_IF|ROM1|Mux29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_IF|ROM1|Mux29~0_combout\ = ( !\BLOCO_IF|PC_REG|DOUT\(7) & ( !\BLOCO_IF|PC_REG|DOUT\(6) & ( (!\BLOCO_IF|PC_REG|DOUT\(3) & (\BLOCO_IF|PC_REG|DOUT\(5) & (!\BLOCO_IF|PC_REG|DOUT\(2) $ (\BLOCO_IF|PC_REG|DOUT\(4))))) # (\BLOCO_IF|PC_REG|DOUT\(3) & 
-- (((\BLOCO_IF|PC_REG|DOUT\(4) & !\BLOCO_IF|PC_REG|DOUT\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110000100000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(2),
	datab => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(3),
	datac => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(4),
	datad => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(5),
	datae => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(7),
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(6),
	combout => \BLOCO_IF|ROM1|Mux29~0_combout\);

\IF_ID|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_IF|ROM1|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|DOUT\(0));

\ID_EX|DOUT[109]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \IF_ID|DOUT\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(109));

\MUX_JR|saida_MUX[2]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_JR|saida_MUX[2]~11_combout\ = ( \BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( \BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( \BLOCO_EX|Somador2|Add0~37_sumout\ ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( \BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( 
-- \BLOCO_IF|Somador1|Add0~37_sumout\ ) ) ) # ( \BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( !\BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( \IF_ID|DOUT\(0) ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( !\BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( 
-- \BLOCO_ID|BANCO_REG|saidaA[2]~34_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_IF|Somador1|ALT_INV_Add0~37_sumout\,
	datab => \BLOCO_EX|Somador2|ALT_INV_Add0~37_sumout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[2]~34_combout\,
	datad => \IF_ID|ALT_INV_DOUT\(0),
	datae => \BLOCO_IF|PC_REG|ALT_INV_DOUT[26]~0_combout\,
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT[0]~1_combout\,
	combout => \MUX_JR|saida_MUX[2]~11_combout\);

\BLOCO_IF|PC_REG|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_JR|saida_MUX[2]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_IF|PC_REG|DOUT\(2));

\MUX_JR|saida_MUX[3]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_JR|saida_MUX[3]~9_combout\ = ( \BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( \BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( \BLOCO_EX|Somador2|Add0~33_sumout\ ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( \BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( 
-- \BLOCO_IF|Somador1|Add0~33_sumout\ ) ) ) # ( \BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( !\BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( \IF_ID|DOUT\(1) ) ) ) # ( !\BLOCO_IF|PC_REG|DOUT[26]~0_combout\ & ( !\BLOCO_IF|PC_REG|DOUT[0]~1_combout\ & ( 
-- \BLOCO_ID|BANCO_REG|saidaA[3]~45_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_IF|Somador1|ALT_INV_Add0~33_sumout\,
	datab => \BLOCO_EX|Somador2|ALT_INV_Add0~33_sumout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[3]~45_combout\,
	datad => \IF_ID|ALT_INV_DOUT\(1),
	datae => \BLOCO_IF|PC_REG|ALT_INV_DOUT[26]~0_combout\,
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT[0]~1_combout\,
	combout => \MUX_JR|saida_MUX[3]~9_combout\);

\BLOCO_IF|PC_REG|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_JR|saida_MUX[3]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_IF|PC_REG|DOUT\(3));

\BLOCO_IF|ROM1|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_IF|ROM1|Mux0~0_combout\ = ( !\BLOCO_IF|PC_REG|DOUT\(6) & ( (\BLOCO_IF|PC_REG|DOUT\(3) & (!\BLOCO_IF|PC_REG|DOUT\(4) & (!\BLOCO_IF|PC_REG|DOUT\(7) & \BLOCO_IF|PC_REG|DOUT\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000000000000000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(3),
	datab => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(4),
	datac => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(7),
	datad => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(5),
	datae => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(6),
	combout => \BLOCO_IF|ROM1|Mux0~0_combout\);

\IF_ID|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_IF|ROM1|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|DOUT\(31));

\BLOCO_ID|decoderInstru1|OUTPUT[4]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|decoderInstru1|OUTPUT[4]~9_combout\ = ( \IF_ID|DOUT\(26) & ( (\IF_ID|DOUT\(27) & ((!\IF_ID|DOUT\(31) & (\IF_ID|DOUT\(29) & \IF_ID|DOUT\(28))) # (\IF_ID|DOUT\(31) & (!\IF_ID|DOUT\(29) & !\IF_ID|DOUT\(28))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100001000000000000000000000000001000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(31),
	datab => \IF_ID|ALT_INV_DOUT\(29),
	datac => \IF_ID|ALT_INV_DOUT\(28),
	datad => \IF_ID|ALT_INV_DOUT\(27),
	datae => \IF_ID|ALT_INV_DOUT\(26),
	combout => \BLOCO_ID|decoderInstru1|OUTPUT[4]~9_combout\);

\ID_EX|DOUT[177]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|decoderInstru1|OUTPUT[4]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(177));

\EX_MEM|DOUT[165]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(177),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(165));

\MEM_WB|DOUT[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(165),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(68));

\BLOCO_MEM|RAM1|Dado_out[0]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Dado_out[0]~40_combout\ = (!\EX_MEM|DOUT\(162)) # (\BLOCO_MEM|RAM1|Mux31~20_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111011101110111011101110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|ALT_INV_DOUT\(162),
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux31~20_combout\,
	combout => \BLOCO_MEM|RAM1|Dado_out[0]~40_combout\);

\MEM_WB|DOUT[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_MEM|RAM1|Dado_out[0]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(32));

\MEM_WB|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_EX|ULA1|ULA1|MuxOperacao|MUX_OUT[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(0));

\MUX_JR|saida_MUX[0]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_JR|saida_MUX[0]~8_combout\ = (!\BLOCO_ID|decoderInstru1|OUTPUT[13]~13_combout\ & (\ID_EX|DOUT\(141) & (!\BLOCO_ID|decoderInstru1|OUTPUT~7_combout\))) # (\BLOCO_ID|decoderInstru1|OUTPUT[13]~13_combout\ & 
-- (((\BLOCO_ID|BANCO_REG|saidaA[0]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110011010000000111001101000000011100110100000001110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX|ALT_INV_DOUT\(141),
	datab => \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT[13]~13_combout\,
	datac => \BLOCO_ID|decoderInstru1|ALT_INV_OUTPUT~7_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaA[0]~12_combout\,
	combout => \MUX_JR|saida_MUX[0]~8_combout\);

\BLOCO_IF|PC_REG|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \MUX_JR|saida_MUX[0]~8_combout\,
	ena => \BLOCO_IF|PC_REG|DOUT[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_IF|PC_REG|DOUT\(0));

\IF_ID|DOUT[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_IF|PC_REG|DOUT\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IF_ID|DOUT\(32));

\ID_EX|DOUT[141]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \IF_ID|DOUT\(32),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(141));

\EX_MEM|DOUT[180]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(141),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(180));

\MEM_WB|DOUT[116]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(180),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM_WB|DOUT\(116));

\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[0]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[0]~8_combout\ = ( \MEM_WB|DOUT\(116) & ( (!\MEM_WB|DOUT\(68) & (((\MEM_WB|DOUT\(0))) # (\MEM_WB|DOUT\(69)))) # (\MEM_WB|DOUT\(68) & (!\MEM_WB|DOUT\(69) & (\MEM_WB|DOUT\(32)))) ) ) # ( !\MEM_WB|DOUT\(116) & ( 
-- (!\MEM_WB|DOUT\(69) & ((!\MEM_WB|DOUT\(68) & ((\MEM_WB|DOUT\(0)))) # (\MEM_WB|DOUT\(68) & (\MEM_WB|DOUT\(32))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000000100100011000010011010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALT_INV_DOUT\(68),
	datab => \MEM_WB|ALT_INV_DOUT\(69),
	datac => \MEM_WB|ALT_INV_DOUT\(32),
	datad => \MEM_WB|ALT_INV_DOUT\(0),
	datae => \MEM_WB|ALT_INV_DOUT\(116),
	combout => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[0]~8_combout\);

\BLOCO_ID|BANCO_REG|registrador[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_WB|MUX_ULA_MEM|MUX_OUT[0]~8_combout\,
	ena => \BLOCO_ID|BANCO_REG|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_ID|BANCO_REG|registrador[0][0]~q\);

\BLOCO_ID|BANCO_REG|saidaB[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[0]~0_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[3][0]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[2][0]~q\ ) ) ) # ( \IF_ID|DOUT\(16) & ( 
-- !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[1][0]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[0][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[0][0]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[1][0]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[2][0]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[3][0]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[0]~0_combout\);

\BLOCO_ID|BANCO_REG|saidaB[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[0]~1_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[7][0]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[6][0]~q\ ) ) ) # ( \IF_ID|DOUT\(16) & ( 
-- !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[5][0]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[4][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[4][0]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[5][0]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[6][0]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[7][0]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[0]~1_combout\);

\BLOCO_ID|BANCO_REG|saidaB[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[0]~2_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[11][0]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( !\BLOCO_ID|BANCO_REG|registrador[10][0]~q\ ) ) ) # ( \IF_ID|DOUT\(16) & ( 
-- !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[9][0]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[8][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001111110000111100000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[8][0]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[9][0]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[10][0]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[11][0]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[0]~2_combout\);

\BLOCO_ID|BANCO_REG|saidaB[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[0]~3_combout\ = ( \IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[15][0]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( \IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[14][0]~q\ ) ) ) # ( \IF_ID|DOUT\(16) & ( 
-- !\IF_ID|DOUT\(17) & ( \BLOCO_ID|BANCO_REG|registrador[13][0]~q\ ) ) ) # ( !\IF_ID|DOUT\(16) & ( !\IF_ID|DOUT\(17) & ( !\BLOCO_ID|BANCO_REG|registrador[12][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[12][0]~q\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[13][0]~q\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[14][0]~q\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_registrador[15][0]~q\,
	datae => \IF_ID|ALT_INV_DOUT\(16),
	dataf => \IF_ID|ALT_INV_DOUT\(17),
	combout => \BLOCO_ID|BANCO_REG|saidaB[0]~3_combout\);

\BLOCO_ID|BANCO_REG|saidaB[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|BANCO_REG|saidaB[0]~4_combout\ = ( \IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|saidaB[0]~3_combout\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( \IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|saidaB[0]~2_combout\ ) ) ) # ( \IF_ID|DOUT\(18) & ( 
-- !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|saidaB[0]~1_combout\ ) ) ) # ( !\IF_ID|DOUT\(18) & ( !\IF_ID|DOUT\(19) & ( \BLOCO_ID|BANCO_REG|saidaB[0]~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[0]~0_combout\,
	datab => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[0]~1_combout\,
	datac => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[0]~2_combout\,
	datad => \BLOCO_ID|BANCO_REG|ALT_INV_saidaB[0]~3_combout\,
	datae => \IF_ID|ALT_INV_DOUT\(18),
	dataf => \IF_ID|ALT_INV_DOUT\(19),
	combout => \BLOCO_ID|BANCO_REG|saidaB[0]~4_combout\);

\ID_EX|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|BANCO_REG|saidaB[0]~4_combout\,
	sclr => \BLOCO_ID|BANCO_REG|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(13));

\EX_MEM|DOUT[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \ID_EX|DOUT\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \EX_MEM|DOUT\(64));

\BLOCO_MEM|RAM1|memRAM[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(64),
	ena => \BLOCO_MEM|RAM1|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[0][0]~q\);

\BLOCO_MEM|RAM1|memRAM[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(64),
	ena => \BLOCO_MEM|RAM1|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[1][0]~q\);

\BLOCO_MEM|RAM1|memRAM[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(64),
	ena => \BLOCO_MEM|RAM1|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[2][0]~q\);

\BLOCO_MEM|RAM1|memRAM[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(64),
	ena => \BLOCO_MEM|RAM1|Decoder0~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[3][0]~q\);

\BLOCO_MEM|RAM1|Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux31~0_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[3][0]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[2][0]~q\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[1][0]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[0][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[0][0]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[1][0]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[2][0]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[3][0]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux31~0_combout\);

\BLOCO_MEM|RAM1|memRAM[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(64),
	ena => \BLOCO_MEM|RAM1|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[8][0]~q\);

\BLOCO_MEM|RAM1|memRAM[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(64),
	ena => \BLOCO_MEM|RAM1|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[9][0]~q\);

\BLOCO_MEM|RAM1|memRAM[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(64),
	ena => \BLOCO_MEM|RAM1|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[10][0]~q\);

\BLOCO_MEM|RAM1|memRAM[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(64),
	ena => \BLOCO_MEM|RAM1|Decoder0~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[11][0]~q\);

\BLOCO_MEM|RAM1|Mux31~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux31~1_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[11][0]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[10][0]~q\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[9][0]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[8][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[8][0]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[9][0]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[10][0]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[11][0]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux31~1_combout\);

\BLOCO_MEM|RAM1|memRAM[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(64),
	ena => \BLOCO_MEM|RAM1|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[4][0]~q\);

\BLOCO_MEM|RAM1|memRAM[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(64),
	ena => \BLOCO_MEM|RAM1|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[5][0]~q\);

\BLOCO_MEM|RAM1|memRAM[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(64),
	ena => \BLOCO_MEM|RAM1|Decoder0~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[6][0]~q\);

\BLOCO_MEM|RAM1|memRAM[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(64),
	ena => \BLOCO_MEM|RAM1|Decoder0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[7][0]~q\);

\BLOCO_MEM|RAM1|Mux31~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux31~2_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[7][0]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[6][0]~q\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[5][0]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[4][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[4][0]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[5][0]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[6][0]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[7][0]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux31~2_combout\);

\BLOCO_MEM|RAM1|memRAM[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(64),
	ena => \BLOCO_MEM|RAM1|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[12][0]~q\);

\BLOCO_MEM|RAM1|memRAM[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(64),
	ena => \BLOCO_MEM|RAM1|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[13][0]~q\);

\BLOCO_MEM|RAM1|memRAM[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(64),
	ena => \BLOCO_MEM|RAM1|Decoder0~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[14][0]~q\);

\BLOCO_MEM|RAM1|memRAM[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(64),
	ena => \BLOCO_MEM|RAM1|Decoder0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[15][0]~q\);

\BLOCO_MEM|RAM1|Mux31~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux31~3_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[15][0]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[14][0]~q\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[13][0]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[12][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[12][0]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[13][0]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[14][0]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[15][0]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux31~3_combout\);

\BLOCO_MEM|RAM1|Mux31~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux31~4_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux31~3_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux31~2_combout\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|Mux31~1_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux31~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux31~0_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux31~1_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux31~2_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux31~3_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux31~4_combout\);

\BLOCO_MEM|RAM1|memRAM[16][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(64),
	ena => \BLOCO_MEM|RAM1|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[16][0]~q\);

\BLOCO_MEM|RAM1|memRAM[24][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(64),
	ena => \BLOCO_MEM|RAM1|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[24][0]~q\);

\BLOCO_MEM|RAM1|memRAM[20][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(64),
	ena => \BLOCO_MEM|RAM1|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[20][0]~q\);

\BLOCO_MEM|RAM1|memRAM[28][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(64),
	ena => \BLOCO_MEM|RAM1|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[28][0]~q\);

\BLOCO_MEM|RAM1|Mux31~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux31~5_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[28][0]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[20][0]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[24][0]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[16][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[16][0]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[24][0]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[20][0]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[28][0]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux31~5_combout\);

\BLOCO_MEM|RAM1|memRAM[17][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(64),
	ena => \BLOCO_MEM|RAM1|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[17][0]~q\);

\BLOCO_MEM|RAM1|memRAM[25][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(64),
	ena => \BLOCO_MEM|RAM1|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[25][0]~q\);

\BLOCO_MEM|RAM1|memRAM[21][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(64),
	ena => \BLOCO_MEM|RAM1|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[21][0]~q\);

\BLOCO_MEM|RAM1|memRAM[29][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(64),
	ena => \BLOCO_MEM|RAM1|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[29][0]~q\);

\BLOCO_MEM|RAM1|Mux31~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux31~6_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[29][0]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[21][0]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[25][0]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[17][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[17][0]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[25][0]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[21][0]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[29][0]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux31~6_combout\);

\BLOCO_MEM|RAM1|memRAM[18][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(64),
	ena => \BLOCO_MEM|RAM1|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[18][0]~q\);

\BLOCO_MEM|RAM1|memRAM[26][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(64),
	ena => \BLOCO_MEM|RAM1|Decoder0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[26][0]~q\);

\BLOCO_MEM|RAM1|memRAM[22][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(64),
	ena => \BLOCO_MEM|RAM1|Decoder0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[22][0]~q\);

\BLOCO_MEM|RAM1|memRAM[30][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(64),
	ena => \BLOCO_MEM|RAM1|Decoder0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[30][0]~q\);

\BLOCO_MEM|RAM1|Mux31~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux31~7_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[30][0]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[22][0]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[26][0]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[18][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[18][0]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[26][0]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[22][0]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[30][0]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux31~7_combout\);

\BLOCO_MEM|RAM1|memRAM[19][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(64),
	ena => \BLOCO_MEM|RAM1|Decoder0~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[19][0]~q\);

\BLOCO_MEM|RAM1|memRAM[27][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(64),
	ena => \BLOCO_MEM|RAM1|Decoder0~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[27][0]~q\);

\BLOCO_MEM|RAM1|memRAM[23][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(64),
	ena => \BLOCO_MEM|RAM1|Decoder0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[23][0]~q\);

\BLOCO_MEM|RAM1|memRAM[31][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(64),
	ena => \BLOCO_MEM|RAM1|Decoder0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[31][0]~q\);

\BLOCO_MEM|RAM1|Mux31~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux31~8_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[31][0]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[23][0]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[27][0]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[19][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[19][0]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[27][0]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[23][0]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[31][0]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux31~8_combout\);

\BLOCO_MEM|RAM1|Mux31~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux31~9_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux31~8_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux31~7_combout\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|Mux31~6_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux31~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux31~5_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux31~6_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux31~7_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux31~8_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux31~9_combout\);

\BLOCO_MEM|RAM1|memRAM[32][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(64),
	ena => \BLOCO_MEM|RAM1|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[32][0]~q\);

\BLOCO_MEM|RAM1|memRAM[33][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(64),
	ena => \BLOCO_MEM|RAM1|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[33][0]~q\);

\BLOCO_MEM|RAM1|memRAM[34][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(64),
	ena => \BLOCO_MEM|RAM1|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[34][0]~q\);

\BLOCO_MEM|RAM1|memRAM[35][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(64),
	ena => \BLOCO_MEM|RAM1|Decoder0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[35][0]~q\);

\BLOCO_MEM|RAM1|Mux31~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux31~10_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[35][0]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[34][0]~q\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[33][0]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[32][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[32][0]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[33][0]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[34][0]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[35][0]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux31~10_combout\);

\BLOCO_MEM|RAM1|memRAM[40][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(64),
	ena => \BLOCO_MEM|RAM1|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[40][0]~q\);

\BLOCO_MEM|RAM1|memRAM[41][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(64),
	ena => \BLOCO_MEM|RAM1|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[41][0]~q\);

\BLOCO_MEM|RAM1|memRAM[42][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(64),
	ena => \BLOCO_MEM|RAM1|Decoder0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[42][0]~q\);

\BLOCO_MEM|RAM1|memRAM[43][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(64),
	ena => \BLOCO_MEM|RAM1|Decoder0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[43][0]~q\);

\BLOCO_MEM|RAM1|Mux31~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux31~11_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[43][0]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[42][0]~q\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[41][0]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[40][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[40][0]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[41][0]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[42][0]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[43][0]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux31~11_combout\);

\BLOCO_MEM|RAM1|memRAM[36][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(64),
	ena => \BLOCO_MEM|RAM1|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[36][0]~q\);

\BLOCO_MEM|RAM1|memRAM[37][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(64),
	ena => \BLOCO_MEM|RAM1|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[37][0]~q\);

\BLOCO_MEM|RAM1|memRAM[38][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(64),
	ena => \BLOCO_MEM|RAM1|Decoder0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[38][0]~q\);

\BLOCO_MEM|RAM1|memRAM[39][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(64),
	ena => \BLOCO_MEM|RAM1|Decoder0~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[39][0]~q\);

\BLOCO_MEM|RAM1|Mux31~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux31~12_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[39][0]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[38][0]~q\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[37][0]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[36][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[36][0]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[37][0]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[38][0]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[39][0]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux31~12_combout\);

\BLOCO_MEM|RAM1|memRAM[44][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(64),
	ena => \BLOCO_MEM|RAM1|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[44][0]~q\);

\BLOCO_MEM|RAM1|memRAM[45][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(64),
	ena => \BLOCO_MEM|RAM1|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[45][0]~q\);

\BLOCO_MEM|RAM1|memRAM[46][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(64),
	ena => \BLOCO_MEM|RAM1|Decoder0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[46][0]~q\);

\BLOCO_MEM|RAM1|memRAM[47][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(64),
	ena => \BLOCO_MEM|RAM1|Decoder0~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[47][0]~q\);

\BLOCO_MEM|RAM1|Mux31~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux31~13_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[47][0]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[46][0]~q\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|memRAM[45][0]~q\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|memRAM[44][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[44][0]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[45][0]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[46][0]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[47][0]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux31~13_combout\);

\BLOCO_MEM|RAM1|Mux31~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux31~14_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux31~13_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux31~12_combout\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|Mux31~11_combout\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|Mux31~10_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux31~10_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux31~11_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux31~12_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux31~13_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux31~14_combout\);

\BLOCO_MEM|RAM1|memRAM[48][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(64),
	ena => \BLOCO_MEM|RAM1|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[48][0]~q\);

\BLOCO_MEM|RAM1|memRAM[56][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(64),
	ena => \BLOCO_MEM|RAM1|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[56][0]~q\);

\BLOCO_MEM|RAM1|memRAM[52][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(64),
	ena => \BLOCO_MEM|RAM1|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[52][0]~q\);

\BLOCO_MEM|RAM1|memRAM[60][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(64),
	ena => \BLOCO_MEM|RAM1|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[60][0]~q\);

\BLOCO_MEM|RAM1|Mux31~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux31~15_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[60][0]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[52][0]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[56][0]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[48][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[48][0]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[56][0]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[52][0]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[60][0]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux31~15_combout\);

\BLOCO_MEM|RAM1|memRAM[49][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(64),
	ena => \BLOCO_MEM|RAM1|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[49][0]~q\);

\BLOCO_MEM|RAM1|memRAM[57][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(64),
	ena => \BLOCO_MEM|RAM1|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[57][0]~q\);

\BLOCO_MEM|RAM1|memRAM[53][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(64),
	ena => \BLOCO_MEM|RAM1|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[53][0]~q\);

\BLOCO_MEM|RAM1|memRAM[61][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(64),
	ena => \BLOCO_MEM|RAM1|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[61][0]~q\);

\BLOCO_MEM|RAM1|Mux31~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux31~16_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[61][0]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[53][0]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[57][0]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[49][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[49][0]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[57][0]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[53][0]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[61][0]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux31~16_combout\);

\BLOCO_MEM|RAM1|memRAM[50][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(64),
	ena => \BLOCO_MEM|RAM1|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[50][0]~q\);

\BLOCO_MEM|RAM1|memRAM[58][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(64),
	ena => \BLOCO_MEM|RAM1|Decoder0~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[58][0]~q\);

\BLOCO_MEM|RAM1|memRAM[54][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(64),
	ena => \BLOCO_MEM|RAM1|Decoder0~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[54][0]~q\);

\BLOCO_MEM|RAM1|memRAM[62][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(64),
	ena => \BLOCO_MEM|RAM1|Decoder0~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[62][0]~q\);

\BLOCO_MEM|RAM1|Mux31~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux31~17_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[62][0]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[54][0]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[58][0]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[50][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[50][0]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[58][0]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[54][0]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[62][0]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux31~17_combout\);

\BLOCO_MEM|RAM1|memRAM[51][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(64),
	ena => \BLOCO_MEM|RAM1|Decoder0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[51][0]~q\);

\BLOCO_MEM|RAM1|memRAM[59][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(64),
	ena => \BLOCO_MEM|RAM1|Decoder0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[59][0]~q\);

\BLOCO_MEM|RAM1|memRAM[55][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(64),
	ena => \BLOCO_MEM|RAM1|Decoder0~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[55][0]~q\);

\BLOCO_MEM|RAM1|memRAM[63][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \EX_MEM|DOUT\(64),
	ena => \BLOCO_MEM|RAM1|Decoder0~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BLOCO_MEM|RAM1|memRAM[63][0]~q\);

\BLOCO_MEM|RAM1|Mux31~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux31~18_combout\ = ( \MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[63][0]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( \MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[55][0]~q\ ) ) ) # ( \MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( 
-- \BLOCO_MEM|RAM1|memRAM[59][0]~q\ ) ) ) # ( !\MEM_WB|DOUT\(5) & ( !\MEM_WB|DOUT\(4) & ( \BLOCO_MEM|RAM1|memRAM[51][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_memRAM[51][0]~q\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_memRAM[59][0]~q\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_memRAM[55][0]~q\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_memRAM[63][0]~q\,
	datae => \MEM_WB|ALT_INV_DOUT\(5),
	dataf => \MEM_WB|ALT_INV_DOUT\(4),
	combout => \BLOCO_MEM|RAM1|Mux31~18_combout\);

\BLOCO_MEM|RAM1|Mux31~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux31~19_combout\ = ( \MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux31~18_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( \MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux31~17_combout\ ) ) ) # ( \MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( 
-- \BLOCO_MEM|RAM1|Mux31~16_combout\ ) ) ) # ( !\MEM_WB|DOUT\(2) & ( !\MEM_WB|DOUT\(3) & ( \BLOCO_MEM|RAM1|Mux31~15_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux31~15_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux31~16_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux31~17_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux31~18_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(2),
	dataf => \MEM_WB|ALT_INV_DOUT\(3),
	combout => \BLOCO_MEM|RAM1|Mux31~19_combout\);

\BLOCO_MEM|RAM1|Mux31~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_MEM|RAM1|Mux31~20_combout\ = ( \MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(7) & ( \BLOCO_MEM|RAM1|Mux31~19_combout\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( \MEM_WB|DOUT\(7) & ( \BLOCO_MEM|RAM1|Mux31~14_combout\ ) ) ) # ( \MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(7) & ( 
-- \BLOCO_MEM|RAM1|Mux31~9_combout\ ) ) ) # ( !\MEM_WB|DOUT\(6) & ( !\MEM_WB|DOUT\(7) & ( \BLOCO_MEM|RAM1|Mux31~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \BLOCO_MEM|RAM1|ALT_INV_Mux31~4_combout\,
	datab => \BLOCO_MEM|RAM1|ALT_INV_Mux31~9_combout\,
	datac => \BLOCO_MEM|RAM1|ALT_INV_Mux31~14_combout\,
	datad => \BLOCO_MEM|RAM1|ALT_INV_Mux31~19_combout\,
	datae => \MEM_WB|ALT_INV_DOUT\(6),
	dataf => \MEM_WB|ALT_INV_DOUT\(7),
	combout => \BLOCO_MEM|RAM1|Mux31~20_combout\);

\SW[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

\SW[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

\MUX_INFO|MUX_OUT[24]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_INFO|MUX_OUT[24]~0_combout\ = ( \ID_EX|DOUT\(165) & ( \BLOCO_IF|PC_REG|DOUT\(24) & ( (!\SW[1]~input_o\) # ((!\SW[0]~input_o\ & (\BLOCO_EX|ULA1|ULA25|MuxOperacao|MUX_OUT[0]~0_combout\)) # (\SW[0]~input_o\ & 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[24]~0_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(165) & ( \BLOCO_IF|PC_REG|DOUT\(24) & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\BLOCO_EX|ULA1|ULA25|MuxOperacao|MUX_OUT[0]~0_combout\)))) # (\SW[0]~input_o\ & (\SW[1]~input_o\ 
-- & ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[24]~0_combout\)))) ) ) ) # ( \ID_EX|DOUT\(165) & ( !\BLOCO_IF|PC_REG|DOUT\(24) & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & (\BLOCO_EX|ULA1|ULA25|MuxOperacao|MUX_OUT[0]~0_combout\))) # (\SW[0]~input_o\ & ((!\SW[1]~input_o\) 
-- # ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[24]~0_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(165) & ( !\BLOCO_IF|PC_REG|DOUT\(24) & ( (\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\BLOCO_EX|ULA1|ULA25|MuxOperacao|MUX_OUT[0]~0_combout\)) # (\SW[0]~input_o\ & 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[24]~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \BLOCO_EX|ULA1|ULA25|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[24]~0_combout\,
	datae => \ID_EX|ALT_INV_DOUT\(165),
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(24),
	combout => \MUX_INFO|MUX_OUT[24]~0_combout\);

\MUX_INFO|MUX_OUT[25]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_INFO|MUX_OUT[25]~1_combout\ = ( \ID_EX|DOUT\(166) & ( \BLOCO_IF|PC_REG|DOUT\(25) & ( (!\SW[1]~input_o\) # ((!\SW[0]~input_o\ & (\BLOCO_EX|ULA1|ULA26|MuxOperacao|MUX_OUT[0]~0_combout\)) # (\SW[0]~input_o\ & 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[25]~1_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(166) & ( \BLOCO_IF|PC_REG|DOUT\(25) & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\BLOCO_EX|ULA1|ULA26|MuxOperacao|MUX_OUT[0]~0_combout\)))) # (\SW[0]~input_o\ & (\SW[1]~input_o\ 
-- & ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[25]~1_combout\)))) ) ) ) # ( \ID_EX|DOUT\(166) & ( !\BLOCO_IF|PC_REG|DOUT\(25) & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & (\BLOCO_EX|ULA1|ULA26|MuxOperacao|MUX_OUT[0]~0_combout\))) # (\SW[0]~input_o\ & ((!\SW[1]~input_o\) 
-- # ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[25]~1_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(166) & ( !\BLOCO_IF|PC_REG|DOUT\(25) & ( (\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\BLOCO_EX|ULA1|ULA26|MuxOperacao|MUX_OUT[0]~0_combout\)) # (\SW[0]~input_o\ & 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[25]~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \BLOCO_EX|ULA1|ULA26|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[25]~1_combout\,
	datae => \ID_EX|ALT_INV_DOUT\(166),
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(25),
	combout => \MUX_INFO|MUX_OUT[25]~1_combout\);

\MUX_INFO|MUX_OUT[26]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_INFO|MUX_OUT[26]~2_combout\ = ( \ID_EX|DOUT\(167) & ( \BLOCO_IF|PC_REG|DOUT\(26) & ( (!\SW[1]~input_o\) # ((!\SW[0]~input_o\ & (\BLOCO_EX|ULA1|ULA27|MuxOperacao|MUX_OUT[0]~0_combout\)) # (\SW[0]~input_o\ & 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[26]~2_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(167) & ( \BLOCO_IF|PC_REG|DOUT\(26) & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\BLOCO_EX|ULA1|ULA27|MuxOperacao|MUX_OUT[0]~0_combout\)))) # (\SW[0]~input_o\ & (\SW[1]~input_o\ 
-- & ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[26]~2_combout\)))) ) ) ) # ( \ID_EX|DOUT\(167) & ( !\BLOCO_IF|PC_REG|DOUT\(26) & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & (\BLOCO_EX|ULA1|ULA27|MuxOperacao|MUX_OUT[0]~0_combout\))) # (\SW[0]~input_o\ & ((!\SW[1]~input_o\) 
-- # ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[26]~2_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(167) & ( !\BLOCO_IF|PC_REG|DOUT\(26) & ( (\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\BLOCO_EX|ULA1|ULA27|MuxOperacao|MUX_OUT[0]~0_combout\)) # (\SW[0]~input_o\ & 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[26]~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \BLOCO_EX|ULA1|ULA27|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[26]~2_combout\,
	datae => \ID_EX|ALT_INV_DOUT\(167),
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(26),
	combout => \MUX_INFO|MUX_OUT[26]~2_combout\);

\MUX_INFO|MUX_OUT[27]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_INFO|MUX_OUT[27]~3_combout\ = ( \ID_EX|DOUT\(168) & ( \BLOCO_IF|PC_REG|DOUT\(27) & ( (!\SW[1]~input_o\) # ((!\SW[0]~input_o\ & (\BLOCO_EX|ULA1|ULA28|MuxOperacao|MUX_OUT[0]~1_combout\)) # (\SW[0]~input_o\ & 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[27]~3_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(168) & ( \BLOCO_IF|PC_REG|DOUT\(27) & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\BLOCO_EX|ULA1|ULA28|MuxOperacao|MUX_OUT[0]~1_combout\)))) # (\SW[0]~input_o\ & (\SW[1]~input_o\ 
-- & ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[27]~3_combout\)))) ) ) ) # ( \ID_EX|DOUT\(168) & ( !\BLOCO_IF|PC_REG|DOUT\(27) & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & (\BLOCO_EX|ULA1|ULA28|MuxOperacao|MUX_OUT[0]~1_combout\))) # (\SW[0]~input_o\ & ((!\SW[1]~input_o\) 
-- # ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[27]~3_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(168) & ( !\BLOCO_IF|PC_REG|DOUT\(27) & ( (\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\BLOCO_EX|ULA1|ULA28|MuxOperacao|MUX_OUT[0]~1_combout\)) # (\SW[0]~input_o\ & 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[27]~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \BLOCO_EX|ULA1|ULA28|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datad => \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[27]~3_combout\,
	datae => \ID_EX|ALT_INV_DOUT\(168),
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(27),
	combout => \MUX_INFO|MUX_OUT[27]~3_combout\);

\MUX_INFO|MUX_OUT[28]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_INFO|MUX_OUT[28]~4_combout\ = ( \ID_EX|DOUT\(169) & ( \BLOCO_IF|PC_REG|DOUT\(28) & ( (!\SW[1]~input_o\) # ((!\SW[0]~input_o\ & (\BLOCO_EX|ULA1|ULA29|MuxOperacao|MUX_OUT[0]~0_combout\)) # (\SW[0]~input_o\ & 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[28]~4_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(169) & ( \BLOCO_IF|PC_REG|DOUT\(28) & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\BLOCO_EX|ULA1|ULA29|MuxOperacao|MUX_OUT[0]~0_combout\)))) # (\SW[0]~input_o\ & (\SW[1]~input_o\ 
-- & ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[28]~4_combout\)))) ) ) ) # ( \ID_EX|DOUT\(169) & ( !\BLOCO_IF|PC_REG|DOUT\(28) & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & (\BLOCO_EX|ULA1|ULA29|MuxOperacao|MUX_OUT[0]~0_combout\))) # (\SW[0]~input_o\ & ((!\SW[1]~input_o\) 
-- # ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[28]~4_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(169) & ( !\BLOCO_IF|PC_REG|DOUT\(28) & ( (\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\BLOCO_EX|ULA1|ULA29|MuxOperacao|MUX_OUT[0]~0_combout\)) # (\SW[0]~input_o\ & 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[28]~4_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \BLOCO_EX|ULA1|ULA29|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[28]~4_combout\,
	datae => \ID_EX|ALT_INV_DOUT\(169),
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(28),
	combout => \MUX_INFO|MUX_OUT[28]~4_combout\);

\MUX_INFO|MUX_OUT[29]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_INFO|MUX_OUT[29]~5_combout\ = ( \ID_EX|DOUT\(170) & ( \BLOCO_IF|PC_REG|DOUT\(29) & ( (!\SW[1]~input_o\) # ((!\SW[0]~input_o\ & (\BLOCO_EX|ULA1|ULA30|MuxOperacao|MUX_OUT[0]~1_combout\)) # (\SW[0]~input_o\ & 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[29]~5_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(170) & ( \BLOCO_IF|PC_REG|DOUT\(29) & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\BLOCO_EX|ULA1|ULA30|MuxOperacao|MUX_OUT[0]~1_combout\)))) # (\SW[0]~input_o\ & (\SW[1]~input_o\ 
-- & ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[29]~5_combout\)))) ) ) ) # ( \ID_EX|DOUT\(170) & ( !\BLOCO_IF|PC_REG|DOUT\(29) & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & (\BLOCO_EX|ULA1|ULA30|MuxOperacao|MUX_OUT[0]~1_combout\))) # (\SW[0]~input_o\ & ((!\SW[1]~input_o\) 
-- # ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[29]~5_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(170) & ( !\BLOCO_IF|PC_REG|DOUT\(29) & ( (\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\BLOCO_EX|ULA1|ULA30|MuxOperacao|MUX_OUT[0]~1_combout\)) # (\SW[0]~input_o\ & 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[29]~5_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \BLOCO_EX|ULA1|ULA30|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datad => \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[29]~5_combout\,
	datae => \ID_EX|ALT_INV_DOUT\(170),
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(29),
	combout => \MUX_INFO|MUX_OUT[29]~5_combout\);

\MUX_INFO|MUX_OUT[30]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_INFO|MUX_OUT[30]~6_combout\ = ( \ID_EX|DOUT\(171) & ( \BLOCO_IF|PC_REG|DOUT\(30) & ( (!\SW[1]~input_o\) # ((!\SW[0]~input_o\ & (\BLOCO_EX|ULA1|ULA31|MuxOperacao|MUX_OUT[0]~0_combout\)) # (\SW[0]~input_o\ & 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[30]~6_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(171) & ( \BLOCO_IF|PC_REG|DOUT\(30) & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\BLOCO_EX|ULA1|ULA31|MuxOperacao|MUX_OUT[0]~0_combout\)))) # (\SW[0]~input_o\ & (\SW[1]~input_o\ 
-- & ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[30]~6_combout\)))) ) ) ) # ( \ID_EX|DOUT\(171) & ( !\BLOCO_IF|PC_REG|DOUT\(30) & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & (\BLOCO_EX|ULA1|ULA31|MuxOperacao|MUX_OUT[0]~0_combout\))) # (\SW[0]~input_o\ & ((!\SW[1]~input_o\) 
-- # ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[30]~6_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(171) & ( !\BLOCO_IF|PC_REG|DOUT\(30) & ( (\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\BLOCO_EX|ULA1|ULA31|MuxOperacao|MUX_OUT[0]~0_combout\)) # (\SW[0]~input_o\ & 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[30]~6_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \BLOCO_EX|ULA1|ULA31|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[30]~6_combout\,
	datae => \ID_EX|ALT_INV_DOUT\(171),
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(30),
	combout => \MUX_INFO|MUX_OUT[30]~6_combout\);

\MUX_INFO|MUX_OUT[31]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_INFO|MUX_OUT[31]~7_combout\ = ( \ID_EX|DOUT\(172) & ( \BLOCO_IF|PC_REG|DOUT\(31) & ( (!\SW[1]~input_o\) # ((!\SW[0]~input_o\ & (\BLOCO_EX|ULA1|ULA32|MuxOperacao|MUX_OUT[0]~1_combout\)) # (\SW[0]~input_o\ & 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[31]~7_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(172) & ( \BLOCO_IF|PC_REG|DOUT\(31) & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\BLOCO_EX|ULA1|ULA32|MuxOperacao|MUX_OUT[0]~1_combout\)))) # (\SW[0]~input_o\ & (\SW[1]~input_o\ 
-- & ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[31]~7_combout\)))) ) ) ) # ( \ID_EX|DOUT\(172) & ( !\BLOCO_IF|PC_REG|DOUT\(31) & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & (\BLOCO_EX|ULA1|ULA32|MuxOperacao|MUX_OUT[0]~1_combout\))) # (\SW[0]~input_o\ & ((!\SW[1]~input_o\) 
-- # ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[31]~7_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(172) & ( !\BLOCO_IF|PC_REG|DOUT\(31) & ( (\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\BLOCO_EX|ULA1|ULA32|MuxOperacao|MUX_OUT[0]~1_combout\)) # (\SW[0]~input_o\ & 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[31]~7_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \BLOCO_EX|ULA1|ULA32|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datad => \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[31]~7_combout\,
	datae => \ID_EX|ALT_INV_DOUT\(172),
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(31),
	combout => \MUX_INFO|MUX_OUT[31]~7_combout\);

\ID_EX|DOUT[181]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|decoderInstru1|OUTPUT[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(181));

\MUX_INFO|MUX_OUT[0]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_INFO|MUX_OUT[0]~8_combout\ = ( \ID_EX|DOUT\(141) & ( \BLOCO_IF|PC_REG|DOUT\(0) & ( (!\SW[1]~input_o\) # ((!\SW[0]~input_o\ & (\BLOCO_EX|ULA1|ULA1|MuxOperacao|MUX_OUT[0]~2_combout\)) # (\SW[0]~input_o\ & 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[0]~8_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(141) & ( \BLOCO_IF|PC_REG|DOUT\(0) & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\BLOCO_EX|ULA1|ULA1|MuxOperacao|MUX_OUT[0]~2_combout\)))) # (\SW[0]~input_o\ & (\SW[1]~input_o\ & 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[0]~8_combout\)))) ) ) ) # ( \ID_EX|DOUT\(141) & ( !\BLOCO_IF|PC_REG|DOUT\(0) & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & (\BLOCO_EX|ULA1|ULA1|MuxOperacao|MUX_OUT[0]~2_combout\))) # (\SW[0]~input_o\ & ((!\SW[1]~input_o\) # 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[0]~8_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(141) & ( !\BLOCO_IF|PC_REG|DOUT\(0) & ( (\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\BLOCO_EX|ULA1|ULA1|MuxOperacao|MUX_OUT[0]~2_combout\)) # (\SW[0]~input_o\ & 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[0]~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \BLOCO_EX|ULA1|ULA1|MuxOperacao|ALT_INV_MUX_OUT[0]~2_combout\,
	datad => \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[0]~8_combout\,
	datae => \ID_EX|ALT_INV_DOUT\(141),
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(0),
	combout => \MUX_INFO|MUX_OUT[0]~8_combout\);

\MUX_INFO|MUX_OUT[3]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_INFO|MUX_OUT[3]~9_combout\ = ( \ID_EX|DOUT\(144) & ( \BLOCO_IF|PC_REG|DOUT\(3) & ( (!\SW[1]~input_o\) # ((!\SW[0]~input_o\ & (\BLOCO_EX|ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\)) # (\SW[0]~input_o\ & 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[3]~9_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(144) & ( \BLOCO_IF|PC_REG|DOUT\(3) & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\BLOCO_EX|ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\)))) # (\SW[0]~input_o\ & (\SW[1]~input_o\ & 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[3]~9_combout\)))) ) ) ) # ( \ID_EX|DOUT\(144) & ( !\BLOCO_IF|PC_REG|DOUT\(3) & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & (\BLOCO_EX|ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\))) # (\SW[0]~input_o\ & ((!\SW[1]~input_o\) # 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[3]~9_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(144) & ( !\BLOCO_IF|PC_REG|DOUT\(3) & ( (\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\BLOCO_EX|ULA1|ULA4|MuxOperacao|MUX_OUT[0]~0_combout\)) # (\SW[0]~input_o\ & 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[3]~9_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \BLOCO_EX|ULA1|ULA4|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[3]~9_combout\,
	datae => \ID_EX|ALT_INV_DOUT\(144),
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(3),
	combout => \MUX_INFO|MUX_OUT[3]~9_combout\);

\MUX_INFO|MUX_OUT[1]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_INFO|MUX_OUT[1]~10_combout\ = ( \ID_EX|DOUT\(142) & ( \BLOCO_IF|PC_REG|DOUT\(1) & ( (!\SW[1]~input_o\) # ((!\SW[0]~input_o\ & (\BLOCO_EX|ULA1|ULA2|MuxOperacao|MUX_OUT[0]~0_combout\)) # (\SW[0]~input_o\ & 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[1]~10_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(142) & ( \BLOCO_IF|PC_REG|DOUT\(1) & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\BLOCO_EX|ULA1|ULA2|MuxOperacao|MUX_OUT[0]~0_combout\)))) # (\SW[0]~input_o\ & (\SW[1]~input_o\ & 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[1]~10_combout\)))) ) ) ) # ( \ID_EX|DOUT\(142) & ( !\BLOCO_IF|PC_REG|DOUT\(1) & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & (\BLOCO_EX|ULA1|ULA2|MuxOperacao|MUX_OUT[0]~0_combout\))) # (\SW[0]~input_o\ & ((!\SW[1]~input_o\) # 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[1]~10_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(142) & ( !\BLOCO_IF|PC_REG|DOUT\(1) & ( (\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\BLOCO_EX|ULA1|ULA2|MuxOperacao|MUX_OUT[0]~0_combout\)) # (\SW[0]~input_o\ & 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[1]~10_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \BLOCO_EX|ULA1|ULA2|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[1]~10_combout\,
	datae => \ID_EX|ALT_INV_DOUT\(142),
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(1),
	combout => \MUX_INFO|MUX_OUT[1]~10_combout\);

\MUX_INFO|MUX_OUT[2]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_INFO|MUX_OUT[2]~11_combout\ = ( \ID_EX|DOUT\(143) & ( \BLOCO_IF|PC_REG|DOUT\(2) & ( (!\SW[1]~input_o\) # ((!\SW[0]~input_o\ & (\BLOCO_EX|ULA1|ULA3|MuxOperacao|MUX_OUT[0]~0_combout\)) # (\SW[0]~input_o\ & 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[2]~11_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(143) & ( \BLOCO_IF|PC_REG|DOUT\(2) & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\BLOCO_EX|ULA1|ULA3|MuxOperacao|MUX_OUT[0]~0_combout\)))) # (\SW[0]~input_o\ & (\SW[1]~input_o\ & 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[2]~11_combout\)))) ) ) ) # ( \ID_EX|DOUT\(143) & ( !\BLOCO_IF|PC_REG|DOUT\(2) & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & (\BLOCO_EX|ULA1|ULA3|MuxOperacao|MUX_OUT[0]~0_combout\))) # (\SW[0]~input_o\ & ((!\SW[1]~input_o\) # 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[2]~11_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(143) & ( !\BLOCO_IF|PC_REG|DOUT\(2) & ( (\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\BLOCO_EX|ULA1|ULA3|MuxOperacao|MUX_OUT[0]~0_combout\)) # (\SW[0]~input_o\ & 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[2]~11_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \BLOCO_EX|ULA1|ULA3|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[2]~11_combout\,
	datae => \ID_EX|ALT_INV_DOUT\(143),
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(2),
	combout => \MUX_INFO|MUX_OUT[2]~11_combout\);

\HEX_0|HEX|rascSaida7seg[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX_0|HEX|rascSaida7seg[0]~0_combout\ = (!\MUX_INFO|MUX_OUT[3]~9_combout\ & (!\MUX_INFO|MUX_OUT[1]~10_combout\ & (!\MUX_INFO|MUX_OUT[0]~8_combout\ $ (!\MUX_INFO|MUX_OUT[2]~11_combout\)))) # (\MUX_INFO|MUX_OUT[3]~9_combout\ & 
-- (\MUX_INFO|MUX_OUT[0]~8_combout\ & (!\MUX_INFO|MUX_OUT[1]~10_combout\ $ (!\MUX_INFO|MUX_OUT[2]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000110010000010000011001000001000001100100000100000110010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_INFO|ALT_INV_MUX_OUT[0]~8_combout\,
	datab => \MUX_INFO|ALT_INV_MUX_OUT[3]~9_combout\,
	datac => \MUX_INFO|ALT_INV_MUX_OUT[1]~10_combout\,
	datad => \MUX_INFO|ALT_INV_MUX_OUT[2]~11_combout\,
	combout => \HEX_0|HEX|rascSaida7seg[0]~0_combout\);

\HEX_0|HEX|rascSaida7seg[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX_0|HEX|rascSaida7seg[1]~1_combout\ = (!\MUX_INFO|MUX_OUT[3]~9_combout\ & (\MUX_INFO|MUX_OUT[2]~11_combout\ & (!\MUX_INFO|MUX_OUT[0]~8_combout\ $ (!\MUX_INFO|MUX_OUT[1]~10_combout\)))) # (\MUX_INFO|MUX_OUT[3]~9_combout\ & 
-- ((!\MUX_INFO|MUX_OUT[0]~8_combout\ & ((\MUX_INFO|MUX_OUT[2]~11_combout\))) # (\MUX_INFO|MUX_OUT[0]~8_combout\ & (\MUX_INFO|MUX_OUT[1]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101101011000000010110101100000001011010110000000101101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_INFO|ALT_INV_MUX_OUT[0]~8_combout\,
	datab => \MUX_INFO|ALT_INV_MUX_OUT[3]~9_combout\,
	datac => \MUX_INFO|ALT_INV_MUX_OUT[1]~10_combout\,
	datad => \MUX_INFO|ALT_INV_MUX_OUT[2]~11_combout\,
	combout => \HEX_0|HEX|rascSaida7seg[1]~1_combout\);

\HEX_0|HEX|rascSaida7seg[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX_0|HEX|rascSaida7seg[2]~2_combout\ = (!\MUX_INFO|MUX_OUT[3]~9_combout\ & (!\MUX_INFO|MUX_OUT[0]~8_combout\ & (\MUX_INFO|MUX_OUT[1]~10_combout\ & !\MUX_INFO|MUX_OUT[2]~11_combout\))) # (\MUX_INFO|MUX_OUT[3]~9_combout\ & 
-- (\MUX_INFO|MUX_OUT[2]~11_combout\ & ((!\MUX_INFO|MUX_OUT[0]~8_combout\) # (\MUX_INFO|MUX_OUT[1]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000100011000010000010001100001000001000110000100000100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_INFO|ALT_INV_MUX_OUT[0]~8_combout\,
	datab => \MUX_INFO|ALT_INV_MUX_OUT[3]~9_combout\,
	datac => \MUX_INFO|ALT_INV_MUX_OUT[1]~10_combout\,
	datad => \MUX_INFO|ALT_INV_MUX_OUT[2]~11_combout\,
	combout => \HEX_0|HEX|rascSaida7seg[2]~2_combout\);

\HEX_0|HEX|rascSaida7seg[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX_0|HEX|rascSaida7seg[3]~3_combout\ = (!\MUX_INFO|MUX_OUT[1]~10_combout\ & (!\MUX_INFO|MUX_OUT[3]~9_combout\ & (!\MUX_INFO|MUX_OUT[0]~8_combout\ $ (!\MUX_INFO|MUX_OUT[2]~11_combout\)))) # (\MUX_INFO|MUX_OUT[1]~10_combout\ & 
-- ((!\MUX_INFO|MUX_OUT[0]~8_combout\ & (!\MUX_INFO|MUX_OUT[2]~11_combout\ & \MUX_INFO|MUX_OUT[3]~9_combout\)) # (\MUX_INFO|MUX_OUT[0]~8_combout\ & (\MUX_INFO|MUX_OUT[2]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100100100001010010010010000101001001001000010100100100100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_INFO|ALT_INV_MUX_OUT[0]~8_combout\,
	datab => \MUX_INFO|ALT_INV_MUX_OUT[1]~10_combout\,
	datac => \MUX_INFO|ALT_INV_MUX_OUT[2]~11_combout\,
	datad => \MUX_INFO|ALT_INV_MUX_OUT[3]~9_combout\,
	combout => \HEX_0|HEX|rascSaida7seg[3]~3_combout\);

\HEX_0|HEX|rascSaida7seg[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX_0|HEX|rascSaida7seg[4]~4_combout\ = (!\MUX_INFO|MUX_OUT[1]~10_combout\ & ((!\MUX_INFO|MUX_OUT[2]~11_combout\ & ((\MUX_INFO|MUX_OUT[0]~8_combout\))) # (\MUX_INFO|MUX_OUT[2]~11_combout\ & (!\MUX_INFO|MUX_OUT[3]~9_combout\)))) # 
-- (\MUX_INFO|MUX_OUT[1]~10_combout\ & (!\MUX_INFO|MUX_OUT[3]~9_combout\ & ((\MUX_INFO|MUX_OUT[0]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100011101010000010001110101000001000111010100000100011101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_INFO|ALT_INV_MUX_OUT[3]~9_combout\,
	datab => \MUX_INFO|ALT_INV_MUX_OUT[1]~10_combout\,
	datac => \MUX_INFO|ALT_INV_MUX_OUT[2]~11_combout\,
	datad => \MUX_INFO|ALT_INV_MUX_OUT[0]~8_combout\,
	combout => \HEX_0|HEX|rascSaida7seg[4]~4_combout\);

\HEX_0|HEX|rascSaida7seg[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX_0|HEX|rascSaida7seg[5]~5_combout\ = (!\MUX_INFO|MUX_OUT[0]~8_combout\ & (\MUX_INFO|MUX_OUT[1]~10_combout\ & (!\MUX_INFO|MUX_OUT[2]~11_combout\ & !\MUX_INFO|MUX_OUT[3]~9_combout\))) # (\MUX_INFO|MUX_OUT[0]~8_combout\ & 
-- (!\MUX_INFO|MUX_OUT[3]~9_combout\ $ (((!\MUX_INFO|MUX_OUT[1]~10_combout\ & \MUX_INFO|MUX_OUT[2]~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000100000100011100010000010001110001000001000111000100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_INFO|ALT_INV_MUX_OUT[0]~8_combout\,
	datab => \MUX_INFO|ALT_INV_MUX_OUT[1]~10_combout\,
	datac => \MUX_INFO|ALT_INV_MUX_OUT[2]~11_combout\,
	datad => \MUX_INFO|ALT_INV_MUX_OUT[3]~9_combout\,
	combout => \HEX_0|HEX|rascSaida7seg[5]~5_combout\);

\HEX_0|HEX|rascSaida7seg[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX_0|HEX|rascSaida7seg[6]~6_combout\ = (!\MUX_INFO|MUX_OUT[0]~8_combout\ & (!\MUX_INFO|MUX_OUT[1]~10_combout\ & (!\MUX_INFO|MUX_OUT[3]~9_combout\ $ (\MUX_INFO|MUX_OUT[2]~11_combout\)))) # (\MUX_INFO|MUX_OUT[0]~8_combout\ & 
-- (!\MUX_INFO|MUX_OUT[3]~9_combout\ & (!\MUX_INFO|MUX_OUT[1]~10_combout\ $ (\MUX_INFO|MUX_OUT[2]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000100100110000000010010011000000001001001100000000100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_INFO|ALT_INV_MUX_OUT[0]~8_combout\,
	datab => \MUX_INFO|ALT_INV_MUX_OUT[3]~9_combout\,
	datac => \MUX_INFO|ALT_INV_MUX_OUT[1]~10_combout\,
	datad => \MUX_INFO|ALT_INV_MUX_OUT[2]~11_combout\,
	combout => \HEX_0|HEX|rascSaida7seg[6]~6_combout\);

\MUX_INFO|MUX_OUT[4]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_INFO|MUX_OUT[4]~12_combout\ = ( \ID_EX|DOUT\(145) & ( \BLOCO_IF|PC_REG|DOUT\(4) & ( (!\SW[1]~input_o\) # ((!\SW[0]~input_o\ & (\BLOCO_EX|ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\)) # (\SW[0]~input_o\ & 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[4]~12_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(145) & ( \BLOCO_IF|PC_REG|DOUT\(4) & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\BLOCO_EX|ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\)))) # (\SW[0]~input_o\ & (\SW[1]~input_o\ & 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[4]~12_combout\)))) ) ) ) # ( \ID_EX|DOUT\(145) & ( !\BLOCO_IF|PC_REG|DOUT\(4) & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & (\BLOCO_EX|ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\))) # (\SW[0]~input_o\ & ((!\SW[1]~input_o\) # 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[4]~12_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(145) & ( !\BLOCO_IF|PC_REG|DOUT\(4) & ( (\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\BLOCO_EX|ULA1|ULA5|MuxOperacao|MUX_OUT[0]~0_combout\)) # (\SW[0]~input_o\ & 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[4]~12_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \BLOCO_EX|ULA1|ULA5|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[4]~12_combout\,
	datae => \ID_EX|ALT_INV_DOUT\(145),
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(4),
	combout => \MUX_INFO|MUX_OUT[4]~12_combout\);

\MUX_INFO|MUX_OUT[7]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_INFO|MUX_OUT[7]~13_combout\ = ( \ID_EX|DOUT\(148) & ( \BLOCO_IF|PC_REG|DOUT\(7) & ( (!\SW[1]~input_o\) # ((!\SW[0]~input_o\ & (\BLOCO_EX|ULA1|ULA8|MuxOperacao|MUX_OUT[0]~0_combout\)) # (\SW[0]~input_o\ & 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[7]~13_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(148) & ( \BLOCO_IF|PC_REG|DOUT\(7) & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\BLOCO_EX|ULA1|ULA8|MuxOperacao|MUX_OUT[0]~0_combout\)))) # (\SW[0]~input_o\ & (\SW[1]~input_o\ & 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[7]~13_combout\)))) ) ) ) # ( \ID_EX|DOUT\(148) & ( !\BLOCO_IF|PC_REG|DOUT\(7) & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & (\BLOCO_EX|ULA1|ULA8|MuxOperacao|MUX_OUT[0]~0_combout\))) # (\SW[0]~input_o\ & ((!\SW[1]~input_o\) # 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[7]~13_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(148) & ( !\BLOCO_IF|PC_REG|DOUT\(7) & ( (\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\BLOCO_EX|ULA1|ULA8|MuxOperacao|MUX_OUT[0]~0_combout\)) # (\SW[0]~input_o\ & 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[7]~13_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \BLOCO_EX|ULA1|ULA8|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[7]~13_combout\,
	datae => \ID_EX|ALT_INV_DOUT\(148),
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(7),
	combout => \MUX_INFO|MUX_OUT[7]~13_combout\);

\MUX_INFO|MUX_OUT[5]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_INFO|MUX_OUT[5]~14_combout\ = ( \ID_EX|DOUT\(146) & ( \BLOCO_IF|PC_REG|DOUT\(5) & ( (!\SW[1]~input_o\) # ((!\SW[0]~input_o\ & (\BLOCO_EX|ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\)) # (\SW[0]~input_o\ & 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[5]~14_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(146) & ( \BLOCO_IF|PC_REG|DOUT\(5) & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\BLOCO_EX|ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\)))) # (\SW[0]~input_o\ & (\SW[1]~input_o\ & 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[5]~14_combout\)))) ) ) ) # ( \ID_EX|DOUT\(146) & ( !\BLOCO_IF|PC_REG|DOUT\(5) & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & (\BLOCO_EX|ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\))) # (\SW[0]~input_o\ & ((!\SW[1]~input_o\) # 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[5]~14_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(146) & ( !\BLOCO_IF|PC_REG|DOUT\(5) & ( (\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\BLOCO_EX|ULA1|ULA6|MuxOperacao|MUX_OUT[0]~0_combout\)) # (\SW[0]~input_o\ & 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[5]~14_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \BLOCO_EX|ULA1|ULA6|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[5]~14_combout\,
	datae => \ID_EX|ALT_INV_DOUT\(146),
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(5),
	combout => \MUX_INFO|MUX_OUT[5]~14_combout\);

\MUX_INFO|MUX_OUT[6]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_INFO|MUX_OUT[6]~15_combout\ = ( \ID_EX|DOUT\(147) & ( \BLOCO_IF|PC_REG|DOUT\(6) & ( (!\SW[1]~input_o\) # ((!\SW[0]~input_o\ & (\BLOCO_EX|ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\)) # (\SW[0]~input_o\ & 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[6]~15_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(147) & ( \BLOCO_IF|PC_REG|DOUT\(6) & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\BLOCO_EX|ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\)))) # (\SW[0]~input_o\ & (\SW[1]~input_o\ & 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[6]~15_combout\)))) ) ) ) # ( \ID_EX|DOUT\(147) & ( !\BLOCO_IF|PC_REG|DOUT\(6) & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & (\BLOCO_EX|ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\))) # (\SW[0]~input_o\ & ((!\SW[1]~input_o\) # 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[6]~15_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(147) & ( !\BLOCO_IF|PC_REG|DOUT\(6) & ( (\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\BLOCO_EX|ULA1|ULA7|MuxOperacao|MUX_OUT[0]~0_combout\)) # (\SW[0]~input_o\ & 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[6]~15_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \BLOCO_EX|ULA1|ULA7|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[6]~15_combout\,
	datae => \ID_EX|ALT_INV_DOUT\(147),
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(6),
	combout => \MUX_INFO|MUX_OUT[6]~15_combout\);

\HEX_1|HEX|rascSaida7seg[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX_1|HEX|rascSaida7seg[0]~0_combout\ = (!\MUX_INFO|MUX_OUT[7]~13_combout\ & (!\MUX_INFO|MUX_OUT[5]~14_combout\ & (!\MUX_INFO|MUX_OUT[4]~12_combout\ $ (!\MUX_INFO|MUX_OUT[6]~15_combout\)))) # (\MUX_INFO|MUX_OUT[7]~13_combout\ & 
-- (\MUX_INFO|MUX_OUT[4]~12_combout\ & (!\MUX_INFO|MUX_OUT[5]~14_combout\ $ (!\MUX_INFO|MUX_OUT[6]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000110010000010000011001000001000001100100000100000110010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_INFO|ALT_INV_MUX_OUT[4]~12_combout\,
	datab => \MUX_INFO|ALT_INV_MUX_OUT[7]~13_combout\,
	datac => \MUX_INFO|ALT_INV_MUX_OUT[5]~14_combout\,
	datad => \MUX_INFO|ALT_INV_MUX_OUT[6]~15_combout\,
	combout => \HEX_1|HEX|rascSaida7seg[0]~0_combout\);

\HEX_1|HEX|rascSaida7seg[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX_1|HEX|rascSaida7seg[1]~1_combout\ = (!\MUX_INFO|MUX_OUT[7]~13_combout\ & (\MUX_INFO|MUX_OUT[6]~15_combout\ & (!\MUX_INFO|MUX_OUT[4]~12_combout\ $ (!\MUX_INFO|MUX_OUT[5]~14_combout\)))) # (\MUX_INFO|MUX_OUT[7]~13_combout\ & 
-- ((!\MUX_INFO|MUX_OUT[4]~12_combout\ & ((\MUX_INFO|MUX_OUT[6]~15_combout\))) # (\MUX_INFO|MUX_OUT[4]~12_combout\ & (\MUX_INFO|MUX_OUT[5]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101101011000000010110101100000001011010110000000101101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_INFO|ALT_INV_MUX_OUT[4]~12_combout\,
	datab => \MUX_INFO|ALT_INV_MUX_OUT[7]~13_combout\,
	datac => \MUX_INFO|ALT_INV_MUX_OUT[5]~14_combout\,
	datad => \MUX_INFO|ALT_INV_MUX_OUT[6]~15_combout\,
	combout => \HEX_1|HEX|rascSaida7seg[1]~1_combout\);

\HEX_1|HEX|rascSaida7seg[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX_1|HEX|rascSaida7seg[2]~2_combout\ = (!\MUX_INFO|MUX_OUT[7]~13_combout\ & (!\MUX_INFO|MUX_OUT[4]~12_combout\ & (\MUX_INFO|MUX_OUT[5]~14_combout\ & !\MUX_INFO|MUX_OUT[6]~15_combout\))) # (\MUX_INFO|MUX_OUT[7]~13_combout\ & 
-- (\MUX_INFO|MUX_OUT[6]~15_combout\ & ((!\MUX_INFO|MUX_OUT[4]~12_combout\) # (\MUX_INFO|MUX_OUT[5]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000100011000010000010001100001000001000110000100000100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_INFO|ALT_INV_MUX_OUT[4]~12_combout\,
	datab => \MUX_INFO|ALT_INV_MUX_OUT[7]~13_combout\,
	datac => \MUX_INFO|ALT_INV_MUX_OUT[5]~14_combout\,
	datad => \MUX_INFO|ALT_INV_MUX_OUT[6]~15_combout\,
	combout => \HEX_1|HEX|rascSaida7seg[2]~2_combout\);

\HEX_1|HEX|rascSaida7seg[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX_1|HEX|rascSaida7seg[3]~3_combout\ = (!\MUX_INFO|MUX_OUT[5]~14_combout\ & (!\MUX_INFO|MUX_OUT[7]~13_combout\ & (!\MUX_INFO|MUX_OUT[4]~12_combout\ $ (!\MUX_INFO|MUX_OUT[6]~15_combout\)))) # (\MUX_INFO|MUX_OUT[5]~14_combout\ & 
-- ((!\MUX_INFO|MUX_OUT[4]~12_combout\ & (!\MUX_INFO|MUX_OUT[6]~15_combout\ & \MUX_INFO|MUX_OUT[7]~13_combout\)) # (\MUX_INFO|MUX_OUT[4]~12_combout\ & (\MUX_INFO|MUX_OUT[6]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100100100001010010010010000101001001001000010100100100100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_INFO|ALT_INV_MUX_OUT[4]~12_combout\,
	datab => \MUX_INFO|ALT_INV_MUX_OUT[5]~14_combout\,
	datac => \MUX_INFO|ALT_INV_MUX_OUT[6]~15_combout\,
	datad => \MUX_INFO|ALT_INV_MUX_OUT[7]~13_combout\,
	combout => \HEX_1|HEX|rascSaida7seg[3]~3_combout\);

\HEX_1|HEX|rascSaida7seg[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX_1|HEX|rascSaida7seg[4]~4_combout\ = (!\MUX_INFO|MUX_OUT[5]~14_combout\ & ((!\MUX_INFO|MUX_OUT[6]~15_combout\ & ((\MUX_INFO|MUX_OUT[4]~12_combout\))) # (\MUX_INFO|MUX_OUT[6]~15_combout\ & (!\MUX_INFO|MUX_OUT[7]~13_combout\)))) # 
-- (\MUX_INFO|MUX_OUT[5]~14_combout\ & (!\MUX_INFO|MUX_OUT[7]~13_combout\ & ((\MUX_INFO|MUX_OUT[4]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100011101010000010001110101000001000111010100000100011101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_INFO|ALT_INV_MUX_OUT[7]~13_combout\,
	datab => \MUX_INFO|ALT_INV_MUX_OUT[5]~14_combout\,
	datac => \MUX_INFO|ALT_INV_MUX_OUT[6]~15_combout\,
	datad => \MUX_INFO|ALT_INV_MUX_OUT[4]~12_combout\,
	combout => \HEX_1|HEX|rascSaida7seg[4]~4_combout\);

\HEX_1|HEX|rascSaida7seg[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX_1|HEX|rascSaida7seg[5]~5_combout\ = (!\MUX_INFO|MUX_OUT[4]~12_combout\ & (\MUX_INFO|MUX_OUT[5]~14_combout\ & (!\MUX_INFO|MUX_OUT[6]~15_combout\ & !\MUX_INFO|MUX_OUT[7]~13_combout\))) # (\MUX_INFO|MUX_OUT[4]~12_combout\ & 
-- (!\MUX_INFO|MUX_OUT[7]~13_combout\ $ (((!\MUX_INFO|MUX_OUT[5]~14_combout\ & \MUX_INFO|MUX_OUT[6]~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000100000100011100010000010001110001000001000111000100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_INFO|ALT_INV_MUX_OUT[4]~12_combout\,
	datab => \MUX_INFO|ALT_INV_MUX_OUT[5]~14_combout\,
	datac => \MUX_INFO|ALT_INV_MUX_OUT[6]~15_combout\,
	datad => \MUX_INFO|ALT_INV_MUX_OUT[7]~13_combout\,
	combout => \HEX_1|HEX|rascSaida7seg[5]~5_combout\);

\HEX_1|HEX|rascSaida7seg[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX_1|HEX|rascSaida7seg[6]~6_combout\ = (!\MUX_INFO|MUX_OUT[4]~12_combout\ & (!\MUX_INFO|MUX_OUT[5]~14_combout\ & (!\MUX_INFO|MUX_OUT[7]~13_combout\ $ (\MUX_INFO|MUX_OUT[6]~15_combout\)))) # (\MUX_INFO|MUX_OUT[4]~12_combout\ & 
-- (!\MUX_INFO|MUX_OUT[7]~13_combout\ & (!\MUX_INFO|MUX_OUT[5]~14_combout\ $ (\MUX_INFO|MUX_OUT[6]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000100100110000000010010011000000001001001100000000100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_INFO|ALT_INV_MUX_OUT[4]~12_combout\,
	datab => \MUX_INFO|ALT_INV_MUX_OUT[7]~13_combout\,
	datac => \MUX_INFO|ALT_INV_MUX_OUT[5]~14_combout\,
	datad => \MUX_INFO|ALT_INV_MUX_OUT[6]~15_combout\,
	combout => \HEX_1|HEX|rascSaida7seg[6]~6_combout\);

\MUX_INFO|MUX_OUT[8]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_INFO|MUX_OUT[8]~16_combout\ = ( \ID_EX|DOUT\(149) & ( \BLOCO_IF|PC_REG|DOUT\(8) & ( (!\SW[1]~input_o\) # ((!\SW[0]~input_o\ & (\BLOCO_EX|ULA1|ULA9|MuxOperacao|MUX_OUT[0]~0_combout\)) # (\SW[0]~input_o\ & 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[8]~16_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(149) & ( \BLOCO_IF|PC_REG|DOUT\(8) & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\BLOCO_EX|ULA1|ULA9|MuxOperacao|MUX_OUT[0]~0_combout\)))) # (\SW[0]~input_o\ & (\SW[1]~input_o\ & 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[8]~16_combout\)))) ) ) ) # ( \ID_EX|DOUT\(149) & ( !\BLOCO_IF|PC_REG|DOUT\(8) & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & (\BLOCO_EX|ULA1|ULA9|MuxOperacao|MUX_OUT[0]~0_combout\))) # (\SW[0]~input_o\ & ((!\SW[1]~input_o\) # 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[8]~16_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(149) & ( !\BLOCO_IF|PC_REG|DOUT\(8) & ( (\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\BLOCO_EX|ULA1|ULA9|MuxOperacao|MUX_OUT[0]~0_combout\)) # (\SW[0]~input_o\ & 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[8]~16_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \BLOCO_EX|ULA1|ULA9|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[8]~16_combout\,
	datae => \ID_EX|ALT_INV_DOUT\(149),
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(8),
	combout => \MUX_INFO|MUX_OUT[8]~16_combout\);

\MUX_INFO|MUX_OUT[11]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_INFO|MUX_OUT[11]~17_combout\ = ( \ID_EX|DOUT\(152) & ( \BLOCO_IF|PC_REG|DOUT\(11) & ( (!\SW[1]~input_o\) # ((!\SW[0]~input_o\ & (\BLOCO_EX|ULA1|ULA12|MuxOperacao|MUX_OUT[0]~0_combout\)) # (\SW[0]~input_o\ & 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[11]~17_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(152) & ( \BLOCO_IF|PC_REG|DOUT\(11) & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\BLOCO_EX|ULA1|ULA12|MuxOperacao|MUX_OUT[0]~0_combout\)))) # (\SW[0]~input_o\ & 
-- (\SW[1]~input_o\ & ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[11]~17_combout\)))) ) ) ) # ( \ID_EX|DOUT\(152) & ( !\BLOCO_IF|PC_REG|DOUT\(11) & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & (\BLOCO_EX|ULA1|ULA12|MuxOperacao|MUX_OUT[0]~0_combout\))) # (\SW[0]~input_o\ & 
-- ((!\SW[1]~input_o\) # ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[11]~17_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(152) & ( !\BLOCO_IF|PC_REG|DOUT\(11) & ( (\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\BLOCO_EX|ULA1|ULA12|MuxOperacao|MUX_OUT[0]~0_combout\)) # (\SW[0]~input_o\ 
-- & ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[11]~17_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \BLOCO_EX|ULA1|ULA12|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[11]~17_combout\,
	datae => \ID_EX|ALT_INV_DOUT\(152),
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(11),
	combout => \MUX_INFO|MUX_OUT[11]~17_combout\);

\MUX_INFO|MUX_OUT[9]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_INFO|MUX_OUT[9]~18_combout\ = ( \ID_EX|DOUT\(150) & ( \BLOCO_IF|PC_REG|DOUT\(9) & ( (!\SW[1]~input_o\) # ((!\SW[0]~input_o\ & (\BLOCO_EX|ULA1|ULA10|MuxOperacao|MUX_OUT[0]~0_combout\)) # (\SW[0]~input_o\ & 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[9]~18_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(150) & ( \BLOCO_IF|PC_REG|DOUT\(9) & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\BLOCO_EX|ULA1|ULA10|MuxOperacao|MUX_OUT[0]~0_combout\)))) # (\SW[0]~input_o\ & (\SW[1]~input_o\ 
-- & ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[9]~18_combout\)))) ) ) ) # ( \ID_EX|DOUT\(150) & ( !\BLOCO_IF|PC_REG|DOUT\(9) & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & (\BLOCO_EX|ULA1|ULA10|MuxOperacao|MUX_OUT[0]~0_combout\))) # (\SW[0]~input_o\ & ((!\SW[1]~input_o\) 
-- # ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[9]~18_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(150) & ( !\BLOCO_IF|PC_REG|DOUT\(9) & ( (\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\BLOCO_EX|ULA1|ULA10|MuxOperacao|MUX_OUT[0]~0_combout\)) # (\SW[0]~input_o\ & 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[9]~18_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \BLOCO_EX|ULA1|ULA10|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[9]~18_combout\,
	datae => \ID_EX|ALT_INV_DOUT\(150),
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(9),
	combout => \MUX_INFO|MUX_OUT[9]~18_combout\);

\MUX_INFO|MUX_OUT[10]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_INFO|MUX_OUT[10]~19_combout\ = ( \ID_EX|DOUT\(151) & ( \BLOCO_IF|PC_REG|DOUT\(10) & ( (!\SW[1]~input_o\) # ((!\SW[0]~input_o\ & (\BLOCO_EX|ULA1|ULA11|MuxOperacao|MUX_OUT[0]~0_combout\)) # (\SW[0]~input_o\ & 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[10]~19_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(151) & ( \BLOCO_IF|PC_REG|DOUT\(10) & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\BLOCO_EX|ULA1|ULA11|MuxOperacao|MUX_OUT[0]~0_combout\)))) # (\SW[0]~input_o\ & 
-- (\SW[1]~input_o\ & ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[10]~19_combout\)))) ) ) ) # ( \ID_EX|DOUT\(151) & ( !\BLOCO_IF|PC_REG|DOUT\(10) & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & (\BLOCO_EX|ULA1|ULA11|MuxOperacao|MUX_OUT[0]~0_combout\))) # (\SW[0]~input_o\ & 
-- ((!\SW[1]~input_o\) # ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[10]~19_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(151) & ( !\BLOCO_IF|PC_REG|DOUT\(10) & ( (\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\BLOCO_EX|ULA1|ULA11|MuxOperacao|MUX_OUT[0]~0_combout\)) # (\SW[0]~input_o\ 
-- & ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[10]~19_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \BLOCO_EX|ULA1|ULA11|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[10]~19_combout\,
	datae => \ID_EX|ALT_INV_DOUT\(151),
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(10),
	combout => \MUX_INFO|MUX_OUT[10]~19_combout\);

\HEX_2|HEX|rascSaida7seg[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX_2|HEX|rascSaida7seg[0]~0_combout\ = (!\MUX_INFO|MUX_OUT[11]~17_combout\ & (!\MUX_INFO|MUX_OUT[9]~18_combout\ & (!\MUX_INFO|MUX_OUT[8]~16_combout\ $ (!\MUX_INFO|MUX_OUT[10]~19_combout\)))) # (\MUX_INFO|MUX_OUT[11]~17_combout\ & 
-- (\MUX_INFO|MUX_OUT[8]~16_combout\ & (!\MUX_INFO|MUX_OUT[9]~18_combout\ $ (!\MUX_INFO|MUX_OUT[10]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000110010000010000011001000001000001100100000100000110010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_INFO|ALT_INV_MUX_OUT[8]~16_combout\,
	datab => \MUX_INFO|ALT_INV_MUX_OUT[11]~17_combout\,
	datac => \MUX_INFO|ALT_INV_MUX_OUT[9]~18_combout\,
	datad => \MUX_INFO|ALT_INV_MUX_OUT[10]~19_combout\,
	combout => \HEX_2|HEX|rascSaida7seg[0]~0_combout\);

\HEX_2|HEX|rascSaida7seg[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX_2|HEX|rascSaida7seg[1]~1_combout\ = (!\MUX_INFO|MUX_OUT[11]~17_combout\ & (\MUX_INFO|MUX_OUT[10]~19_combout\ & (!\MUX_INFO|MUX_OUT[8]~16_combout\ $ (!\MUX_INFO|MUX_OUT[9]~18_combout\)))) # (\MUX_INFO|MUX_OUT[11]~17_combout\ & 
-- ((!\MUX_INFO|MUX_OUT[8]~16_combout\ & ((\MUX_INFO|MUX_OUT[10]~19_combout\))) # (\MUX_INFO|MUX_OUT[8]~16_combout\ & (\MUX_INFO|MUX_OUT[9]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101101011000000010110101100000001011010110000000101101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_INFO|ALT_INV_MUX_OUT[8]~16_combout\,
	datab => \MUX_INFO|ALT_INV_MUX_OUT[11]~17_combout\,
	datac => \MUX_INFO|ALT_INV_MUX_OUT[9]~18_combout\,
	datad => \MUX_INFO|ALT_INV_MUX_OUT[10]~19_combout\,
	combout => \HEX_2|HEX|rascSaida7seg[1]~1_combout\);

\HEX_2|HEX|rascSaida7seg[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX_2|HEX|rascSaida7seg[2]~2_combout\ = (!\MUX_INFO|MUX_OUT[11]~17_combout\ & (!\MUX_INFO|MUX_OUT[8]~16_combout\ & (\MUX_INFO|MUX_OUT[9]~18_combout\ & !\MUX_INFO|MUX_OUT[10]~19_combout\))) # (\MUX_INFO|MUX_OUT[11]~17_combout\ & 
-- (\MUX_INFO|MUX_OUT[10]~19_combout\ & ((!\MUX_INFO|MUX_OUT[8]~16_combout\) # (\MUX_INFO|MUX_OUT[9]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000100011000010000010001100001000001000110000100000100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_INFO|ALT_INV_MUX_OUT[8]~16_combout\,
	datab => \MUX_INFO|ALT_INV_MUX_OUT[11]~17_combout\,
	datac => \MUX_INFO|ALT_INV_MUX_OUT[9]~18_combout\,
	datad => \MUX_INFO|ALT_INV_MUX_OUT[10]~19_combout\,
	combout => \HEX_2|HEX|rascSaida7seg[2]~2_combout\);

\HEX_2|HEX|rascSaida7seg[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX_2|HEX|rascSaida7seg[3]~3_combout\ = (!\MUX_INFO|MUX_OUT[9]~18_combout\ & (!\MUX_INFO|MUX_OUT[11]~17_combout\ & (!\MUX_INFO|MUX_OUT[8]~16_combout\ $ (!\MUX_INFO|MUX_OUT[10]~19_combout\)))) # (\MUX_INFO|MUX_OUT[9]~18_combout\ & 
-- ((!\MUX_INFO|MUX_OUT[8]~16_combout\ & (!\MUX_INFO|MUX_OUT[10]~19_combout\ & \MUX_INFO|MUX_OUT[11]~17_combout\)) # (\MUX_INFO|MUX_OUT[8]~16_combout\ & (\MUX_INFO|MUX_OUT[10]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100100100001010010010010000101001001001000010100100100100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_INFO|ALT_INV_MUX_OUT[8]~16_combout\,
	datab => \MUX_INFO|ALT_INV_MUX_OUT[9]~18_combout\,
	datac => \MUX_INFO|ALT_INV_MUX_OUT[10]~19_combout\,
	datad => \MUX_INFO|ALT_INV_MUX_OUT[11]~17_combout\,
	combout => \HEX_2|HEX|rascSaida7seg[3]~3_combout\);

\HEX_2|HEX|rascSaida7seg[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX_2|HEX|rascSaida7seg[4]~4_combout\ = (!\MUX_INFO|MUX_OUT[9]~18_combout\ & ((!\MUX_INFO|MUX_OUT[10]~19_combout\ & ((\MUX_INFO|MUX_OUT[8]~16_combout\))) # (\MUX_INFO|MUX_OUT[10]~19_combout\ & (!\MUX_INFO|MUX_OUT[11]~17_combout\)))) # 
-- (\MUX_INFO|MUX_OUT[9]~18_combout\ & (!\MUX_INFO|MUX_OUT[11]~17_combout\ & ((\MUX_INFO|MUX_OUT[8]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100011101010000010001110101000001000111010100000100011101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_INFO|ALT_INV_MUX_OUT[11]~17_combout\,
	datab => \MUX_INFO|ALT_INV_MUX_OUT[9]~18_combout\,
	datac => \MUX_INFO|ALT_INV_MUX_OUT[10]~19_combout\,
	datad => \MUX_INFO|ALT_INV_MUX_OUT[8]~16_combout\,
	combout => \HEX_2|HEX|rascSaida7seg[4]~4_combout\);

\HEX_2|HEX|rascSaida7seg[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX_2|HEX|rascSaida7seg[5]~5_combout\ = (!\MUX_INFO|MUX_OUT[8]~16_combout\ & (\MUX_INFO|MUX_OUT[9]~18_combout\ & (!\MUX_INFO|MUX_OUT[10]~19_combout\ & !\MUX_INFO|MUX_OUT[11]~17_combout\))) # (\MUX_INFO|MUX_OUT[8]~16_combout\ & 
-- (!\MUX_INFO|MUX_OUT[11]~17_combout\ $ (((!\MUX_INFO|MUX_OUT[9]~18_combout\ & \MUX_INFO|MUX_OUT[10]~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000100000100011100010000010001110001000001000111000100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_INFO|ALT_INV_MUX_OUT[8]~16_combout\,
	datab => \MUX_INFO|ALT_INV_MUX_OUT[9]~18_combout\,
	datac => \MUX_INFO|ALT_INV_MUX_OUT[10]~19_combout\,
	datad => \MUX_INFO|ALT_INV_MUX_OUT[11]~17_combout\,
	combout => \HEX_2|HEX|rascSaida7seg[5]~5_combout\);

\HEX_2|HEX|rascSaida7seg[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX_2|HEX|rascSaida7seg[6]~6_combout\ = (!\MUX_INFO|MUX_OUT[8]~16_combout\ & (!\MUX_INFO|MUX_OUT[9]~18_combout\ & (!\MUX_INFO|MUX_OUT[11]~17_combout\ $ (\MUX_INFO|MUX_OUT[10]~19_combout\)))) # (\MUX_INFO|MUX_OUT[8]~16_combout\ & 
-- (!\MUX_INFO|MUX_OUT[11]~17_combout\ & (!\MUX_INFO|MUX_OUT[9]~18_combout\ $ (\MUX_INFO|MUX_OUT[10]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000100100110000000010010011000000001001001100000000100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_INFO|ALT_INV_MUX_OUT[8]~16_combout\,
	datab => \MUX_INFO|ALT_INV_MUX_OUT[11]~17_combout\,
	datac => \MUX_INFO|ALT_INV_MUX_OUT[9]~18_combout\,
	datad => \MUX_INFO|ALT_INV_MUX_OUT[10]~19_combout\,
	combout => \HEX_2|HEX|rascSaida7seg[6]~6_combout\);

\MUX_INFO|MUX_OUT[12]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_INFO|MUX_OUT[12]~20_combout\ = ( \ID_EX|DOUT\(153) & ( \BLOCO_IF|PC_REG|DOUT\(12) & ( (!\SW[1]~input_o\) # ((!\SW[0]~input_o\ & (\BLOCO_EX|ULA1|ULA13|MuxOperacao|MUX_OUT[0]~1_combout\)) # (\SW[0]~input_o\ & 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[12]~20_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(153) & ( \BLOCO_IF|PC_REG|DOUT\(12) & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\BLOCO_EX|ULA1|ULA13|MuxOperacao|MUX_OUT[0]~1_combout\)))) # (\SW[0]~input_o\ & 
-- (\SW[1]~input_o\ & ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[12]~20_combout\)))) ) ) ) # ( \ID_EX|DOUT\(153) & ( !\BLOCO_IF|PC_REG|DOUT\(12) & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & (\BLOCO_EX|ULA1|ULA13|MuxOperacao|MUX_OUT[0]~1_combout\))) # (\SW[0]~input_o\ & 
-- ((!\SW[1]~input_o\) # ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[12]~20_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(153) & ( !\BLOCO_IF|PC_REG|DOUT\(12) & ( (\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\BLOCO_EX|ULA1|ULA13|MuxOperacao|MUX_OUT[0]~1_combout\)) # (\SW[0]~input_o\ 
-- & ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[12]~20_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \BLOCO_EX|ULA1|ULA13|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datad => \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[12]~20_combout\,
	datae => \ID_EX|ALT_INV_DOUT\(153),
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(12),
	combout => \MUX_INFO|MUX_OUT[12]~20_combout\);

\MUX_INFO|MUX_OUT[15]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_INFO|MUX_OUT[15]~21_combout\ = ( \ID_EX|DOUT\(156) & ( \BLOCO_IF|PC_REG|DOUT\(15) & ( (!\SW[1]~input_o\) # ((!\SW[0]~input_o\ & (\BLOCO_EX|ULA1|ULA16|MuxOperacao|MUX_OUT[0]~0_combout\)) # (\SW[0]~input_o\ & 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[15]~21_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(156) & ( \BLOCO_IF|PC_REG|DOUT\(15) & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\BLOCO_EX|ULA1|ULA16|MuxOperacao|MUX_OUT[0]~0_combout\)))) # (\SW[0]~input_o\ & 
-- (\SW[1]~input_o\ & ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[15]~21_combout\)))) ) ) ) # ( \ID_EX|DOUT\(156) & ( !\BLOCO_IF|PC_REG|DOUT\(15) & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & (\BLOCO_EX|ULA1|ULA16|MuxOperacao|MUX_OUT[0]~0_combout\))) # (\SW[0]~input_o\ & 
-- ((!\SW[1]~input_o\) # ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[15]~21_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(156) & ( !\BLOCO_IF|PC_REG|DOUT\(15) & ( (\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\BLOCO_EX|ULA1|ULA16|MuxOperacao|MUX_OUT[0]~0_combout\)) # (\SW[0]~input_o\ 
-- & ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[15]~21_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \BLOCO_EX|ULA1|ULA16|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[15]~21_combout\,
	datae => \ID_EX|ALT_INV_DOUT\(156),
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(15),
	combout => \MUX_INFO|MUX_OUT[15]~21_combout\);

\MUX_INFO|MUX_OUT[13]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_INFO|MUX_OUT[13]~22_combout\ = ( \ID_EX|DOUT\(154) & ( \BLOCO_IF|PC_REG|DOUT\(13) & ( (!\SW[1]~input_o\) # ((!\SW[0]~input_o\ & (\BLOCO_EX|ULA1|ULA14|MuxOperacao|MUX_OUT[0]~0_combout\)) # (\SW[0]~input_o\ & 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[13]~22_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(154) & ( \BLOCO_IF|PC_REG|DOUT\(13) & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\BLOCO_EX|ULA1|ULA14|MuxOperacao|MUX_OUT[0]~0_combout\)))) # (\SW[0]~input_o\ & 
-- (\SW[1]~input_o\ & ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[13]~22_combout\)))) ) ) ) # ( \ID_EX|DOUT\(154) & ( !\BLOCO_IF|PC_REG|DOUT\(13) & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & (\BLOCO_EX|ULA1|ULA14|MuxOperacao|MUX_OUT[0]~0_combout\))) # (\SW[0]~input_o\ & 
-- ((!\SW[1]~input_o\) # ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[13]~22_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(154) & ( !\BLOCO_IF|PC_REG|DOUT\(13) & ( (\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\BLOCO_EX|ULA1|ULA14|MuxOperacao|MUX_OUT[0]~0_combout\)) # (\SW[0]~input_o\ 
-- & ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[13]~22_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \BLOCO_EX|ULA1|ULA14|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[13]~22_combout\,
	datae => \ID_EX|ALT_INV_DOUT\(154),
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(13),
	combout => \MUX_INFO|MUX_OUT[13]~22_combout\);

\MUX_INFO|MUX_OUT[14]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_INFO|MUX_OUT[14]~23_combout\ = ( \ID_EX|DOUT\(155) & ( \BLOCO_IF|PC_REG|DOUT\(14) & ( (!\SW[1]~input_o\) # ((!\SW[0]~input_o\ & (\BLOCO_EX|ULA1|ULA15|MuxOperacao|MUX_OUT[0]~0_combout\)) # (\SW[0]~input_o\ & 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[14]~23_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(155) & ( \BLOCO_IF|PC_REG|DOUT\(14) & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\BLOCO_EX|ULA1|ULA15|MuxOperacao|MUX_OUT[0]~0_combout\)))) # (\SW[0]~input_o\ & 
-- (\SW[1]~input_o\ & ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[14]~23_combout\)))) ) ) ) # ( \ID_EX|DOUT\(155) & ( !\BLOCO_IF|PC_REG|DOUT\(14) & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & (\BLOCO_EX|ULA1|ULA15|MuxOperacao|MUX_OUT[0]~0_combout\))) # (\SW[0]~input_o\ & 
-- ((!\SW[1]~input_o\) # ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[14]~23_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(155) & ( !\BLOCO_IF|PC_REG|DOUT\(14) & ( (\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\BLOCO_EX|ULA1|ULA15|MuxOperacao|MUX_OUT[0]~0_combout\)) # (\SW[0]~input_o\ 
-- & ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[14]~23_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \BLOCO_EX|ULA1|ULA15|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[14]~23_combout\,
	datae => \ID_EX|ALT_INV_DOUT\(155),
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(14),
	combout => \MUX_INFO|MUX_OUT[14]~23_combout\);

\HEX_3|HEX|rascSaida7seg[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX_3|HEX|rascSaida7seg[0]~0_combout\ = (!\MUX_INFO|MUX_OUT[15]~21_combout\ & (!\MUX_INFO|MUX_OUT[13]~22_combout\ & (!\MUX_INFO|MUX_OUT[12]~20_combout\ $ (!\MUX_INFO|MUX_OUT[14]~23_combout\)))) # (\MUX_INFO|MUX_OUT[15]~21_combout\ & 
-- (\MUX_INFO|MUX_OUT[12]~20_combout\ & (!\MUX_INFO|MUX_OUT[13]~22_combout\ $ (!\MUX_INFO|MUX_OUT[14]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000110010000010000011001000001000001100100000100000110010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_INFO|ALT_INV_MUX_OUT[12]~20_combout\,
	datab => \MUX_INFO|ALT_INV_MUX_OUT[15]~21_combout\,
	datac => \MUX_INFO|ALT_INV_MUX_OUT[13]~22_combout\,
	datad => \MUX_INFO|ALT_INV_MUX_OUT[14]~23_combout\,
	combout => \HEX_3|HEX|rascSaida7seg[0]~0_combout\);

\HEX_3|HEX|rascSaida7seg[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX_3|HEX|rascSaida7seg[1]~1_combout\ = (!\MUX_INFO|MUX_OUT[15]~21_combout\ & (\MUX_INFO|MUX_OUT[14]~23_combout\ & (!\MUX_INFO|MUX_OUT[12]~20_combout\ $ (!\MUX_INFO|MUX_OUT[13]~22_combout\)))) # (\MUX_INFO|MUX_OUT[15]~21_combout\ & 
-- ((!\MUX_INFO|MUX_OUT[12]~20_combout\ & ((\MUX_INFO|MUX_OUT[14]~23_combout\))) # (\MUX_INFO|MUX_OUT[12]~20_combout\ & (\MUX_INFO|MUX_OUT[13]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101101011000000010110101100000001011010110000000101101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_INFO|ALT_INV_MUX_OUT[12]~20_combout\,
	datab => \MUX_INFO|ALT_INV_MUX_OUT[15]~21_combout\,
	datac => \MUX_INFO|ALT_INV_MUX_OUT[13]~22_combout\,
	datad => \MUX_INFO|ALT_INV_MUX_OUT[14]~23_combout\,
	combout => \HEX_3|HEX|rascSaida7seg[1]~1_combout\);

\HEX_3|HEX|rascSaida7seg[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX_3|HEX|rascSaida7seg[2]~2_combout\ = (!\MUX_INFO|MUX_OUT[15]~21_combout\ & (!\MUX_INFO|MUX_OUT[12]~20_combout\ & (\MUX_INFO|MUX_OUT[13]~22_combout\ & !\MUX_INFO|MUX_OUT[14]~23_combout\))) # (\MUX_INFO|MUX_OUT[15]~21_combout\ & 
-- (\MUX_INFO|MUX_OUT[14]~23_combout\ & ((!\MUX_INFO|MUX_OUT[12]~20_combout\) # (\MUX_INFO|MUX_OUT[13]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000100011000010000010001100001000001000110000100000100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_INFO|ALT_INV_MUX_OUT[12]~20_combout\,
	datab => \MUX_INFO|ALT_INV_MUX_OUT[15]~21_combout\,
	datac => \MUX_INFO|ALT_INV_MUX_OUT[13]~22_combout\,
	datad => \MUX_INFO|ALT_INV_MUX_OUT[14]~23_combout\,
	combout => \HEX_3|HEX|rascSaida7seg[2]~2_combout\);

\HEX_3|HEX|rascSaida7seg[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX_3|HEX|rascSaida7seg[3]~3_combout\ = (!\MUX_INFO|MUX_OUT[13]~22_combout\ & (!\MUX_INFO|MUX_OUT[15]~21_combout\ & (!\MUX_INFO|MUX_OUT[12]~20_combout\ $ (!\MUX_INFO|MUX_OUT[14]~23_combout\)))) # (\MUX_INFO|MUX_OUT[13]~22_combout\ & 
-- ((!\MUX_INFO|MUX_OUT[12]~20_combout\ & (!\MUX_INFO|MUX_OUT[14]~23_combout\ & \MUX_INFO|MUX_OUT[15]~21_combout\)) # (\MUX_INFO|MUX_OUT[12]~20_combout\ & (\MUX_INFO|MUX_OUT[14]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100100100001010010010010000101001001001000010100100100100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_INFO|ALT_INV_MUX_OUT[12]~20_combout\,
	datab => \MUX_INFO|ALT_INV_MUX_OUT[13]~22_combout\,
	datac => \MUX_INFO|ALT_INV_MUX_OUT[14]~23_combout\,
	datad => \MUX_INFO|ALT_INV_MUX_OUT[15]~21_combout\,
	combout => \HEX_3|HEX|rascSaida7seg[3]~3_combout\);

\HEX_3|HEX|rascSaida7seg[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX_3|HEX|rascSaida7seg[4]~4_combout\ = (!\MUX_INFO|MUX_OUT[13]~22_combout\ & ((!\MUX_INFO|MUX_OUT[14]~23_combout\ & ((\MUX_INFO|MUX_OUT[12]~20_combout\))) # (\MUX_INFO|MUX_OUT[14]~23_combout\ & (!\MUX_INFO|MUX_OUT[15]~21_combout\)))) # 
-- (\MUX_INFO|MUX_OUT[13]~22_combout\ & (!\MUX_INFO|MUX_OUT[15]~21_combout\ & ((\MUX_INFO|MUX_OUT[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100011101010000010001110101000001000111010100000100011101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_INFO|ALT_INV_MUX_OUT[15]~21_combout\,
	datab => \MUX_INFO|ALT_INV_MUX_OUT[13]~22_combout\,
	datac => \MUX_INFO|ALT_INV_MUX_OUT[14]~23_combout\,
	datad => \MUX_INFO|ALT_INV_MUX_OUT[12]~20_combout\,
	combout => \HEX_3|HEX|rascSaida7seg[4]~4_combout\);

\HEX_3|HEX|rascSaida7seg[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX_3|HEX|rascSaida7seg[5]~5_combout\ = (!\MUX_INFO|MUX_OUT[12]~20_combout\ & (\MUX_INFO|MUX_OUT[13]~22_combout\ & (!\MUX_INFO|MUX_OUT[14]~23_combout\ & !\MUX_INFO|MUX_OUT[15]~21_combout\))) # (\MUX_INFO|MUX_OUT[12]~20_combout\ & 
-- (!\MUX_INFO|MUX_OUT[15]~21_combout\ $ (((!\MUX_INFO|MUX_OUT[13]~22_combout\ & \MUX_INFO|MUX_OUT[14]~23_combout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000100000100011100010000010001110001000001000111000100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_INFO|ALT_INV_MUX_OUT[12]~20_combout\,
	datab => \MUX_INFO|ALT_INV_MUX_OUT[13]~22_combout\,
	datac => \MUX_INFO|ALT_INV_MUX_OUT[14]~23_combout\,
	datad => \MUX_INFO|ALT_INV_MUX_OUT[15]~21_combout\,
	combout => \HEX_3|HEX|rascSaida7seg[5]~5_combout\);

\HEX_3|HEX|rascSaida7seg[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX_3|HEX|rascSaida7seg[6]~6_combout\ = (!\MUX_INFO|MUX_OUT[12]~20_combout\ & (!\MUX_INFO|MUX_OUT[13]~22_combout\ & (!\MUX_INFO|MUX_OUT[15]~21_combout\ $ (\MUX_INFO|MUX_OUT[14]~23_combout\)))) # (\MUX_INFO|MUX_OUT[12]~20_combout\ & 
-- (!\MUX_INFO|MUX_OUT[15]~21_combout\ & (!\MUX_INFO|MUX_OUT[13]~22_combout\ $ (\MUX_INFO|MUX_OUT[14]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000100100110000000010010011000000001001001100000000100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_INFO|ALT_INV_MUX_OUT[12]~20_combout\,
	datab => \MUX_INFO|ALT_INV_MUX_OUT[15]~21_combout\,
	datac => \MUX_INFO|ALT_INV_MUX_OUT[13]~22_combout\,
	datad => \MUX_INFO|ALT_INV_MUX_OUT[14]~23_combout\,
	combout => \HEX_3|HEX|rascSaida7seg[6]~6_combout\);

\MUX_INFO|MUX_OUT[16]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_INFO|MUX_OUT[16]~24_combout\ = ( \ID_EX|DOUT\(157) & ( \BLOCO_IF|PC_REG|DOUT\(16) & ( (!\SW[1]~input_o\) # ((!\SW[0]~input_o\ & (\BLOCO_EX|ULA1|ULA17|MuxOperacao|MUX_OUT[0]~0_combout\)) # (\SW[0]~input_o\ & 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[16]~24_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(157) & ( \BLOCO_IF|PC_REG|DOUT\(16) & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\BLOCO_EX|ULA1|ULA17|MuxOperacao|MUX_OUT[0]~0_combout\)))) # (\SW[0]~input_o\ & 
-- (\SW[1]~input_o\ & ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[16]~24_combout\)))) ) ) ) # ( \ID_EX|DOUT\(157) & ( !\BLOCO_IF|PC_REG|DOUT\(16) & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & (\BLOCO_EX|ULA1|ULA17|MuxOperacao|MUX_OUT[0]~0_combout\))) # (\SW[0]~input_o\ & 
-- ((!\SW[1]~input_o\) # ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[16]~24_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(157) & ( !\BLOCO_IF|PC_REG|DOUT\(16) & ( (\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\BLOCO_EX|ULA1|ULA17|MuxOperacao|MUX_OUT[0]~0_combout\)) # (\SW[0]~input_o\ 
-- & ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[16]~24_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \BLOCO_EX|ULA1|ULA17|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[16]~24_combout\,
	datae => \ID_EX|ALT_INV_DOUT\(157),
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(16),
	combout => \MUX_INFO|MUX_OUT[16]~24_combout\);

\MUX_INFO|MUX_OUT[19]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_INFO|MUX_OUT[19]~25_combout\ = ( \ID_EX|DOUT\(160) & ( \BLOCO_IF|PC_REG|DOUT\(19) & ( (!\SW[1]~input_o\) # ((!\SW[0]~input_o\ & (\BLOCO_EX|ULA1|ULA20|MuxOperacao|MUX_OUT[0]~0_combout\)) # (\SW[0]~input_o\ & 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[19]~25_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(160) & ( \BLOCO_IF|PC_REG|DOUT\(19) & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\BLOCO_EX|ULA1|ULA20|MuxOperacao|MUX_OUT[0]~0_combout\)))) # (\SW[0]~input_o\ & 
-- (\SW[1]~input_o\ & ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[19]~25_combout\)))) ) ) ) # ( \ID_EX|DOUT\(160) & ( !\BLOCO_IF|PC_REG|DOUT\(19) & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & (\BLOCO_EX|ULA1|ULA20|MuxOperacao|MUX_OUT[0]~0_combout\))) # (\SW[0]~input_o\ & 
-- ((!\SW[1]~input_o\) # ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[19]~25_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(160) & ( !\BLOCO_IF|PC_REG|DOUT\(19) & ( (\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\BLOCO_EX|ULA1|ULA20|MuxOperacao|MUX_OUT[0]~0_combout\)) # (\SW[0]~input_o\ 
-- & ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[19]~25_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \BLOCO_EX|ULA1|ULA20|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[19]~25_combout\,
	datae => \ID_EX|ALT_INV_DOUT\(160),
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(19),
	combout => \MUX_INFO|MUX_OUT[19]~25_combout\);

\MUX_INFO|MUX_OUT[17]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_INFO|MUX_OUT[17]~26_combout\ = ( \ID_EX|DOUT\(158) & ( \BLOCO_IF|PC_REG|DOUT\(17) & ( (!\SW[1]~input_o\) # ((!\SW[0]~input_o\ & (\BLOCO_EX|ULA1|ULA18|MuxOperacao|MUX_OUT[0]~1_combout\)) # (\SW[0]~input_o\ & 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[17]~26_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(158) & ( \BLOCO_IF|PC_REG|DOUT\(17) & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\BLOCO_EX|ULA1|ULA18|MuxOperacao|MUX_OUT[0]~1_combout\)))) # (\SW[0]~input_o\ & 
-- (\SW[1]~input_o\ & ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[17]~26_combout\)))) ) ) ) # ( \ID_EX|DOUT\(158) & ( !\BLOCO_IF|PC_REG|DOUT\(17) & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & (\BLOCO_EX|ULA1|ULA18|MuxOperacao|MUX_OUT[0]~1_combout\))) # (\SW[0]~input_o\ & 
-- ((!\SW[1]~input_o\) # ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[17]~26_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(158) & ( !\BLOCO_IF|PC_REG|DOUT\(17) & ( (\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\BLOCO_EX|ULA1|ULA18|MuxOperacao|MUX_OUT[0]~1_combout\)) # (\SW[0]~input_o\ 
-- & ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[17]~26_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \BLOCO_EX|ULA1|ULA18|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datad => \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[17]~26_combout\,
	datae => \ID_EX|ALT_INV_DOUT\(158),
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(17),
	combout => \MUX_INFO|MUX_OUT[17]~26_combout\);

\MUX_INFO|MUX_OUT[18]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_INFO|MUX_OUT[18]~27_combout\ = ( \ID_EX|DOUT\(159) & ( \BLOCO_IF|PC_REG|DOUT\(18) & ( (!\SW[1]~input_o\) # ((!\SW[0]~input_o\ & (\BLOCO_EX|ULA1|ULA19|MuxOperacao|MUX_OUT[0]~0_combout\)) # (\SW[0]~input_o\ & 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[18]~27_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(159) & ( \BLOCO_IF|PC_REG|DOUT\(18) & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\BLOCO_EX|ULA1|ULA19|MuxOperacao|MUX_OUT[0]~0_combout\)))) # (\SW[0]~input_o\ & 
-- (\SW[1]~input_o\ & ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[18]~27_combout\)))) ) ) ) # ( \ID_EX|DOUT\(159) & ( !\BLOCO_IF|PC_REG|DOUT\(18) & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & (\BLOCO_EX|ULA1|ULA19|MuxOperacao|MUX_OUT[0]~0_combout\))) # (\SW[0]~input_o\ & 
-- ((!\SW[1]~input_o\) # ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[18]~27_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(159) & ( !\BLOCO_IF|PC_REG|DOUT\(18) & ( (\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\BLOCO_EX|ULA1|ULA19|MuxOperacao|MUX_OUT[0]~0_combout\)) # (\SW[0]~input_o\ 
-- & ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[18]~27_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \BLOCO_EX|ULA1|ULA19|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[18]~27_combout\,
	datae => \ID_EX|ALT_INV_DOUT\(159),
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(18),
	combout => \MUX_INFO|MUX_OUT[18]~27_combout\);

\HEX_4|HEX|rascSaida7seg[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX_4|HEX|rascSaida7seg[0]~0_combout\ = (!\MUX_INFO|MUX_OUT[19]~25_combout\ & (!\MUX_INFO|MUX_OUT[17]~26_combout\ & (!\MUX_INFO|MUX_OUT[16]~24_combout\ $ (!\MUX_INFO|MUX_OUT[18]~27_combout\)))) # (\MUX_INFO|MUX_OUT[19]~25_combout\ & 
-- (\MUX_INFO|MUX_OUT[16]~24_combout\ & (!\MUX_INFO|MUX_OUT[17]~26_combout\ $ (!\MUX_INFO|MUX_OUT[18]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000110010000010000011001000001000001100100000100000110010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_INFO|ALT_INV_MUX_OUT[16]~24_combout\,
	datab => \MUX_INFO|ALT_INV_MUX_OUT[19]~25_combout\,
	datac => \MUX_INFO|ALT_INV_MUX_OUT[17]~26_combout\,
	datad => \MUX_INFO|ALT_INV_MUX_OUT[18]~27_combout\,
	combout => \HEX_4|HEX|rascSaida7seg[0]~0_combout\);

\HEX_4|HEX|rascSaida7seg[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX_4|HEX|rascSaida7seg[1]~1_combout\ = (!\MUX_INFO|MUX_OUT[19]~25_combout\ & (\MUX_INFO|MUX_OUT[18]~27_combout\ & (!\MUX_INFO|MUX_OUT[16]~24_combout\ $ (!\MUX_INFO|MUX_OUT[17]~26_combout\)))) # (\MUX_INFO|MUX_OUT[19]~25_combout\ & 
-- ((!\MUX_INFO|MUX_OUT[16]~24_combout\ & ((\MUX_INFO|MUX_OUT[18]~27_combout\))) # (\MUX_INFO|MUX_OUT[16]~24_combout\ & (\MUX_INFO|MUX_OUT[17]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101101011000000010110101100000001011010110000000101101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_INFO|ALT_INV_MUX_OUT[16]~24_combout\,
	datab => \MUX_INFO|ALT_INV_MUX_OUT[19]~25_combout\,
	datac => \MUX_INFO|ALT_INV_MUX_OUT[17]~26_combout\,
	datad => \MUX_INFO|ALT_INV_MUX_OUT[18]~27_combout\,
	combout => \HEX_4|HEX|rascSaida7seg[1]~1_combout\);

\HEX_4|HEX|rascSaida7seg[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX_4|HEX|rascSaida7seg[2]~2_combout\ = (!\MUX_INFO|MUX_OUT[19]~25_combout\ & (!\MUX_INFO|MUX_OUT[16]~24_combout\ & (\MUX_INFO|MUX_OUT[17]~26_combout\ & !\MUX_INFO|MUX_OUT[18]~27_combout\))) # (\MUX_INFO|MUX_OUT[19]~25_combout\ & 
-- (\MUX_INFO|MUX_OUT[18]~27_combout\ & ((!\MUX_INFO|MUX_OUT[16]~24_combout\) # (\MUX_INFO|MUX_OUT[17]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000100011000010000010001100001000001000110000100000100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_INFO|ALT_INV_MUX_OUT[16]~24_combout\,
	datab => \MUX_INFO|ALT_INV_MUX_OUT[19]~25_combout\,
	datac => \MUX_INFO|ALT_INV_MUX_OUT[17]~26_combout\,
	datad => \MUX_INFO|ALT_INV_MUX_OUT[18]~27_combout\,
	combout => \HEX_4|HEX|rascSaida7seg[2]~2_combout\);

\HEX_4|HEX|rascSaida7seg[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX_4|HEX|rascSaida7seg[3]~3_combout\ = (!\MUX_INFO|MUX_OUT[17]~26_combout\ & (!\MUX_INFO|MUX_OUT[19]~25_combout\ & (!\MUX_INFO|MUX_OUT[16]~24_combout\ $ (!\MUX_INFO|MUX_OUT[18]~27_combout\)))) # (\MUX_INFO|MUX_OUT[17]~26_combout\ & 
-- ((!\MUX_INFO|MUX_OUT[16]~24_combout\ & (!\MUX_INFO|MUX_OUT[18]~27_combout\ & \MUX_INFO|MUX_OUT[19]~25_combout\)) # (\MUX_INFO|MUX_OUT[16]~24_combout\ & (\MUX_INFO|MUX_OUT[18]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100100100001010010010010000101001001001000010100100100100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_INFO|ALT_INV_MUX_OUT[16]~24_combout\,
	datab => \MUX_INFO|ALT_INV_MUX_OUT[17]~26_combout\,
	datac => \MUX_INFO|ALT_INV_MUX_OUT[18]~27_combout\,
	datad => \MUX_INFO|ALT_INV_MUX_OUT[19]~25_combout\,
	combout => \HEX_4|HEX|rascSaida7seg[3]~3_combout\);

\HEX_4|HEX|rascSaida7seg[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX_4|HEX|rascSaida7seg[4]~4_combout\ = (!\MUX_INFO|MUX_OUT[17]~26_combout\ & ((!\MUX_INFO|MUX_OUT[18]~27_combout\ & ((\MUX_INFO|MUX_OUT[16]~24_combout\))) # (\MUX_INFO|MUX_OUT[18]~27_combout\ & (!\MUX_INFO|MUX_OUT[19]~25_combout\)))) # 
-- (\MUX_INFO|MUX_OUT[17]~26_combout\ & (!\MUX_INFO|MUX_OUT[19]~25_combout\ & ((\MUX_INFO|MUX_OUT[16]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100011101010000010001110101000001000111010100000100011101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_INFO|ALT_INV_MUX_OUT[19]~25_combout\,
	datab => \MUX_INFO|ALT_INV_MUX_OUT[17]~26_combout\,
	datac => \MUX_INFO|ALT_INV_MUX_OUT[18]~27_combout\,
	datad => \MUX_INFO|ALT_INV_MUX_OUT[16]~24_combout\,
	combout => \HEX_4|HEX|rascSaida7seg[4]~4_combout\);

\HEX_4|HEX|rascSaida7seg[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX_4|HEX|rascSaida7seg[5]~5_combout\ = (!\MUX_INFO|MUX_OUT[16]~24_combout\ & (\MUX_INFO|MUX_OUT[17]~26_combout\ & (!\MUX_INFO|MUX_OUT[18]~27_combout\ & !\MUX_INFO|MUX_OUT[19]~25_combout\))) # (\MUX_INFO|MUX_OUT[16]~24_combout\ & 
-- (!\MUX_INFO|MUX_OUT[19]~25_combout\ $ (((!\MUX_INFO|MUX_OUT[17]~26_combout\ & \MUX_INFO|MUX_OUT[18]~27_combout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000100000100011100010000010001110001000001000111000100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_INFO|ALT_INV_MUX_OUT[16]~24_combout\,
	datab => \MUX_INFO|ALT_INV_MUX_OUT[17]~26_combout\,
	datac => \MUX_INFO|ALT_INV_MUX_OUT[18]~27_combout\,
	datad => \MUX_INFO|ALT_INV_MUX_OUT[19]~25_combout\,
	combout => \HEX_4|HEX|rascSaida7seg[5]~5_combout\);

\HEX_4|HEX|rascSaida7seg[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX_4|HEX|rascSaida7seg[6]~6_combout\ = (!\MUX_INFO|MUX_OUT[16]~24_combout\ & (!\MUX_INFO|MUX_OUT[17]~26_combout\ & (!\MUX_INFO|MUX_OUT[19]~25_combout\ $ (\MUX_INFO|MUX_OUT[18]~27_combout\)))) # (\MUX_INFO|MUX_OUT[16]~24_combout\ & 
-- (!\MUX_INFO|MUX_OUT[19]~25_combout\ & (!\MUX_INFO|MUX_OUT[17]~26_combout\ $ (\MUX_INFO|MUX_OUT[18]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000100100110000000010010011000000001001001100000000100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_INFO|ALT_INV_MUX_OUT[16]~24_combout\,
	datab => \MUX_INFO|ALT_INV_MUX_OUT[19]~25_combout\,
	datac => \MUX_INFO|ALT_INV_MUX_OUT[17]~26_combout\,
	datad => \MUX_INFO|ALT_INV_MUX_OUT[18]~27_combout\,
	combout => \HEX_4|HEX|rascSaida7seg[6]~6_combout\);

\MUX_INFO|MUX_OUT[20]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_INFO|MUX_OUT[20]~28_combout\ = ( \ID_EX|DOUT\(161) & ( \BLOCO_IF|PC_REG|DOUT\(20) & ( (!\SW[1]~input_o\) # ((!\SW[0]~input_o\ & (\BLOCO_EX|ULA1|ULA21|MuxOperacao|MUX_OUT[0]~0_combout\)) # (\SW[0]~input_o\ & 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[20]~28_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(161) & ( \BLOCO_IF|PC_REG|DOUT\(20) & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\BLOCO_EX|ULA1|ULA21|MuxOperacao|MUX_OUT[0]~0_combout\)))) # (\SW[0]~input_o\ & 
-- (\SW[1]~input_o\ & ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[20]~28_combout\)))) ) ) ) # ( \ID_EX|DOUT\(161) & ( !\BLOCO_IF|PC_REG|DOUT\(20) & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & (\BLOCO_EX|ULA1|ULA21|MuxOperacao|MUX_OUT[0]~0_combout\))) # (\SW[0]~input_o\ & 
-- ((!\SW[1]~input_o\) # ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[20]~28_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(161) & ( !\BLOCO_IF|PC_REG|DOUT\(20) & ( (\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\BLOCO_EX|ULA1|ULA21|MuxOperacao|MUX_OUT[0]~0_combout\)) # (\SW[0]~input_o\ 
-- & ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[20]~28_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \BLOCO_EX|ULA1|ULA21|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[20]~28_combout\,
	datae => \ID_EX|ALT_INV_DOUT\(161),
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(20),
	combout => \MUX_INFO|MUX_OUT[20]~28_combout\);

\MUX_INFO|MUX_OUT[23]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_INFO|MUX_OUT[23]~29_combout\ = ( \ID_EX|DOUT\(164) & ( \BLOCO_IF|PC_REG|DOUT\(23) & ( (!\SW[1]~input_o\) # ((!\SW[0]~input_o\ & (\BLOCO_EX|ULA1|ULA24|MuxOperacao|MUX_OUT[0]~0_combout\)) # (\SW[0]~input_o\ & 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[23]~29_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(164) & ( \BLOCO_IF|PC_REG|DOUT\(23) & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\BLOCO_EX|ULA1|ULA24|MuxOperacao|MUX_OUT[0]~0_combout\)))) # (\SW[0]~input_o\ & 
-- (\SW[1]~input_o\ & ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[23]~29_combout\)))) ) ) ) # ( \ID_EX|DOUT\(164) & ( !\BLOCO_IF|PC_REG|DOUT\(23) & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & (\BLOCO_EX|ULA1|ULA24|MuxOperacao|MUX_OUT[0]~0_combout\))) # (\SW[0]~input_o\ & 
-- ((!\SW[1]~input_o\) # ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[23]~29_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(164) & ( !\BLOCO_IF|PC_REG|DOUT\(23) & ( (\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\BLOCO_EX|ULA1|ULA24|MuxOperacao|MUX_OUT[0]~0_combout\)) # (\SW[0]~input_o\ 
-- & ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[23]~29_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \BLOCO_EX|ULA1|ULA24|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[23]~29_combout\,
	datae => \ID_EX|ALT_INV_DOUT\(164),
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(23),
	combout => \MUX_INFO|MUX_OUT[23]~29_combout\);

\MUX_INFO|MUX_OUT[21]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_INFO|MUX_OUT[21]~30_combout\ = ( \ID_EX|DOUT\(162) & ( \BLOCO_IF|PC_REG|DOUT\(21) & ( (!\SW[1]~input_o\) # ((!\SW[0]~input_o\ & (\BLOCO_EX|ULA1|ULA22|MuxOperacao|MUX_OUT[0]~0_combout\)) # (\SW[0]~input_o\ & 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[21]~30_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(162) & ( \BLOCO_IF|PC_REG|DOUT\(21) & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\BLOCO_EX|ULA1|ULA22|MuxOperacao|MUX_OUT[0]~0_combout\)))) # (\SW[0]~input_o\ & 
-- (\SW[1]~input_o\ & ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[21]~30_combout\)))) ) ) ) # ( \ID_EX|DOUT\(162) & ( !\BLOCO_IF|PC_REG|DOUT\(21) & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & (\BLOCO_EX|ULA1|ULA22|MuxOperacao|MUX_OUT[0]~0_combout\))) # (\SW[0]~input_o\ & 
-- ((!\SW[1]~input_o\) # ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[21]~30_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(162) & ( !\BLOCO_IF|PC_REG|DOUT\(21) & ( (\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\BLOCO_EX|ULA1|ULA22|MuxOperacao|MUX_OUT[0]~0_combout\)) # (\SW[0]~input_o\ 
-- & ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[21]~30_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \BLOCO_EX|ULA1|ULA22|MuxOperacao|ALT_INV_MUX_OUT[0]~0_combout\,
	datad => \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[21]~30_combout\,
	datae => \ID_EX|ALT_INV_DOUT\(162),
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(21),
	combout => \MUX_INFO|MUX_OUT[21]~30_combout\);

\MUX_INFO|MUX_OUT[22]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \MUX_INFO|MUX_OUT[22]~31_combout\ = ( \ID_EX|DOUT\(163) & ( \BLOCO_IF|PC_REG|DOUT\(22) & ( (!\SW[1]~input_o\) # ((!\SW[0]~input_o\ & (\BLOCO_EX|ULA1|ULA23|MuxOperacao|MUX_OUT[0]~1_combout\)) # (\SW[0]~input_o\ & 
-- ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[22]~31_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(163) & ( \BLOCO_IF|PC_REG|DOUT\(22) & ( (!\SW[0]~input_o\ & ((!\SW[1]~input_o\) # ((\BLOCO_EX|ULA1|ULA23|MuxOperacao|MUX_OUT[0]~1_combout\)))) # (\SW[0]~input_o\ & 
-- (\SW[1]~input_o\ & ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[22]~31_combout\)))) ) ) ) # ( \ID_EX|DOUT\(163) & ( !\BLOCO_IF|PC_REG|DOUT\(22) & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & (\BLOCO_EX|ULA1|ULA23|MuxOperacao|MUX_OUT[0]~1_combout\))) # (\SW[0]~input_o\ & 
-- ((!\SW[1]~input_o\) # ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[22]~31_combout\)))) ) ) ) # ( !\ID_EX|DOUT\(163) & ( !\BLOCO_IF|PC_REG|DOUT\(22) & ( (\SW[1]~input_o\ & ((!\SW[0]~input_o\ & (\BLOCO_EX|ULA1|ULA23|MuxOperacao|MUX_OUT[0]~1_combout\)) # (\SW[0]~input_o\ 
-- & ((\BLOCO_WB|MUX_ULA_MEM|MUX_OUT[22]~31_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \BLOCO_EX|ULA1|ULA23|MuxOperacao|ALT_INV_MUX_OUT[0]~1_combout\,
	datad => \BLOCO_WB|MUX_ULA_MEM|ALT_INV_MUX_OUT[22]~31_combout\,
	datae => \ID_EX|ALT_INV_DOUT\(163),
	dataf => \BLOCO_IF|PC_REG|ALT_INV_DOUT\(22),
	combout => \MUX_INFO|MUX_OUT[22]~31_combout\);

\HEX_5|HEX|rascSaida7seg[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX_5|HEX|rascSaida7seg[0]~0_combout\ = (!\MUX_INFO|MUX_OUT[23]~29_combout\ & (!\MUX_INFO|MUX_OUT[21]~30_combout\ & (!\MUX_INFO|MUX_OUT[20]~28_combout\ $ (!\MUX_INFO|MUX_OUT[22]~31_combout\)))) # (\MUX_INFO|MUX_OUT[23]~29_combout\ & 
-- (\MUX_INFO|MUX_OUT[20]~28_combout\ & (!\MUX_INFO|MUX_OUT[21]~30_combout\ $ (!\MUX_INFO|MUX_OUT[22]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000110010000010000011001000001000001100100000100000110010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_INFO|ALT_INV_MUX_OUT[20]~28_combout\,
	datab => \MUX_INFO|ALT_INV_MUX_OUT[23]~29_combout\,
	datac => \MUX_INFO|ALT_INV_MUX_OUT[21]~30_combout\,
	datad => \MUX_INFO|ALT_INV_MUX_OUT[22]~31_combout\,
	combout => \HEX_5|HEX|rascSaida7seg[0]~0_combout\);

\HEX_5|HEX|rascSaida7seg[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX_5|HEX|rascSaida7seg[1]~1_combout\ = (!\MUX_INFO|MUX_OUT[23]~29_combout\ & (\MUX_INFO|MUX_OUT[22]~31_combout\ & (!\MUX_INFO|MUX_OUT[20]~28_combout\ $ (!\MUX_INFO|MUX_OUT[21]~30_combout\)))) # (\MUX_INFO|MUX_OUT[23]~29_combout\ & 
-- ((!\MUX_INFO|MUX_OUT[20]~28_combout\ & ((\MUX_INFO|MUX_OUT[22]~31_combout\))) # (\MUX_INFO|MUX_OUT[20]~28_combout\ & (\MUX_INFO|MUX_OUT[21]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101101011000000010110101100000001011010110000000101101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_INFO|ALT_INV_MUX_OUT[20]~28_combout\,
	datab => \MUX_INFO|ALT_INV_MUX_OUT[23]~29_combout\,
	datac => \MUX_INFO|ALT_INV_MUX_OUT[21]~30_combout\,
	datad => \MUX_INFO|ALT_INV_MUX_OUT[22]~31_combout\,
	combout => \HEX_5|HEX|rascSaida7seg[1]~1_combout\);

\HEX_5|HEX|rascSaida7seg[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX_5|HEX|rascSaida7seg[2]~2_combout\ = (!\MUX_INFO|MUX_OUT[23]~29_combout\ & (!\MUX_INFO|MUX_OUT[20]~28_combout\ & (\MUX_INFO|MUX_OUT[21]~30_combout\ & !\MUX_INFO|MUX_OUT[22]~31_combout\))) # (\MUX_INFO|MUX_OUT[23]~29_combout\ & 
-- (\MUX_INFO|MUX_OUT[22]~31_combout\ & ((!\MUX_INFO|MUX_OUT[20]~28_combout\) # (\MUX_INFO|MUX_OUT[21]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000100011000010000010001100001000001000110000100000100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_INFO|ALT_INV_MUX_OUT[20]~28_combout\,
	datab => \MUX_INFO|ALT_INV_MUX_OUT[23]~29_combout\,
	datac => \MUX_INFO|ALT_INV_MUX_OUT[21]~30_combout\,
	datad => \MUX_INFO|ALT_INV_MUX_OUT[22]~31_combout\,
	combout => \HEX_5|HEX|rascSaida7seg[2]~2_combout\);

\HEX_5|HEX|rascSaida7seg[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX_5|HEX|rascSaida7seg[3]~3_combout\ = (!\MUX_INFO|MUX_OUT[21]~30_combout\ & (!\MUX_INFO|MUX_OUT[23]~29_combout\ & (!\MUX_INFO|MUX_OUT[20]~28_combout\ $ (!\MUX_INFO|MUX_OUT[22]~31_combout\)))) # (\MUX_INFO|MUX_OUT[21]~30_combout\ & 
-- ((!\MUX_INFO|MUX_OUT[20]~28_combout\ & (!\MUX_INFO|MUX_OUT[22]~31_combout\ & \MUX_INFO|MUX_OUT[23]~29_combout\)) # (\MUX_INFO|MUX_OUT[20]~28_combout\ & (\MUX_INFO|MUX_OUT[22]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100100100001010010010010000101001001001000010100100100100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_INFO|ALT_INV_MUX_OUT[20]~28_combout\,
	datab => \MUX_INFO|ALT_INV_MUX_OUT[21]~30_combout\,
	datac => \MUX_INFO|ALT_INV_MUX_OUT[22]~31_combout\,
	datad => \MUX_INFO|ALT_INV_MUX_OUT[23]~29_combout\,
	combout => \HEX_5|HEX|rascSaida7seg[3]~3_combout\);

\HEX_5|HEX|rascSaida7seg[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX_5|HEX|rascSaida7seg[4]~4_combout\ = (!\MUX_INFO|MUX_OUT[21]~30_combout\ & ((!\MUX_INFO|MUX_OUT[22]~31_combout\ & ((\MUX_INFO|MUX_OUT[20]~28_combout\))) # (\MUX_INFO|MUX_OUT[22]~31_combout\ & (!\MUX_INFO|MUX_OUT[23]~29_combout\)))) # 
-- (\MUX_INFO|MUX_OUT[21]~30_combout\ & (!\MUX_INFO|MUX_OUT[23]~29_combout\ & ((\MUX_INFO|MUX_OUT[20]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100011101010000010001110101000001000111010100000100011101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_INFO|ALT_INV_MUX_OUT[23]~29_combout\,
	datab => \MUX_INFO|ALT_INV_MUX_OUT[21]~30_combout\,
	datac => \MUX_INFO|ALT_INV_MUX_OUT[22]~31_combout\,
	datad => \MUX_INFO|ALT_INV_MUX_OUT[20]~28_combout\,
	combout => \HEX_5|HEX|rascSaida7seg[4]~4_combout\);

\HEX_5|HEX|rascSaida7seg[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX_5|HEX|rascSaida7seg[5]~5_combout\ = (!\MUX_INFO|MUX_OUT[20]~28_combout\ & (\MUX_INFO|MUX_OUT[21]~30_combout\ & (!\MUX_INFO|MUX_OUT[22]~31_combout\ & !\MUX_INFO|MUX_OUT[23]~29_combout\))) # (\MUX_INFO|MUX_OUT[20]~28_combout\ & 
-- (!\MUX_INFO|MUX_OUT[23]~29_combout\ $ (((!\MUX_INFO|MUX_OUT[21]~30_combout\ & \MUX_INFO|MUX_OUT[22]~31_combout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000100000100011100010000010001110001000001000111000100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_INFO|ALT_INV_MUX_OUT[20]~28_combout\,
	datab => \MUX_INFO|ALT_INV_MUX_OUT[21]~30_combout\,
	datac => \MUX_INFO|ALT_INV_MUX_OUT[22]~31_combout\,
	datad => \MUX_INFO|ALT_INV_MUX_OUT[23]~29_combout\,
	combout => \HEX_5|HEX|rascSaida7seg[5]~5_combout\);

\HEX_5|HEX|rascSaida7seg[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEX_5|HEX|rascSaida7seg[6]~6_combout\ = (!\MUX_INFO|MUX_OUT[20]~28_combout\ & (!\MUX_INFO|MUX_OUT[21]~30_combout\ & (!\MUX_INFO|MUX_OUT[23]~29_combout\ $ (\MUX_INFO|MUX_OUT[22]~31_combout\)))) # (\MUX_INFO|MUX_OUT[20]~28_combout\ & 
-- (!\MUX_INFO|MUX_OUT[23]~29_combout\ & (!\MUX_INFO|MUX_OUT[21]~30_combout\ $ (\MUX_INFO|MUX_OUT[22]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000100100110000000010010011000000001001001100000000100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MUX_INFO|ALT_INV_MUX_OUT[20]~28_combout\,
	datab => \MUX_INFO|ALT_INV_MUX_OUT[23]~29_combout\,
	datac => \MUX_INFO|ALT_INV_MUX_OUT[21]~30_combout\,
	datad => \MUX_INFO|ALT_INV_MUX_OUT[22]~31_combout\,
	combout => \HEX_5|HEX|rascSaida7seg[6]~6_combout\);

\BLOCO_ID|decoderOPCODE|Equal6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BLOCO_ID|decoderOPCODE|Equal6~1_combout\ = ( \IF_ID|DOUT\(26) & ( (!\IF_ID|DOUT\(31) & (!\IF_ID|DOUT\(29) & (\IF_ID|DOUT\(28) & !\IF_ID|DOUT\(27)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000000000000000000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID|ALT_INV_DOUT\(31),
	datab => \IF_ID|ALT_INV_DOUT\(29),
	datac => \IF_ID|ALT_INV_DOUT\(28),
	datad => \IF_ID|ALT_INV_DOUT\(27),
	datae => \IF_ID|ALT_INV_DOUT\(26),
	combout => \BLOCO_ID|decoderOPCODE|Equal6~1_combout\);

\ID_EX|DOUT[175]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|decoderOPCODE|Equal6~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(175));

\ID_EX|DOUT[179]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|decoderInstru1|OUTPUT[6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(179));

\ID_EX|DOUT[182]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|decoderInstru1|OUTPUT~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(182));

\ID_EX|DOUT[185]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|decoderInstru1|OUTPUT~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(185));

\ID_EX|DOUT[186]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \BLOCO_ID|decoderInstru1|OUTPUT[13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(186));

\ID_EX|DOUT[187]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \IF_ID|DOUT\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(187));

\ID_EX|DOUT[188]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \IF_ID|DOUT\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(188));

\ID_EX|DOUT[189]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \IF_ID|DOUT\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(189));

\ID_EX|DOUT[190]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \IF_ID|DOUT\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(190));

\ID_EX|DOUT[191]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \IF_ID|DOUT\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ID_EX|DOUT\(191));

\FPGA_RESET_N~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_FPGA_RESET_N,
	o => \FPGA_RESET_N~input_o\);

\KEY[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

\KEY[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

\KEY[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

\KEY[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(3),
	o => \KEY[3]~input_o\);

\SW[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

\SW[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

\SW[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

\SW[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

\SW[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

\SW[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(7),
	o => \SW[7]~input_o\);

\SW[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(8),
	o => \SW[8]~input_o\);

\SW[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(9),
	o => \SW[9]~input_o\);

ww_LEDR(0) <= \LEDR[0]~output_o\;

ww_LEDR(1) <= \LEDR[1]~output_o\;

ww_LEDR(2) <= \LEDR[2]~output_o\;

ww_LEDR(3) <= \LEDR[3]~output_o\;

ww_LEDR(4) <= \LEDR[4]~output_o\;

ww_LEDR(5) <= \LEDR[5]~output_o\;

ww_LEDR(6) <= \LEDR[6]~output_o\;

ww_LEDR(7) <= \LEDR[7]~output_o\;

ww_LEDR(8) <= \LEDR[8]~output_o\;

ww_LEDR(9) <= \LEDR[9]~output_o\;

ww_HEX0(0) <= \HEX0[0]~output_o\;

ww_HEX0(1) <= \HEX0[1]~output_o\;

ww_HEX0(2) <= \HEX0[2]~output_o\;

ww_HEX0(3) <= \HEX0[3]~output_o\;

ww_HEX0(4) <= \HEX0[4]~output_o\;

ww_HEX0(5) <= \HEX0[5]~output_o\;

ww_HEX0(6) <= \HEX0[6]~output_o\;

ww_HEX1(0) <= \HEX1[0]~output_o\;

ww_HEX1(1) <= \HEX1[1]~output_o\;

ww_HEX1(2) <= \HEX1[2]~output_o\;

ww_HEX1(3) <= \HEX1[3]~output_o\;

ww_HEX1(4) <= \HEX1[4]~output_o\;

ww_HEX1(5) <= \HEX1[5]~output_o\;

ww_HEX1(6) <= \HEX1[6]~output_o\;

ww_HEX2(0) <= \HEX2[0]~output_o\;

ww_HEX2(1) <= \HEX2[1]~output_o\;

ww_HEX2(2) <= \HEX2[2]~output_o\;

ww_HEX2(3) <= \HEX2[3]~output_o\;

ww_HEX2(4) <= \HEX2[4]~output_o\;

ww_HEX2(5) <= \HEX2[5]~output_o\;

ww_HEX2(6) <= \HEX2[6]~output_o\;

ww_HEX3(0) <= \HEX3[0]~output_o\;

ww_HEX3(1) <= \HEX3[1]~output_o\;

ww_HEX3(2) <= \HEX3[2]~output_o\;

ww_HEX3(3) <= \HEX3[3]~output_o\;

ww_HEX3(4) <= \HEX3[4]~output_o\;

ww_HEX3(5) <= \HEX3[5]~output_o\;

ww_HEX3(6) <= \HEX3[6]~output_o\;

ww_HEX4(0) <= \HEX4[0]~output_o\;

ww_HEX4(1) <= \HEX4[1]~output_o\;

ww_HEX4(2) <= \HEX4[2]~output_o\;

ww_HEX4(3) <= \HEX4[3]~output_o\;

ww_HEX4(4) <= \HEX4[4]~output_o\;

ww_HEX4(5) <= \HEX4[5]~output_o\;

ww_HEX4(6) <= \HEX4[6]~output_o\;

ww_HEX5(0) <= \HEX5[0]~output_o\;

ww_HEX5(1) <= \HEX5[1]~output_o\;

ww_HEX5(2) <= \HEX5[2]~output_o\;

ww_HEX5(3) <= \HEX5[3]~output_o\;

ww_HEX5(4) <= \HEX5[4]~output_o\;

ww_HEX5(5) <= \HEX5[5]~output_o\;

ww_HEX5(6) <= \HEX5[6]~output_o\;

ww_ULAA_OUT(0) <= \ULAA_OUT[0]~output_o\;

ww_ULAA_OUT(1) <= \ULAA_OUT[1]~output_o\;

ww_ULAA_OUT(2) <= \ULAA_OUT[2]~output_o\;

ww_ULAA_OUT(3) <= \ULAA_OUT[3]~output_o\;

ww_ULAA_OUT(4) <= \ULAA_OUT[4]~output_o\;

ww_ULAA_OUT(5) <= \ULAA_OUT[5]~output_o\;

ww_ULAA_OUT(6) <= \ULAA_OUT[6]~output_o\;

ww_ULAA_OUT(7) <= \ULAA_OUT[7]~output_o\;

ww_ULAA_OUT(8) <= \ULAA_OUT[8]~output_o\;

ww_ULAA_OUT(9) <= \ULAA_OUT[9]~output_o\;

ww_ULAA_OUT(10) <= \ULAA_OUT[10]~output_o\;

ww_ULAA_OUT(11) <= \ULAA_OUT[11]~output_o\;

ww_ULAA_OUT(12) <= \ULAA_OUT[12]~output_o\;

ww_ULAA_OUT(13) <= \ULAA_OUT[13]~output_o\;

ww_ULAA_OUT(14) <= \ULAA_OUT[14]~output_o\;

ww_ULAA_OUT(15) <= \ULAA_OUT[15]~output_o\;

ww_ULAA_OUT(16) <= \ULAA_OUT[16]~output_o\;

ww_ULAA_OUT(17) <= \ULAA_OUT[17]~output_o\;

ww_ULAA_OUT(18) <= \ULAA_OUT[18]~output_o\;

ww_ULAA_OUT(19) <= \ULAA_OUT[19]~output_o\;

ww_ULAA_OUT(20) <= \ULAA_OUT[20]~output_o\;

ww_ULAA_OUT(21) <= \ULAA_OUT[21]~output_o\;

ww_ULAA_OUT(22) <= \ULAA_OUT[22]~output_o\;

ww_ULAA_OUT(23) <= \ULAA_OUT[23]~output_o\;

ww_ULAA_OUT(24) <= \ULAA_OUT[24]~output_o\;

ww_ULAA_OUT(25) <= \ULAA_OUT[25]~output_o\;

ww_ULAA_OUT(26) <= \ULAA_OUT[26]~output_o\;

ww_ULAA_OUT(27) <= \ULAA_OUT[27]~output_o\;

ww_ULAA_OUT(28) <= \ULAA_OUT[28]~output_o\;

ww_ULAA_OUT(29) <= \ULAA_OUT[29]~output_o\;

ww_ULAA_OUT(30) <= \ULAA_OUT[30]~output_o\;

ww_ULAA_OUT(31) <= \ULAA_OUT[31]~output_o\;

ww_decoder_OUTT(0) <= \decoder_OUTT[0]~output_o\;

ww_decoder_OUTT(1) <= \decoder_OUTT[1]~output_o\;

ww_decoder_OUTT(2) <= \decoder_OUTT[2]~output_o\;

ww_decoder_OUTT(3) <= \decoder_OUTT[3]~output_o\;

ww_decoder_OUTT(4) <= \decoder_OUTT[4]~output_o\;

ww_decoder_OUTT(5) <= \decoder_OUTT[5]~output_o\;

ww_decoder_OUTT(6) <= \decoder_OUTT[6]~output_o\;

ww_decoder_OUTT(7) <= \decoder_OUTT[7]~output_o\;

ww_decoder_OUTT(8) <= \decoder_OUTT[8]~output_o\;

ww_decoder_OUTT(9) <= \decoder_OUTT[9]~output_o\;

ww_decoder_OUTT(10) <= \decoder_OUTT[10]~output_o\;

ww_decoder_OUTT(11) <= \decoder_OUTT[11]~output_o\;

ww_decoder_OUTT(12) <= \decoder_OUTT[12]~output_o\;

ww_decoder_OUTT(13) <= \decoder_OUTT[13]~output_o\;

ww_MEM_OUTT(0) <= \MEM_OUTT[0]~output_o\;

ww_MEM_OUTT(1) <= \MEM_OUTT[1]~output_o\;

ww_MEM_OUTT(2) <= \MEM_OUTT[2]~output_o\;

ww_MEM_OUTT(3) <= \MEM_OUTT[3]~output_o\;

ww_MEM_OUTT(4) <= \MEM_OUTT[4]~output_o\;

ww_MEM_OUTT(5) <= \MEM_OUTT[5]~output_o\;

ww_MEM_OUTT(6) <= \MEM_OUTT[6]~output_o\;

ww_MEM_OUTT(7) <= \MEM_OUTT[7]~output_o\;

ww_MEM_OUTT(8) <= \MEM_OUTT[8]~output_o\;

ww_MEM_OUTT(9) <= \MEM_OUTT[9]~output_o\;

ww_MEM_OUTT(10) <= \MEM_OUTT[10]~output_o\;

ww_MEM_OUTT(11) <= \MEM_OUTT[11]~output_o\;

ww_MEM_OUTT(12) <= \MEM_OUTT[12]~output_o\;

ww_MEM_OUTT(13) <= \MEM_OUTT[13]~output_o\;

ww_MEM_OUTT(14) <= \MEM_OUTT[14]~output_o\;

ww_MEM_OUTT(15) <= \MEM_OUTT[15]~output_o\;

ww_MEM_OUTT(16) <= \MEM_OUTT[16]~output_o\;

ww_MEM_OUTT(17) <= \MEM_OUTT[17]~output_o\;

ww_MEM_OUTT(18) <= \MEM_OUTT[18]~output_o\;

ww_MEM_OUTT(19) <= \MEM_OUTT[19]~output_o\;

ww_MEM_OUTT(20) <= \MEM_OUTT[20]~output_o\;

ww_MEM_OUTT(21) <= \MEM_OUTT[21]~output_o\;

ww_MEM_OUTT(22) <= \MEM_OUTT[22]~output_o\;

ww_MEM_OUTT(23) <= \MEM_OUTT[23]~output_o\;

ww_MEM_OUTT(24) <= \MEM_OUTT[24]~output_o\;

ww_MEM_OUTT(25) <= \MEM_OUTT[25]~output_o\;

ww_MEM_OUTT(26) <= \MEM_OUTT[26]~output_o\;

ww_MEM_OUTT(27) <= \MEM_OUTT[27]~output_o\;

ww_MEM_OUTT(28) <= \MEM_OUTT[28]~output_o\;

ww_MEM_OUTT(29) <= \MEM_OUTT[29]~output_o\;

ww_MEM_OUTT(30) <= \MEM_OUTT[30]~output_o\;

ww_MEM_OUTT(31) <= \MEM_OUTT[31]~output_o\;

ww_RS_OUTT(0) <= \RS_OUTT[0]~output_o\;

ww_RS_OUTT(1) <= \RS_OUTT[1]~output_o\;

ww_RS_OUTT(2) <= \RS_OUTT[2]~output_o\;

ww_RS_OUTT(3) <= \RS_OUTT[3]~output_o\;

ww_RS_OUTT(4) <= \RS_OUTT[4]~output_o\;

ww_RS_OUTT(5) <= \RS_OUTT[5]~output_o\;

ww_RS_OUTT(6) <= \RS_OUTT[6]~output_o\;

ww_RS_OUTT(7) <= \RS_OUTT[7]~output_o\;

ww_RS_OUTT(8) <= \RS_OUTT[8]~output_o\;

ww_RS_OUTT(9) <= \RS_OUTT[9]~output_o\;

ww_RS_OUTT(10) <= \RS_OUTT[10]~output_o\;

ww_RS_OUTT(11) <= \RS_OUTT[11]~output_o\;

ww_RS_OUTT(12) <= \RS_OUTT[12]~output_o\;

ww_RS_OUTT(13) <= \RS_OUTT[13]~output_o\;

ww_RS_OUTT(14) <= \RS_OUTT[14]~output_o\;

ww_RS_OUTT(15) <= \RS_OUTT[15]~output_o\;

ww_RS_OUTT(16) <= \RS_OUTT[16]~output_o\;

ww_RS_OUTT(17) <= \RS_OUTT[17]~output_o\;

ww_RS_OUTT(18) <= \RS_OUTT[18]~output_o\;

ww_RS_OUTT(19) <= \RS_OUTT[19]~output_o\;

ww_RS_OUTT(20) <= \RS_OUTT[20]~output_o\;

ww_RS_OUTT(21) <= \RS_OUTT[21]~output_o\;

ww_RS_OUTT(22) <= \RS_OUTT[22]~output_o\;

ww_RS_OUTT(23) <= \RS_OUTT[23]~output_o\;

ww_RS_OUTT(24) <= \RS_OUTT[24]~output_o\;

ww_RS_OUTT(25) <= \RS_OUTT[25]~output_o\;

ww_RS_OUTT(26) <= \RS_OUTT[26]~output_o\;

ww_RS_OUTT(27) <= \RS_OUTT[27]~output_o\;

ww_RS_OUTT(28) <= \RS_OUTT[28]~output_o\;

ww_RS_OUTT(29) <= \RS_OUTT[29]~output_o\;

ww_RS_OUTT(30) <= \RS_OUTT[30]~output_o\;

ww_RS_OUTT(31) <= \RS_OUTT[31]~output_o\;

ww_RT_OUTT(0) <= \RT_OUTT[0]~output_o\;

ww_RT_OUTT(1) <= \RT_OUTT[1]~output_o\;

ww_RT_OUTT(2) <= \RT_OUTT[2]~output_o\;

ww_RT_OUTT(3) <= \RT_OUTT[3]~output_o\;

ww_RT_OUTT(4) <= \RT_OUTT[4]~output_o\;

ww_RT_OUTT(5) <= \RT_OUTT[5]~output_o\;

ww_RT_OUTT(6) <= \RT_OUTT[6]~output_o\;

ww_RT_OUTT(7) <= \RT_OUTT[7]~output_o\;

ww_RT_OUTT(8) <= \RT_OUTT[8]~output_o\;

ww_RT_OUTT(9) <= \RT_OUTT[9]~output_o\;

ww_RT_OUTT(10) <= \RT_OUTT[10]~output_o\;

ww_RT_OUTT(11) <= \RT_OUTT[11]~output_o\;

ww_RT_OUTT(12) <= \RT_OUTT[12]~output_o\;

ww_RT_OUTT(13) <= \RT_OUTT[13]~output_o\;

ww_RT_OUTT(14) <= \RT_OUTT[14]~output_o\;

ww_RT_OUTT(15) <= \RT_OUTT[15]~output_o\;

ww_RT_OUTT(16) <= \RT_OUTT[16]~output_o\;

ww_RT_OUTT(17) <= \RT_OUTT[17]~output_o\;

ww_RT_OUTT(18) <= \RT_OUTT[18]~output_o\;

ww_RT_OUTT(19) <= \RT_OUTT[19]~output_o\;

ww_RT_OUTT(20) <= \RT_OUTT[20]~output_o\;

ww_RT_OUTT(21) <= \RT_OUTT[21]~output_o\;

ww_RT_OUTT(22) <= \RT_OUTT[22]~output_o\;

ww_RT_OUTT(23) <= \RT_OUTT[23]~output_o\;

ww_RT_OUTT(24) <= \RT_OUTT[24]~output_o\;

ww_RT_OUTT(25) <= \RT_OUTT[25]~output_o\;

ww_RT_OUTT(26) <= \RT_OUTT[26]~output_o\;

ww_RT_OUTT(27) <= \RT_OUTT[27]~output_o\;

ww_RT_OUTT(28) <= \RT_OUTT[28]~output_o\;

ww_RT_OUTT(29) <= \RT_OUTT[29]~output_o\;

ww_RT_OUTT(30) <= \RT_OUTT[30]~output_o\;

ww_RT_OUTT(31) <= \RT_OUTT[31]~output_o\;

ww_Rt_End(0) <= \Rt_End[0]~output_o\;

ww_Rt_End(1) <= \Rt_End[1]~output_o\;

ww_Rt_End(2) <= \Rt_End[2]~output_o\;

ww_Rt_End(3) <= \Rt_End[3]~output_o\;

ww_Rt_End(4) <= \Rt_End[4]~output_o\;

ww_Rd_End(0) <= \Rd_End[0]~output_o\;

ww_Rd_End(1) <= \Rd_End[1]~output_o\;

ww_Rd_End(2) <= \Rd_End[2]~output_o\;

ww_Rd_End(3) <= \Rd_End[3]~output_o\;

ww_Rd_End(4) <= \Rd_End[4]~output_o\;

ww_Rs_End(0) <= \Rs_End[0]~output_o\;

ww_Rs_End(1) <= \Rs_End[1]~output_o\;

ww_Rs_End(2) <= \Rs_End[2]~output_o\;

ww_Rs_End(3) <= \Rs_End[3]~output_o\;

ww_Rs_End(4) <= \Rs_End[4]~output_o\;

ww_PC_OUTT(0) <= \PC_OUTT[0]~output_o\;

ww_PC_OUTT(1) <= \PC_OUTT[1]~output_o\;

ww_PC_OUTT(2) <= \PC_OUTT[2]~output_o\;

ww_PC_OUTT(3) <= \PC_OUTT[3]~output_o\;

ww_PC_OUTT(4) <= \PC_OUTT[4]~output_o\;

ww_PC_OUTT(5) <= \PC_OUTT[5]~output_o\;

ww_PC_OUTT(6) <= \PC_OUTT[6]~output_o\;

ww_PC_OUTT(7) <= \PC_OUTT[7]~output_o\;

ww_PC_OUTT(8) <= \PC_OUTT[8]~output_o\;

ww_PC_OUTT(9) <= \PC_OUTT[9]~output_o\;

ww_PC_OUTT(10) <= \PC_OUTT[10]~output_o\;

ww_PC_OUTT(11) <= \PC_OUTT[11]~output_o\;

ww_PC_OUTT(12) <= \PC_OUTT[12]~output_o\;

ww_PC_OUTT(13) <= \PC_OUTT[13]~output_o\;

ww_PC_OUTT(14) <= \PC_OUTT[14]~output_o\;

ww_PC_OUTT(15) <= \PC_OUTT[15]~output_o\;

ww_PC_OUTT(16) <= \PC_OUTT[16]~output_o\;

ww_PC_OUTT(17) <= \PC_OUTT[17]~output_o\;

ww_PC_OUTT(18) <= \PC_OUTT[18]~output_o\;

ww_PC_OUTT(19) <= \PC_OUTT[19]~output_o\;

ww_PC_OUTT(20) <= \PC_OUTT[20]~output_o\;

ww_PC_OUTT(21) <= \PC_OUTT[21]~output_o\;

ww_PC_OUTT(22) <= \PC_OUTT[22]~output_o\;

ww_PC_OUTT(23) <= \PC_OUTT[23]~output_o\;

ww_PC_OUTT(24) <= \PC_OUTT[24]~output_o\;

ww_PC_OUTT(25) <= \PC_OUTT[25]~output_o\;

ww_PC_OUTT(26) <= \PC_OUTT[26]~output_o\;

ww_PC_OUTT(27) <= \PC_OUTT[27]~output_o\;

ww_PC_OUTT(28) <= \PC_OUTT[28]~output_o\;

ww_PC_OUTT(29) <= \PC_OUTT[29]~output_o\;

ww_PC_OUTT(30) <= \PC_OUTT[30]~output_o\;

ww_PC_OUTT(31) <= \PC_OUTT[31]~output_o\;

ww_imediato_OUT(0) <= \imediato_OUT[0]~output_o\;

ww_imediato_OUT(1) <= \imediato_OUT[1]~output_o\;

ww_imediato_OUT(2) <= \imediato_OUT[2]~output_o\;

ww_imediato_OUT(3) <= \imediato_OUT[3]~output_o\;

ww_imediato_OUT(4) <= \imediato_OUT[4]~output_o\;

ww_imediato_OUT(5) <= \imediato_OUT[5]~output_o\;

ww_imediato_OUT(6) <= \imediato_OUT[6]~output_o\;

ww_imediato_OUT(7) <= \imediato_OUT[7]~output_o\;

ww_imediato_OUT(8) <= \imediato_OUT[8]~output_o\;

ww_imediato_OUT(9) <= \imediato_OUT[9]~output_o\;

ww_imediato_OUT(10) <= \imediato_OUT[10]~output_o\;

ww_imediato_OUT(11) <= \imediato_OUT[11]~output_o\;

ww_imediato_OUT(12) <= \imediato_OUT[12]~output_o\;

ww_imediato_OUT(13) <= \imediato_OUT[13]~output_o\;

ww_imediato_OUT(14) <= \imediato_OUT[14]~output_o\;

ww_imediato_OUT(15) <= \imediato_OUT[15]~output_o\;

ww_imediato_OUT(16) <= \imediato_OUT[16]~output_o\;

ww_imediato_OUT(17) <= \imediato_OUT[17]~output_o\;

ww_imediato_OUT(18) <= \imediato_OUT[18]~output_o\;

ww_imediato_OUT(19) <= \imediato_OUT[19]~output_o\;

ww_imediato_OUT(20) <= \imediato_OUT[20]~output_o\;

ww_imediato_OUT(21) <= \imediato_OUT[21]~output_o\;

ww_imediato_OUT(22) <= \imediato_OUT[22]~output_o\;

ww_imediato_OUT(23) <= \imediato_OUT[23]~output_o\;

ww_imediato_OUT(24) <= \imediato_OUT[24]~output_o\;

ww_imediato_OUT(25) <= \imediato_OUT[25]~output_o\;

ww_imediato_OUT(26) <= \imediato_OUT[26]~output_o\;

ww_imediato_OUT(27) <= \imediato_OUT[27]~output_o\;

ww_imediato_OUT(28) <= \imediato_OUT[28]~output_o\;

ww_imediato_OUT(29) <= \imediato_OUT[29]~output_o\;

ww_imediato_OUT(30) <= \imediato_OUT[30]~output_o\;

ww_imediato_OUT(31) <= \imediato_OUT[31]~output_o\;

ww_operacao(0) <= \operacao[0]~output_o\;

ww_operacao(1) <= \operacao[1]~output_o\;

ww_operacao(2) <= \operacao[2]~output_o\;

ww_flagEqual <= \flagEqual~output_o\;

ww_mux_BEQ_BNE <= \mux_BEQ_BNE~output_o\;

ww_escrita_WB(0) <= \escrita_WB[0]~output_o\;

ww_escrita_WB(1) <= \escrita_WB[1]~output_o\;

ww_escrita_WB(2) <= \escrita_WB[2]~output_o\;

ww_escrita_WB(3) <= \escrita_WB[3]~output_o\;

ww_escrita_WB(4) <= \escrita_WB[4]~output_o\;

ww_escrita_WB(5) <= \escrita_WB[5]~output_o\;

ww_escrita_WB(6) <= \escrita_WB[6]~output_o\;

ww_escrita_WB(7) <= \escrita_WB[7]~output_o\;

ww_escrita_WB(8) <= \escrita_WB[8]~output_o\;

ww_escrita_WB(9) <= \escrita_WB[9]~output_o\;

ww_escrita_WB(10) <= \escrita_WB[10]~output_o\;

ww_escrita_WB(11) <= \escrita_WB[11]~output_o\;

ww_escrita_WB(12) <= \escrita_WB[12]~output_o\;

ww_escrita_WB(13) <= \escrita_WB[13]~output_o\;

ww_escrita_WB(14) <= \escrita_WB[14]~output_o\;

ww_escrita_WB(15) <= \escrita_WB[15]~output_o\;

ww_escrita_WB(16) <= \escrita_WB[16]~output_o\;

ww_escrita_WB(17) <= \escrita_WB[17]~output_o\;

ww_escrita_WB(18) <= \escrita_WB[18]~output_o\;

ww_escrita_WB(19) <= \escrita_WB[19]~output_o\;

ww_escrita_WB(20) <= \escrita_WB[20]~output_o\;

ww_escrita_WB(21) <= \escrita_WB[21]~output_o\;

ww_escrita_WB(22) <= \escrita_WB[22]~output_o\;

ww_escrita_WB(23) <= \escrita_WB[23]~output_o\;

ww_escrita_WB(24) <= \escrita_WB[24]~output_o\;

ww_escrita_WB(25) <= \escrita_WB[25]~output_o\;

ww_escrita_WB(26) <= \escrita_WB[26]~output_o\;

ww_escrita_WB(27) <= \escrita_WB[27]~output_o\;

ww_escrita_WB(28) <= \escrita_WB[28]~output_o\;

ww_escrita_WB(29) <= \escrita_WB[29]~output_o\;

ww_escrita_WB(30) <= \escrita_WB[30]~output_o\;

ww_escrita_WB(31) <= \escrita_WB[31]~output_o\;

ww_destino_end(0) <= \destino_end[0]~output_o\;

ww_destino_end(1) <= \destino_end[1]~output_o\;

ww_destino_end(2) <= \destino_end[2]~output_o\;

ww_destino_end(3) <= \destino_end[3]~output_o\;

ww_destino_end(4) <= \destino_end[4]~output_o\;

ww_habEscritaReg <= \habEscritaReg~output_o\;

ww_SOMADOR_CONSTANTE_MEM(0) <= \SOMADOR_CONSTANTE_MEM[0]~output_o\;

ww_SOMADOR_CONSTANTE_MEM(1) <= \SOMADOR_CONSTANTE_MEM[1]~output_o\;

ww_SOMADOR_CONSTANTE_MEM(2) <= \SOMADOR_CONSTANTE_MEM[2]~output_o\;

ww_SOMADOR_CONSTANTE_MEM(3) <= \SOMADOR_CONSTANTE_MEM[3]~output_o\;

ww_SOMADOR_CONSTANTE_MEM(4) <= \SOMADOR_CONSTANTE_MEM[4]~output_o\;

ww_SOMADOR_CONSTANTE_MEM(5) <= \SOMADOR_CONSTANTE_MEM[5]~output_o\;

ww_SOMADOR_CONSTANTE_MEM(6) <= \SOMADOR_CONSTANTE_MEM[6]~output_o\;

ww_SOMADOR_CONSTANTE_MEM(7) <= \SOMADOR_CONSTANTE_MEM[7]~output_o\;

ww_SOMADOR_CONSTANTE_MEM(8) <= \SOMADOR_CONSTANTE_MEM[8]~output_o\;

ww_SOMADOR_CONSTANTE_MEM(9) <= \SOMADOR_CONSTANTE_MEM[9]~output_o\;

ww_SOMADOR_CONSTANTE_MEM(10) <= \SOMADOR_CONSTANTE_MEM[10]~output_o\;

ww_SOMADOR_CONSTANTE_MEM(11) <= \SOMADOR_CONSTANTE_MEM[11]~output_o\;

ww_SOMADOR_CONSTANTE_MEM(12) <= \SOMADOR_CONSTANTE_MEM[12]~output_o\;

ww_SOMADOR_CONSTANTE_MEM(13) <= \SOMADOR_CONSTANTE_MEM[13]~output_o\;

ww_SOMADOR_CONSTANTE_MEM(14) <= \SOMADOR_CONSTANTE_MEM[14]~output_o\;

ww_SOMADOR_CONSTANTE_MEM(15) <= \SOMADOR_CONSTANTE_MEM[15]~output_o\;

ww_SOMADOR_CONSTANTE_MEM(16) <= \SOMADOR_CONSTANTE_MEM[16]~output_o\;

ww_SOMADOR_CONSTANTE_MEM(17) <= \SOMADOR_CONSTANTE_MEM[17]~output_o\;

ww_SOMADOR_CONSTANTE_MEM(18) <= \SOMADOR_CONSTANTE_MEM[18]~output_o\;

ww_SOMADOR_CONSTANTE_MEM(19) <= \SOMADOR_CONSTANTE_MEM[19]~output_o\;

ww_SOMADOR_CONSTANTE_MEM(20) <= \SOMADOR_CONSTANTE_MEM[20]~output_o\;

ww_SOMADOR_CONSTANTE_MEM(21) <= \SOMADOR_CONSTANTE_MEM[21]~output_o\;

ww_SOMADOR_CONSTANTE_MEM(22) <= \SOMADOR_CONSTANTE_MEM[22]~output_o\;

ww_SOMADOR_CONSTANTE_MEM(23) <= \SOMADOR_CONSTANTE_MEM[23]~output_o\;

ww_SOMADOR_CONSTANTE_MEM(24) <= \SOMADOR_CONSTANTE_MEM[24]~output_o\;

ww_SOMADOR_CONSTANTE_MEM(25) <= \SOMADOR_CONSTANTE_MEM[25]~output_o\;

ww_SOMADOR_CONSTANTE_MEM(26) <= \SOMADOR_CONSTANTE_MEM[26]~output_o\;

ww_SOMADOR_CONSTANTE_MEM(27) <= \SOMADOR_CONSTANTE_MEM[27]~output_o\;

ww_SOMADOR_CONSTANTE_MEM(28) <= \SOMADOR_CONSTANTE_MEM[28]~output_o\;

ww_SOMADOR_CONSTANTE_MEM(29) <= \SOMADOR_CONSTANTE_MEM[29]~output_o\;

ww_SOMADOR_CONSTANTE_MEM(30) <= \SOMADOR_CONSTANTE_MEM[30]~output_o\;

ww_SOMADOR_CONSTANTE_MEM(31) <= \SOMADOR_CONSTANTE_MEM[31]~output_o\;
END structure;


