{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734899398637 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734899398637 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 23 01:59:58 2024 " "Processing started: Mon Dec 23 01:59:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734899398637 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734899398637 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ESM -c ESM " "Command: quartus_map --read_settings_files=on --write_settings_files=off ESM -c ESM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734899398637 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1734899398920 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1734899398920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "esm.v 1 1 " "Found 1 design units, including 1 entities, in source file esm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ESM " "Found entity 1: ESM" {  } { { "ESM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734899406975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734899406975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "esm_core_ida.v 1 1 " "Found 1 design units, including 1 entities, in source file esm_core_ida.v" { { "Info" "ISGN_ENTITY_NAME" "1 ESM_core_IDA " "Found entity 1: ESM_core_IDA" {  } { { "ESM_core_IDA.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IDA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734899406991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734899406991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "esm_core_iim.v 1 1 " "Found 1 design units, including 1 entities, in source file esm_core_iim.v" { { "Info" "ISGN_ENTITY_NAME" "1 ESM_core_IIM " "Found entity 1: ESM_core_IIM" {  } { { "ESM_core_IIM.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734899406991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734899406991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "esm_core.v 1 1 " "Found 1 design units, including 1 entities, in source file esm_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 ESM_core " "Found entity 1: ESM_core" {  } { { "ESM_core.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734899406991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734899406991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irt.v 1 1 " "Found 1 design units, including 1 entities, in source file irt.v" { { "Info" "ISGN_ENTITY_NAME" "1 IRT " "Found entity 1: IRT" {  } { { "IRT.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/IRT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734899406991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734899406991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prng.v 1 1 " "Found 1 design units, including 1 entities, in source file prng.v" { { "Info" "ISGN_ENTITY_NAME" "1 PRNG " "Found entity 1: PRNG" {  } { { "PRNG.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/PRNG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734899406997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734899406997 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Instr_Buffer.v(21) " "Verilog HDL information at Instr_Buffer.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "Instr_Buffer.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/Instr_Buffer.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1734899406997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file instr_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instr_Buffer " "Found entity 1: Instr_Buffer" {  } { { "Instr_Buffer.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/Instr_Buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734899406997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734899406997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idt.v 1 1 " "Found 1 design units, including 1 entities, in source file idt.v" { { "Info" "ISGN_ENTITY_NAME" "1 IDT " "Found entity 1: IDT" {  } { { "IDT.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/IDT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734899406997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734899406997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "candidate_list.v 1 1 " "Found 1 design units, including 1 entities, in source file candidate_list.v" { { "Info" "ISGN_ENTITY_NAME" "1 candidate_list " "Found entity 1: candidate_list" {  } { { "candidate_list.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/candidate_list.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734899406997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734899406997 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mapping_table.v(16) " "Verilog HDL information at mapping_table.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "mapping_table.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/mapping_table.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1734899406997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mapping_table.v 1 1 " "Found 1 design units, including 1 entities, in source file mapping_table.v" { { "Info" "ISGN_ENTITY_NAME" "1 mapping_table " "Found entity 1: mapping_table" {  } { { "mapping_table.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/mapping_table.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734899406997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734899406997 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ESM " "Elaborating entity \"ESM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1734899407038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_Buffer Instr_Buffer:buffer " "Elaborating entity \"Instr_Buffer\" for hierarchy \"Instr_Buffer:buffer\"" {  } { { "ESM.v" "buffer" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734899407038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ESM_core ESM_core:core " "Elaborating entity \"ESM_core\" for hierarchy \"ESM_core:core\"" {  } { { "ESM.v" "core" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734899407054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ESM_core_IDA ESM_core:core\|ESM_core_IDA:IDA_core " "Elaborating entity \"ESM_core_IDA\" for hierarchy \"ESM_core:core\|ESM_core_IDA:IDA_core\"" {  } { { "ESM_core.v" "IDA_core" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734899407054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IRT ESM_core:core\|ESM_core_IDA:IDA_core\|IRT:irt " "Elaborating entity \"IRT\" for hierarchy \"ESM_core:core\|ESM_core_IDA:IDA_core\|IRT:irt\"" {  } { { "ESM_core_IDA.v" "irt" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IDA.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734899407054 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 IRT.v(47) " "Verilog HDL assignment warning at IRT.v(47): truncated value with size 32 to match size of target (16)" {  } { { "IRT.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/IRT.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734899407070 "|ESM|ESM_core:core|ESM_core_IDA:IDA_core|IRT:irt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IDT ESM_core:core\|ESM_core_IDA:IDA_core\|IDT:idt " "Elaborating entity \"IDT\" for hierarchy \"ESM_core:core\|ESM_core_IDA:IDA_core\|IDT:idt\"" {  } { { "ESM_core_IDA.v" "idt" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IDA.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734899407198 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 IDT.v(29) " "Verilog HDL assignment warning at IDT.v(29): truncated value with size 32 to match size of target (4)" {  } { { "IDT.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/IDT.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734899407198 "|ESM|ESM_core:core|ESM_core_IDA:IDA_core|IDT:idt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ESM_core_IIM ESM_core:core\|ESM_core_IIM:IIM_core " "Elaborating entity \"ESM_core_IIM\" for hierarchy \"ESM_core:core\|ESM_core_IIM:IIM_core\"" {  } { { "ESM_core.v" "IIM_core" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734899407229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "candidate_list ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list:c_list " "Elaborating entity \"candidate_list\" for hierarchy \"ESM_core:core\|ESM_core_IIM:IIM_core\|candidate_list:c_list\"" {  } { { "ESM_core_IIM.v" "c_list" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734899407229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mapping_table ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table:m_table " "Elaborating entity \"mapping_table\" for hierarchy \"ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table:m_table\"" {  } { { "ESM_core_IIM.v" "m_table" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/ESM_core_IIM.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734899407229 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mapping_table.v(23) " "Verilog HDL assignment warning at mapping_table.v(23): truncated value with size 32 to match size of target (4)" {  } { { "mapping_table.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/mapping_table.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734899407229 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core|mapping_table:m_table"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mapping_table.v(24) " "Verilog HDL assignment warning at mapping_table.v(24): truncated value with size 32 to match size of target (4)" {  } { { "mapping_table.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/mapping_table.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734899407229 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core|mapping_table:m_table"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mapping_table.v(40) " "Verilog HDL assignment warning at mapping_table.v(40): truncated value with size 32 to match size of target (4)" {  } { { "mapping_table.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/mapping_table.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734899407229 "|ESM|ESM_core:core|ESM_core_IIM:IIM_core|mapping_table:m_table"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PRNG ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table:m_table\|PRNG:random_num " "Elaborating entity \"PRNG\" for hierarchy \"ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table:m_table\|PRNG:random_num\"" {  } { { "mapping_table.v" "random_num" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/mapping_table.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734899407229 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table:m_table\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table:m_table\|Mod0\"" {  } { { "mapping_table.v" "Mod0" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/mapping_table.v" 40 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1734899409130 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1734899409130 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table:m_table\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table:m_table\|lpm_divide:Mod0\"" {  } { { "mapping_table.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/mapping_table.v" 40 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734899409161 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table:m_table\|lpm_divide:Mod0 " "Instantiated megafunction \"ESM_core:core\|ESM_core_IIM:IIM_core\|mapping_table:m_table\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734899409161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734899409161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734899409161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734899409161 ""}  } { { "mapping_table.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/mapping_table.v" 40 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734899409161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3bm " "Found entity 1: lpm_divide_3bm" {  } { { "db/lpm_divide_3bm.tdf" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/db/lpm_divide_3bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734899409208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734899409208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734899409208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734899409208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/db/alt_u_div_47f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734899409255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734899409255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734899409302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734899409302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734899409334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734899409334 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "PRNG.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/PRNG.v" 12 -1 0 } } { "IDT.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/IDT.v" 23 -1 0 } } { "IRT.v" "" { Text "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/IRT.v" 31 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1734899409632 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1734899409632 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1734899410668 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/output_files/ESM.map.smsg " "Generated suppressed messages file C:/Users/nawaz/OneDrive/Desktop/pdf/winter intern/ESM-module/quarturs/output_files/ESM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734899413935 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1734899414139 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734899414139 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4315 " "Implemented 4315 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1734899414415 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1734899414415 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4247 " "Implemented 4247 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1734899414415 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1734899414415 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734899414437 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 23 02:00:14 2024 " "Processing ended: Mon Dec 23 02:00:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734899414437 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734899414437 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734899414437 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734899414437 ""}
