===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.3543 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2732 ( 16.3%)    0.2732 ( 20.2%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    0.2101 ( 12.6%)    0.2101 ( 15.5%)    Parse modules
    0.0594 (  3.6%)    0.0594 (  4.4%)    Verify circuit
    1.2291 ( 73.5%)    0.9112 ( 67.3%)  'firrtl.circuit' Pipeline
    0.0388 (  2.3%)    0.0388 (  2.9%)    LowerFIRRTLAnnotations
    0.2003 ( 12.0%)    0.1170 (  8.6%)    'firrtl.module' Pipeline
    0.0814 (  4.9%)    0.0540 (  4.0%)      DropName
    0.1190 (  7.1%)    0.0630 (  4.6%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0069 (  0.4%)    0.0038 (  0.3%)    'firrtl.module' Pipeline
    0.0069 (  0.4%)    0.0038 (  0.3%)      LowerCHIRRTLPass
    0.0116 (  0.7%)    0.0116 (  0.9%)    InferWidths
    0.0314 (  1.9%)    0.0314 (  2.3%)    MemToRegOfVec
    0.0516 (  3.1%)    0.0516 (  3.8%)    InferResets
    0.0046 (  0.3%)    0.0046 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0083 (  0.5%)    0.0083 (  0.6%)    WireDFT
    0.0489 (  2.9%)    0.0266 (  2.0%)    'firrtl.module' Pipeline
    0.0489 (  2.9%)    0.0266 (  2.0%)      FlattenMemory
    0.1177 (  7.0%)    0.1177 (  8.7%)    LowerFIRRTLTypes
    0.0618 (  3.7%)    0.0332 (  2.4%)    'firrtl.module' Pipeline
    0.0600 (  3.6%)    0.0322 (  2.4%)      ExpandWhens
    0.0018 (  0.1%)    0.0010 (  0.1%)      SFCCompat
    0.0268 (  1.6%)    0.0268 (  2.0%)    Inliner
    0.0189 (  1.1%)    0.0189 (  1.4%)    'firrtl.module' Pipeline
    0.0189 (  1.1%)    0.0189 (  1.4%)      RandomizeRegisterInit
    0.0108 (  0.6%)    0.0108 (  0.8%)    CheckCombCycles
    0.0014 (  0.1%)    0.0014 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.1599 (  9.6%)    0.1599 ( 11.8%)    'firrtl.module' Pipeline
    0.1512 (  9.0%)    0.1512 ( 11.2%)      Canonicalizer
    0.0087 (  0.5%)    0.0087 (  0.6%)      InferReadWrite
    0.0037 (  0.2%)    0.0037 (  0.3%)    PrefixModules
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0272 (  1.6%)    0.0272 (  2.0%)    IMConstProp
    0.0010 (  0.1%)    0.0010 (  0.1%)    AddSeqMemPorts
    0.0010 (  0.1%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0097 (  0.6%)    0.0097 (  0.7%)    CreateSiFiveMetadata
    0.0005 (  0.0%)    0.0005 (  0.0%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    GrandCentral
    0.0009 (  0.1%)    0.0009 (  0.1%)    GrandCentralTaps
    0.0000 (  0.0%)    0.0000 (  0.0%)    GrandCentralSignalMappings
    0.0133 (  0.8%)    0.0133 (  1.0%)    SymbolDCE
    0.0010 (  0.1%)    0.0010 (  0.1%)    BlackBoxReader
    0.0010 (  0.1%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.1191 (  7.1%)    0.1191 (  8.8%)    'firrtl.module' Pipeline
    0.0077 (  0.5%)    0.0077 (  0.6%)      DropName
    0.1113 (  6.7%)    0.1113 (  8.2%)      Canonicalizer
    0.0142 (  0.8%)    0.0142 (  1.0%)    IMDeadCodeElim
    0.0010 (  0.1%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.0013 (  0.1%)    0.0013 (  0.1%)    ResolveTraces
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0064 (  0.4%)    0.0064 (  0.5%)    LowerXMR
    0.0007 (  0.0%)    0.0007 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0300 (  1.8%)    0.0300 (  2.2%)  LowerFIRRTLToHW
    0.0006 (  0.0%)    0.0006 (  0.0%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.0439 (  2.6%)    0.0439 (  3.2%)  'hw.module' Pipeline
    0.0089 (  0.5%)    0.0089 (  0.7%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0153 (  0.9%)    0.0153 (  1.1%)    Canonicalizer
    0.0056 (  0.3%)    0.0056 (  0.4%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0141 (  0.8%)    0.0141 (  1.0%)    LowerSeqFIRRTLToSV
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0363 (  2.2%)    0.0363 (  2.7%)  'hw.module' Pipeline
    0.0123 (  0.7%)    0.0123 (  0.9%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0115 (  0.7%)    0.0115 (  0.8%)    Canonicalizer
    0.0081 (  0.5%)    0.0081 (  0.6%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0044 (  0.3%)    0.0044 (  0.3%)    HWCleanup
    0.0068 (  0.4%)    0.0068 (  0.5%)  'hw.module' Pipeline
    0.0003 (  0.0%)    0.0003 (  0.0%)    HWLegalizeModules
    0.0065 (  0.4%)    0.0065 (  0.5%)    PrettifyVerilog
    0.0055 (  0.3%)    0.0055 (  0.4%)  StripDebugInfoWithPred
    0.0438 (  2.6%)    0.0438 (  3.2%)  ExportVerilog
    0.0132 (  0.8%)    0.0132 (  1.0%)  'builtin.module' Pipeline
    0.0124 (  0.7%)    0.0124 (  0.9%)    'hw.module' Pipeline
    0.0124 (  0.7%)    0.0124 (  0.9%)      PrepareForEmission
   -0.0119 ( -0.7%)   -0.0119 ( -0.9%)  Rest
    1.6722 (100.0%)    1.3543 (100.0%)  Total

{
  totalTime: 1.364,
  maxMemory: 70057984
}
