{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79982,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79997,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000177383,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000159983,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 2.42004e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000159983,
	"finish__design__instance__count__class:fill_cell": 1295,
	"finish__design__instance__area__class:fill_cell": 6128.38,
	"finish__design__instance__count__class:tap_cell": 180,
	"finish__design__instance__area__class:tap_cell": 225.216,
	"finish__design__instance__count__class:clock_buffer": 13,
	"finish__design__instance__area__class:clock_buffer": 262.752,
	"finish__design__instance__count__class:timing_repair_buffer": 10,
	"finish__design__instance__area__class:timing_repair_buffer": 77.5744,
	"finish__design__instance__count__class:inverter": 110,
	"finish__design__instance__area__class:inverter": 412.896,
	"finish__design__instance__count__class:clock_inverter": 3,
	"finish__design__instance__area__class:clock_inverter": 21.2704,
	"finish__design__instance__count__class:sequential_cell": 89,
	"finish__design__instance__area__class:sequential_cell": 2422.32,
	"finish__design__instance__count__class:multi_input_combinational_cell": 815,
	"finish__design__instance__area__class:multi_input_combinational_cell": 4276.6,
	"finish__design__instance__count": 2515,
	"finish__design__instance__area": 13827,
	"finish__timing__setup__tns": 0,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": 1.45758,
	"finish__timing__hold__ws": 0.420053,
	"finish__timing__fmax__clock:core_clock": 2.63295e+08,
	"finish__timing__fmax": 2.63295e+08,
	"finish__clock__skew__setup": 0.011905,
	"finish__clock__skew__hold": 0.011905,
	"finish__timing__drv__max_slew_limit": 0.549621,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.911251,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00117971,
	"finish__power__switching__total": 0.000440051,
	"finish__power__leakage__total": 3.46639e-09,
	"finish__power__total": 0.00161977,
	"finish__design__io": 36,
	"finish__design__die__area": 15081.1,
	"finish__design__core__area": 13827,
	"finish__design__instance__count": 1220,
	"finish__design__instance__area": 7698.63,
	"finish__design__instance__count__stdcell": 1220,
	"finish__design__instance__area__stdcell": 7698.63,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.556782,
	"finish__design__instance__utilization__stdcell": 0.556782,
	"finish__design__rows": 43,
	"finish__design__rows:unithd": 43,
	"finish__design__sites": 11051,
	"finish__design__sites:unithd": 11051,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0,
	"finish__flow__warnings__count:GUI-0076": 1,
	"finish__flow__warnings__type_count": 1
}