$date
	Tue Jun 18 14:10:00 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module clkgen_tb $end
$scope module cg $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 # clk_2 $end
$var wire 1 $ clk_1 $end
$var reg 2 % counter [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
x$
x#
x"
0!
$end
#2
1$
0#
b0 %
1"
#5
1!
#10
0!
#15
1!
#17
0"
#20
0!
#25
0$
b1 %
1!
#30
0!
#35
1#
b10 %
1!
#40
0!
#45
0#
b11 %
1!
#50
0!
#55
1$
b0 %
1!
#60
0!
#65
0$
b1 %
1!
#70
0!
#75
1#
b10 %
1!
#80
0!
#85
0#
b11 %
1!
#90
0!
#95
1$
b0 %
1!
#100
0!
#105
0$
b1 %
1!
#110
0!
#115
1#
b10 %
1!
#117
