// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
/**
 * Memory of 16K 16-bit registers.
 * If load is asserted, the value of the register selected by
 * address is set to in; Otherwise, the value does not change.
 * The value of the selected register is emitted by out.
 */
CHIP RAM16K {
    IN in[16], load, address[14];
    OUT out[16];

    PARTS:
    DMux4Way(in=load, sel=address[12..13], a=a, b=b, c=c, d=d);

    RAM4K(in=in, address=address[0..11], load=a, out=a1);
    RAM4K(in=in, address=address[0..11], load=b, out=b1);
    RAM4K(in=in, address=address[0..11], load=c, out=c1);
    RAM4K(in=in, address=address[0..11], load=d, out=d1);    

    Mux4Way16(a=a1, b=b1, c=c1, d=d1, sel=address[12..13], out=out);
}
