$date
	Wed Nov 25 21:56:56 2020
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module fulladder_tb $end
$var wire 1 ! sum $end
$var wire 1 " carry $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$scope module init $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 " carry $end
$var wire 1 % cin $end
$var wire 1 ! sum $end
$var wire 1 & x $end
$var wire 1 ' y $end
$var wire 1 ( z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10000
1!
1%
#20000
1&
0%
1$
#30000
1"
1(
0!
1%
#40000
0"
0(
1!
0%
0$
1#
#50000
1"
1(
0!
1%
#60000
0(
0&
1'
0%
1$
#70000
1!
1%
#90000
