{
  "module_name": "dma0_qm_regs.h",
  "hash_id": "993621da32f92e9ab6541a9934cb675271147b526c68135e5febf23095a5e665",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi/asic_reg/dma0_qm_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_DMA0_QM_REGS_H_\n#define ASIC_REG_DMA0_QM_REGS_H_\n\n \n\n#define mmDMA0_QM_GLBL_CFG0                                          0x508000\n\n#define mmDMA0_QM_GLBL_CFG1                                          0x508004\n\n#define mmDMA0_QM_GLBL_PROT                                          0x508008\n\n#define mmDMA0_QM_GLBL_ERR_CFG                                       0x50800C\n\n#define mmDMA0_QM_GLBL_SECURE_PROPS_0                                0x508010\n\n#define mmDMA0_QM_GLBL_SECURE_PROPS_1                                0x508014\n\n#define mmDMA0_QM_GLBL_SECURE_PROPS_2                                0x508018\n\n#define mmDMA0_QM_GLBL_SECURE_PROPS_3                                0x50801C\n\n#define mmDMA0_QM_GLBL_SECURE_PROPS_4                                0x508020\n\n#define mmDMA0_QM_GLBL_NON_SECURE_PROPS_0                            0x508024\n\n#define mmDMA0_QM_GLBL_NON_SECURE_PROPS_1                            0x508028\n\n#define mmDMA0_QM_GLBL_NON_SECURE_PROPS_2                            0x50802C\n\n#define mmDMA0_QM_GLBL_NON_SECURE_PROPS_3                            0x508030\n\n#define mmDMA0_QM_GLBL_NON_SECURE_PROPS_4                            0x508034\n\n#define mmDMA0_QM_GLBL_STS0                                          0x508038\n\n#define mmDMA0_QM_GLBL_STS1_0                                        0x508040\n\n#define mmDMA0_QM_GLBL_STS1_1                                        0x508044\n\n#define mmDMA0_QM_GLBL_STS1_2                                        0x508048\n\n#define mmDMA0_QM_GLBL_STS1_3                                        0x50804C\n\n#define mmDMA0_QM_GLBL_STS1_4                                        0x508050\n\n#define mmDMA0_QM_GLBL_MSG_EN_0                                      0x508054\n\n#define mmDMA0_QM_GLBL_MSG_EN_1                                      0x508058\n\n#define mmDMA0_QM_GLBL_MSG_EN_2                                      0x50805C\n\n#define mmDMA0_QM_GLBL_MSG_EN_3                                      0x508060\n\n#define mmDMA0_QM_GLBL_MSG_EN_4                                      0x508068\n\n#define mmDMA0_QM_PQ_BASE_LO_0                                       0x508070\n\n#define mmDMA0_QM_PQ_BASE_LO_1                                       0x508074\n\n#define mmDMA0_QM_PQ_BASE_LO_2                                       0x508078\n\n#define mmDMA0_QM_PQ_BASE_LO_3                                       0x50807C\n\n#define mmDMA0_QM_PQ_BASE_HI_0                                       0x508080\n\n#define mmDMA0_QM_PQ_BASE_HI_1                                       0x508084\n\n#define mmDMA0_QM_PQ_BASE_HI_2                                       0x508088\n\n#define mmDMA0_QM_PQ_BASE_HI_3                                       0x50808C\n\n#define mmDMA0_QM_PQ_SIZE_0                                          0x508090\n\n#define mmDMA0_QM_PQ_SIZE_1                                          0x508094\n\n#define mmDMA0_QM_PQ_SIZE_2                                          0x508098\n\n#define mmDMA0_QM_PQ_SIZE_3                                          0x50809C\n\n#define mmDMA0_QM_PQ_PI_0                                            0x5080A0\n\n#define mmDMA0_QM_PQ_PI_1                                            0x5080A4\n\n#define mmDMA0_QM_PQ_PI_2                                            0x5080A8\n\n#define mmDMA0_QM_PQ_PI_3                                            0x5080AC\n\n#define mmDMA0_QM_PQ_CI_0                                            0x5080B0\n\n#define mmDMA0_QM_PQ_CI_1                                            0x5080B4\n\n#define mmDMA0_QM_PQ_CI_2                                            0x5080B8\n\n#define mmDMA0_QM_PQ_CI_3                                            0x5080BC\n\n#define mmDMA0_QM_PQ_CFG0_0                                          0x5080C0\n\n#define mmDMA0_QM_PQ_CFG0_1                                          0x5080C4\n\n#define mmDMA0_QM_PQ_CFG0_2                                          0x5080C8\n\n#define mmDMA0_QM_PQ_CFG0_3                                          0x5080CC\n\n#define mmDMA0_QM_PQ_CFG1_0                                          0x5080D0\n\n#define mmDMA0_QM_PQ_CFG1_1                                          0x5080D4\n\n#define mmDMA0_QM_PQ_CFG1_2                                          0x5080D8\n\n#define mmDMA0_QM_PQ_CFG1_3                                          0x5080DC\n\n#define mmDMA0_QM_PQ_ARUSER_31_11_0                                  0x5080E0\n\n#define mmDMA0_QM_PQ_ARUSER_31_11_1                                  0x5080E4\n\n#define mmDMA0_QM_PQ_ARUSER_31_11_2                                  0x5080E8\n\n#define mmDMA0_QM_PQ_ARUSER_31_11_3                                  0x5080EC\n\n#define mmDMA0_QM_PQ_STS0_0                                          0x5080F0\n\n#define mmDMA0_QM_PQ_STS0_1                                          0x5080F4\n\n#define mmDMA0_QM_PQ_STS0_2                                          0x5080F8\n\n#define mmDMA0_QM_PQ_STS0_3                                          0x5080FC\n\n#define mmDMA0_QM_PQ_STS1_0                                          0x508100\n\n#define mmDMA0_QM_PQ_STS1_1                                          0x508104\n\n#define mmDMA0_QM_PQ_STS1_2                                          0x508108\n\n#define mmDMA0_QM_PQ_STS1_3                                          0x50810C\n\n#define mmDMA0_QM_CQ_CFG0_0                                          0x508110\n\n#define mmDMA0_QM_CQ_CFG0_1                                          0x508114\n\n#define mmDMA0_QM_CQ_CFG0_2                                          0x508118\n\n#define mmDMA0_QM_CQ_CFG0_3                                          0x50811C\n\n#define mmDMA0_QM_CQ_CFG0_4                                          0x508120\n\n#define mmDMA0_QM_CQ_CFG1_0                                          0x508124\n\n#define mmDMA0_QM_CQ_CFG1_1                                          0x508128\n\n#define mmDMA0_QM_CQ_CFG1_2                                          0x50812C\n\n#define mmDMA0_QM_CQ_CFG1_3                                          0x508130\n\n#define mmDMA0_QM_CQ_CFG1_4                                          0x508134\n\n#define mmDMA0_QM_CQ_ARUSER_31_11_0                                  0x508138\n\n#define mmDMA0_QM_CQ_ARUSER_31_11_1                                  0x50813C\n\n#define mmDMA0_QM_CQ_ARUSER_31_11_2                                  0x508140\n\n#define mmDMA0_QM_CQ_ARUSER_31_11_3                                  0x508144\n\n#define mmDMA0_QM_CQ_ARUSER_31_11_4                                  0x508148\n\n#define mmDMA0_QM_CQ_STS0_0                                          0x50814C\n\n#define mmDMA0_QM_CQ_STS0_1                                          0x508150\n\n#define mmDMA0_QM_CQ_STS0_2                                          0x508154\n\n#define mmDMA0_QM_CQ_STS0_3                                          0x508158\n\n#define mmDMA0_QM_CQ_STS0_4                                          0x50815C\n\n#define mmDMA0_QM_CQ_STS1_0                                          0x508160\n\n#define mmDMA0_QM_CQ_STS1_1                                          0x508164\n\n#define mmDMA0_QM_CQ_STS1_2                                          0x508168\n\n#define mmDMA0_QM_CQ_STS1_3                                          0x50816C\n\n#define mmDMA0_QM_CQ_STS1_4                                          0x508170\n\n#define mmDMA0_QM_CQ_PTR_LO_0                                        0x508174\n\n#define mmDMA0_QM_CQ_PTR_HI_0                                        0x508178\n\n#define mmDMA0_QM_CQ_TSIZE_0                                         0x50817C\n\n#define mmDMA0_QM_CQ_CTL_0                                           0x508180\n\n#define mmDMA0_QM_CQ_PTR_LO_1                                        0x508184\n\n#define mmDMA0_QM_CQ_PTR_HI_1                                        0x508188\n\n#define mmDMA0_QM_CQ_TSIZE_1                                         0x50818C\n\n#define mmDMA0_QM_CQ_CTL_1                                           0x508190\n\n#define mmDMA0_QM_CQ_PTR_LO_2                                        0x508194\n\n#define mmDMA0_QM_CQ_PTR_HI_2                                        0x508198\n\n#define mmDMA0_QM_CQ_TSIZE_2                                         0x50819C\n\n#define mmDMA0_QM_CQ_CTL_2                                           0x5081A0\n\n#define mmDMA0_QM_CQ_PTR_LO_3                                        0x5081A4\n\n#define mmDMA0_QM_CQ_PTR_HI_3                                        0x5081A8\n\n#define mmDMA0_QM_CQ_TSIZE_3                                         0x5081AC\n\n#define mmDMA0_QM_CQ_CTL_3                                           0x5081B0\n\n#define mmDMA0_QM_CQ_PTR_LO_4                                        0x5081B4\n\n#define mmDMA0_QM_CQ_PTR_HI_4                                        0x5081B8\n\n#define mmDMA0_QM_CQ_TSIZE_4                                         0x5081BC\n\n#define mmDMA0_QM_CQ_CTL_4                                           0x5081C0\n\n#define mmDMA0_QM_CQ_PTR_LO_STS_0                                    0x5081C4\n\n#define mmDMA0_QM_CQ_PTR_LO_STS_1                                    0x5081C8\n\n#define mmDMA0_QM_CQ_PTR_LO_STS_2                                    0x5081CC\n\n#define mmDMA0_QM_CQ_PTR_LO_STS_3                                    0x5081D0\n\n#define mmDMA0_QM_CQ_PTR_LO_STS_4                                    0x5081D4\n\n#define mmDMA0_QM_CQ_PTR_HI_STS_0                                    0x5081D8\n\n#define mmDMA0_QM_CQ_PTR_HI_STS_1                                    0x5081DC\n\n#define mmDMA0_QM_CQ_PTR_HI_STS_2                                    0x5081E0\n\n#define mmDMA0_QM_CQ_PTR_HI_STS_3                                    0x5081E4\n\n#define mmDMA0_QM_CQ_PTR_HI_STS_4                                    0x5081E8\n\n#define mmDMA0_QM_CQ_TSIZE_STS_0                                     0x5081EC\n\n#define mmDMA0_QM_CQ_TSIZE_STS_1                                     0x5081F0\n\n#define mmDMA0_QM_CQ_TSIZE_STS_2                                     0x5081F4\n\n#define mmDMA0_QM_CQ_TSIZE_STS_3                                     0x5081F8\n\n#define mmDMA0_QM_CQ_TSIZE_STS_4                                     0x5081FC\n\n#define mmDMA0_QM_CQ_CTL_STS_0                                       0x508200\n\n#define mmDMA0_QM_CQ_CTL_STS_1                                       0x508204\n\n#define mmDMA0_QM_CQ_CTL_STS_2                                       0x508208\n\n#define mmDMA0_QM_CQ_CTL_STS_3                                       0x50820C\n\n#define mmDMA0_QM_CQ_CTL_STS_4                                       0x508210\n\n#define mmDMA0_QM_CQ_IFIFO_CNT_0                                     0x508214\n\n#define mmDMA0_QM_CQ_IFIFO_CNT_1                                     0x508218\n\n#define mmDMA0_QM_CQ_IFIFO_CNT_2                                     0x50821C\n\n#define mmDMA0_QM_CQ_IFIFO_CNT_3                                     0x508220\n\n#define mmDMA0_QM_CQ_IFIFO_CNT_4                                     0x508224\n\n#define mmDMA0_QM_CP_MSG_BASE0_ADDR_LO_0                             0x508228\n\n#define mmDMA0_QM_CP_MSG_BASE0_ADDR_LO_1                             0x50822C\n\n#define mmDMA0_QM_CP_MSG_BASE0_ADDR_LO_2                             0x508230\n\n#define mmDMA0_QM_CP_MSG_BASE0_ADDR_LO_3                             0x508234\n\n#define mmDMA0_QM_CP_MSG_BASE0_ADDR_LO_4                             0x508238\n\n#define mmDMA0_QM_CP_MSG_BASE0_ADDR_HI_0                             0x50823C\n\n#define mmDMA0_QM_CP_MSG_BASE0_ADDR_HI_1                             0x508240\n\n#define mmDMA0_QM_CP_MSG_BASE0_ADDR_HI_2                             0x508244\n\n#define mmDMA0_QM_CP_MSG_BASE0_ADDR_HI_3                             0x508248\n\n#define mmDMA0_QM_CP_MSG_BASE0_ADDR_HI_4                             0x50824C\n\n#define mmDMA0_QM_CP_MSG_BASE1_ADDR_LO_0                             0x508250\n\n#define mmDMA0_QM_CP_MSG_BASE1_ADDR_LO_1                             0x508254\n\n#define mmDMA0_QM_CP_MSG_BASE1_ADDR_LO_2                             0x508258\n\n#define mmDMA0_QM_CP_MSG_BASE1_ADDR_LO_3                             0x50825C\n\n#define mmDMA0_QM_CP_MSG_BASE1_ADDR_LO_4                             0x508260\n\n#define mmDMA0_QM_CP_MSG_BASE1_ADDR_HI_0                             0x508264\n\n#define mmDMA0_QM_CP_MSG_BASE1_ADDR_HI_1                             0x508268\n\n#define mmDMA0_QM_CP_MSG_BASE1_ADDR_HI_2                             0x50826C\n\n#define mmDMA0_QM_CP_MSG_BASE1_ADDR_HI_3                             0x508270\n\n#define mmDMA0_QM_CP_MSG_BASE1_ADDR_HI_4                             0x508274\n\n#define mmDMA0_QM_CP_MSG_BASE2_ADDR_LO_0                             0x508278\n\n#define mmDMA0_QM_CP_MSG_BASE2_ADDR_LO_1                             0x50827C\n\n#define mmDMA0_QM_CP_MSG_BASE2_ADDR_LO_2                             0x508280\n\n#define mmDMA0_QM_CP_MSG_BASE2_ADDR_LO_3                             0x508284\n\n#define mmDMA0_QM_CP_MSG_BASE2_ADDR_LO_4                             0x508288\n\n#define mmDMA0_QM_CP_MSG_BASE2_ADDR_HI_0                             0x50828C\n\n#define mmDMA0_QM_CP_MSG_BASE2_ADDR_HI_1                             0x508290\n\n#define mmDMA0_QM_CP_MSG_BASE2_ADDR_HI_2                             0x508294\n\n#define mmDMA0_QM_CP_MSG_BASE2_ADDR_HI_3                             0x508298\n\n#define mmDMA0_QM_CP_MSG_BASE2_ADDR_HI_4                             0x50829C\n\n#define mmDMA0_QM_CP_MSG_BASE3_ADDR_LO_0                             0x5082A0\n\n#define mmDMA0_QM_CP_MSG_BASE3_ADDR_LO_1                             0x5082A4\n\n#define mmDMA0_QM_CP_MSG_BASE3_ADDR_LO_2                             0x5082A8\n\n#define mmDMA0_QM_CP_MSG_BASE3_ADDR_LO_3                             0x5082AC\n\n#define mmDMA0_QM_CP_MSG_BASE3_ADDR_LO_4                             0x5082B0\n\n#define mmDMA0_QM_CP_MSG_BASE3_ADDR_HI_0                             0x5082B4\n\n#define mmDMA0_QM_CP_MSG_BASE3_ADDR_HI_1                             0x5082B8\n\n#define mmDMA0_QM_CP_MSG_BASE3_ADDR_HI_2                             0x5082BC\n\n#define mmDMA0_QM_CP_MSG_BASE3_ADDR_HI_3                             0x5082C0\n\n#define mmDMA0_QM_CP_MSG_BASE3_ADDR_HI_4                             0x5082C4\n\n#define mmDMA0_QM_CP_LDMA_TSIZE_OFFSET_0                             0x5082C8\n\n#define mmDMA0_QM_CP_LDMA_TSIZE_OFFSET_1                             0x5082CC\n\n#define mmDMA0_QM_CP_LDMA_TSIZE_OFFSET_2                             0x5082D0\n\n#define mmDMA0_QM_CP_LDMA_TSIZE_OFFSET_3                             0x5082D4\n\n#define mmDMA0_QM_CP_LDMA_TSIZE_OFFSET_4                             0x5082D8\n\n#define mmDMA0_QM_CP_LDMA_SRC_BASE_LO_OFFSET_0                       0x5082E0\n\n#define mmDMA0_QM_CP_LDMA_SRC_BASE_LO_OFFSET_1                       0x5082E4\n\n#define mmDMA0_QM_CP_LDMA_SRC_BASE_LO_OFFSET_2                       0x5082E8\n\n#define mmDMA0_QM_CP_LDMA_SRC_BASE_LO_OFFSET_3                       0x5082EC\n\n#define mmDMA0_QM_CP_LDMA_SRC_BASE_LO_OFFSET_4                       0x5082F0\n\n#define mmDMA0_QM_CP_LDMA_DST_BASE_LO_OFFSET_0                       0x5082F4\n\n#define mmDMA0_QM_CP_LDMA_DST_BASE_LO_OFFSET_1                       0x5082F8\n\n#define mmDMA0_QM_CP_LDMA_DST_BASE_LO_OFFSET_2                       0x5082FC\n\n#define mmDMA0_QM_CP_LDMA_DST_BASE_LO_OFFSET_3                       0x508300\n\n#define mmDMA0_QM_CP_LDMA_DST_BASE_LO_OFFSET_4                       0x508304\n\n#define mmDMA0_QM_CP_FENCE0_RDATA_0                                  0x508308\n\n#define mmDMA0_QM_CP_FENCE0_RDATA_1                                  0x50830C\n\n#define mmDMA0_QM_CP_FENCE0_RDATA_2                                  0x508310\n\n#define mmDMA0_QM_CP_FENCE0_RDATA_3                                  0x508314\n\n#define mmDMA0_QM_CP_FENCE0_RDATA_4                                  0x508318\n\n#define mmDMA0_QM_CP_FENCE1_RDATA_0                                  0x50831C\n\n#define mmDMA0_QM_CP_FENCE1_RDATA_1                                  0x508320\n\n#define mmDMA0_QM_CP_FENCE1_RDATA_2                                  0x508324\n\n#define mmDMA0_QM_CP_FENCE1_RDATA_3                                  0x508328\n\n#define mmDMA0_QM_CP_FENCE1_RDATA_4                                  0x50832C\n\n#define mmDMA0_QM_CP_FENCE2_RDATA_0                                  0x508330\n\n#define mmDMA0_QM_CP_FENCE2_RDATA_1                                  0x508334\n\n#define mmDMA0_QM_CP_FENCE2_RDATA_2                                  0x508338\n\n#define mmDMA0_QM_CP_FENCE2_RDATA_3                                  0x50833C\n\n#define mmDMA0_QM_CP_FENCE2_RDATA_4                                  0x508340\n\n#define mmDMA0_QM_CP_FENCE3_RDATA_0                                  0x508344\n\n#define mmDMA0_QM_CP_FENCE3_RDATA_1                                  0x508348\n\n#define mmDMA0_QM_CP_FENCE3_RDATA_2                                  0x50834C\n\n#define mmDMA0_QM_CP_FENCE3_RDATA_3                                  0x508350\n\n#define mmDMA0_QM_CP_FENCE3_RDATA_4                                  0x508354\n\n#define mmDMA0_QM_CP_FENCE0_CNT_0                                    0x508358\n\n#define mmDMA0_QM_CP_FENCE0_CNT_1                                    0x50835C\n\n#define mmDMA0_QM_CP_FENCE0_CNT_2                                    0x508360\n\n#define mmDMA0_QM_CP_FENCE0_CNT_3                                    0x508364\n\n#define mmDMA0_QM_CP_FENCE0_CNT_4                                    0x508368\n\n#define mmDMA0_QM_CP_FENCE1_CNT_0                                    0x50836C\n\n#define mmDMA0_QM_CP_FENCE1_CNT_1                                    0x508370\n\n#define mmDMA0_QM_CP_FENCE1_CNT_2                                    0x508374\n\n#define mmDMA0_QM_CP_FENCE1_CNT_3                                    0x508378\n\n#define mmDMA0_QM_CP_FENCE1_CNT_4                                    0x50837C\n\n#define mmDMA0_QM_CP_FENCE2_CNT_0                                    0x508380\n\n#define mmDMA0_QM_CP_FENCE2_CNT_1                                    0x508384\n\n#define mmDMA0_QM_CP_FENCE2_CNT_2                                    0x508388\n\n#define mmDMA0_QM_CP_FENCE2_CNT_3                                    0x50838C\n\n#define mmDMA0_QM_CP_FENCE2_CNT_4                                    0x508390\n\n#define mmDMA0_QM_CP_FENCE3_CNT_0                                    0x508394\n\n#define mmDMA0_QM_CP_FENCE3_CNT_1                                    0x508398\n\n#define mmDMA0_QM_CP_FENCE3_CNT_2                                    0x50839C\n\n#define mmDMA0_QM_CP_FENCE3_CNT_3                                    0x5083A0\n\n#define mmDMA0_QM_CP_FENCE3_CNT_4                                    0x5083A4\n\n#define mmDMA0_QM_CP_STS_0                                           0x5083A8\n\n#define mmDMA0_QM_CP_STS_1                                           0x5083AC\n\n#define mmDMA0_QM_CP_STS_2                                           0x5083B0\n\n#define mmDMA0_QM_CP_STS_3                                           0x5083B4\n\n#define mmDMA0_QM_CP_STS_4                                           0x5083B8\n\n#define mmDMA0_QM_CP_CURRENT_INST_LO_0                               0x5083BC\n\n#define mmDMA0_QM_CP_CURRENT_INST_LO_1                               0x5083C0\n\n#define mmDMA0_QM_CP_CURRENT_INST_LO_2                               0x5083C4\n\n#define mmDMA0_QM_CP_CURRENT_INST_LO_3                               0x5083C8\n\n#define mmDMA0_QM_CP_CURRENT_INST_LO_4                               0x5083CC\n\n#define mmDMA0_QM_CP_CURRENT_INST_HI_0                               0x5083D0\n\n#define mmDMA0_QM_CP_CURRENT_INST_HI_1                               0x5083D4\n\n#define mmDMA0_QM_CP_CURRENT_INST_HI_2                               0x5083D8\n\n#define mmDMA0_QM_CP_CURRENT_INST_HI_3                               0x5083DC\n\n#define mmDMA0_QM_CP_CURRENT_INST_HI_4                               0x5083E0\n\n#define mmDMA0_QM_CP_BARRIER_CFG_0                                   0x5083F4\n\n#define mmDMA0_QM_CP_BARRIER_CFG_1                                   0x5083F8\n\n#define mmDMA0_QM_CP_BARRIER_CFG_2                                   0x5083FC\n\n#define mmDMA0_QM_CP_BARRIER_CFG_3                                   0x508400\n\n#define mmDMA0_QM_CP_BARRIER_CFG_4                                   0x508404\n\n#define mmDMA0_QM_CP_DBG_0_0                                         0x508408\n\n#define mmDMA0_QM_CP_DBG_0_1                                         0x50840C\n\n#define mmDMA0_QM_CP_DBG_0_2                                         0x508410\n\n#define mmDMA0_QM_CP_DBG_0_3                                         0x508414\n\n#define mmDMA0_QM_CP_DBG_0_4                                         0x508418\n\n#define mmDMA0_QM_CP_ARUSER_31_11_0                                  0x50841C\n\n#define mmDMA0_QM_CP_ARUSER_31_11_1                                  0x508420\n\n#define mmDMA0_QM_CP_ARUSER_31_11_2                                  0x508424\n\n#define mmDMA0_QM_CP_ARUSER_31_11_3                                  0x508428\n\n#define mmDMA0_QM_CP_ARUSER_31_11_4                                  0x50842C\n\n#define mmDMA0_QM_CP_AWUSER_31_11_0                                  0x508430\n\n#define mmDMA0_QM_CP_AWUSER_31_11_1                                  0x508434\n\n#define mmDMA0_QM_CP_AWUSER_31_11_2                                  0x508438\n\n#define mmDMA0_QM_CP_AWUSER_31_11_3                                  0x50843C\n\n#define mmDMA0_QM_CP_AWUSER_31_11_4                                  0x508440\n\n#define mmDMA0_QM_ARB_CFG_0                                          0x508A00\n\n#define mmDMA0_QM_ARB_CHOISE_Q_PUSH                                  0x508A04\n\n#define mmDMA0_QM_ARB_WRR_WEIGHT_0                                   0x508A08\n\n#define mmDMA0_QM_ARB_WRR_WEIGHT_1                                   0x508A0C\n\n#define mmDMA0_QM_ARB_WRR_WEIGHT_2                                   0x508A10\n\n#define mmDMA0_QM_ARB_WRR_WEIGHT_3                                   0x508A14\n\n#define mmDMA0_QM_ARB_CFG_1                                          0x508A18\n\n#define mmDMA0_QM_ARB_MST_AVAIL_CRED_0                               0x508A20\n\n#define mmDMA0_QM_ARB_MST_AVAIL_CRED_1                               0x508A24\n\n#define mmDMA0_QM_ARB_MST_AVAIL_CRED_2                               0x508A28\n\n#define mmDMA0_QM_ARB_MST_AVAIL_CRED_3                               0x508A2C\n\n#define mmDMA0_QM_ARB_MST_AVAIL_CRED_4                               0x508A30\n\n#define mmDMA0_QM_ARB_MST_AVAIL_CRED_5                               0x508A34\n\n#define mmDMA0_QM_ARB_MST_AVAIL_CRED_6                               0x508A38\n\n#define mmDMA0_QM_ARB_MST_AVAIL_CRED_7                               0x508A3C\n\n#define mmDMA0_QM_ARB_MST_AVAIL_CRED_8                               0x508A40\n\n#define mmDMA0_QM_ARB_MST_AVAIL_CRED_9                               0x508A44\n\n#define mmDMA0_QM_ARB_MST_AVAIL_CRED_10                              0x508A48\n\n#define mmDMA0_QM_ARB_MST_AVAIL_CRED_11                              0x508A4C\n\n#define mmDMA0_QM_ARB_MST_AVAIL_CRED_12                              0x508A50\n\n#define mmDMA0_QM_ARB_MST_AVAIL_CRED_13                              0x508A54\n\n#define mmDMA0_QM_ARB_MST_AVAIL_CRED_14                              0x508A58\n\n#define mmDMA0_QM_ARB_MST_AVAIL_CRED_15                              0x508A5C\n\n#define mmDMA0_QM_ARB_MST_AVAIL_CRED_16                              0x508A60\n\n#define mmDMA0_QM_ARB_MST_AVAIL_CRED_17                              0x508A64\n\n#define mmDMA0_QM_ARB_MST_AVAIL_CRED_18                              0x508A68\n\n#define mmDMA0_QM_ARB_MST_AVAIL_CRED_19                              0x508A6C\n\n#define mmDMA0_QM_ARB_MST_AVAIL_CRED_20                              0x508A70\n\n#define mmDMA0_QM_ARB_MST_AVAIL_CRED_21                              0x508A74\n\n#define mmDMA0_QM_ARB_MST_AVAIL_CRED_22                              0x508A78\n\n#define mmDMA0_QM_ARB_MST_AVAIL_CRED_23                              0x508A7C\n\n#define mmDMA0_QM_ARB_MST_AVAIL_CRED_24                              0x508A80\n\n#define mmDMA0_QM_ARB_MST_AVAIL_CRED_25                              0x508A84\n\n#define mmDMA0_QM_ARB_MST_AVAIL_CRED_26                              0x508A88\n\n#define mmDMA0_QM_ARB_MST_AVAIL_CRED_27                              0x508A8C\n\n#define mmDMA0_QM_ARB_MST_AVAIL_CRED_28                              0x508A90\n\n#define mmDMA0_QM_ARB_MST_AVAIL_CRED_29                              0x508A94\n\n#define mmDMA0_QM_ARB_MST_AVAIL_CRED_30                              0x508A98\n\n#define mmDMA0_QM_ARB_MST_AVAIL_CRED_31                              0x508A9C\n\n#define mmDMA0_QM_ARB_MST_CRED_INC                                   0x508AA0\n\n#define mmDMA0_QM_ARB_MST_CHOISE_PUSH_OFST_0                         0x508AA4\n\n#define mmDMA0_QM_ARB_MST_CHOISE_PUSH_OFST_1                         0x508AA8\n\n#define mmDMA0_QM_ARB_MST_CHOISE_PUSH_OFST_2                         0x508AAC\n\n#define mmDMA0_QM_ARB_MST_CHOISE_PUSH_OFST_3                         0x508AB0\n\n#define mmDMA0_QM_ARB_MST_CHOISE_PUSH_OFST_4                         0x508AB4\n\n#define mmDMA0_QM_ARB_MST_CHOISE_PUSH_OFST_5                         0x508AB8\n\n#define mmDMA0_QM_ARB_MST_CHOISE_PUSH_OFST_6                         0x508ABC\n\n#define mmDMA0_QM_ARB_MST_CHOISE_PUSH_OFST_7                         0x508AC0\n\n#define mmDMA0_QM_ARB_MST_CHOISE_PUSH_OFST_8                         0x508AC4\n\n#define mmDMA0_QM_ARB_MST_CHOISE_PUSH_OFST_9                         0x508AC8\n\n#define mmDMA0_QM_ARB_MST_CHOISE_PUSH_OFST_10                        0x508ACC\n\n#define mmDMA0_QM_ARB_MST_CHOISE_PUSH_OFST_11                        0x508AD0\n\n#define mmDMA0_QM_ARB_MST_CHOISE_PUSH_OFST_12                        0x508AD4\n\n#define mmDMA0_QM_ARB_MST_CHOISE_PUSH_OFST_13                        0x508AD8\n\n#define mmDMA0_QM_ARB_MST_CHOISE_PUSH_OFST_14                        0x508ADC\n\n#define mmDMA0_QM_ARB_MST_CHOISE_PUSH_OFST_15                        0x508AE0\n\n#define mmDMA0_QM_ARB_MST_CHOISE_PUSH_OFST_16                        0x508AE4\n\n#define mmDMA0_QM_ARB_MST_CHOISE_PUSH_OFST_17                        0x508AE8\n\n#define mmDMA0_QM_ARB_MST_CHOISE_PUSH_OFST_18                        0x508AEC\n\n#define mmDMA0_QM_ARB_MST_CHOISE_PUSH_OFST_19                        0x508AF0\n\n#define mmDMA0_QM_ARB_MST_CHOISE_PUSH_OFST_20                        0x508AF4\n\n#define mmDMA0_QM_ARB_MST_CHOISE_PUSH_OFST_21                        0x508AF8\n\n#define mmDMA0_QM_ARB_MST_CHOISE_PUSH_OFST_22                        0x508AFC\n\n#define mmDMA0_QM_ARB_MST_CHOISE_PUSH_OFST_23                        0x508B00\n\n#define mmDMA0_QM_ARB_MST_CHOISE_PUSH_OFST_24                        0x508B04\n\n#define mmDMA0_QM_ARB_MST_CHOISE_PUSH_OFST_25                        0x508B08\n\n#define mmDMA0_QM_ARB_MST_CHOISE_PUSH_OFST_26                        0x508B0C\n\n#define mmDMA0_QM_ARB_MST_CHOISE_PUSH_OFST_27                        0x508B10\n\n#define mmDMA0_QM_ARB_MST_CHOISE_PUSH_OFST_28                        0x508B14\n\n#define mmDMA0_QM_ARB_MST_CHOISE_PUSH_OFST_29                        0x508B18\n\n#define mmDMA0_QM_ARB_MST_CHOISE_PUSH_OFST_30                        0x508B1C\n\n#define mmDMA0_QM_ARB_MST_CHOISE_PUSH_OFST_31                        0x508B20\n\n#define mmDMA0_QM_ARB_SLV_MASTER_INC_CRED_OFST                       0x508B28\n\n#define mmDMA0_QM_ARB_MST_SLAVE_EN                                   0x508B2C\n\n#define mmDMA0_QM_ARB_MST_QUIET_PER                                  0x508B34\n\n#define mmDMA0_QM_ARB_SLV_CHOISE_WDT                                 0x508B38\n\n#define mmDMA0_QM_ARB_SLV_ID                                         0x508B3C\n\n#define mmDMA0_QM_ARB_MSG_MAX_INFLIGHT                               0x508B44\n\n#define mmDMA0_QM_ARB_MSG_AWUSER_31_11                               0x508B48\n\n#define mmDMA0_QM_ARB_MSG_AWUSER_SEC_PROP                            0x508B4C\n\n#define mmDMA0_QM_ARB_MSG_AWUSER_NON_SEC_PROP                        0x508B50\n\n#define mmDMA0_QM_ARB_BASE_LO                                        0x508B54\n\n#define mmDMA0_QM_ARB_BASE_HI                                        0x508B58\n\n#define mmDMA0_QM_ARB_STATE_STS                                      0x508B80\n\n#define mmDMA0_QM_ARB_CHOISE_FULLNESS_STS                            0x508B84\n\n#define mmDMA0_QM_ARB_MSG_STS                                        0x508B88\n\n#define mmDMA0_QM_ARB_SLV_CHOISE_Q_HEAD                              0x508B8C\n\n#define mmDMA0_QM_ARB_ERR_CAUSE                                      0x508B9C\n\n#define mmDMA0_QM_ARB_ERR_MSG_EN                                     0x508BA0\n\n#define mmDMA0_QM_ARB_ERR_STS_DRP                                    0x508BA8\n\n#define mmDMA0_QM_ARB_MST_CRED_STS_0                                 0x508BB0\n\n#define mmDMA0_QM_ARB_MST_CRED_STS_1                                 0x508BB4\n\n#define mmDMA0_QM_ARB_MST_CRED_STS_2                                 0x508BB8\n\n#define mmDMA0_QM_ARB_MST_CRED_STS_3                                 0x508BBC\n\n#define mmDMA0_QM_ARB_MST_CRED_STS_4                                 0x508BC0\n\n#define mmDMA0_QM_ARB_MST_CRED_STS_5                                 0x508BC4\n\n#define mmDMA0_QM_ARB_MST_CRED_STS_6                                 0x508BC8\n\n#define mmDMA0_QM_ARB_MST_CRED_STS_7                                 0x508BCC\n\n#define mmDMA0_QM_ARB_MST_CRED_STS_8                                 0x508BD0\n\n#define mmDMA0_QM_ARB_MST_CRED_STS_9                                 0x508BD4\n\n#define mmDMA0_QM_ARB_MST_CRED_STS_10                                0x508BD8\n\n#define mmDMA0_QM_ARB_MST_CRED_STS_11                                0x508BDC\n\n#define mmDMA0_QM_ARB_MST_CRED_STS_12                                0x508BE0\n\n#define mmDMA0_QM_ARB_MST_CRED_STS_13                                0x508BE4\n\n#define mmDMA0_QM_ARB_MST_CRED_STS_14                                0x508BE8\n\n#define mmDMA0_QM_ARB_MST_CRED_STS_15                                0x508BEC\n\n#define mmDMA0_QM_ARB_MST_CRED_STS_16                                0x508BF0\n\n#define mmDMA0_QM_ARB_MST_CRED_STS_17                                0x508BF4\n\n#define mmDMA0_QM_ARB_MST_CRED_STS_18                                0x508BF8\n\n#define mmDMA0_QM_ARB_MST_CRED_STS_19                                0x508BFC\n\n#define mmDMA0_QM_ARB_MST_CRED_STS_20                                0x508C00\n\n#define mmDMA0_QM_ARB_MST_CRED_STS_21                                0x508C04\n\n#define mmDMA0_QM_ARB_MST_CRED_STS_22                                0x508C08\n\n#define mmDMA0_QM_ARB_MST_CRED_STS_23                                0x508C0C\n\n#define mmDMA0_QM_ARB_MST_CRED_STS_24                                0x508C10\n\n#define mmDMA0_QM_ARB_MST_CRED_STS_25                                0x508C14\n\n#define mmDMA0_QM_ARB_MST_CRED_STS_26                                0x508C18\n\n#define mmDMA0_QM_ARB_MST_CRED_STS_27                                0x508C1C\n\n#define mmDMA0_QM_ARB_MST_CRED_STS_28                                0x508C20\n\n#define mmDMA0_QM_ARB_MST_CRED_STS_29                                0x508C24\n\n#define mmDMA0_QM_ARB_MST_CRED_STS_30                                0x508C28\n\n#define mmDMA0_QM_ARB_MST_CRED_STS_31                                0x508C2C\n\n#define mmDMA0_QM_CGM_CFG                                            0x508C70\n\n#define mmDMA0_QM_CGM_STS                                            0x508C74\n\n#define mmDMA0_QM_CGM_CFG1                                           0x508C78\n\n#define mmDMA0_QM_LOCAL_RANGE_BASE                                   0x508C80\n\n#define mmDMA0_QM_LOCAL_RANGE_SIZE                                   0x508C84\n\n#define mmDMA0_QM_CSMR_STRICT_PRIO_CFG                               0x508C90\n\n#define mmDMA0_QM_HBW_RD_RATE_LIM_CFG_1                              0x508C94\n\n#define mmDMA0_QM_LBW_WR_RATE_LIM_CFG_0                              0x508C98\n\n#define mmDMA0_QM_LBW_WR_RATE_LIM_CFG_1                              0x508C9C\n\n#define mmDMA0_QM_HBW_RD_RATE_LIM_CFG_0                              0x508CA0\n\n#define mmDMA0_QM_GLBL_AXCACHE                                       0x508CA4\n\n#define mmDMA0_QM_IND_GW_APB_CFG                                     0x508CB0\n\n#define mmDMA0_QM_IND_GW_APB_WDATA                                   0x508CB4\n\n#define mmDMA0_QM_IND_GW_APB_RDATA                                   0x508CB8\n\n#define mmDMA0_QM_IND_GW_APB_STATUS                                  0x508CBC\n\n#define mmDMA0_QM_GLBL_ERR_ADDR_LO                                   0x508CD0\n\n#define mmDMA0_QM_GLBL_ERR_ADDR_HI                                   0x508CD4\n\n#define mmDMA0_QM_GLBL_ERR_WDATA                                     0x508CD8\n\n#define mmDMA0_QM_GLBL_MEM_INIT_BUSY                                 0x508D00\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}