
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+4081 (open-tool-forge build) (git sha1 ef4ddfac, gcc 9.3.0-17ubuntu1~20.04 -Os)


-- Executing script file `../model/design.ys' --

1. Executing Verilog-2005 frontend: wb_hyperram.v
Parsing formal SystemVerilog input from `wb_hyperram.v' to AST representation.
Storing AST representation for module `$abstract\wb_hyperram'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: hyperram.v
Parsing formal SystemVerilog input from `hyperram.v' to AST representation.
Storing AST representation for module `$abstract\hyperram'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: register_rw.v
Parsing formal SystemVerilog input from `register_rw.v' to AST representation.
Storing AST representation for module `$abstract\register_rw'.
Successfully finished Verilog frontend.

4. Executing PREP pass.

4.1. Executing HIERARCHY pass (managing design hierarchy).

4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\wb_hyperram'.
Generating RTLIL representation for module `\wb_hyperram'.
Warning: wire '\sub_address' is assigned in a block at wb_hyperram.v:61.4-61.49.
Warning: wire '\sub_address' is assigned in a block at wb_hyperram.v:63.4-63.49.
Warning: wire '\sub_address' is assigned in a block at wb_hyperram.v:65.4-65.46.
Warning: wire '\sub_address' is assigned in a block at wb_hyperram.v:67.4-67.20.
Warning: wire '\wbs_dat_o' is assigned in a block at wb_hyperram.v:189.4-189.30.
Warning: wire '\wbs_dat_o' is assigned in a block at wb_hyperram.v:192.25-192.88.
Warning: wire '\wbs_dat_o' is assigned in a block at wb_hyperram.v:193.26-193.65.
Warning: wire '\wbs_dat_o' is assigned in a block at wb_hyperram.v:194.22-194.54.
Warning: wire '\wbs_dat_o' is assigned in a block at wb_hyperram.v:195.23-195.56.
Warning: wire '\wbs_dat_o' is assigned in a block at wb_hyperram.v:196.23-196.68.
Warning: wire '\wbs_dat_o' is assigned in a block at wb_hyperram.v:199.7-199.31.
Warning: wire '\wbs_dat_o' is assigned in a block at wb_hyperram.v:201.7-201.33.

4.2.1. Analyzing design hierarchy..
Top module:  \wb_hyperram

4.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\hyperram'.
Generating RTLIL representation for module `\hyperram'.
Warning: wire '\latency_cycles' is assigned in a block at hyperram.v:89.4-89.95.
Warning: wire '\latency_cycles' is assigned in a block at hyperram.v:91.4-91.103.
Warning: wire '\latency_cycles' is assigned in a block at hyperram.v:97.4-97.96.
Warning: wire '\latency_cycles' is assigned in a block at hyperram.v:99.4-99.104.
Warning: wire '\hb_dq_o' is assigned in a block at hyperram.v:342.13-342.59.
Warning: wire '\hb_dq_o' is assigned in a block at hyperram.v:343.15-343.64.
Warning: wire '\hb_dq_o' is assigned in a block at hyperram.v:344.15-344.31.
Parameter \WIDTH = 5
Parameter \DEFAULT_VALUE = 5'10100

4.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\register_rw'.
Parameter \WIDTH = 5
Parameter \DEFAULT_VALUE = 5'10100
Generating RTLIL representation for module `$paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw'.
Parameter \WIDTH = 4
Parameter \DEFAULT_VALUE = 4'0100

4.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\register_rw'.
Parameter \WIDTH = 4
Parameter \DEFAULT_VALUE = 4'0100
Generating RTLIL representation for module `$paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw'.
Parameter \WIDTH = 8
Parameter \DEFAULT_VALUE = 8'01100110

4.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\register_rw'.
Parameter \WIDTH = 8
Parameter \DEFAULT_VALUE = 8'01100110
Generating RTLIL representation for module `$paramod$8af577c3f9a874870e3a9da292da9099ba6a0a90\register_rw'.
Parameter \WIDTH = 6
Parameter \DEFAULT_VALUE = 6'110100

4.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\register_rw'.
Parameter \WIDTH = 6
Parameter \DEFAULT_VALUE = 6'110100
Generating RTLIL representation for module `$paramod$9e16b2daed5d84375dae36e47bef5db6acb5ff7a\register_rw'.

4.2.7. Analyzing design hierarchy..
Top module:  \wb_hyperram
Used module:     \hyperram
Used module:     $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw
Used module:     $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw
Used module:     $paramod$8af577c3f9a874870e3a9da292da9099ba6a0a90\register_rw
Used module:     $paramod$9e16b2daed5d84375dae36e47bef5db6acb5ff7a\register_rw

4.2.8. Analyzing design hierarchy..
Top module:  \wb_hyperram
Used module:     \hyperram
Used module:     $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw
Used module:     $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw
Used module:     $paramod$8af577c3f9a874870e3a9da292da9099ba6a0a90\register_rw
Used module:     $paramod$9e16b2daed5d84375dae36e47bef5db6acb5ff7a\register_rw
Removing unused module `$abstract\register_rw'.
Removing unused module `$abstract\hyperram'.
Removing unused module `$abstract\wb_hyperram'.
Removed 3 unused modules.
Module hyperram directly or indirectly contains formal properties -> setting "keep" attribute.
Module wb_hyperram directly or indirectly contains formal properties -> setting "keep" attribute.

4.3. Executing PROC pass (convert processes to netlists).

4.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$register_rw.v:19$2024 in module $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.
Marked 8 switch rules as full_case in process $proc$hyperram.v:389$1261 in module hyperram.
Marked 1 switch rules as full_case in process $proc$hyperram.v:340$1255 in module hyperram.
Marked 2 switch rules as full_case in process $proc$hyperram.v:276$1228 in module hyperram.
Marked 10 switch rules as full_case in process $proc$hyperram.v:116$1181 in module hyperram.
Marked 3 switch rules as full_case in process $proc$hyperram.v:83$1162 in module hyperram.
Marked 2 switch rules as full_case in process $proc$wb_hyperram.v:246$239 in module wb_hyperram.
Marked 2 switch rules as full_case in process $proc$wb_hyperram.v:209$230 in module wb_hyperram.
Marked 3 switch rules as full_case in process $proc$wb_hyperram.v:187$224 in module wb_hyperram.
Marked 3 switch rules as full_case in process $proc$wb_hyperram.v:59$192 in module wb_hyperram.
Marked 1 switch rules as full_case in process $proc$register_rw.v:19$2027 in module $paramod$9e16b2daed5d84375dae36e47bef5db6acb5ff7a\register_rw.
Marked 1 switch rules as full_case in process $proc$register_rw.v:19$2026 in module $paramod$8af577c3f9a874870e3a9da292da9099ba6a0a90\register_rw.
Marked 1 switch rules as full_case in process $proc$register_rw.v:19$2025 in module $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.
Removed a total of 0 dead cases.

4.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 7 redundant assignments.
Promoted 355 assignments to connections.

4.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\hyperram.$proc$hyperram.v:0$2022'.
  Set init value: $formal$hyperram.v:1069$1161_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$2020'.
  Set init value: $formal$hyperram.v:1068$1160_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$2018'.
  Set init value: $formal$hyperram.v:1067$1159_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$2016'.
  Set init value: $formal$hyperram.v:1066$1158_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$2014'.
  Set init value: $formal$hyperram.v:1058$1157_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$2012'.
  Set init value: $formal$hyperram.v:1057$1156_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$2010'.
  Set init value: $formal$hyperram.v:1056$1155_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$2008'.
  Set init value: $formal$hyperram.v:1055$1154_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$2006'.
  Set init value: $formal$hyperram.v:1052$1153_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$2004'.
  Set init value: $formal$hyperram.v:1047$1152_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$2002'.
  Set init value: $formal$hyperram.v:1044$1151_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$2000'.
  Set init value: $formal$hyperram.v:1039$1150_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1998'.
  Set init value: $formal$hyperram.v:1035$1149_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1996'.
  Set init value: $formal$hyperram.v:1033$1148_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1994'.
  Set init value: $formal$hyperram.v:1029$1147_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1992'.
  Set init value: $formal$hyperram.v:1024$1146_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1990'.
  Set init value: $formal$hyperram.v:1021$1145_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1988'.
  Set init value: $formal$hyperram.v:1018$1144_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1986'.
  Set init value: $formal$hyperram.v:1015$1143_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1984'.
  Set init value: $formal$hyperram.v:1012$1142_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1982'.
  Set init value: $formal$hyperram.v:1007$1141_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1980'.
  Set init value: $formal$hyperram.v:1004$1140_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1978'.
  Set init value: $formal$hyperram.v:1001$1139_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1976'.
  Set init value: $formal$hyperram.v:997$1138_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1974'.
  Set init value: $formal$hyperram.v:995$1137_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1972'.
  Set init value: $formal$hyperram.v:993$1136_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1970'.
  Set init value: $formal$hyperram.v:989$1135_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1968'.
  Set init value: $formal$hyperram.v:987$1134_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1966'.
  Set init value: $formal$hyperram.v:983$1133_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1964'.
  Set init value: $formal$hyperram.v:980$1132_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1962'.
  Set init value: $formal$hyperram.v:977$1131_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1960'.
  Set init value: $formal$hyperram.v:974$1130_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1958'.
  Set init value: $formal$hyperram.v:968$1129_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1956'.
  Set init value: $formal$hyperram.v:965$1128_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1954'.
  Set init value: $formal$hyperram.v:962$1127_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1952'.
  Set init value: $formal$hyperram.v:959$1126_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1950'.
  Set init value: $formal$hyperram.v:956$1125_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1948'.
  Set init value: $formal$hyperram.v:953$1124_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1946'.
  Set init value: $formal$hyperram.v:950$1123_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1944'.
  Set init value: $formal$hyperram.v:947$1122_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1942'.
  Set init value: $formal$hyperram.v:944$1121_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1940'.
  Set init value: $formal$hyperram.v:941$1120_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1938'.
  Set init value: $formal$hyperram.v:937$1119_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1936'.
  Set init value: $formal$hyperram.v:931$1118_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1934'.
  Set init value: $formal$hyperram.v:929$1117_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1932'.
  Set init value: $formal$hyperram.v:928$1116_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1930'.
  Set init value: $formal$hyperram.v:927$1115_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1928'.
  Set init value: $formal$hyperram.v:926$1114_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1926'.
  Set init value: $formal$hyperram.v:919$1113_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1924'.
  Set init value: $formal$hyperram.v:917$1112_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1922'.
  Set init value: $formal$hyperram.v:913$1111_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1920'.
  Set init value: $formal$hyperram.v:911$1110_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1918'.
  Set init value: $formal$hyperram.v:903$1109_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1916'.
  Set init value: $formal$hyperram.v:902$1108_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1914'.
  Set init value: $formal$hyperram.v:901$1107_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1912'.
  Set init value: $formal$hyperram.v:900$1106_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1910'.
  Set init value: $formal$hyperram.v:894$1105_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1908'.
  Set init value: $formal$hyperram.v:893$1104_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1906'.
  Set init value: $formal$hyperram.v:892$1103_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1904'.
  Set init value: $formal$hyperram.v:891$1102_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1902'.
  Set init value: $formal$hyperram.v:890$1101_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1900'.
  Set init value: $formal$hyperram.v:889$1100_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1898'.
  Set init value: $formal$hyperram.v:885$1099_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1896'.
  Set init value: $formal$hyperram.v:883$1098_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1894'.
  Set init value: $formal$hyperram.v:875$1097_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1892'.
  Set init value: $formal$hyperram.v:873$1096_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1890'.
  Set init value: $formal$hyperram.v:873$1095_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1888'.
  Set init value: $formal$hyperram.v:871$1094_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1886'.
  Set init value: $formal$hyperram.v:868$1093_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1884'.
  Set init value: $formal$hyperram.v:866$1092_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1882'.
  Set init value: $formal$hyperram.v:863$1091_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1880'.
  Set init value: $formal$hyperram.v:862$1090_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1878'.
  Set init value: $formal$hyperram.v:861$1089_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1876'.
  Set init value: $formal$hyperram.v:855$1088_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1874'.
  Set init value: $formal$hyperram.v:854$1087_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1872'.
  Set init value: $formal$hyperram.v:848$1086_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1870'.
  Set init value: $formal$hyperram.v:398$1085_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1868'.
  Set init value: $formal$hyperram.v:395$1084_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:359$1860'.
  Set init value: \f_past_valid = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$990'.
  Set init value: $formal$wb_hyperram.v:553$179_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$988'.
  Set init value: $formal$wb_hyperram.v:551$178_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$986'.
  Set init value: $formal$wb_hyperram.v:545$177_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$984'.
  Set init value: $formal$wb_hyperram.v:543$176_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$982'.
  Set init value: $formal$wb_hyperram.v:536$175_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$980'.
  Set init value: $formal$wb_hyperram.v:534$174_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$978'.
  Set init value: $formal$wb_hyperram.v:532$173_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$976'.
  Set init value: $formal$wb_hyperram.v:530$172_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$974'.
  Set init value: $formal$wb_hyperram.v:523$171_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$972'.
  Set init value: $formal$wb_hyperram.v:521$170_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$970'.
  Set init value: $formal$wb_hyperram.v:519$169_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$968'.
  Set init value: $formal$wb_hyperram.v:517$168_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$966'.
  Set init value: $formal$wb_hyperram.v:515$167_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$964'.
  Set init value: $formal$wb_hyperram.v:508$166_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$962'.
  Set init value: $formal$wb_hyperram.v:494$165_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$960'.
  Set init value: $formal$wb_hyperram.v:474$164_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$958'.
  Set init value: $formal$wb_hyperram.v:458$163_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$956'.
  Set init value: $formal$wb_hyperram.v:445$162_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$954'.
  Set init value: $formal$wb_hyperram.v:429$161_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$952'.
  Set init value: $formal$wb_hyperram.v:413$160_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$950'.
  Set init value: $formal$wb_hyperram.v:399$159_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$948'.
  Set init value: $formal$wb_hyperram.v:384$158_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$946'.
  Set init value: $formal$wb_hyperram.v:370$157_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$944'.
  Set init value: $formal$wb_hyperram.v:354$156_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$942'.
  Set init value: $formal$wb_hyperram.v:349$155_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$940'.
  Set init value: $formal$wb_hyperram.v:346$154_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$938'.
  Set init value: $formal$wb_hyperram.v:343$153_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$936'.
  Set init value: $formal$wb_hyperram.v:340$152_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$934'.
  Set init value: $formal$wb_hyperram.v:336$151_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$932'.
  Set init value: $formal$wb_hyperram.v:335$150_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$930'.
  Set init value: $formal$wb_hyperram.v:334$149_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$928'.
  Set init value: $formal$wb_hyperram.v:333$148_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$926'.
  Set init value: $formal$wb_hyperram.v:324$147_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$924'.
  Set init value: $formal$wb_hyperram.v:323$146_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$922'.
  Set init value: $formal$wb_hyperram.v:322$145_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$920'.
  Set init value: $formal$wb_hyperram.v:321$144_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$918'.
  Set init value: $formal$wb_hyperram.v:320$143_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$916'.
  Set init value: $formal$wb_hyperram.v:316$142_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$914'.
  Set init value: $formal$wb_hyperram.v:315$141_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$912'.
  Set init value: $formal$wb_hyperram.v:314$140_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$910'.
  Set init value: $formal$wb_hyperram.v:313$139_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$908'.
  Set init value: $formal$wb_hyperram.v:312$138_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$906'.
  Set init value: $formal$wb_hyperram.v:311$137_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$904'.
  Set init value: $formal$wb_hyperram.v:307$136_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$902'.
  Set init value: $formal$wb_hyperram.v:306$135_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$900'.
  Set init value: $formal$wb_hyperram.v:274$134_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$898'.
  Set init value: $formal$wb_hyperram.v:272$133_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$896'.
  Set init value: $formal$wb_hyperram.v:267$132_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$894'.
  Set init value: $formal$wb_hyperram.v:265$131_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$892'.
  Set init value: $formal$wb_hyperram.v:260$130_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$890'.
  Set init value: $formal$wb_hyperram.v:256$129_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$888'.
  Set init value: $formal$wb_hyperram.v:254$128_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$869'.
  Set init value: \wb_state = 2'00
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:231$868'.
  Set init value: \f_past_valid = 1'0

4.3.5. Executing PROC_ARST pass (detect async resets in processes).

4.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.$proc$register_rw.v:19$2024'.
     1/1: $0\dffreg[4:0]
Creating decoders for process `\hyperram.$proc$hyperram.v:0$2022'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$2020'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$2018'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$2016'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$2014'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$2012'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$2010'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$2008'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$2006'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$2004'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$2002'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$2000'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1998'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1996'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1994'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1992'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1990'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1988'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1986'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1984'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1982'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1980'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1978'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1976'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1974'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1972'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1970'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1968'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1966'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1964'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1962'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1960'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1958'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1956'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1954'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1952'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1950'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1948'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1946'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1944'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1942'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1940'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1938'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1936'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1934'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1932'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1930'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1928'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1926'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1924'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1922'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1920'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1918'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1916'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1914'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1912'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1910'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1908'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1906'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1904'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1902'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1900'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1898'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1896'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1894'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1892'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1890'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1888'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1886'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1884'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1882'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1880'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1878'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1876'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1874'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1872'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1870'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1868'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1864'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1861'.
Creating decoders for process `\hyperram.$proc$hyperram.v:359$1860'.
Creating decoders for process `\hyperram.$proc$hyperram.v:389$1261'.
     1/156: $0$formal$hyperram.v:395$1084_EN[0:0]$1351
     2/156: $0$formal$hyperram.v:395$1084_CHECK[0:0]$1350
     3/156: $0$formal$hyperram.v:398$1085_EN[0:0]$1353
     4/156: $0$formal$hyperram.v:398$1085_CHECK[0:0]$1352
     5/156: $0$formal$hyperram.v:848$1086_EN[0:0]$1355
     6/156: $0$formal$hyperram.v:848$1086_CHECK[0:0]$1354
     7/156: $0$formal$hyperram.v:854$1087_EN[0:0]$1357
     8/156: $0$formal$hyperram.v:854$1087_CHECK[0:0]$1356
     9/156: $0$formal$hyperram.v:855$1088_EN[0:0]$1359
    10/156: $0$formal$hyperram.v:855$1088_CHECK[0:0]$1358
    11/156: $0$formal$hyperram.v:861$1089_EN[0:0]$1361
    12/156: $0$formal$hyperram.v:861$1089_CHECK[0:0]$1360
    13/156: $0$formal$hyperram.v:862$1090_EN[0:0]$1363
    14/156: $0$formal$hyperram.v:862$1090_CHECK[0:0]$1362
    15/156: $0$formal$hyperram.v:863$1091_EN[0:0]$1365
    16/156: $0$formal$hyperram.v:863$1091_CHECK[0:0]$1364
    17/156: $0$formal$hyperram.v:866$1092_EN[0:0]$1367
    18/156: $0$formal$hyperram.v:866$1092_CHECK[0:0]$1366
    19/156: $0$formal$hyperram.v:868$1093_EN[0:0]$1369
    20/156: $0$formal$hyperram.v:868$1093_CHECK[0:0]$1368
    21/156: $0$formal$hyperram.v:871$1094_EN[0:0]$1371
    22/156: $0$formal$hyperram.v:871$1094_CHECK[0:0]$1370
    23/156: $0$formal$hyperram.v:873$1095_EN[0:0]$1373
    24/156: $0$formal$hyperram.v:873$1095_CHECK[0:0]$1372
    25/156: $0$formal$hyperram.v:873$1096_EN[0:0]$1375
    26/156: $0$formal$hyperram.v:873$1096_CHECK[0:0]$1374
    27/156: $0$formal$hyperram.v:875$1097_EN[0:0]$1377
    28/156: $0$formal$hyperram.v:875$1097_CHECK[0:0]$1376
    29/156: $0$formal$hyperram.v:883$1098_EN[0:0]$1379
    30/156: $0$formal$hyperram.v:883$1098_CHECK[0:0]$1378
    31/156: $0$formal$hyperram.v:885$1099_EN[0:0]$1381
    32/156: $0$formal$hyperram.v:885$1099_CHECK[0:0]$1380
    33/156: $0$formal$hyperram.v:889$1100_EN[0:0]$1383
    34/156: $0$formal$hyperram.v:889$1100_CHECK[0:0]$1382
    35/156: $0$formal$hyperram.v:890$1101_EN[0:0]$1385
    36/156: $0$formal$hyperram.v:890$1101_CHECK[0:0]$1384
    37/156: $0$formal$hyperram.v:891$1102_EN[0:0]$1387
    38/156: $0$formal$hyperram.v:891$1102_CHECK[0:0]$1386
    39/156: $0$formal$hyperram.v:892$1103_EN[0:0]$1389
    40/156: $0$formal$hyperram.v:892$1103_CHECK[0:0]$1388
    41/156: $0$formal$hyperram.v:893$1104_EN[0:0]$1391
    42/156: $0$formal$hyperram.v:893$1104_CHECK[0:0]$1390
    43/156: $0$formal$hyperram.v:894$1105_EN[0:0]$1393
    44/156: $0$formal$hyperram.v:894$1105_CHECK[0:0]$1392
    45/156: $0$formal$hyperram.v:900$1106_EN[0:0]$1395
    46/156: $0$formal$hyperram.v:900$1106_CHECK[0:0]$1394
    47/156: $0$formal$hyperram.v:901$1107_EN[0:0]$1397
    48/156: $0$formal$hyperram.v:901$1107_CHECK[0:0]$1396
    49/156: $0$formal$hyperram.v:902$1108_EN[0:0]$1399
    50/156: $0$formal$hyperram.v:902$1108_CHECK[0:0]$1398
    51/156: $0$formal$hyperram.v:903$1109_EN[0:0]$1401
    52/156: $0$formal$hyperram.v:903$1109_CHECK[0:0]$1400
    53/156: $0$formal$hyperram.v:911$1110_EN[0:0]$1403
    54/156: $0$formal$hyperram.v:911$1110_CHECK[0:0]$1402
    55/156: $0$formal$hyperram.v:913$1111_EN[0:0]$1405
    56/156: $0$formal$hyperram.v:913$1111_CHECK[0:0]$1404
    57/156: $0$formal$hyperram.v:917$1112_EN[0:0]$1407
    58/156: $0$formal$hyperram.v:917$1112_CHECK[0:0]$1406
    59/156: $0$formal$hyperram.v:919$1113_EN[0:0]$1409
    60/156: $0$formal$hyperram.v:919$1113_CHECK[0:0]$1408
    61/156: $0$formal$hyperram.v:926$1114_EN[0:0]$1411
    62/156: $0$formal$hyperram.v:926$1114_CHECK[0:0]$1410
    63/156: $0$formal$hyperram.v:927$1115_EN[0:0]$1413
    64/156: $0$formal$hyperram.v:927$1115_CHECK[0:0]$1412
    65/156: $0$formal$hyperram.v:928$1116_EN[0:0]$1415
    66/156: $0$formal$hyperram.v:928$1116_CHECK[0:0]$1414
    67/156: $0$formal$hyperram.v:929$1117_EN[0:0]$1417
    68/156: $0$formal$hyperram.v:929$1117_CHECK[0:0]$1416
    69/156: $0$formal$hyperram.v:931$1118_EN[0:0]$1419
    70/156: $0$formal$hyperram.v:931$1118_CHECK[0:0]$1418
    71/156: $0$formal$hyperram.v:937$1119_EN[0:0]$1421
    72/156: $0$formal$hyperram.v:937$1119_CHECK[0:0]$1420
    73/156: $0$formal$hyperram.v:941$1120_EN[0:0]$1423
    74/156: $0$formal$hyperram.v:941$1120_CHECK[0:0]$1422
    75/156: $0$formal$hyperram.v:944$1121_EN[0:0]$1425
    76/156: $0$formal$hyperram.v:944$1121_CHECK[0:0]$1424
    77/156: $0$formal$hyperram.v:947$1122_EN[0:0]$1427
    78/156: $0$formal$hyperram.v:947$1122_CHECK[0:0]$1426
    79/156: $0$formal$hyperram.v:950$1123_EN[0:0]$1429
    80/156: $0$formal$hyperram.v:950$1123_CHECK[0:0]$1428
    81/156: $0$formal$hyperram.v:953$1124_EN[0:0]$1431
    82/156: $0$formal$hyperram.v:953$1124_CHECK[0:0]$1430
    83/156: $0$formal$hyperram.v:956$1125_EN[0:0]$1433
    84/156: $0$formal$hyperram.v:956$1125_CHECK[0:0]$1432
    85/156: $0$formal$hyperram.v:959$1126_EN[0:0]$1435
    86/156: $0$formal$hyperram.v:959$1126_CHECK[0:0]$1434
    87/156: $0$formal$hyperram.v:962$1127_EN[0:0]$1437
    88/156: $0$formal$hyperram.v:962$1127_CHECK[0:0]$1436
    89/156: $0$formal$hyperram.v:965$1128_EN[0:0]$1439
    90/156: $0$formal$hyperram.v:965$1128_CHECK[0:0]$1438
    91/156: $0$formal$hyperram.v:968$1129_EN[0:0]$1441
    92/156: $0$formal$hyperram.v:968$1129_CHECK[0:0]$1440
    93/156: $0$formal$hyperram.v:974$1130_EN[0:0]$1443
    94/156: $0$formal$hyperram.v:974$1130_CHECK[0:0]$1442
    95/156: $0$formal$hyperram.v:977$1131_EN[0:0]$1445
    96/156: $0$formal$hyperram.v:977$1131_CHECK[0:0]$1444
    97/156: $0$formal$hyperram.v:980$1132_EN[0:0]$1447
    98/156: $0$formal$hyperram.v:980$1132_CHECK[0:0]$1446
    99/156: $0$formal$hyperram.v:983$1133_EN[0:0]$1449
   100/156: $0$formal$hyperram.v:983$1133_CHECK[0:0]$1448
   101/156: $0$formal$hyperram.v:987$1134_EN[0:0]$1451
   102/156: $0$formal$hyperram.v:987$1134_CHECK[0:0]$1450
   103/156: $0$formal$hyperram.v:989$1135_EN[0:0]$1453
   104/156: $0$formal$hyperram.v:989$1135_CHECK[0:0]$1452
   105/156: $0$formal$hyperram.v:993$1136_EN[0:0]$1455
   106/156: $0$formal$hyperram.v:993$1136_CHECK[0:0]$1454
   107/156: $0$formal$hyperram.v:995$1137_EN[0:0]$1457
   108/156: $0$formal$hyperram.v:995$1137_CHECK[0:0]$1456
   109/156: $0$formal$hyperram.v:997$1138_EN[0:0]$1459
   110/156: $0$formal$hyperram.v:997$1138_CHECK[0:0]$1458
   111/156: $0$formal$hyperram.v:1001$1139_EN[0:0]$1461
   112/156: $0$formal$hyperram.v:1001$1139_CHECK[0:0]$1460
   113/156: $0$formal$hyperram.v:1004$1140_EN[0:0]$1463
   114/156: $0$formal$hyperram.v:1004$1140_CHECK[0:0]$1462
   115/156: $0$formal$hyperram.v:1007$1141_EN[0:0]$1465
   116/156: $0$formal$hyperram.v:1007$1141_CHECK[0:0]$1464
   117/156: $0$formal$hyperram.v:1012$1142_EN[0:0]$1467
   118/156: $0$formal$hyperram.v:1012$1142_CHECK[0:0]$1466
   119/156: $0$formal$hyperram.v:1015$1143_EN[0:0]$1469
   120/156: $0$formal$hyperram.v:1015$1143_CHECK[0:0]$1468
   121/156: $0$formal$hyperram.v:1018$1144_EN[0:0]$1471
   122/156: $0$formal$hyperram.v:1018$1144_CHECK[0:0]$1470
   123/156: $0$formal$hyperram.v:1021$1145_EN[0:0]$1473
   124/156: $0$formal$hyperram.v:1021$1145_CHECK[0:0]$1472
   125/156: $0$formal$hyperram.v:1024$1146_EN[0:0]$1475
   126/156: $0$formal$hyperram.v:1024$1146_CHECK[0:0]$1474
   127/156: $0$formal$hyperram.v:1029$1147_EN[0:0]$1477
   128/156: $0$formal$hyperram.v:1029$1147_CHECK[0:0]$1476
   129/156: $0$formal$hyperram.v:1033$1148_EN[0:0]$1479
   130/156: $0$formal$hyperram.v:1033$1148_CHECK[0:0]$1478
   131/156: $0$formal$hyperram.v:1035$1149_EN[0:0]$1481
   132/156: $0$formal$hyperram.v:1035$1149_CHECK[0:0]$1480
   133/156: $0$formal$hyperram.v:1039$1150_EN[0:0]$1483
   134/156: $0$formal$hyperram.v:1039$1150_CHECK[0:0]$1482
   135/156: $0$formal$hyperram.v:1044$1151_EN[0:0]$1485
   136/156: $0$formal$hyperram.v:1044$1151_CHECK[0:0]$1484
   137/156: $0$formal$hyperram.v:1047$1152_EN[0:0]$1487
   138/156: $0$formal$hyperram.v:1047$1152_CHECK[0:0]$1486
   139/156: $0$formal$hyperram.v:1052$1153_EN[0:0]$1489
   140/156: $0$formal$hyperram.v:1052$1153_CHECK[0:0]$1488
   141/156: $0$formal$hyperram.v:1055$1154_EN[0:0]$1491
   142/156: $0$formal$hyperram.v:1055$1154_CHECK[0:0]$1490
   143/156: $0$formal$hyperram.v:1056$1155_EN[0:0]$1493
   144/156: $0$formal$hyperram.v:1056$1155_CHECK[0:0]$1492
   145/156: $0$formal$hyperram.v:1057$1156_EN[0:0]$1495
   146/156: $0$formal$hyperram.v:1057$1156_CHECK[0:0]$1494
   147/156: $0$formal$hyperram.v:1058$1157_EN[0:0]$1497
   148/156: $0$formal$hyperram.v:1058$1157_CHECK[0:0]$1496
   149/156: $0$formal$hyperram.v:1066$1158_EN[0:0]$1499
   150/156: $0$formal$hyperram.v:1066$1158_CHECK[0:0]$1498
   151/156: $0$formal$hyperram.v:1067$1159_EN[0:0]$1501
   152/156: $0$formal$hyperram.v:1067$1159_CHECK[0:0]$1500
   153/156: $0$formal$hyperram.v:1068$1160_EN[0:0]$1503
   154/156: $0$formal$hyperram.v:1068$1160_CHECK[0:0]$1502
   155/156: $0$formal$hyperram.v:1069$1161_EN[0:0]$1505
   156/156: $0$formal$hyperram.v:1069$1161_CHECK[0:0]$1504
Creating decoders for process `\hyperram.$proc$hyperram.v:340$1255'.
     1/1: $0\hb_dq_o[7:0]
Creating decoders for process `\hyperram.$proc$hyperram.v:276$1228'.
     1/8: $0\datar_r[31:0] [15:8]
     2/8: $0\datar_r[31:0] [7:0]
     3/8: $0\datar_r[31:0] [23:16]
     4/8: $0\datar_r[31:0] [31:24]
     5/8: $0\bus_clk_r[0:0]
     6/8: $0\read_cnt_r[2:0]
     7/8: $0\rwds_2x_latency_r[0:0]
     8/8: $0\rwds_r[0:0]
Creating decoders for process `\hyperram.$proc$hyperram.v:116$1181'.
     1/20: $0\CA_r[47:0] [15:3]
     2/20: $0\CA_r[47:0] [2:0]
     3/20: $0\CA_r[47:0] [44:16]
     4/20: $0\CA_r[47:0] [45]
     5/20: $0\CA_r[47:0] [46]
     6/20: $0\CA_r[47:0] [47]
     7/20: $0\cycle_cnt_r[5:0]
     8/20: $0\bus_state_r[2:0]
     9/20: $0\read_timeout_r[0:0]
    10/20: $0\busy_r[0:0]
    11/20: $0\sel_r[3:0]
    12/20: $0\valid_r[0:0]
    13/20: $0\dataw_r[31:0]
    14/20: $0\double_latency_r[0:0]
    15/20: $0\fixed_latency_r[0:0]
    16/20: $0\trmax_r[4:0]
    17/20: $0\tpost_r[3:0]
    18/20: $0\tacc_r[3:0]
    19/20: $0\tpre_r[3:0]
    20/20: $0\tcsh_r[3:0]
Creating decoders for process `\hyperram.$proc$hyperram.v:83$1162'.
     1/1: $0\latency_cycles[5:0]
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$990'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$988'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$986'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$984'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$982'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$980'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$978'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$976'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$974'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$972'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$970'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$968'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$966'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$964'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$962'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$960'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$958'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$956'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$954'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$952'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$950'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$948'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$946'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$944'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$942'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$940'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$938'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$936'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$934'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$932'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$930'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$928'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$926'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$924'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$922'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$920'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$918'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$916'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$914'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$912'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$910'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$908'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$906'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$904'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$902'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$900'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$898'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$896'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$894'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$892'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$890'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$888'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$884'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$880'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$877'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$873'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$870'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$869'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:231$868'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
     1/105: $0$formal$wb_hyperram.v:254$128_EN[0:0]$358
     2/105: $0$formal$wb_hyperram.v:254$128_CHECK[0:0]$357
     3/105: $0$formal$wb_hyperram.v:256$129_EN[0:0]$360
     4/105: $0$formal$wb_hyperram.v:256$129_CHECK[0:0]$359
     5/105: $0$formal$wb_hyperram.v:260$130_EN[0:0]$362
     6/105: $0$formal$wb_hyperram.v:260$130_CHECK[0:0]$361
     7/105: $0$formal$wb_hyperram.v:265$131_EN[0:0]$364
     8/105: $0$formal$wb_hyperram.v:265$131_CHECK[0:0]$363
     9/105: $0$formal$wb_hyperram.v:267$132_EN[0:0]$366
    10/105: $0$formal$wb_hyperram.v:267$132_CHECK[0:0]$365
    11/105: $0$formal$wb_hyperram.v:272$133_EN[0:0]$368
    12/105: $0$formal$wb_hyperram.v:272$133_CHECK[0:0]$367
    13/105: $0$formal$wb_hyperram.v:274$134_EN[0:0]$370
    14/105: $0$formal$wb_hyperram.v:274$134_CHECK[0:0]$369
    15/105: $0$formal$wb_hyperram.v:306$135_EN[0:0]$372
    16/105: $0$formal$wb_hyperram.v:306$135_CHECK[0:0]$371
    17/105: $0$formal$wb_hyperram.v:307$136_EN[0:0]$374
    18/105: $0$formal$wb_hyperram.v:307$136_CHECK[0:0]$373
    19/105: $0$formal$wb_hyperram.v:311$137_EN[0:0]$376
    20/105: $0$formal$wb_hyperram.v:311$137_CHECK[0:0]$375
    21/105: $0$formal$wb_hyperram.v:312$138_EN[0:0]$378
    22/105: $0$formal$wb_hyperram.v:312$138_CHECK[0:0]$377
    23/105: $0$formal$wb_hyperram.v:313$139_EN[0:0]$380
    24/105: $0$formal$wb_hyperram.v:313$139_CHECK[0:0]$379
    25/105: $0$formal$wb_hyperram.v:314$140_EN[0:0]$382
    26/105: $0$formal$wb_hyperram.v:314$140_CHECK[0:0]$381
    27/105: $0$formal$wb_hyperram.v:315$141_EN[0:0]$384
    28/105: $0$formal$wb_hyperram.v:315$141_CHECK[0:0]$383
    29/105: $0$formal$wb_hyperram.v:316$142_EN[0:0]$386
    30/105: $0$formal$wb_hyperram.v:316$142_CHECK[0:0]$385
    31/105: $0$formal$wb_hyperram.v:320$143_EN[0:0]$388
    32/105: $0$formal$wb_hyperram.v:320$143_CHECK[0:0]$387
    33/105: $0$formal$wb_hyperram.v:321$144_EN[0:0]$390
    34/105: $0$formal$wb_hyperram.v:321$144_CHECK[0:0]$389
    35/105: $0$formal$wb_hyperram.v:322$145_EN[0:0]$392
    36/105: $0$formal$wb_hyperram.v:322$145_CHECK[0:0]$391
    37/105: $0$formal$wb_hyperram.v:323$146_EN[0:0]$394
    38/105: $0$formal$wb_hyperram.v:323$146_CHECK[0:0]$393
    39/105: $0$formal$wb_hyperram.v:324$147_EN[0:0]$396
    40/105: $0$formal$wb_hyperram.v:324$147_CHECK[0:0]$395
    41/105: $0$formal$wb_hyperram.v:333$148_EN[0:0]$398
    42/105: $0$formal$wb_hyperram.v:333$148_CHECK[0:0]$397
    43/105: $0$formal$wb_hyperram.v:334$149_EN[0:0]$400
    44/105: $0$formal$wb_hyperram.v:334$149_CHECK[0:0]$399
    45/105: $0$formal$wb_hyperram.v:335$150_EN[0:0]$402
    46/105: $0$formal$wb_hyperram.v:335$150_CHECK[0:0]$401
    47/105: $0$formal$wb_hyperram.v:336$151_EN[0:0]$404
    48/105: $0$formal$wb_hyperram.v:336$151_CHECK[0:0]$403
    49/105: $0$formal$wb_hyperram.v:340$152_EN[0:0]$406
    50/105: $0$formal$wb_hyperram.v:340$152_CHECK[0:0]$405
    51/105: $0$formal$wb_hyperram.v:343$153_EN[0:0]$408
    52/105: $0$formal$wb_hyperram.v:343$153_CHECK[0:0]$407
    53/105: $0$formal$wb_hyperram.v:346$154_EN[0:0]$410
    54/105: $0$formal$wb_hyperram.v:346$154_CHECK[0:0]$409
    55/105: $0$formal$wb_hyperram.v:349$155_EN[0:0]$412
    56/105: $0$formal$wb_hyperram.v:349$155_CHECK[0:0]$411
    57/105: $0$formal$wb_hyperram.v:354$156_EN[0:0]$414
    58/105: $0$formal$wb_hyperram.v:354$156_CHECK[0:0]$413
    59/105: $0$formal$wb_hyperram.v:370$157_EN[0:0]$416
    60/105: $0$formal$wb_hyperram.v:370$157_CHECK[0:0]$415
    61/105: $0$formal$wb_hyperram.v:384$158_EN[0:0]$418
    62/105: $0$formal$wb_hyperram.v:384$158_CHECK[0:0]$417
    63/105: $0$formal$wb_hyperram.v:399$159_EN[0:0]$420
    64/105: $0$formal$wb_hyperram.v:399$159_CHECK[0:0]$419
    65/105: $0$formal$wb_hyperram.v:413$160_EN[0:0]$422
    66/105: $0$formal$wb_hyperram.v:413$160_CHECK[0:0]$421
    67/105: $0$formal$wb_hyperram.v:429$161_EN[0:0]$424
    68/105: $0$formal$wb_hyperram.v:429$161_CHECK[0:0]$423
    69/105: $0$formal$wb_hyperram.v:445$162_EN[0:0]$426
    70/105: $0$formal$wb_hyperram.v:445$162_CHECK[0:0]$425
    71/105: $0$formal$wb_hyperram.v:458$163_EN[0:0]$428
    72/105: $0$formal$wb_hyperram.v:458$163_CHECK[0:0]$427
    73/105: $0$formal$wb_hyperram.v:474$164_EN[0:0]$430
    74/105: $0$formal$wb_hyperram.v:474$164_CHECK[0:0]$429
    75/105: $0$formal$wb_hyperram.v:494$165_EN[0:0]$432
    76/105: $0$formal$wb_hyperram.v:494$165_CHECK[0:0]$431
    77/105: $0$formal$wb_hyperram.v:508$166_EN[0:0]$434
    78/105: $0$formal$wb_hyperram.v:508$166_CHECK[0:0]$433
    79/105: $0$formal$wb_hyperram.v:515$167_EN[0:0]$436
    80/105: $0$formal$wb_hyperram.v:515$167_CHECK[0:0]$435
    81/105: $0$formal$wb_hyperram.v:517$168_EN[0:0]$438
    82/105: $0$formal$wb_hyperram.v:517$168_CHECK[0:0]$437
    83/105: $0$formal$wb_hyperram.v:519$169_EN[0:0]$440
    84/105: $0$formal$wb_hyperram.v:519$169_CHECK[0:0]$439
    85/105: $0$formal$wb_hyperram.v:521$170_EN[0:0]$442
    86/105: $0$formal$wb_hyperram.v:521$170_CHECK[0:0]$441
    87/105: $0$formal$wb_hyperram.v:523$171_EN[0:0]$444
    88/105: $0$formal$wb_hyperram.v:523$171_CHECK[0:0]$443
    89/105: $0$formal$wb_hyperram.v:530$172_EN[0:0]$446
    90/105: $0$formal$wb_hyperram.v:530$172_CHECK[0:0]$445
    91/105: $0$formal$wb_hyperram.v:532$173_EN[0:0]$448
    92/105: $0$formal$wb_hyperram.v:532$173_CHECK[0:0]$447
    93/105: $0$formal$wb_hyperram.v:534$174_EN[0:0]$450
    94/105: $0$formal$wb_hyperram.v:534$174_CHECK[0:0]$449
    95/105: $0$formal$wb_hyperram.v:536$175_EN[0:0]$452
    96/105: $0$formal$wb_hyperram.v:536$175_CHECK[0:0]$451
    97/105: $0$formal$wb_hyperram.v:543$176_EN[0:0]$454
    98/105: $0$formal$wb_hyperram.v:543$176_CHECK[0:0]$453
    99/105: $0$formal$wb_hyperram.v:545$177_EN[0:0]$456
   100/105: $0$formal$wb_hyperram.v:545$177_CHECK[0:0]$455
   101/105: $0$formal$wb_hyperram.v:551$178_EN[0:0]$458
   102/105: $0$formal$wb_hyperram.v:551$178_CHECK[0:0]$457
   103/105: $0$formal$wb_hyperram.v:553$179_EN[0:0]$460
   104/105: $0$formal$wb_hyperram.v:553$179_CHECK[0:0]$459
   105/105: $0\wb_state[1:0]
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:209$230'.
     1/1: $0\csr_ack_r[0:0]
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:187$224'.
     1/1: $0\wbs_dat_o[31:0]
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:59$192'.
     1/1: $0\sub_address[31:0]
Creating decoders for process `$paramod$9e16b2daed5d84375dae36e47bef5db6acb5ff7a\register_rw.$proc$register_rw.v:19$2027'.
     1/1: $0\dffreg[5:0]
Creating decoders for process `$paramod$8af577c3f9a874870e3a9da292da9099ba6a0a90\register_rw.$proc$register_rw.v:19$2026'.
     1/1: $0\dffreg[7:0]
Creating decoders for process `$paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.$proc$register_rw.v:19$2025'.
     1/1: $0\dffreg[3:0]

4.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\hyperram.$formal$hyperram.v:386$1082_CHECK' from process `\hyperram.$proc$hyperram.v:0$1864'.
No latch inferred for signal `\hyperram.$formal$hyperram.v:386$1082_EN' from process `\hyperram.$proc$hyperram.v:0$1864'.
No latch inferred for signal `\hyperram.$formal$hyperram.v:385$1080_CHECK' from process `\hyperram.$proc$hyperram.v:0$1861'.
No latch inferred for signal `\hyperram.$formal$hyperram.v:385$1080_EN' from process `\hyperram.$proc$hyperram.v:0$1861'.
No latch inferred for signal `\hyperram.\hb_dq_o' from process `\hyperram.$proc$hyperram.v:340$1255'.
No latch inferred for signal `\hyperram.\latency_cycles' from process `\hyperram.$proc$hyperram.v:83$1162'.
No latch inferred for signal `\wb_hyperram.$formal$wb_hyperram.v:243$126_CHECK' from process `\wb_hyperram.$proc$wb_hyperram.v:0$884'.
No latch inferred for signal `\wb_hyperram.$formal$wb_hyperram.v:243$126_EN' from process `\wb_hyperram.$proc$wb_hyperram.v:0$884'.
No latch inferred for signal `\wb_hyperram.$formal$wb_hyperram.v:242$124_CHECK' from process `\wb_hyperram.$proc$wb_hyperram.v:0$880'.
No latch inferred for signal `\wb_hyperram.$formal$wb_hyperram.v:242$124_EN' from process `\wb_hyperram.$proc$wb_hyperram.v:0$880'.
No latch inferred for signal `\wb_hyperram.$formal$wb_hyperram.v:241$122_CHECK' from process `\wb_hyperram.$proc$wb_hyperram.v:0$877'.
No latch inferred for signal `\wb_hyperram.$formal$wb_hyperram.v:241$122_EN' from process `\wb_hyperram.$proc$wb_hyperram.v:0$877'.
No latch inferred for signal `\wb_hyperram.$formal$wb_hyperram.v:240$120_CHECK' from process `\wb_hyperram.$proc$wb_hyperram.v:0$873'.
No latch inferred for signal `\wb_hyperram.$formal$wb_hyperram.v:240$120_EN' from process `\wb_hyperram.$proc$wb_hyperram.v:0$873'.
No latch inferred for signal `\wb_hyperram.$formal$wb_hyperram.v:239$118_CHECK' from process `\wb_hyperram.$proc$wb_hyperram.v:0$870'.
No latch inferred for signal `\wb_hyperram.$formal$wb_hyperram.v:239$118_EN' from process `\wb_hyperram.$proc$wb_hyperram.v:0$870'.
No latch inferred for signal `\wb_hyperram.\wbs_dat_o' from process `\wb_hyperram.$proc$wb_hyperram.v:187$224'.
No latch inferred for signal `\wb_hyperram.\sub_address' from process `\wb_hyperram.$proc$wb_hyperram.v:59$192'.

4.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.\dffreg' using process `$paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.$proc$register_rw.v:19$2024'.
  created $dff cell `$procdff$3578' with positive edge clock.
Creating register for signal `\hyperram.\f_past_valid' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3579' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:395$992$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3580' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:395$993$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3581' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:396$994$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3582' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:399$995$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3583' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:849$996$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3584' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:860$997$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3585' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:861$998$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3586' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:862$999$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3587' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:863$1000$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3588' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:865$1001$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3589' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:866$1002$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3590' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:870$1003$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3591' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:871$1004$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3592' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:875$1005$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3593' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:876$1006$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3594' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:931$1007$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3595' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:936$1008$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3596' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:940$1009$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3597' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:943$1010$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3598' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:946$1011$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3599' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:949$1012$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3600' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:952$1013$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3601' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:955$1014$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3602' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:958$1015$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3603' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:961$1016$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3604' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:961$1017$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3605' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:961$1018$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3606' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:962$1019$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3607' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:964$1020$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3608' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:964$1021$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3609' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:964$1022$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3610' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:967$1023$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3611' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:967$1024$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3612' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:967$1025$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3613' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:967$1026$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3614' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:973$1027$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3615' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:973$1028$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3616' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:974$1029$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3617' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:976$1030$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3618' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:976$1031$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3619' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:979$1032$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3620' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:979$1033$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3621' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:982$1034$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3622' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:982$1035$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3623' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:985$1036$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3624' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:985$1037$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3625' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:992$1038$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3626' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:992$1039$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3627' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1000$1040$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3628' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1000$1041$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3629' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1003$1042$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3630' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1003$1043$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3631' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1003$1044$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3632' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1006$1045$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3633' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1006$1046$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3634' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1014$1047$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3635' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1014$1048$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3636' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1014$1049$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3637' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1014$1050$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3638' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1017$1051$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3639' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1020$1052$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3640' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1020$1053$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3641' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1020$1054$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3642' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1020$1055$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3643' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1031$1056$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3644' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1032$1057$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3645' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1032$1058$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3646' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1038$1059$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3647' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1046$1060$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3648' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1046$1061$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3649' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1046$1062$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3650' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1047$1063$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3651' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1050$1064$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3652' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1050$1065$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3653' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1051$1066$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3654' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1052$1067$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3655' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1055$1068$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3656' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1056$1069$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3657' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1057$1070$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3658' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1058$1071$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3659' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1064$1072$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3660' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1065$1073$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3661' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1065$1074$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3662' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1065$1075$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3663' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1066$1076$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3664' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1067$1077$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3665' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1068$1078$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3666' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1069$1079$0' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3667' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:395$1084_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3668' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:395$1084_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3669' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:398$1085_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3670' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:398$1085_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3671' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:848$1086_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3672' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:848$1086_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3673' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:854$1087_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3674' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:854$1087_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3675' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:855$1088_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3676' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:855$1088_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3677' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:861$1089_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3678' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:861$1089_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3679' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:862$1090_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3680' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:862$1090_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3681' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:863$1091_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3682' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:863$1091_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3683' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:866$1092_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3684' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:866$1092_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3685' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:868$1093_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3686' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:868$1093_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3687' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:871$1094_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3688' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:871$1094_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3689' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:873$1095_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3690' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:873$1095_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3691' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:873$1096_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3692' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:873$1096_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3693' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:875$1097_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3694' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:875$1097_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3695' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:883$1098_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3696' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:883$1098_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3697' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:885$1099_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3698' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:885$1099_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3699' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:889$1100_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3700' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:889$1100_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3701' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:890$1101_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3702' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:890$1101_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3703' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:891$1102_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3704' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:891$1102_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3705' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:892$1103_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3706' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:892$1103_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3707' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:893$1104_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3708' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:893$1104_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3709' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:894$1105_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3710' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:894$1105_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3711' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:900$1106_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3712' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:900$1106_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3713' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:901$1107_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3714' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:901$1107_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3715' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:902$1108_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3716' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:902$1108_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3717' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:903$1109_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3718' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:903$1109_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3719' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:911$1110_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3720' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:911$1110_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3721' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:913$1111_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3722' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:913$1111_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3723' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:917$1112_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3724' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:917$1112_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3725' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:919$1113_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3726' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:919$1113_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3727' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:926$1114_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3728' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:926$1114_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3729' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:927$1115_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3730' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:927$1115_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3731' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:928$1116_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3732' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:928$1116_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3733' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:929$1117_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3734' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:929$1117_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3735' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:931$1118_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3736' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:931$1118_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3737' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:937$1119_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3738' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:937$1119_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3739' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:941$1120_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3740' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:941$1120_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3741' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:944$1121_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3742' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:944$1121_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3743' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:947$1122_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3744' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:947$1122_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3745' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:950$1123_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3746' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:950$1123_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3747' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:953$1124_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3748' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:953$1124_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3749' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:956$1125_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3750' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:956$1125_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3751' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:959$1126_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3752' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:959$1126_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3753' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:962$1127_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3754' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:962$1127_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3755' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:965$1128_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3756' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:965$1128_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3757' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:968$1129_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3758' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:968$1129_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3759' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:974$1130_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3760' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:974$1130_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3761' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:977$1131_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3762' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:977$1131_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3763' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:980$1132_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3764' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:980$1132_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3765' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:983$1133_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3766' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:983$1133_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3767' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:987$1134_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3768' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:987$1134_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3769' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:989$1135_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3770' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:989$1135_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3771' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:993$1136_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3772' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:993$1136_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3773' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:995$1137_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3774' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:995$1137_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3775' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:997$1138_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3776' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:997$1138_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3777' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1001$1139_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3778' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1001$1139_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3779' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1004$1140_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3780' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1004$1140_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3781' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1007$1141_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3782' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1007$1141_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3783' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1012$1142_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3784' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1012$1142_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3785' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1015$1143_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3786' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1015$1143_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3787' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1018$1144_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3788' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1018$1144_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3789' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1021$1145_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3790' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1021$1145_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3791' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1024$1146_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3792' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1024$1146_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3793' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1029$1147_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3794' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1029$1147_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3795' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1033$1148_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3796' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1033$1148_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3797' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1035$1149_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3798' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1035$1149_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3799' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1039$1150_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3800' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1039$1150_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3801' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1044$1151_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3802' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1044$1151_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3803' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1047$1152_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3804' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1047$1152_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3805' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1052$1153_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3806' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1052$1153_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3807' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1055$1154_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3808' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1055$1154_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3809' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1056$1155_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3810' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1056$1155_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3811' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1057$1156_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3812' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1057$1156_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3813' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1058$1157_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3814' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1058$1157_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3815' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1066$1158_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3816' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1066$1158_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3817' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1067$1159_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3818' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1067$1159_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3819' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1068$1160_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3820' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1068$1160_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3821' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1069$1161_CHECK' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3822' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1069$1161_EN' using process `\hyperram.$proc$hyperram.v:389$1261'.
  created $ff cell `$procdff$3823' with global clock.
Creating register for signal `\hyperram.\rwds_r' using process `\hyperram.$proc$hyperram.v:276$1228'.
  created $dff cell `$procdff$3824' with negative edge clock.
Creating register for signal `\hyperram.\rwds_2x_latency_r' using process `\hyperram.$proc$hyperram.v:276$1228'.
  created $dff cell `$procdff$3825' with negative edge clock.
Creating register for signal `\hyperram.\read_cnt_r' using process `\hyperram.$proc$hyperram.v:276$1228'.
  created $dff cell `$procdff$3826' with negative edge clock.
Creating register for signal `\hyperram.\bus_clk_r' using process `\hyperram.$proc$hyperram.v:276$1228'.
  created $dff cell `$procdff$3827' with negative edge clock.
Creating register for signal `\hyperram.\datar_r' using process `\hyperram.$proc$hyperram.v:276$1228'.
  created $dff cell `$procdff$3828' with negative edge clock.
Creating register for signal `\hyperram.\tcsh_r' using process `\hyperram.$proc$hyperram.v:116$1181'.
  created $dff cell `$procdff$3829' with positive edge clock.
Creating register for signal `\hyperram.\tpre_r' using process `\hyperram.$proc$hyperram.v:116$1181'.
  created $dff cell `$procdff$3830' with positive edge clock.
Creating register for signal `\hyperram.\tacc_r' using process `\hyperram.$proc$hyperram.v:116$1181'.
  created $dff cell `$procdff$3831' with positive edge clock.
Creating register for signal `\hyperram.\tpost_r' using process `\hyperram.$proc$hyperram.v:116$1181'.
  created $dff cell `$procdff$3832' with positive edge clock.
Creating register for signal `\hyperram.\trmax_r' using process `\hyperram.$proc$hyperram.v:116$1181'.
  created $dff cell `$procdff$3833' with positive edge clock.
Creating register for signal `\hyperram.\fixed_latency_r' using process `\hyperram.$proc$hyperram.v:116$1181'.
  created $dff cell `$procdff$3834' with positive edge clock.
Creating register for signal `\hyperram.\double_latency_r' using process `\hyperram.$proc$hyperram.v:116$1181'.
  created $dff cell `$procdff$3835' with positive edge clock.
Creating register for signal `\hyperram.\dataw_r' using process `\hyperram.$proc$hyperram.v:116$1181'.
  created $dff cell `$procdff$3836' with positive edge clock.
Creating register for signal `\hyperram.\CA_r' using process `\hyperram.$proc$hyperram.v:116$1181'.
  created $dff cell `$procdff$3837' with positive edge clock.
Creating register for signal `\hyperram.\sel_r' using process `\hyperram.$proc$hyperram.v:116$1181'.
  created $dff cell `$procdff$3838' with positive edge clock.
Creating register for signal `\hyperram.\busy_r' using process `\hyperram.$proc$hyperram.v:116$1181'.
  created $dff cell `$procdff$3839' with positive edge clock.
Creating register for signal `\hyperram.\read_timeout_r' using process `\hyperram.$proc$hyperram.v:116$1181'.
  created $dff cell `$procdff$3840' with positive edge clock.
Creating register for signal `\hyperram.\bus_state_r' using process `\hyperram.$proc$hyperram.v:116$1181'.
  created $dff cell `$procdff$3841' with positive edge clock.
Creating register for signal `\hyperram.\valid_r' using process `\hyperram.$proc$hyperram.v:116$1181'.
  created $dff cell `$procdff$3842' with positive edge clock.
Creating register for signal `\hyperram.\cycle_cnt_r' using process `\hyperram.$proc$hyperram.v:116$1181'.
  created $dff cell `$procdff$3843' with positive edge clock.
Creating register for signal `\wb_hyperram.\f_past_valid' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3844' with global clock.
Creating register for signal `\wb_hyperram.\wb_state' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3845' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:254$1$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3846' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:254$2$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3847' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:255$3$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3848' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:256$4$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3849' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:256$5$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3850' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:257$6$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3851' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:261$7$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3852' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:265$8$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3853' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:267$9$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3854' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:272$10$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3855' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:272$11$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3856' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:273$12$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3857' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:274$13$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3858' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:274$14$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3859' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:275$15$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3860' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:279$16$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3861' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:314$17$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3862' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:315$18$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3863' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:316$19$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3864' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:317$20$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3865' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:322$21$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3866' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:323$22$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3867' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:324$23$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3868' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:325$24$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3869' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:333$25$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3870' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:334$26$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3871' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:335$27$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3872' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:335$28$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3873' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:355$29$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3874' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:358$30$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3875' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:359$31$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3876' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:361$32$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3877' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:362$33$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3878' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:363$34$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3879' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:364$35$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3880' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:365$36$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3881' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:365$37$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3882' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:366$38$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3883' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:371$39$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3884' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:374$40$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3885' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:375$41$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3886' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:377$42$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3887' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:378$43$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3888' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:379$44$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3889' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:379$45$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3890' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:380$46$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3891' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:385$47$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3892' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:388$48$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3893' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:389$49$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3894' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:391$50$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3895' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:392$51$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3896' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:393$52$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3897' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:394$53$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3898' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:394$54$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3899' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:394$55$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3900' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:395$56$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3901' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:400$57$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3902' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:403$58$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3903' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:404$59$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3904' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:406$60$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3905' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:407$61$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3906' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:408$62$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3907' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:408$63$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3908' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:409$64$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3909' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:414$65$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3910' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:417$66$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3911' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:419$67$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3912' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:420$68$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3913' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:421$69$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3914' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:422$70$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3915' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:429$71$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3916' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:431$72$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3917' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:432$73$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3918' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:435$74$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3919' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:436$75$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3920' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:437$76$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3921' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:438$77$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3922' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:445$78$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3923' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:447$79$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3924' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:448$80$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3925' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:450$81$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3926' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:451$82$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3927' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:452$83$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3928' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:459$84$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3929' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:461$85$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3930' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:462$86$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3931' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:464$87$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3932' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:465$88$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3933' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:466$89$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3934' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:474$90$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3935' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:476$91$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3936' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:477$92$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3937' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:479$93$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3938' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:480$94$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3939' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:481$95$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3940' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:482$96$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3941' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:483$97$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3942' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:484$98$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3943' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:485$99$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3944' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:486$100$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3945' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:487$101$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3946' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:494$102$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3947' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:496$103$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3948' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:497$104$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3949' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:498$105$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3950' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:499$106$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3951' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:501$107$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3952' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:502$108$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3953' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:503$109$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3954' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:528$110$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3955' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:528$111$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3956' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:528$112$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3957' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:528$113$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3958' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:528$114$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3959' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:529$115$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3960' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:531$116$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3961' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:533$117$0' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3962' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:254$128_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3963' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:254$128_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3964' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:256$129_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3965' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:256$129_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3966' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:260$130_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3967' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:260$130_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3968' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:265$131_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3969' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:265$131_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3970' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:267$132_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3971' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:267$132_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3972' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:272$133_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3973' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:272$133_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3974' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:274$134_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3975' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:274$134_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3976' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:306$135_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3977' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:306$135_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3978' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:307$136_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3979' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:307$136_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3980' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:311$137_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3981' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:311$137_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3982' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:312$138_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3983' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:312$138_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3984' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:313$139_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3985' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:313$139_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3986' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:314$140_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3987' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:314$140_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3988' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:315$141_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3989' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:315$141_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3990' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:316$142_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3991' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:316$142_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3992' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:320$143_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3993' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:320$143_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3994' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:321$144_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3995' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:321$144_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3996' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:322$145_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3997' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:322$145_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3998' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:323$146_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$3999' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:323$146_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4000' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:324$147_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4001' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:324$147_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4002' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:333$148_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4003' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:333$148_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4004' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:334$149_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4005' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:334$149_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4006' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:335$150_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4007' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:335$150_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4008' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:336$151_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4009' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:336$151_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4010' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:340$152_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4011' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:340$152_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4012' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:343$153_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4013' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:343$153_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4014' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:346$154_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4015' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:346$154_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4016' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:349$155_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4017' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:349$155_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4018' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:354$156_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4019' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:354$156_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4020' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:370$157_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4021' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:370$157_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4022' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:384$158_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4023' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:384$158_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4024' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:399$159_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4025' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:399$159_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4026' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:413$160_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4027' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:413$160_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4028' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:429$161_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4029' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:429$161_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4030' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:445$162_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4031' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:445$162_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4032' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:458$163_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4033' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:458$163_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4034' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:474$164_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4035' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:474$164_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4036' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:494$165_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4037' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:494$165_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4038' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:508$166_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4039' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:508$166_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4040' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:515$167_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4041' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:515$167_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4042' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:517$168_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4043' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:517$168_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4044' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:519$169_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4045' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:519$169_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4046' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:521$170_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4047' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:521$170_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4048' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:523$171_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4049' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:523$171_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4050' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:530$172_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4051' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:530$172_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4052' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:532$173_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4053' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:532$173_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4054' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:534$174_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4055' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:534$174_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4056' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:536$175_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4057' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:536$175_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4058' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:543$176_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4059' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:543$176_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4060' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:545$177_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4061' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:545$177_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4062' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:551$178_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4063' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:551$178_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4064' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:553$179_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4065' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:553$179_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
  created $ff cell `$procdff$4066' with global clock.
Creating register for signal `\wb_hyperram.\csr_valid_prev_r' using process `\wb_hyperram.$proc$wb_hyperram.v:209$230'.
  created $dff cell `$procdff$4067' with positive edge clock.
Creating register for signal `\wb_hyperram.\csr_ack_r' using process `\wb_hyperram.$proc$wb_hyperram.v:209$230'.
  created $dff cell `$procdff$4068' with positive edge clock.
Creating register for signal `$paramod$9e16b2daed5d84375dae36e47bef5db6acb5ff7a\register_rw.\dffreg' using process `$paramod$9e16b2daed5d84375dae36e47bef5db6acb5ff7a\register_rw.$proc$register_rw.v:19$2027'.
  created $dff cell `$procdff$4069' with positive edge clock.
Creating register for signal `$paramod$8af577c3f9a874870e3a9da292da9099ba6a0a90\register_rw.\dffreg' using process `$paramod$8af577c3f9a874870e3a9da292da9099ba6a0a90\register_rw.$proc$register_rw.v:19$2026'.
  created $dff cell `$procdff$4070' with positive edge clock.
Creating register for signal `$paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.\dffreg' using process `$paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.$proc$register_rw.v:19$2025'.
  created $dff cell `$procdff$4071' with positive edge clock.

4.3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `$paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.$proc$register_rw.v:19$2024'.
Removing empty process `$paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.$proc$register_rw.v:19$2024'.
Removing empty process `hyperram.$proc$hyperram.v:0$2022'.
Removing empty process `hyperram.$proc$hyperram.v:0$2020'.
Removing empty process `hyperram.$proc$hyperram.v:0$2018'.
Removing empty process `hyperram.$proc$hyperram.v:0$2016'.
Removing empty process `hyperram.$proc$hyperram.v:0$2014'.
Removing empty process `hyperram.$proc$hyperram.v:0$2012'.
Removing empty process `hyperram.$proc$hyperram.v:0$2010'.
Removing empty process `hyperram.$proc$hyperram.v:0$2008'.
Removing empty process `hyperram.$proc$hyperram.v:0$2006'.
Removing empty process `hyperram.$proc$hyperram.v:0$2004'.
Removing empty process `hyperram.$proc$hyperram.v:0$2002'.
Removing empty process `hyperram.$proc$hyperram.v:0$2000'.
Removing empty process `hyperram.$proc$hyperram.v:0$1998'.
Removing empty process `hyperram.$proc$hyperram.v:0$1996'.
Removing empty process `hyperram.$proc$hyperram.v:0$1994'.
Removing empty process `hyperram.$proc$hyperram.v:0$1992'.
Removing empty process `hyperram.$proc$hyperram.v:0$1990'.
Removing empty process `hyperram.$proc$hyperram.v:0$1988'.
Removing empty process `hyperram.$proc$hyperram.v:0$1986'.
Removing empty process `hyperram.$proc$hyperram.v:0$1984'.
Removing empty process `hyperram.$proc$hyperram.v:0$1982'.
Removing empty process `hyperram.$proc$hyperram.v:0$1980'.
Removing empty process `hyperram.$proc$hyperram.v:0$1978'.
Removing empty process `hyperram.$proc$hyperram.v:0$1976'.
Removing empty process `hyperram.$proc$hyperram.v:0$1974'.
Removing empty process `hyperram.$proc$hyperram.v:0$1972'.
Removing empty process `hyperram.$proc$hyperram.v:0$1970'.
Removing empty process `hyperram.$proc$hyperram.v:0$1968'.
Removing empty process `hyperram.$proc$hyperram.v:0$1966'.
Removing empty process `hyperram.$proc$hyperram.v:0$1964'.
Removing empty process `hyperram.$proc$hyperram.v:0$1962'.
Removing empty process `hyperram.$proc$hyperram.v:0$1960'.
Removing empty process `hyperram.$proc$hyperram.v:0$1958'.
Removing empty process `hyperram.$proc$hyperram.v:0$1956'.
Removing empty process `hyperram.$proc$hyperram.v:0$1954'.
Removing empty process `hyperram.$proc$hyperram.v:0$1952'.
Removing empty process `hyperram.$proc$hyperram.v:0$1950'.
Removing empty process `hyperram.$proc$hyperram.v:0$1948'.
Removing empty process `hyperram.$proc$hyperram.v:0$1946'.
Removing empty process `hyperram.$proc$hyperram.v:0$1944'.
Removing empty process `hyperram.$proc$hyperram.v:0$1942'.
Removing empty process `hyperram.$proc$hyperram.v:0$1940'.
Removing empty process `hyperram.$proc$hyperram.v:0$1938'.
Removing empty process `hyperram.$proc$hyperram.v:0$1936'.
Removing empty process `hyperram.$proc$hyperram.v:0$1934'.
Removing empty process `hyperram.$proc$hyperram.v:0$1932'.
Removing empty process `hyperram.$proc$hyperram.v:0$1930'.
Removing empty process `hyperram.$proc$hyperram.v:0$1928'.
Removing empty process `hyperram.$proc$hyperram.v:0$1926'.
Removing empty process `hyperram.$proc$hyperram.v:0$1924'.
Removing empty process `hyperram.$proc$hyperram.v:0$1922'.
Removing empty process `hyperram.$proc$hyperram.v:0$1920'.
Removing empty process `hyperram.$proc$hyperram.v:0$1918'.
Removing empty process `hyperram.$proc$hyperram.v:0$1916'.
Removing empty process `hyperram.$proc$hyperram.v:0$1914'.
Removing empty process `hyperram.$proc$hyperram.v:0$1912'.
Removing empty process `hyperram.$proc$hyperram.v:0$1910'.
Removing empty process `hyperram.$proc$hyperram.v:0$1908'.
Removing empty process `hyperram.$proc$hyperram.v:0$1906'.
Removing empty process `hyperram.$proc$hyperram.v:0$1904'.
Removing empty process `hyperram.$proc$hyperram.v:0$1902'.
Removing empty process `hyperram.$proc$hyperram.v:0$1900'.
Removing empty process `hyperram.$proc$hyperram.v:0$1898'.
Removing empty process `hyperram.$proc$hyperram.v:0$1896'.
Removing empty process `hyperram.$proc$hyperram.v:0$1894'.
Removing empty process `hyperram.$proc$hyperram.v:0$1892'.
Removing empty process `hyperram.$proc$hyperram.v:0$1890'.
Removing empty process `hyperram.$proc$hyperram.v:0$1888'.
Removing empty process `hyperram.$proc$hyperram.v:0$1886'.
Removing empty process `hyperram.$proc$hyperram.v:0$1884'.
Removing empty process `hyperram.$proc$hyperram.v:0$1882'.
Removing empty process `hyperram.$proc$hyperram.v:0$1880'.
Removing empty process `hyperram.$proc$hyperram.v:0$1878'.
Removing empty process `hyperram.$proc$hyperram.v:0$1876'.
Removing empty process `hyperram.$proc$hyperram.v:0$1874'.
Removing empty process `hyperram.$proc$hyperram.v:0$1872'.
Removing empty process `hyperram.$proc$hyperram.v:0$1870'.
Removing empty process `hyperram.$proc$hyperram.v:0$1868'.
Removing empty process `hyperram.$proc$hyperram.v:0$1864'.
Removing empty process `hyperram.$proc$hyperram.v:0$1861'.
Removing empty process `hyperram.$proc$hyperram.v:359$1860'.
Found and cleaned up 62 empty switches in `\hyperram.$proc$hyperram.v:389$1261'.
Removing empty process `hyperram.$proc$hyperram.v:389$1261'.
Found and cleaned up 1 empty switch in `\hyperram.$proc$hyperram.v:340$1255'.
Removing empty process `hyperram.$proc$hyperram.v:340$1255'.
Found and cleaned up 7 empty switches in `\hyperram.$proc$hyperram.v:276$1228'.
Removing empty process `hyperram.$proc$hyperram.v:276$1228'.
Found and cleaned up 15 empty switches in `\hyperram.$proc$hyperram.v:116$1181'.
Removing empty process `hyperram.$proc$hyperram.v:116$1181'.
Found and cleaned up 3 empty switches in `\hyperram.$proc$hyperram.v:83$1162'.
Removing empty process `hyperram.$proc$hyperram.v:83$1162'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$990'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$988'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$986'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$984'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$982'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$980'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$978'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$976'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$974'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$972'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$970'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$968'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$966'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$964'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$962'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$960'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$958'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$956'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$954'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$952'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$950'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$948'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$946'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$944'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$942'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$940'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$938'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$936'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$934'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$932'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$930'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$928'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$926'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$924'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$922'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$920'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$918'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$916'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$914'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$912'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$910'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$908'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$906'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$904'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$902'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$900'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$898'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$896'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$894'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$892'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$890'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$888'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$884'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$880'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$877'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$873'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$870'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$869'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:231$868'.
Found and cleaned up 53 empty switches in `\wb_hyperram.$proc$wb_hyperram.v:246$239'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:246$239'.
Found and cleaned up 2 empty switches in `\wb_hyperram.$proc$wb_hyperram.v:209$230'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:209$230'.
Found and cleaned up 3 empty switches in `\wb_hyperram.$proc$wb_hyperram.v:187$224'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:187$224'.
Found and cleaned up 3 empty switches in `\wb_hyperram.$proc$wb_hyperram.v:59$192'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:59$192'.
Found and cleaned up 2 empty switches in `$paramod$9e16b2daed5d84375dae36e47bef5db6acb5ff7a\register_rw.$proc$register_rw.v:19$2027'.
Removing empty process `$paramod$9e16b2daed5d84375dae36e47bef5db6acb5ff7a\register_rw.$proc$register_rw.v:19$2027'.
Found and cleaned up 2 empty switches in `$paramod$8af577c3f9a874870e3a9da292da9099ba6a0a90\register_rw.$proc$register_rw.v:19$2026'.
Removing empty process `$paramod$8af577c3f9a874870e3a9da292da9099ba6a0a90\register_rw.$proc$register_rw.v:19$2026'.
Found and cleaned up 2 empty switches in `$paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.$proc$register_rw.v:19$2025'.
Removing empty process `$paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.$proc$register_rw.v:19$2025'.
Cleaned up 157 empty switches.

4.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.
Optimizing module hyperram.
<suppressed ~61 debug messages>
Optimizing module wb_hyperram.
<suppressed ~9 debug messages>
Optimizing module $paramod$9e16b2daed5d84375dae36e47bef5db6acb5ff7a\register_rw.
Optimizing module $paramod$8af577c3f9a874870e3a9da292da9099ba6a0a90\register_rw.
Optimizing module $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.

4.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw..
Finding unused cells or wires in module \hyperram..
Finding unused cells or wires in module \wb_hyperram..
Finding unused cells or wires in module $paramod$9e16b2daed5d84375dae36e47bef5db6acb5ff7a\register_rw..
Finding unused cells or wires in module $paramod$8af577c3f9a874870e3a9da292da9099ba6a0a90\register_rw..
Finding unused cells or wires in module $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw..
Removed 4 unused cells and 1277 unused wires.
<suppressed ~16 debug messages>

4.6. Executing CHECK pass (checking for obvious problems).
Checking module $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw...
Checking module $paramod$8af577c3f9a874870e3a9da292da9099ba6a0a90\register_rw...
Checking module $paramod$9e16b2daed5d84375dae36e47bef5db6acb5ff7a\register_rw...
Checking module $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw...
Checking module hyperram...
Checking module wb_hyperram...
Found and reported 0 problems.

4.7. Executing OPT pass (performing simple optimizations).

4.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.
Optimizing module $paramod$8af577c3f9a874870e3a9da292da9099ba6a0a90\register_rw.
Optimizing module $paramod$9e16b2daed5d84375dae36e47bef5db6acb5ff7a\register_rw.
Optimizing module $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.
Optimizing module hyperram.
<suppressed ~3 debug messages>
Optimizing module wb_hyperram.

4.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw'.
Finding identical cells in module `$paramod$8af577c3f9a874870e3a9da292da9099ba6a0a90\register_rw'.
Finding identical cells in module `$paramod$9e16b2daed5d84375dae36e47bef5db6acb5ff7a\register_rw'.
Finding identical cells in module `$paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw'.
Finding identical cells in module `\hyperram'.
<suppressed ~978 debug messages>
Finding identical cells in module `\wb_hyperram'.
<suppressed ~843 debug messages>
Removed a total of 607 cells.

4.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$8af577c3f9a874870e3a9da292da9099ba6a0a90\register_rw..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$9e16b2daed5d84375dae36e47bef5db6acb5ff7a\register_rw..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \hyperram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $procmux$2159: \hb_dq_oen -> 1'1
      Replacing known input bits on port B of cell $procmux$2341: \hb_rwds_oen -> 1'1
  Analyzing evaluation results.
Running muxtree optimizer on module \wb_hyperram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~300 debug messages>

4.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.
  Optimizing cells in module $paramod$8af577c3f9a874870e3a9da292da9099ba6a0a90\register_rw.
  Optimizing cells in module $paramod$9e16b2daed5d84375dae36e47bef5db6acb5ff7a\register_rw.
  Optimizing cells in module $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.
  Optimizing cells in module \hyperram.
  Optimizing cells in module \wb_hyperram.
Performed a total of 0 changes.

4.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw'.
Finding identical cells in module `$paramod$8af577c3f9a874870e3a9da292da9099ba6a0a90\register_rw'.
Finding identical cells in module `$paramod$9e16b2daed5d84375dae36e47bef5db6acb5ff7a\register_rw'.
Finding identical cells in module `$paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw'.
Finding identical cells in module `\hyperram'.
<suppressed ~149 debug messages>
Finding identical cells in module `\wb_hyperram'.
<suppressed ~168 debug messages>
Removed a total of 106 cells.

4.7.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw..
Finding unused cells or wires in module $paramod$8af577c3f9a874870e3a9da292da9099ba6a0a90\register_rw..
Finding unused cells or wires in module $paramod$9e16b2daed5d84375dae36e47bef5db6acb5ff7a\register_rw..
Finding unused cells or wires in module $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw..
Finding unused cells or wires in module \hyperram..
Finding unused cells or wires in module \wb_hyperram..
Removed 0 unused cells and 715 unused wires.
<suppressed ~3 debug messages>

4.7.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.
Optimizing module $paramod$8af577c3f9a874870e3a9da292da9099ba6a0a90\register_rw.
Optimizing module $paramod$9e16b2daed5d84375dae36e47bef5db6acb5ff7a\register_rw.
Optimizing module $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.
Optimizing module hyperram.
Optimizing module wb_hyperram.

4.7.8. Rerunning OPT passes. (Maybe there is more to do..)

4.7.9. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$8af577c3f9a874870e3a9da292da9099ba6a0a90\register_rw..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$9e16b2daed5d84375dae36e47bef5db6acb5ff7a\register_rw..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \hyperram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \wb_hyperram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~263 debug messages>

4.7.10. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.
  Optimizing cells in module $paramod$8af577c3f9a874870e3a9da292da9099ba6a0a90\register_rw.
  Optimizing cells in module $paramod$9e16b2daed5d84375dae36e47bef5db6acb5ff7a\register_rw.
  Optimizing cells in module $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.
  Optimizing cells in module \hyperram.
  Optimizing cells in module \wb_hyperram.
Performed a total of 0 changes.

4.7.11. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw'.
Finding identical cells in module `$paramod$8af577c3f9a874870e3a9da292da9099ba6a0a90\register_rw'.
Finding identical cells in module `$paramod$9e16b2daed5d84375dae36e47bef5db6acb5ff7a\register_rw'.
Finding identical cells in module `$paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw'.
Finding identical cells in module `\hyperram'.
Finding identical cells in module `\wb_hyperram'.
Removed a total of 0 cells.

4.7.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw..
Finding unused cells or wires in module $paramod$8af577c3f9a874870e3a9da292da9099ba6a0a90\register_rw..
Finding unused cells or wires in module $paramod$9e16b2daed5d84375dae36e47bef5db6acb5ff7a\register_rw..
Finding unused cells or wires in module $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw..
Finding unused cells or wires in module \hyperram..
Finding unused cells or wires in module \wb_hyperram..

4.7.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.
Optimizing module $paramod$8af577c3f9a874870e3a9da292da9099ba6a0a90\register_rw.
Optimizing module $paramod$9e16b2daed5d84375dae36e47bef5db6acb5ff7a\register_rw.
Optimizing module $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.
Optimizing module hyperram.
Optimizing module wb_hyperram.

4.7.14. Finished OPT passes. (There is nothing left to do.)

4.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 26 bits (of 32) from port A of cell hyperram.$sub$hyperram.v:89$1163 ($sub).
Removed top 30 bits (of 32) from port B of cell hyperram.$sub$hyperram.v:89$1163 ($sub).
Removed top 25 bits (of 32) from port Y of cell hyperram.$sub$hyperram.v:89$1163 ($sub).
Removed top 27 bits (of 32) from port A of cell hyperram.$sub$hyperram.v:89$1164 ($sub).
Removed top 30 bits (of 32) from port B of cell hyperram.$sub$hyperram.v:89$1164 ($sub).
Removed top 26 bits (of 32) from port Y of cell hyperram.$sub$hyperram.v:89$1164 ($sub).
Removed top 26 bits (of 32) from mux cell hyperram.$ternary$hyperram.v:89$1165 ($mux).
Removed top 31 bits (of 32) from port B of cell hyperram.$sub$hyperram.v:91$1167 ($sub).
Removed top 31 bits (of 32) from port B of cell hyperram.$sub$hyperram.v:91$1169 ($sub).
Removed top 26 bits (of 32) from mux cell hyperram.$ternary$hyperram.v:91$1170 ($mux).
Removed top 26 bits (of 32) from mux cell hyperram.$ternary$hyperram.v:97$1173 ($mux).
Removed top 26 bits (of 32) from mux cell hyperram.$ternary$hyperram.v:99$1178 ($mux).
Removed top 31 bits (of 32) from port B of cell hyperram.$sub$hyperram.v:143$1183 ($sub).
Removed top 26 bits (of 32) from port Y of cell hyperram.$sub$hyperram.v:143$1183 ($sub).
Removed top 30 bits (of 32) from port B of cell hyperram.$ge$hyperram.v:172$1193 ($ge).
Removed top 28 bits (of 32) from mux cell hyperram.$ternary$hyperram.v:172$1195 ($mux).
Removed top 29 bits (of 32) from port B of cell hyperram.$ge$hyperram.v:174$1196 ($ge).
Removed top 27 bits (of 32) from mux cell hyperram.$ternary$hyperram.v:174$1198 ($mux).
Removed top 31 bits (of 32) from port B of cell hyperram.$sub$hyperram.v:221$1205 ($sub).
Removed top 27 bits (of 32) from port Y of cell hyperram.$sub$hyperram.v:221$1205 ($sub).
Removed top 2 bits (of 3) from port B of cell hyperram.$ne$hyperram.v:269$1219 ($ne).
Removed top 30 bits (of 32) from port B of cell hyperram.$lt$hyperram.v:269$1224 ($lt).
Removed top 31 bits (of 32) from port A of cell hyperram.$not$hyperram.v:286$1230 ($not).
Removed top 31 bits (of 32) from mux cell hyperram.$ternary$hyperram.v:286$1231 ($mux).
Removed top 4 bits (of 6) from port B of cell hyperram.$eq$hyperram.v:296$1232 ($eq).
Removed top 31 bits (of 32) from port B of cell hyperram.$sub$hyperram.v:311$1238 ($sub).
Removed top 29 bits (of 32) from port Y of cell hyperram.$sub$hyperram.v:311$1238 ($sub).
Removed top 31 bits (of 32) from port A of cell hyperram.$not$hyperram.v:334$1250 ($not).
Removed top 31 bits (of 32) from mux cell hyperram.$ternary$hyperram.v:334$1251 ($mux).
Removed top 28 bits (of 32) from port A of cell hyperram.$mul$hyperram.v:342$1256 ($mul).
Removed top 22 bits (of 32) from port Y of cell hyperram.$mul$hyperram.v:342$1256 ($mul).
Removed top 21 bits (of 32) from port B of cell hyperram.$shiftx$hyperram.v:0$1257 ($shiftx).
Removed top 21 bits (of 32) from port B of cell hyperram.$shiftx$hyperram.v:0$1259 ($shiftx).
Removed top 31 bits (of 32) from port B of cell hyperram.$and$hyperram.v:0$1506 ($and).
Removed top 31 bits (of 32) from port Y of cell hyperram.$and$hyperram.v:0$1506 ($and).
Removed top 31 bits (of 32) from port B of cell hyperram.$and$hyperram.v:0$1507 ($and).
Removed top 31 bits (of 32) from port Y of cell hyperram.$and$hyperram.v:0$1507 ($and).
Removed top 31 bits (of 32) from port B of cell hyperram.$and$hyperram.v:0$1516 ($and).
Removed top 31 bits (of 32) from port Y of cell hyperram.$and$hyperram.v:0$1516 ($and).
Removed top 30 bits (of 32) from port B of cell hyperram.$ge$hyperram.v:854$1526 ($ge).
Removed top 29 bits (of 32) from port B of cell hyperram.$ge$hyperram.v:855$1527 ($ge).
Removed top 2 bits (of 3) from port B of cell hyperram.$eq$hyperram.v:860$1531 ($eq).
Removed top 29 bits (of 32) from port B of cell hyperram.$ge$hyperram.v:865$1536 ($ge).
Removed top 2 bits (of 5) from port B of cell hyperram.$eq$hyperram.v:868$1538 ($eq).
Removed top 30 bits (of 32) from port B of cell hyperram.$ge$hyperram.v:870$1539 ($ge).
Removed top 2 bits (of 4) from port B of cell hyperram.$eq$hyperram.v:873$1541 ($eq).
Removed top 2 bits (of 3) from port B of cell hyperram.$eq$hyperram.v:943$1590 ($eq).
Removed top 1 bits (of 3) from port B of cell hyperram.$eq$hyperram.v:946$1594 ($eq).
Removed top 1 bits (of 3) from port B of cell hyperram.$eq$hyperram.v:952$1605 ($eq).
Removed top 31 bits (of 32) from port B of cell hyperram.$add$hyperram.v:974$1660 ($add).
Removed top 25 bits (of 32) from port Y of cell hyperram.$add$hyperram.v:974$1660 ($add).
Removed top 25 bits (of 32) from port B of cell hyperram.$eq$hyperram.v:974$1661 ($eq).
Removed top 31 bits (of 32) from port B of cell hyperram.$and$hyperram.v:0$1662 ($and).
Removed top 31 bits (of 32) from port Y of cell hyperram.$and$hyperram.v:0$1662 ($and).
Removed top 3 bits (of 6) from port B of cell hyperram.$eq$hyperram.v:980$1679 ($eq).
Removed top 5 bits (of 6) from port B of cell hyperram.$eq$hyperram.v:983$1688 ($eq).
Removed top 31 bits (of 32) from port B of cell hyperram.$add$hyperram.v:987$1697 ($add).
Removed top 30 bits (of 32) from port Y of cell hyperram.$add$hyperram.v:987$1697 ($add).
Removed top 30 bits (of 32) from port A of cell hyperram.$mul$hyperram.v:987$1698 ($mul).
Removed top 30 bits (of 32) from port B of cell hyperram.$mul$hyperram.v:987$1698 ($mul).
Removed top 28 bits (of 32) from port Y of cell hyperram.$mul$hyperram.v:987$1698 ($mul).
Removed top 28 bits (of 32) from port A of cell hyperram.$mul$hyperram.v:987$1699 ($mul).
Removed top 24 bits (of 32) from port Y of cell hyperram.$mul$hyperram.v:987$1699 ($mul).
Removed top 24 bits (of 32) from port A of cell hyperram.$sub$hyperram.v:987$1700 ($sub).
Removed top 30 bits (of 32) from port B of cell hyperram.$sub$hyperram.v:987$1700 ($sub).
Removed top 23 bits (of 32) from port Y of cell hyperram.$sub$hyperram.v:987$1700 ($sub).
Removed top 31 bits (of 32) from port B of cell hyperram.$sub$hyperram.v:987$1702 ($sub).
Removed top 31 bits (of 32) from port B of cell hyperram.$add$hyperram.v:989$1704 ($add).
Removed top 30 bits (of 32) from port Y of cell hyperram.$add$hyperram.v:989$1704 ($add).
Removed top 30 bits (of 32) from port A of cell hyperram.$mul$hyperram.v:989$1705 ($mul).
Removed top 30 bits (of 32) from port B of cell hyperram.$mul$hyperram.v:989$1705 ($mul).
Removed top 28 bits (of 32) from port Y of cell hyperram.$mul$hyperram.v:989$1705 ($mul).
Removed top 28 bits (of 32) from port A of cell hyperram.$mul$hyperram.v:989$1706 ($mul).
Removed top 24 bits (of 32) from port Y of cell hyperram.$mul$hyperram.v:989$1706 ($mul).
Removed top 24 bits (of 32) from port A of cell hyperram.$sub$hyperram.v:989$1707 ($sub).
Removed top 30 bits (of 32) from port B of cell hyperram.$sub$hyperram.v:989$1707 ($sub).
Removed top 23 bits (of 32) from port Y of cell hyperram.$sub$hyperram.v:989$1707 ($sub).
Removed top 31 bits (of 32) from port B of cell hyperram.$sub$hyperram.v:989$1709 ($sub).
Removed top 30 bits (of 32) from port A of cell hyperram.$mul$hyperram.v:993$1719 ($mul).
Removed top 25 bits (of 32) from port Y of cell hyperram.$mul$hyperram.v:993$1719 ($mul).
Removed top 25 bits (of 32) from port A of cell hyperram.$sub$hyperram.v:993$1720 ($sub).
Removed top 30 bits (of 32) from port B of cell hyperram.$sub$hyperram.v:993$1720 ($sub).
Removed top 24 bits (of 32) from port Y of cell hyperram.$sub$hyperram.v:993$1720 ($sub).
Removed top 1 bits (of 3) from port B of cell hyperram.$eq$hyperram.v:995$1722 ($eq).
Removed top 4 bits (of 6) from port B of cell hyperram.$eq$hyperram.v:1001$1732 ($eq).
Removed top 1 bits (of 3) from port B of cell hyperram.$eq$hyperram.v:1038$1789 ($eq).
Removed top 1 bits (of 3) from port B of cell hyperram.$eq$hyperram.v:1038$1790 ($eq).
Removed top 31 bits (of 32) from port B of cell hyperram.$add$hyperram.v:1047$1807 ($add).
Removed top 28 bits (of 32) from port Y of cell hyperram.$add$hyperram.v:1047$1807 ($add).
Removed top 28 bits (of 32) from port A of cell hyperram.$eq$hyperram.v:1047$1808 ($eq).
Removed top 1 bits (of 3) from port B of cell hyperram.$ne$hyperram.v:1046$1838 ($ne).
Removed top 3 bits (of 6) from port B of cell hyperram.$procmux$2200_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell hyperram.$procmux$2735_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell hyperram.$procmux$2767_CMP0 ($eq).
Removed top 2 bits (of 3) from mux cell hyperram.$procmux$3041 ($mux).
Removed top 26 bits (of 32) from port Y of cell hyperram.$sub$hyperram.v:91$1167 ($sub).
Removed top 26 bits (of 32) from port A of cell hyperram.$sub$hyperram.v:91$1167 ($sub).
Removed top 26 bits (of 32) from port Y of cell hyperram.$sub$hyperram.v:91$1169 ($sub).
Removed top 26 bits (of 32) from port A of cell hyperram.$sub$hyperram.v:91$1169 ($sub).
Removed top 31 bits (of 32) from port Y of cell hyperram.$not$hyperram.v:286$1230 ($not).
Removed top 31 bits (of 32) from port Y of cell hyperram.$not$hyperram.v:334$1250 ($not).
Removed top 1 bits (of 7) from port Y of cell hyperram.$sub$hyperram.v:89$1163 ($sub).
Removed top 28 bits (of 32) from wire hyperram.$add$hyperram.v:1047$1807_Y.
Removed top 25 bits (of 32) from wire hyperram.$add$hyperram.v:974$1660_Y.
Removed top 30 bits (of 32) from wire hyperram.$add$hyperram.v:987$1697_Y.
Removed top 30 bits (of 32) from wire hyperram.$add$hyperram.v:989$1704_Y.
Removed top 31 bits (of 32) from wire hyperram.$and$hyperram.v:0$1506_Y.
Removed top 31 bits (of 32) from wire hyperram.$and$hyperram.v:0$1507_Y.
Removed top 31 bits (of 32) from wire hyperram.$and$hyperram.v:0$1515_Y.
Removed top 31 bits (of 32) from wire hyperram.$and$hyperram.v:0$1516_Y.
Removed top 31 bits (of 32) from wire hyperram.$extend$hyperram.v:334$1249_Y.
Removed top 31 bits (of 32) from wire hyperram.$logic_not$hyperram.v:987$1701_Y.
Removed top 22 bits (of 32) from wire hyperram.$mul$hyperram.v:342$1256_Y.
Removed top 28 bits (of 32) from wire hyperram.$mul$hyperram.v:987$1698_Y.
Removed top 24 bits (of 32) from wire hyperram.$mul$hyperram.v:987$1699_Y.
Removed top 28 bits (of 32) from wire hyperram.$mul$hyperram.v:989$1705_Y.
Removed top 24 bits (of 32) from wire hyperram.$mul$hyperram.v:989$1706_Y.
Removed top 25 bits (of 32) from wire hyperram.$mul$hyperram.v:993$1719_Y.
Removed top 31 bits (of 32) from wire hyperram.$not$hyperram.v:286$1230_Y.
Removed top 31 bits (of 32) from wire hyperram.$not$hyperram.v:334$1250_Y.
Removed top 2 bits (of 3) from wire hyperram.$procmux$3041_Y.
Removed top 26 bits (of 32) from wire hyperram.$sub$hyperram.v:143$1183_Y.
Removed top 27 bits (of 32) from wire hyperram.$sub$hyperram.v:221$1205_Y.
Removed top 29 bits (of 32) from wire hyperram.$sub$hyperram.v:311$1238_Y.
Removed top 26 bits (of 32) from wire hyperram.$sub$hyperram.v:89$1163_Y.
Removed top 26 bits (of 32) from wire hyperram.$sub$hyperram.v:91$1167_Y.
Removed top 26 bits (of 32) from wire hyperram.$sub$hyperram.v:91$1169_Y.
Removed top 28 bits (of 32) from wire hyperram.$ternary$hyperram.v:172$1195_Y.
Removed top 31 bits (of 32) from wire hyperram.$ternary$hyperram.v:286$1231_Y.
Removed top 26 bits (of 32) from wire hyperram.$ternary$hyperram.v:91$1170_Y.
Removed top 26 bits (of 32) from wire hyperram.$ternary$hyperram.v:97$1173_Y.
Removed top 26 bits (of 32) from wire hyperram.$ternary$hyperram.v:99$1178_Y.
Removed top 2 bits (of 32) from port B of cell wb_hyperram.$eq$wb_hyperram.v:51$190 ($eq).
Removed top 24 bits (of 32) from port B of cell wb_hyperram.$and$wb_hyperram.v:61$193 ($and).
Removed top 6 bits (of 32) from port B of cell wb_hyperram.$and$wb_hyperram.v:63$194 ($and).
Removed top 2 bits (of 32) from port B of cell wb_hyperram.$eq$wb_hyperram.v:198$226 ($eq).
Removed top 2 bits (of 32) from port B of cell wb_hyperram.$eq$wb_hyperram.v:198$228 ($eq).
Removed top 31 bits (of 32) from port B of cell wb_hyperram.$and$wb_hyperram.v:0$462 ($and).
Removed top 31 bits (of 32) from port Y of cell wb_hyperram.$and$wb_hyperram.v:0$462 ($and).
Removed top 31 bits (of 32) from port B of cell wb_hyperram.$and$wb_hyperram.v:0$465 ($and).
Removed top 31 bits (of 32) from port Y of cell wb_hyperram.$and$wb_hyperram.v:0$465 ($and).
Removed top 31 bits (of 32) from port B of cell wb_hyperram.$and$wb_hyperram.v:0$471 ($and).
Removed top 31 bits (of 32) from port Y of cell wb_hyperram.$and$wb_hyperram.v:0$471 ($and).
Removed top 31 bits (of 32) from port B of cell wb_hyperram.$and$wb_hyperram.v:0$474 ($and).
Removed top 31 bits (of 32) from port Y of cell wb_hyperram.$and$wb_hyperram.v:0$474 ($and).
Removed top 31 bits (of 32) from port B of cell wb_hyperram.$and$wb_hyperram.v:0$475 ($and).
Removed top 31 bits (of 32) from port Y of cell wb_hyperram.$and$wb_hyperram.v:0$475 ($and).
Removed top 31 bits (of 32) from port B of cell wb_hyperram.$and$wb_hyperram.v:0$483 ($and).
Removed top 31 bits (of 32) from port Y of cell wb_hyperram.$and$wb_hyperram.v:0$483 ($and).
Removed top 31 bits (of 32) from port B of cell wb_hyperram.$and$wb_hyperram.v:0$492 ($and).
Removed top 31 bits (of 32) from port Y of cell wb_hyperram.$and$wb_hyperram.v:0$492 ($and).
Removed top 31 bits (of 32) from port B of cell wb_hyperram.$and$wb_hyperram.v:0$493 ($and).
Removed top 31 bits (of 32) from port Y of cell wb_hyperram.$and$wb_hyperram.v:0$493 ($and).
Removed top 31 bits (of 32) from port B of cell wb_hyperram.$and$wb_hyperram.v:0$505 ($and).
Removed top 31 bits (of 32) from port Y of cell wb_hyperram.$and$wb_hyperram.v:0$505 ($and).
Removed top 31 bits (of 32) from port B of cell wb_hyperram.$and$wb_hyperram.v:0$506 ($and).
Removed top 31 bits (of 32) from port Y of cell wb_hyperram.$and$wb_hyperram.v:0$506 ($and).
Removed top 29 bits (of 32) from port B of cell wb_hyperram.$gt$wb_hyperram.v:333$538 ($gt).
Removed top 29 bits (of 32) from port B of cell wb_hyperram.$lt$wb_hyperram.v:333$540 ($lt).
Removed top 28 bits (of 32) from port B of cell wb_hyperram.$gt$wb_hyperram.v:336$554 ($gt).
Removed top 29 bits (of 32) from port B of cell wb_hyperram.$gt$wb_hyperram.v:340$560 ($gt).
Removed top 28 bits (of 32) from port B of cell wb_hyperram.$gt$wb_hyperram.v:343$563 ($gt).
Removed top 28 bits (of 32) from port B of cell wb_hyperram.$gt$wb_hyperram.v:346$566 ($gt).
Removed top 1 bits (of 5) from port B of cell wb_hyperram.$eq$wb_hyperram.v:349$569 ($eq).
Removed top 1 bits (of 4) from port B of cell wb_hyperram.$eq$wb_hyperram.v:363$583 ($eq).
Removed top 3 bits (of 4) from port B of cell wb_hyperram.$eq$wb_hyperram.v:366$589 ($eq).
Removed top 1 bits (of 4) from port B of cell wb_hyperram.$eq$wb_hyperram.v:377$600 ($eq).
Removed top 1 bits (of 4) from port B of cell wb_hyperram.$eq$wb_hyperram.v:391$617 ($eq).
Removed top 1 bits (of 4) from port B of cell wb_hyperram.$eq$wb_hyperram.v:392$619 ($eq).
Removed top 24 bits (of 32) from port B of cell wb_hyperram.$eq$wb_hyperram.v:394$623 ($eq).
Removed top 1 bits (of 5) from port B of cell wb_hyperram.$eq$wb_hyperram.v:406$636 ($eq).
Removed top 1 bits (of 4) from port B of cell wb_hyperram.$eq$wb_hyperram.v:434$667 ($eq).
Removed top 1 bits (of 32) from port B of cell wb_hyperram.$eq$wb_hyperram.v:436$670 ($eq).
Removed top 1 bits (of 3) from port B of cell wb_hyperram.$eq$wb_hyperram.v:438$674 ($eq).
Removed top 1 bits (of 4) from port B of cell wb_hyperram.$eq$wb_hyperram.v:450$683 ($eq).
Removed top 16 bits (of 32) from port B of cell wb_hyperram.$eq$wb_hyperram.v:452$687 ($eq).
Removed top 1 bits (of 5) from port B of cell wb_hyperram.$eq$wb_hyperram.v:465$700 ($eq).
Removed top 3 bits (of 4) from port B of cell wb_hyperram.$eq$wb_hyperram.v:482$716 ($eq).
Removed top 2 bits (of 4) from port B of cell wb_hyperram.$eq$wb_hyperram.v:483$718 ($eq).
Removed top 1 bits (of 4) from port B of cell wb_hyperram.$eq$wb_hyperram.v:486$723 ($eq).
Removed top 1 bits (of 3) from port B of cell wb_hyperram.$eq$wb_hyperram.v:487$725 ($eq).
Removed top 3 bits (of 32) from port B of cell wb_hyperram.$eq$wb_hyperram.v:503$740 ($eq).
Removed top 2 bits (of 32) from port B of cell wb_hyperram.$eq$wb_hyperram.v:514$756 ($eq).
Removed top 31 bits (of 32) from port B of cell wb_hyperram.$eq$wb_hyperram.v:515$758 ($eq).
Removed top 2 bits (of 32) from port B of cell wb_hyperram.$eq$wb_hyperram.v:516$762 ($eq).
Removed top 26 bits (of 32) from port B of cell wb_hyperram.$eq$wb_hyperram.v:517$764 ($eq).
Removed top 2 bits (of 32) from port B of cell wb_hyperram.$eq$wb_hyperram.v:518$768 ($eq).
Removed top 24 bits (of 32) from port B of cell wb_hyperram.$eq$wb_hyperram.v:519$770 ($eq).
Removed top 2 bits (of 32) from port B of cell wb_hyperram.$eq$wb_hyperram.v:520$774 ($eq).
Removed top 27 bits (of 32) from port B of cell wb_hyperram.$eq$wb_hyperram.v:521$776 ($eq).
Removed top 2 bits (of 32) from port B of cell wb_hyperram.$eq$wb_hyperram.v:522$780 ($eq).
Removed top 28 bits (of 32) from port B of cell wb_hyperram.$eq$wb_hyperram.v:523$782 ($eq).
Removed top 2 bits (of 32) from port B of cell wb_hyperram.$eq$wb_hyperram.v:529$796 ($eq).
Removed top 2 bits (of 32) from port B of cell wb_hyperram.$eq$wb_hyperram.v:531$798 ($eq).
Removed top 2 bits (of 32) from port B of cell wb_hyperram.$eq$wb_hyperram.v:533$800 ($eq).
Removed top 1 bits (of 2) from port B of cell wb_hyperram.$procmux$3528_CMP0 ($eq).
Removed top 31 bits (of 32) from wire wb_hyperram.$and$wb_hyperram.v:0$461_Y.
Removed top 31 bits (of 32) from wire wb_hyperram.$and$wb_hyperram.v:0$462_Y.
Removed top 31 bits (of 32) from wire wb_hyperram.$and$wb_hyperram.v:0$470_Y.
Removed top 31 bits (of 32) from wire wb_hyperram.$and$wb_hyperram.v:0$471_Y.
Removed top 31 bits (of 32) from wire wb_hyperram.$and$wb_hyperram.v:0$474_Y.
Removed top 31 bits (of 32) from wire wb_hyperram.$and$wb_hyperram.v:0$492_Y.
Removed top 31 bits (of 32) from wire wb_hyperram.$and$wb_hyperram.v:0$493_Y.
Removed top 31 bits (of 32) from wire wb_hyperram.$and$wb_hyperram.v:0$505_Y.
Removed top 31 bits (of 32) from wire wb_hyperram.$and$wb_hyperram.v:0$506_Y.

4.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw..
Finding unused cells or wires in module $paramod$8af577c3f9a874870e3a9da292da9099ba6a0a90\register_rw..
Finding unused cells or wires in module $paramod$9e16b2daed5d84375dae36e47bef5db6acb5ff7a\register_rw..
Finding unused cells or wires in module $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw..
Finding unused cells or wires in module \hyperram..
Finding unused cells or wires in module \wb_hyperram..
Removed 0 unused cells and 40 unused wires.
<suppressed ~2 debug messages>

4.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.11. Executing OPT pass (performing simple optimizations).

4.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.
Optimizing module $paramod$8af577c3f9a874870e3a9da292da9099ba6a0a90\register_rw.
Optimizing module $paramod$9e16b2daed5d84375dae36e47bef5db6acb5ff7a\register_rw.
Optimizing module $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.
Optimizing module hyperram.
<suppressed ~4 debug messages>
Optimizing module wb_hyperram.
<suppressed ~10 debug messages>

4.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw'.
Finding identical cells in module `$paramod$8af577c3f9a874870e3a9da292da9099ba6a0a90\register_rw'.
Finding identical cells in module `$paramod$9e16b2daed5d84375dae36e47bef5db6acb5ff7a\register_rw'.
Finding identical cells in module `$paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw'.
Finding identical cells in module `\hyperram'.
<suppressed ~6 debug messages>
Finding identical cells in module `\wb_hyperram'.
Removed a total of 2 cells.

4.11.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw..
Finding unused cells or wires in module $paramod$8af577c3f9a874870e3a9da292da9099ba6a0a90\register_rw..
Finding unused cells or wires in module $paramod$9e16b2daed5d84375dae36e47bef5db6acb5ff7a\register_rw..
Finding unused cells or wires in module $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw..
Finding unused cells or wires in module \hyperram..
Finding unused cells or wires in module \wb_hyperram..
Removed 0 unused cells and 16 unused wires.
<suppressed ~2 debug messages>

4.11.4. Finished fast OPT passes.

4.12. Printing statistics.

=== $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw ===

   Number of wires:                  8
   Number of wire bits:             23
   Number of public wires:           6
   Number of public wire bits:      15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $dff                            1
     $mux                            2

=== $paramod$8af577c3f9a874870e3a9da292da9099ba6a0a90\register_rw ===

   Number of wires:                  8
   Number of wire bits:             43
   Number of public wires:           6
   Number of public wire bits:      27
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $dff                            1
     $mux                            2

=== $paramod$9e16b2daed5d84375dae36e47bef5db6acb5ff7a\register_rw ===

   Number of wires:                  8
   Number of wire bits:             33
   Number of public wires:           6
   Number of public wire bits:      21
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $dff                            1
     $mux                            2

=== $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw ===

   Number of wires:                  8
   Number of wire bits:             28
   Number of public wires:           6
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $dff                            1
     $mux                            2

=== hyperram ===

   Number of wires:                877
   Number of wire bits:           2740
   Number of public wires:          68
   Number of public wire bits:     434
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                927
     $add                            4
     $and                            1
     $assert                        75
     $assume                         4
     $dff                           20
     $eq                            60
     $ff                           165
     $ge                             6
     $initstate                      1
     $logic_and                     59
     $logic_not                     26
     $logic_or                      21
     $lt                             1
     $mul                            6
     $mux                          428
     $ne                             9
     $not                            8
     $pmux                          11
     $reduce_bool                    6
     $reduce_or                      1
     $shiftx                         3
     $sub                           12

=== wb_hyperram ===

   Number of wires:                520
   Number of wire bits:           1082
   Number of public wires:          44
   Number of public wire bits:     233
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                553
     $and                           13
     $assert                        14
     $assume                        25
     $cover                         18
     $dff                            2
     $eq                            52
     $ff                           107
     $gt                             5
     $initstate                      1
     $logic_and                    132
     $logic_not                     27
     $logic_or                      12
     $lt                             1
     $mux                          135
     $ne                             1
     $or                             1
     $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw      1
     $paramod$8af577c3f9a874870e3a9da292da9099ba6a0a90\register_rw      1
     $paramod$9e16b2daed5d84375dae36e47bef5db6acb5ff7a\register_rw      1
     $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw      1
     $pmux                           2
     hyperram                        1

=== design hierarchy ===

   wb_hyperram                       1
     $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw      1
     $paramod$8af577c3f9a874870e3a9da292da9099ba6a0a90\register_rw      1
     $paramod$9e16b2daed5d84375dae36e47bef5db6acb5ff7a\register_rw      1
     $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw      1
     hyperram                        1

   Number of wires:               1429
   Number of wire bits:           3949
   Number of public wires:         136
   Number of public wire bits:     748
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1487
     $add                            4
     $and                           14
     $assert                        89
     $assume                        29
     $cover                         18
     $dff                           26
     $eq                           112
     $ff                           272
     $ge                             6
     $gt                             5
     $initstate                      2
     $logic_and                    191
     $logic_not                     53
     $logic_or                      33
     $lt                             2
     $mul                            6
     $mux                          571
     $ne                            10
     $not                            8
     $or                             1
     $pmux                          13
     $reduce_bool                    6
     $reduce_or                      1
     $shiftx                         3
     $sub                           12

4.13. Executing CHECK pass (checking for obvious problems).
Checking module $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw...
Checking module $paramod$8af577c3f9a874870e3a9da292da9099ba6a0a90\register_rw...
Checking module $paramod$9e16b2daed5d84375dae36e47bef5db6acb5ff7a\register_rw...
Checking module $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw...
Checking module hyperram...
Checking module wb_hyperram...
Found and reported 0 problems.

5. Executing MEMORY_NORDFF pass (extracting $dff cells from memories).

6. Executing CLK2FFLOGIC pass (convert clocked FFs to generic $ff cells).
Replacing $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.$procdff$4071 ($dff): CLK=\clk, D=$0\dffreg[3:0], Q=\dffreg
Replacing $paramod$8af577c3f9a874870e3a9da292da9099ba6a0a90\register_rw.$procdff$4070 ($dff): CLK=\clk, D=$0\dffreg[7:0], Q=\dffreg
Replacing $paramod$9e16b2daed5d84375dae36e47bef5db6acb5ff7a\register_rw.$procdff$4069 ($dff): CLK=\clk, D=$0\dffreg[5:0], Q=\dffreg
Replacing $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.$procdff$3578 ($dff): CLK=\clk, D=$0\dffreg[4:0], Q=\dffreg
Replacing hyperram.$procdff$3824 ($dff): CLK=\clk_i, D=$0\rwds_r[0:0], Q=\rwds_r
Replacing hyperram.$procdff$3825 ($dff): CLK=\clk_i, D=$0\rwds_2x_latency_r[0:0], Q=\rwds_2x_latency_r
Replacing hyperram.$procdff$3826 ($dff): CLK=\clk_i, D=$0\read_cnt_r[2:0], Q=\read_cnt_r
Replacing hyperram.$procdff$3827 ($dff): CLK=\clk_i, D=$0\bus_clk_r[0:0], Q=\bus_clk_r
Replacing hyperram.$procdff$3828 ($dff): CLK=\clk_i, D=$0\datar_r[31:0], Q=\datar_r
Replacing hyperram.$procdff$3829 ($dff): CLK=\clk_i, D=$0\tcsh_r[3:0], Q=\tcsh_r
Replacing hyperram.$procdff$3830 ($dff): CLK=\clk_i, D=$0\tpre_r[3:0], Q=\tpre_r
Replacing hyperram.$procdff$3831 ($dff): CLK=\clk_i, D=$0\tacc_r[3:0], Q=\tacc_r
Replacing hyperram.$procdff$3832 ($dff): CLK=\clk_i, D=$0\tpost_r[3:0], Q=\tpost_r
Replacing hyperram.$procdff$3833 ($dff): CLK=\clk_i, D=$0\trmax_r[4:0], Q=\trmax_r
Replacing hyperram.$procdff$3834 ($dff): CLK=\clk_i, D=$0\fixed_latency_r[0:0], Q=\fixed_latency_r
Replacing hyperram.$procdff$3835 ($dff): CLK=\clk_i, D=$0\double_latency_r[0:0], Q=\double_latency_r
Replacing hyperram.$procdff$3836 ($dff): CLK=\clk_i, D=$0\dataw_r[31:0], Q=\dataw_r
Replacing hyperram.$procdff$3837 ($dff): CLK=\clk_i, D=$0\CA_r[47:0], Q=\CA_r
Replacing hyperram.$procdff$3838 ($dff): CLK=\clk_i, D=$0\sel_r[3:0], Q=\sel_r
Replacing hyperram.$procdff$3839 ($dff): CLK=\clk_i, D=$0\busy_r[0:0], Q=\busy_r
Replacing hyperram.$procdff$3840 ($dff): CLK=\clk_i, D=$0\read_timeout_r[0:0], Q=\read_timeout_r
Replacing hyperram.$procdff$3841 ($dff): CLK=\clk_i, D=$0\bus_state_r[2:0], Q=\bus_state_r
Replacing hyperram.$procdff$3842 ($dff): CLK=\clk_i, D=$0\valid_r[0:0], Q=\valid_r
Replacing hyperram.$procdff$3843 ($dff): CLK=\clk_i, D=$0\cycle_cnt_r[5:0], Q=\cycle_cnt_r
Replacing wb_hyperram.$procdff$4067 ($dff): CLK=\wb_clk_i, D=\csr_valid, Q=\csr_valid_prev_r
Replacing wb_hyperram.$procdff$4068 ($dff): CLK=\wb_clk_i, D=$0\csr_ack_r[0:0], Q=\csr_ack_r

7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw..
Finding unused cells or wires in module $paramod$8af577c3f9a874870e3a9da292da9099ba6a0a90\register_rw..
Finding unused cells or wires in module $paramod$9e16b2daed5d84375dae36e47bef5db6acb5ff7a\register_rw..
Finding unused cells or wires in module $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw..
Finding unused cells or wires in module \hyperram..
Finding unused cells or wires in module \wb_hyperram..
Removed 0 unused cells and 26 unused wires.
<suppressed ~6 debug messages>

8. Executing SETUNDEF pass (replace undef values with defined constants).

9. Executing OPT pass (performing simple optimizations).

9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.
Optimizing module $paramod$8af577c3f9a874870e3a9da292da9099ba6a0a90\register_rw.
Optimizing module $paramod$9e16b2daed5d84375dae36e47bef5db6acb5ff7a\register_rw.
Optimizing module $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.
Optimizing module hyperram.
Optimizing module wb_hyperram.

9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw'.
Finding identical cells in module `$paramod$8af577c3f9a874870e3a9da292da9099ba6a0a90\register_rw'.
Finding identical cells in module `$paramod$9e16b2daed5d84375dae36e47bef5db6acb5ff7a\register_rw'.
Finding identical cells in module `$paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw'.
Finding identical cells in module `\hyperram'.
<suppressed ~126 debug messages>
Finding identical cells in module `\wb_hyperram'.
<suppressed ~6 debug messages>
Removed a total of 44 cells.

9.3. Executing OPT_DFF pass (perform DFF optimizations).

9.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw..
Finding unused cells or wires in module $paramod$8af577c3f9a874870e3a9da292da9099ba6a0a90\register_rw..
Finding unused cells or wires in module $paramod$9e16b2daed5d84375dae36e47bef5db6acb5ff7a\register_rw..
Finding unused cells or wires in module $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw..
Finding unused cells or wires in module \hyperram..
Finding unused cells or wires in module \wb_hyperram..
Removed 7 unused cells and 51 unused wires.
<suppressed ~9 debug messages>

9.5. Finished fast OPT passes.

10. Executing CHECK pass (checking for obvious problems).
Checking module $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw...
Checking module $paramod$8af577c3f9a874870e3a9da292da9099ba6a0a90\register_rw...
Checking module $paramod$9e16b2daed5d84375dae36e47bef5db6acb5ff7a\register_rw...
Checking module $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw...
Checking module hyperram...
Checking module wb_hyperram...
Found and reported 0 problems.

11. Executing HIERARCHY pass (managing design hierarchy).

11.1. Analyzing design hierarchy..
Top module:  \wb_hyperram
Used module:     \hyperram
Used module:     $paramod$9e16b2daed5d84375dae36e47bef5db6acb5ff7a\register_rw
Used module:     $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw
Used module:     $paramod$8af577c3f9a874870e3a9da292da9099ba6a0a90\register_rw
Used module:     $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw

11.2. Analyzing design hierarchy..
Top module:  \wb_hyperram
Used module:     \hyperram
Used module:     $paramod$9e16b2daed5d84375dae36e47bef5db6acb5ff7a\register_rw
Used module:     $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw
Used module:     $paramod$8af577c3f9a874870e3a9da292da9099ba6a0a90\register_rw
Used module:     $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw
Removed 0 unused modules.
Module hyperram directly or indirectly contains formal properties -> setting "keep" attribute.
Module wb_hyperram directly or indirectly contains formal properties -> setting "keep" attribute.

12. Executing RTLIL backend.
Output filename: ../model/design.il

Warnings: 19 unique messages, 19 total
End of script. Logfile hash: b78ee5f002, CPU: user 4.92s system 0.10s, MEM: 21.44 MB peak
Yosys 0.9+4081 (open-tool-forge build) (git sha1 ef4ddfac, gcc 9.3.0-17ubuntu1~20.04 -Os)
Time spent: 21% 7x opt_clean (1 sec), 15% 6x opt_expr (0 sec), ...
