// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module toe_ack_delay (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        eventEng2ackDelay_event_V_dout,
        eventEng2ackDelay_event_V_empty_n,
        eventEng2ackDelay_event_V_read,
        ackDelayFifoReadCount_V_V_din,
        ackDelayFifoReadCount_V_V_full_n,
        ackDelayFifoReadCount_V_V_write,
        eventEng2txEng_event_V_din,
        eventEng2txEng_event_V_full_n,
        eventEng2txEng_event_V_write,
        ackDelayFifoWriteCount_V_V_din,
        ackDelayFifoWriteCount_V_V_full_n,
        ackDelayFifoWriteCount_V_V_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_pp0_stg0_fsm_0 = 1'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv12_0 = 12'b000000000000;
parameter    ap_const_lv12_5EB = 12'b10111101011;
parameter    ap_const_lv16_1 = 16'b1;
parameter    ap_const_lv16_2710 = 16'b10011100010000;
parameter    ap_const_lv3_2 = 3'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv12_1 = 12'b1;
parameter    ap_const_lv35_0 = 35'b00000000000000000000000000000000000;
parameter    ap_const_lv150_lc_1 = 150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_35 = 32'b110101;
parameter    ap_const_lv12_FFF = 12'b111111111111;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [149:0] eventEng2ackDelay_event_V_dout;
input   eventEng2ackDelay_event_V_empty_n;
output   eventEng2ackDelay_event_V_read;
output  [0:0] ackDelayFifoReadCount_V_V_din;
input   ackDelayFifoReadCount_V_V_full_n;
output   ackDelayFifoReadCount_V_V_write;
output  [149:0] eventEng2txEng_event_V_din;
input   eventEng2txEng_event_V_full_n;
output   eventEng2txEng_event_V_write;
output  [0:0] ackDelayFifoWriteCount_V_V_din;
input   ackDelayFifoWriteCount_V_V_full_n;
output   ackDelayFifoWriteCount_V_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg eventEng2ackDelay_event_V_read;
reg ackDelayFifoReadCount_V_V_write;
reg[149:0] eventEng2txEng_event_V_din;
reg eventEng2txEng_event_V_write;
reg ackDelayFifoWriteCount_V_V_write;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm = 1'b1;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_0;
reg    ap_sig_bdd_20;
wire    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
wire   [0:0] tmp_nbreadreq_fu_154_p3;
reg    ap_sig_bdd_55;
reg   [0:0] tmp_reg_324;
reg    ap_sig_bdd_66;
reg   [0:0] ap_reg_ppstg_tmp_reg_324_pp0_it1;
reg   [0:0] tmp_191_reg_360;
wire   [0:0] tmp_150_nbwritereq_fu_176_p3;
wire   [0:0] tmp_193_fu_291_p2;
reg   [0:0] tmp_s_reg_344;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_344_pp0_it1;
reg    ap_sig_bdd_96;
reg   [0:0] ap_reg_ppstg_tmp_reg_324_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_191_reg_360_pp0_it2;
reg   [0:0] tmp_150_reg_368;
reg   [0:0] tmp_193_reg_372;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_344_pp0_it2;
reg    ap_sig_bdd_125;
reg   [13:0] ack_table_V_address0;
reg    ack_table_V_ce0;
reg    ack_table_V_we0;
wire   [11:0] ack_table_V_d0;
wire   [11:0] ack_table_V_q0;
reg   [13:0] ack_table_V_address1;
reg    ack_table_V_ce1;
reg    ack_table_V_we1;
reg   [11:0] ack_table_V_d1;
reg   [15:0] ad_pointer_V = 16'b0000000000000000;
reg   [15:0] tmp_sessionID_V_12_reg_328;
reg   [15:0] ap_reg_ppstg_tmp_sessionID_V_12_reg_328_pp0_it1;
reg   [13:0] ack_table_V_addr_reg_333;
reg   [13:0] ap_reg_ppstg_ack_table_V_addr_reg_333_pp0_it1;
reg   [149:0] tmp82_reg_339;
reg   [149:0] ap_reg_ppstg_tmp82_reg_339_pp0_it1;
wire   [0:0] tmp_s_fu_270_p2;
reg   [13:0] ack_table_V_addr_1_reg_348;
reg   [13:0] ap_reg_ppstg_ack_table_V_addr_1_reg_348_pp0_it1;
reg   [11:0] ack_table_V_load_reg_354;
wire   [0:0] grp_fu_225_p2;
reg   [0:0] tmp_192_reg_364;
wire   [63:0] tmp_190_fu_235_p1;
wire   [63:0] tmp_189_fu_286_p1;
wire   [149:0] tmp_2_fu_305_p5;
wire   [15:0] p_tmp_s_fu_252_p3;
wire   [11:0] tmp_194_fu_318_p2;
wire   [15:0] tmp_195_fu_240_p2;
wire   [0:0] tmp_196_fu_246_p2;
wire   [2:0] tmp_type_fu_266_p1;
wire   [15:0] tmp_sessionID_V_fu_276_p4;
wire   [53:0] tmp_164_fu_296_p4;
reg   [0:0] ap_NS_fsm;
reg    ap_sig_pprstidle_pp0;
reg    ap_sig_bdd_84;
reg    ap_sig_bdd_229;
reg    ap_sig_bdd_88;
reg    ap_sig_bdd_94;
reg    ap_sig_bdd_195;


toe_ack_delay_ack_table_V #(
    .DataWidth( 12 ),
    .AddressRange( 10000 ),
    .AddressWidth( 14 ))
ack_table_V_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( ack_table_V_address0 ),
    .ce0( ack_table_V_ce0 ),
    .we0( ack_table_V_we0 ),
    .d0( ack_table_V_d0 ),
    .q0( ack_table_V_q0 ),
    .address1( ack_table_V_address1 ),
    .ce1( ack_table_V_ce1 ),
    .we1( ack_table_V_we1 ),
    .d1( ack_table_V_d1 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_pp0_stg0_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

/// ap_reg_ppiten_pp0_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(tmp_nbreadreq_fu_154_p3 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        ack_table_V_addr_1_reg_348 <= tmp_189_fu_286_p1;
        tmp82_reg_339 <= eventEng2ackDelay_event_V_dout;
        tmp_s_reg_344 <= tmp_s_fu_270_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (tmp_nbreadreq_fu_154_p3 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        ack_table_V_addr_reg_333 <= tmp_190_fu_235_p1;
        tmp_sessionID_V_12_reg_328 <= ad_pointer_V;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == tmp_reg_324) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        ack_table_V_load_reg_354 <= ack_table_V_q0;
        tmp_191_reg_360 <= grp_fu_225_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (tmp_nbreadreq_fu_154_p3 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        ad_pointer_V <= p_tmp_s_fu_252_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        ap_reg_ppstg_ack_table_V_addr_1_reg_348_pp0_it1 <= ack_table_V_addr_1_reg_348;
        ap_reg_ppstg_ack_table_V_addr_reg_333_pp0_it1 <= ack_table_V_addr_reg_333;
        ap_reg_ppstg_tmp82_reg_339_pp0_it1 <= tmp82_reg_339;
        ap_reg_ppstg_tmp_reg_324_pp0_it1 <= tmp_reg_324;
        ap_reg_ppstg_tmp_s_reg_344_pp0_it1 <= tmp_s_reg_344;
        ap_reg_ppstg_tmp_sessionID_V_12_reg_328_pp0_it1 <= tmp_sessionID_V_12_reg_328;
        tmp_reg_324 <= tmp_nbreadreq_fu_154_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))) begin
        ap_reg_ppstg_tmp_191_reg_360_pp0_it2 <= tmp_191_reg_360;
        ap_reg_ppstg_tmp_reg_324_pp0_it2 <= ap_reg_ppstg_tmp_reg_324_pp0_it1;
        ap_reg_ppstg_tmp_s_reg_344_pp0_it2 <= ap_reg_ppstg_tmp_s_reg_344_pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_324_pp0_it1) & (ap_const_lv1_0 == tmp_191_reg_360) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        tmp_150_reg_368 <= tmp_150_nbwritereq_fu_176_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ap_const_lv1_0 == tmp_reg_324) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_s_reg_344))) begin
        tmp_192_reg_364 <= grp_fu_225_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_324_pp0_it1) & (ap_const_lv1_0 == tmp_191_reg_360) & ~(ap_const_lv1_0 == tmp_150_nbwritereq_fu_176_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        tmp_193_reg_372 <= tmp_193_fu_291_p2;
    end
end

/// ackDelayFifoReadCount_V_V_write assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_55 or tmp_reg_324 or ap_sig_bdd_66 or ap_sig_bdd_96 or ap_sig_bdd_125)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ap_const_lv1_0 == tmp_reg_324) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        ackDelayFifoReadCount_V_V_write = ap_const_logic_1;
    end else begin
        ackDelayFifoReadCount_V_V_write = ap_const_logic_0;
    end
end

/// ackDelayFifoWriteCount_V_V_write assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_55 or ap_sig_bdd_66 or ap_sig_bdd_96 or ap_reg_ppstg_tmp_reg_324_pp0_it2 or ap_reg_ppstg_tmp_191_reg_360_pp0_it2 or tmp_150_reg_368 or tmp_193_reg_372 or ap_reg_ppstg_tmp_s_reg_344_pp0_it2 or ap_sig_bdd_125)
begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_324_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_191_reg_360_pp0_it2) & ~(ap_const_lv1_0 == tmp_150_reg_368) & ~(ap_const_lv1_0 == tmp_193_reg_372) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_324_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_344_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))))) begin
        ackDelayFifoWriteCount_V_V_write = ap_const_logic_1;
    end else begin
        ackDelayFifoWriteCount_V_V_write = ap_const_logic_0;
    end
end

/// ack_table_V_address0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or tmp_nbreadreq_fu_154_p3 or tmp_s_fu_270_p2 or tmp_190_fu_235_p1 or tmp_189_fu_286_p1)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_nbreadreq_fu_154_p3 == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_s_fu_270_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_nbreadreq_fu_154_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_s_fu_270_p2)))) begin
        ack_table_V_address0 = tmp_189_fu_286_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (tmp_nbreadreq_fu_154_p3 == ap_const_lv1_0))) begin
        ack_table_V_address0 = tmp_190_fu_235_p1;
    end else begin
        ack_table_V_address0 = 'bx;
    end
end

/// ack_table_V_address1 assign process. ///
always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_ack_table_V_addr_reg_333_pp0_it1 or ap_reg_ppstg_ack_table_V_addr_1_reg_348_pp0_it1 or ap_sig_bdd_84 or ap_sig_bdd_229)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        if (ap_sig_bdd_229) begin
            ack_table_V_address1 = ap_reg_ppstg_ack_table_V_addr_1_reg_348_pp0_it1;
        end else if (ap_sig_bdd_84) begin
            ack_table_V_address1 = ap_reg_ppstg_ack_table_V_addr_reg_333_pp0_it1;
        end else begin
            ack_table_V_address1 = 'bx;
        end
    end else begin
        ack_table_V_address1 = 'bx;
    end
end

/// ack_table_V_ce0 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or tmp_nbreadreq_fu_154_p3 or ap_sig_bdd_55 or ap_sig_bdd_66 or ap_sig_bdd_96 or ap_sig_bdd_125 or tmp_s_fu_270_p2)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (tmp_nbreadreq_fu_154_p3 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_nbreadreq_fu_154_p3 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_s_fu_270_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_nbreadreq_fu_154_p3 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_s_fu_270_p2)))) begin
        ack_table_V_ce0 = ap_const_logic_1;
    end else begin
        ack_table_V_ce0 = ap_const_logic_0;
    end
end

/// ack_table_V_ce1 assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_55 or ap_sig_bdd_66 or ap_reg_ppstg_tmp_reg_324_pp0_it1 or tmp_191_reg_360 or tmp_150_nbwritereq_fu_176_p3 or ap_reg_ppstg_tmp_s_reg_344_pp0_it1 or ap_sig_bdd_96 or ap_sig_bdd_125 or tmp_192_reg_364)
begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_324_pp0_it1) & (ap_const_lv1_0 == tmp_191_reg_360) & ~(ap_const_lv1_0 == tmp_150_nbwritereq_fu_176_p3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_324_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_344_pp0_it1) & ~(ap_const_lv1_0 == tmp_192_reg_364)))) begin
        ack_table_V_ce1 = ap_const_logic_1;
    end else begin
        ack_table_V_ce1 = ap_const_logic_0;
    end
end

/// ack_table_V_d1 assign process. ///
always @ (ap_reg_ppiten_pp0_it2 or tmp_194_fu_318_p2 or ap_sig_bdd_84 or ap_sig_bdd_229)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        if (ap_sig_bdd_229) begin
            ack_table_V_d1 = ap_const_lv12_5EB;
        end else if (ap_sig_bdd_84) begin
            ack_table_V_d1 = tmp_194_fu_318_p2;
        end else begin
            ack_table_V_d1 = 'bx;
        end
    end else begin
        ack_table_V_d1 = 'bx;
    end
end

/// ack_table_V_we0 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or tmp_nbreadreq_fu_154_p3 or ap_sig_bdd_55 or ap_sig_bdd_66 or ap_sig_bdd_96 or ap_sig_bdd_125 or tmp_s_fu_270_p2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_nbreadreq_fu_154_p3 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_s_fu_270_p2))) begin
        ack_table_V_we0 = ap_const_logic_1;
    end else begin
        ack_table_V_we0 = ap_const_logic_0;
    end
end

/// ack_table_V_we1 assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_55 or ap_sig_bdd_66 or ap_reg_ppstg_tmp_reg_324_pp0_it1 or tmp_191_reg_360 or tmp_150_nbwritereq_fu_176_p3 or ap_reg_ppstg_tmp_s_reg_344_pp0_it1 or ap_sig_bdd_96 or ap_sig_bdd_125 or tmp_192_reg_364)
begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_324_pp0_it1) & (ap_const_lv1_0 == tmp_191_reg_360) & ~(ap_const_lv1_0 == tmp_150_nbwritereq_fu_176_p3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_324_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_344_pp0_it1) & ~(ap_const_lv1_0 == tmp_192_reg_364)))) begin
        ack_table_V_we1 = ap_const_logic_1;
    end else begin
        ack_table_V_we1 = ap_const_logic_0;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_55 or ap_sig_bdd_66 or ap_sig_bdd_96 or ap_sig_bdd_125)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it2) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it3))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_55 or ap_sig_bdd_66 or ap_sig_bdd_96 or ap_sig_bdd_125)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_0 assign process. ///
always @ (ap_sig_bdd_20)
begin
    if (ap_sig_bdd_20) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_pprstidle_pp0 assign process. ///
always @ (ap_start or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2)
begin
    if (((ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it2) & (ap_const_logic_0 == ap_start))) begin
        ap_sig_pprstidle_pp0 = ap_const_logic_1;
    end else begin
        ap_sig_pprstidle_pp0 = ap_const_logic_0;
    end
end

/// eventEng2ackDelay_event_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or tmp_nbreadreq_fu_154_p3 or ap_sig_bdd_55 or ap_sig_bdd_66 or ap_sig_bdd_96 or ap_sig_bdd_125)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_nbreadreq_fu_154_p3 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        eventEng2ackDelay_event_V_read = ap_const_logic_1;
    end else begin
        eventEng2ackDelay_event_V_read = ap_const_logic_0;
    end
end

/// eventEng2txEng_event_V_din assign process. ///
always @ (ap_reg_ppstg_tmp82_reg_339_pp0_it1 or tmp_2_fu_305_p5 or ap_sig_bdd_88 or ap_sig_bdd_94 or ap_sig_bdd_195)
begin
    if (ap_sig_bdd_195) begin
        if (ap_sig_bdd_94) begin
            eventEng2txEng_event_V_din = ap_reg_ppstg_tmp82_reg_339_pp0_it1;
        end else if (ap_sig_bdd_88) begin
            eventEng2txEng_event_V_din = tmp_2_fu_305_p5;
        end else begin
            eventEng2txEng_event_V_din = 'bx;
        end
    end else begin
        eventEng2txEng_event_V_din = 'bx;
    end
end

/// eventEng2txEng_event_V_write assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_55 or ap_sig_bdd_66 or ap_reg_ppstg_tmp_reg_324_pp0_it1 or tmp_191_reg_360 or tmp_150_nbwritereq_fu_176_p3 or tmp_193_fu_291_p2 or ap_reg_ppstg_tmp_s_reg_344_pp0_it1 or ap_sig_bdd_96 or ap_sig_bdd_125)
begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_324_pp0_it1) & (ap_const_lv1_0 == tmp_191_reg_360) & ~(ap_const_lv1_0 == tmp_150_nbwritereq_fu_176_p3) & ~(ap_const_lv1_0 == tmp_193_fu_291_p2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_324_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_344_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))))) begin
        eventEng2txEng_event_V_write = ap_const_logic_1;
    end else begin
        eventEng2txEng_event_V_write = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_done_reg or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_55 or ap_sig_bdd_66 or ap_sig_bdd_96 or ap_sig_bdd_125 or ap_sig_pprstidle_pp0)
begin
    case (ap_CS_fsm)
        ap_ST_pp0_stg0_fsm_0 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ackDelayFifoReadCount_V_V_din = ap_const_lv1_1;
assign ackDelayFifoWriteCount_V_V_din = ap_const_lv1_1;
assign ack_table_V_d0 = ap_const_lv12_0;
assign ap_reg_ppiten_pp0_it0 = ap_start;

/// ap_sig_bdd_125 assign process. ///
always @ (ackDelayFifoWriteCount_V_V_full_n or ap_reg_ppstg_tmp_reg_324_pp0_it2 or ap_reg_ppstg_tmp_191_reg_360_pp0_it2 or tmp_150_reg_368 or tmp_193_reg_372 or ap_reg_ppstg_tmp_s_reg_344_pp0_it2)
begin
    ap_sig_bdd_125 = (((ackDelayFifoWriteCount_V_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_324_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_191_reg_360_pp0_it2) & ~(ap_const_lv1_0 == tmp_150_reg_368) & ~(ap_const_lv1_0 == tmp_193_reg_372)) | ((ackDelayFifoWriteCount_V_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_324_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_344_pp0_it2)));
end

/// ap_sig_bdd_195 assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_55 or ap_sig_bdd_66 or ap_sig_bdd_96 or ap_sig_bdd_125)
begin
    ap_sig_bdd_195 = ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_55) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_96 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))));
end

/// ap_sig_bdd_20 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_20 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_229 assign process. ///
always @ (ap_reg_ppstg_tmp_reg_324_pp0_it1 or ap_reg_ppstg_tmp_s_reg_344_pp0_it1 or tmp_192_reg_364)
begin
    ap_sig_bdd_229 = (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_324_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_344_pp0_it1) & ~(ap_const_lv1_0 == tmp_192_reg_364));
end

/// ap_sig_bdd_55 assign process. ///
always @ (ap_start or ap_done_reg or eventEng2ackDelay_event_V_empty_n or tmp_nbreadreq_fu_154_p3)
begin
    ap_sig_bdd_55 = (((eventEng2ackDelay_event_V_empty_n == ap_const_logic_0) & ~(tmp_nbreadreq_fu_154_p3 == ap_const_lv1_0)) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_66 assign process. ///
always @ (ackDelayFifoReadCount_V_V_full_n or tmp_reg_324)
begin
    ap_sig_bdd_66 = ((ackDelayFifoReadCount_V_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_reg_324));
end

/// ap_sig_bdd_84 assign process. ///
always @ (ap_reg_ppstg_tmp_reg_324_pp0_it1 or tmp_191_reg_360 or tmp_150_nbwritereq_fu_176_p3)
begin
    ap_sig_bdd_84 = ((ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_324_pp0_it1) & (ap_const_lv1_0 == tmp_191_reg_360) & ~(ap_const_lv1_0 == tmp_150_nbwritereq_fu_176_p3));
end

/// ap_sig_bdd_88 assign process. ///
always @ (ap_reg_ppstg_tmp_reg_324_pp0_it1 or tmp_191_reg_360 or tmp_150_nbwritereq_fu_176_p3 or tmp_193_fu_291_p2)
begin
    ap_sig_bdd_88 = ((ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_324_pp0_it1) & (ap_const_lv1_0 == tmp_191_reg_360) & ~(ap_const_lv1_0 == tmp_150_nbwritereq_fu_176_p3) & ~(ap_const_lv1_0 == tmp_193_fu_291_p2));
end

/// ap_sig_bdd_94 assign process. ///
always @ (ap_reg_ppstg_tmp_reg_324_pp0_it1 or ap_reg_ppstg_tmp_s_reg_344_pp0_it1)
begin
    ap_sig_bdd_94 = (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_324_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_344_pp0_it1));
end

/// ap_sig_bdd_96 assign process. ///
always @ (eventEng2txEng_event_V_full_n or ap_reg_ppstg_tmp_reg_324_pp0_it1 or tmp_191_reg_360 or tmp_150_nbwritereq_fu_176_p3 or tmp_193_fu_291_p2 or ap_reg_ppstg_tmp_s_reg_344_pp0_it1)
begin
    ap_sig_bdd_96 = (((eventEng2txEng_event_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_324_pp0_it1) & (ap_const_lv1_0 == tmp_191_reg_360) & ~(ap_const_lv1_0 == tmp_150_nbwritereq_fu_176_p3) & ~(ap_const_lv1_0 == tmp_193_fu_291_p2)) | ((eventEng2txEng_event_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_324_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_s_reg_344_pp0_it1)));
end
assign grp_fu_225_p2 = (ack_table_V_q0 == ap_const_lv12_0? 1'b1: 1'b0);
assign p_tmp_s_fu_252_p3 = ((tmp_196_fu_246_p2[0:0]===1'b1)? ap_const_lv16_0: tmp_195_fu_240_p2);
assign tmp_150_nbwritereq_fu_176_p3 = eventEng2txEng_event_V_full_n;
assign tmp_164_fu_296_p4 = {{{{ap_const_lv35_0}, {ap_reg_ppstg_tmp_sessionID_V_12_reg_328_pp0_it1}}}, {ap_const_lv3_2}};
assign tmp_189_fu_286_p1 = tmp_sessionID_V_fu_276_p4;
assign tmp_190_fu_235_p1 = ad_pointer_V;
assign tmp_193_fu_291_p2 = (ack_table_V_load_reg_354 == ap_const_lv12_1? 1'b1: 1'b0);
assign tmp_194_fu_318_p2 = ($signed(ack_table_V_load_reg_354) + $signed(ap_const_lv12_FFF));
assign tmp_195_fu_240_p2 = (ad_pointer_V + ap_const_lv16_1);
assign tmp_196_fu_246_p2 = (tmp_195_fu_240_p2 == ap_const_lv16_2710? 1'b1: 1'b0);
assign tmp_2_fu_305_p5 = {{ap_const_lv150_lc_1[32'd149 : 32'd54]}, {tmp_164_fu_296_p4}};
assign tmp_nbreadreq_fu_154_p3 = eventEng2ackDelay_event_V_empty_n;
assign tmp_s_fu_270_p2 = (tmp_type_fu_266_p1 == ap_const_lv3_2? 1'b1: 1'b0);
assign tmp_sessionID_V_fu_276_p4 = {{eventEng2ackDelay_event_V_dout[ap_const_lv32_12 : ap_const_lv32_3]}};
assign tmp_type_fu_266_p1 = eventEng2ackDelay_event_V_dout[2:0];


endmodule //toe_ack_delay

