{
  "module_name": "Kconfig",
  "hash_id": "d0dad7c2d5e86ef6f65c5fa0971c6ea097061a08ab5ec43aab3513f5659061af",
  "original_prompt": "Ingested from linux-6.6.14/drivers/dma/Kconfig",
  "human_readable_source": "# SPDX-License-Identifier: GPL-2.0-only\n#\n# DMA engine configuration\n#\n\nmenuconfig DMADEVICES\n\tbool \"DMA Engine support\"\n\tdepends on HAS_DMA\n\thelp\n\t  DMA engines can do asynchronous data transfers without\n\t  involving the host CPU.  Currently, this framework can be\n\t  used to offload memory copies in the network stack and\n\t  RAID operations in the MD driver.  This menu only presents\n\t  DMA Device drivers supported by the configured arch, it may\n\t  be empty in some cases.\n\nconfig DMADEVICES_DEBUG\n\tbool \"DMA Engine debugging\"\n\tdepends on DMADEVICES != n\n\thelp\n\t  This is an option for use by developers; most people should\n\t  say N here.  This enables DMA engine core and driver debugging.\n\nconfig DMADEVICES_VDEBUG\n\tbool \"DMA Engine verbose debugging\"\n\tdepends on DMADEVICES_DEBUG != n\n\thelp\n\t  This is an option for use by developers; most people should\n\t  say N here.  This enables deeper (more verbose) debugging of\n\t  the DMA engine core and drivers.\n\n\nif DMADEVICES\n\ncomment \"DMA Devices\"\n\n#core\nconfig ASYNC_TX_ENABLE_CHANNEL_SWITCH\n\tbool\n\nconfig ARCH_HAS_ASYNC_TX_FIND_CHANNEL\n\tbool\n\nconfig DMA_ENGINE\n\tbool\n\nconfig DMA_VIRTUAL_CHANNELS\n\ttristate\n\nconfig DMA_ACPI\n\tdef_bool y\n\tdepends on ACPI\n\nconfig DMA_OF\n\tdef_bool y\n\tdepends on OF\n\tselect DMA_ENGINE\n\n#devices\nconfig ALTERA_MSGDMA\n\ttristate \"Altera / Intel mSGDMA Engine\"\n\tdepends on HAS_IOMEM\n\tselect DMA_ENGINE\n\thelp\n\t  Enable support for Altera / Intel mSGDMA controller.\n\nconfig AMBA_PL08X\n\tbool \"ARM PrimeCell PL080 or PL081 support\"\n\tdepends on ARM_AMBA\n\tselect DMA_ENGINE\n\tselect DMA_VIRTUAL_CHANNELS\n\thelp\n\t  Say yes if your platform has a PL08x DMAC device which can\n\t  provide DMA engine support. This includes the original ARM\n\t  PL080 and PL081, Samsungs PL080 derivative and Faraday\n\t  Technology's FTDMAC020 PL080 derivative.\n\nconfig AMCC_PPC440SPE_ADMA\n\ttristate \"AMCC PPC440SPe ADMA support\"\n\tdepends on 440SPe || 440SP\n\tselect DMA_ENGINE\n\tselect DMA_ENGINE_RAID\n\tselect ARCH_HAS_ASYNC_TX_FIND_CHANNEL\n\tselect ASYNC_TX_ENABLE_CHANNEL_SWITCH\n\thelp\n\t  Enable support for the AMCC PPC440SPe RAID engines.\n\nconfig APPLE_ADMAC\n\ttristate \"Apple ADMAC support\"\n\tdepends on ARCH_APPLE || COMPILE_TEST\n\tselect DMA_ENGINE\n\tdefault ARCH_APPLE\n\thelp\n\t  Enable support for Audio DMA Controller found on Apple Silicon SoCs.\n\nconfig AT_HDMAC\n\ttristate \"Atmel AHB DMA support\"\n\tdepends on ARCH_AT91\n\tselect DMA_ENGINE\n\tselect DMA_VIRTUAL_CHANNELS\n\thelp\n\t  Support the Atmel AHB DMA controller.\n\nconfig AT_XDMAC\n\ttristate \"Atmel XDMA support\"\n\tdepends on ARCH_AT91\n\tselect DMA_ENGINE\n\thelp\n\t  Support the Atmel XDMA controller.\n\nconfig AXI_DMAC\n\ttristate \"Analog Devices AXI-DMAC DMA support\"\n\tdepends on MICROBLAZE || NIOS2 || ARCH_ZYNQ || ARCH_ZYNQMP || ARCH_INTEL_SOCFPGA || COMPILE_TEST\n\tselect DMA_ENGINE\n\tselect DMA_VIRTUAL_CHANNELS\n\tselect REGMAP_MMIO\n\thelp\n\t  Enable support for the Analog Devices AXI-DMAC peripheral. This DMA\n\t  controller is often used in Analog Devices' reference designs for FPGA\n\t  platforms.\n\nconfig BCM_SBA_RAID\n\ttristate \"Broadcom SBA RAID engine support\"\n\tdepends on ARM64 || COMPILE_TEST\n\tdepends on MAILBOX && RAID6_PQ\n\tselect DMA_ENGINE\n\tselect DMA_ENGINE_RAID\n\tselect ASYNC_TX_DISABLE_XOR_VAL_DMA\n\tselect ASYNC_TX_DISABLE_PQ_VAL_DMA\n\tdefault m if ARCH_BCM_IPROC\n\thelp\n\t  Enable support for Broadcom SBA RAID Engine. The SBA RAID\n\t  engine is available on most of the Broadcom iProc SoCs. It\n\t  has the capability to offload memcpy, xor and pq computation\n\t  for raid5/6.\n\nconfig DMA_BCM2835\n\ttristate \"BCM2835 DMA engine support\"\n\tdepends on ARCH_BCM2835\n\tselect DMA_ENGINE\n\tselect DMA_VIRTUAL_CHANNELS\n\nconfig DMA_JZ4780\n\ttristate \"JZ4780 DMA support\"\n\tdepends on MIPS || COMPILE_TEST\n\tselect DMA_ENGINE\n\tselect DMA_VIRTUAL_CHANNELS\n\thelp\n\t  This selects support for the DMA controller in Ingenic JZ4780 SoCs.\n\t  If you have a board based on such a SoC and wish to use DMA for\n\t  devices which can use the DMA controller, say Y or M here.\n\nconfig DMA_SA11X0\n\ttristate \"SA-11x0 DMA support\"\n\tdepends on ARCH_SA1100 || COMPILE_TEST\n\tselect DMA_ENGINE\n\tselect DMA_VIRTUAL_CHANNELS\n\thelp\n\t  Support the DMA engine found on Intel StrongARM SA-1100 and\n\t  SA-1110 SoCs.  This DMA engine can only be used with on-chip\n\t  devices.\n\nconfig DMA_SUN4I\n\ttristate \"Allwinner A10 DMA SoCs support\"\n\tdepends on MACH_SUN4I || MACH_SUN5I || MACH_SUN7I\n\tdefault (MACH_SUN4I || MACH_SUN5I || MACH_SUN7I)\n\tselect DMA_ENGINE\n\tselect DMA_VIRTUAL_CHANNELS\n\thelp\n\t  Enable support for the DMA controller present in the sun4i,\n\t  sun5i and sun7i Allwinner ARM SoCs.\n\nconfig DMA_SUN6I\n\ttristate \"Allwinner A31 SoCs DMA support\"\n\tdepends on ARCH_SUNXI || COMPILE_TEST\n\tdepends on RESET_CONTROLLER\n\tselect DMA_ENGINE\n\tselect DMA_VIRTUAL_CHANNELS\n\thelp\n\t  Support for the DMA engine first found in Allwinner A31 SoCs.\n\nconfig DW_AXI_DMAC\n\ttristate \"Synopsys DesignWare AXI DMA support\"\n\tdepends on OF\n\tdepends on HAS_IOMEM\n\tselect DMA_ENGINE\n\tselect DMA_VIRTUAL_CHANNELS\n\thelp\n\t  Enable support for Synopsys DesignWare AXI DMA controller.\n\t  NOTE: This driver wasn't tested on 64 bit platform because\n\t  of lack 64 bit platform with Synopsys DW AXI DMAC.\n\nconfig EP93XX_DMA\n\tbool \"Cirrus Logic EP93xx DMA support\"\n\tdepends on ARCH_EP93XX || COMPILE_TEST\n\tselect DMA_ENGINE\n\thelp\n\t  Enable support for the Cirrus Logic EP93xx M2P/M2M DMA controller.\n\nconfig FSL_DMA\n\ttristate \"Freescale Elo series DMA support\"\n\tdepends on FSL_SOC\n\tselect DMA_ENGINE\n\tselect ASYNC_TX_ENABLE_CHANNEL_SWITCH\n\thelp\n\t  Enable support for the Freescale Elo series DMA controllers.\n\t  The Elo is the DMA controller on some mpc82xx and mpc83xx parts, the\n\t  EloPlus is on mpc85xx and mpc86xx and Pxxx parts, and the Elo3 is on\n\t  some Txxx and Bxxx parts.\n\nconfig FSL_EDMA\n\ttristate \"Freescale eDMA engine support\"\n\tdepends on OF\n\tdepends on HAS_IOMEM\n\tselect DMA_ENGINE\n\tselect DMA_VIRTUAL_CHANNELS\n\thelp\n\t  Support the Freescale eDMA engine with programmable channel\n\t  multiplexing capability for DMA request sources(slot).\n\t  This module can be found on Freescale Vybrid and LS-1 SoCs.\n\nconfig FSL_QDMA\n\ttristate \"NXP Layerscape qDMA engine support\"\n\tdepends on ARM || ARM64\n\tselect DMA_ENGINE\n\tselect DMA_VIRTUAL_CHANNELS\n\tselect DMA_ENGINE_RAID\n\tselect ASYNC_TX_ENABLE_CHANNEL_SWITCH\n\thelp\n\t Support the NXP Layerscape qDMA engine with command queue and legacy mode.\n\t Channel virtualization is supported through enqueuing of DMA jobs to,\n\t or dequeuing DMA jobs from, different work queues.\n\t This module can be found on NXP Layerscape SoCs.\n\t  The qdma driver only work on  SoCs with a DPAA hardware block.\n\nconfig FSL_RAID\n\ttristate \"Freescale RAID engine Support\"\n\tdepends on FSL_SOC && !ASYNC_TX_ENABLE_CHANNEL_SWITCH\n\tselect DMA_ENGINE\n\tselect DMA_ENGINE_RAID\n\thelp\n\t  Enable support for Freescale RAID Engine. RAID Engine is\n\t  available on some QorIQ SoCs (like P5020/P5040). It has\n\t  the capability to offload memcpy, xor and pq computation\n\t  for raid5/6.\n\nconfig HISI_DMA\n\ttristate \"HiSilicon DMA Engine support\"\n\tdepends on ARCH_HISI || COMPILE_TEST\n\tdepends on PCI_MSI\n\tselect DMA_ENGINE\n\tselect DMA_VIRTUAL_CHANNELS\n\thelp\n\t  Support HiSilicon Kunpeng DMA engine.\n\nconfig IMG_MDC_DMA\n\ttristate \"IMG MDC support\"\n\tdepends on MIPS || COMPILE_TEST\n\tdepends on MFD_SYSCON\n\tselect DMA_ENGINE\n\tselect DMA_VIRTUAL_CHANNELS\n\thelp\n\t  Enable support for the IMG multi-threaded DMA controller (MDC).\n\nconfig IMX_DMA\n\ttristate \"i.MX DMA support\"\n\tdepends on ARCH_MXC\n\tselect DMA_ENGINE\n\thelp\n\t  Support the i.MX DMA engine. This engine is integrated into\n\t  Freescale i.MX1/21/27 chips.\n\nconfig IMX_SDMA\n\ttristate \"i.MX SDMA support\"\n\tdepends on ARCH_MXC\n\tselect DMA_ENGINE\n\tselect DMA_VIRTUAL_CHANNELS\n\thelp\n\t  Support the i.MX SDMA engine. This engine is integrated into\n\t  Freescale i.MX25/31/35/51/53/6 chips.\n\nconfig INTEL_IDMA64\n\ttristate \"Intel integrated DMA 64-bit support\"\n\tdepends on HAS_IOMEM\n\tselect DMA_ENGINE\n\tselect DMA_VIRTUAL_CHANNELS\n\thelp\n\t  Enable DMA support for Intel Low Power Subsystem such as found on\n\t  Intel Skylake PCH.\n\nconfig INTEL_IDXD_BUS\n\ttristate\n\tdefault INTEL_IDXD\n\nconfig INTEL_IDXD\n\ttristate \"Intel Data Accelerators support\"\n\tdepends on PCI && X86_64 && !UML\n\tdepends on PCI_MSI\n\tdepends on PCI_PASID\n\tdepends on SBITMAP\n\tselect DMA_ENGINE\n\thelp\n\t  Enable support for the Intel(R) data accelerators present\n\t  in Intel Xeon CPU.\n\n\t  Say Y if you have such a platform.\n\n\t  If unsure, say N.\n\nconfig INTEL_IDXD_COMPAT\n\tbool \"Legacy behavior for idxd driver\"\n\tdepends on PCI && X86_64\n\tselect INTEL_IDXD_BUS\n\thelp\n\t  Compatible driver to support old /sys/bus/dsa/drivers/dsa behavior.\n\t  The old behavior performed driver bind/unbind for device and wq\n\t  devices all under the dsa driver. The compat driver will emulate\n\t  the legacy behavior in order to allow existing support apps (i.e.\n\t  accel-config) to continue function. It is expected that accel-config\n\t  v3.2 and earlier will need the compat mode. A distro with later\n\t  accel-config version can disable this compat config.\n\n\t  Say Y if you have old applications that require such behavior.\n\n\t  If unsure, say N.\n\n# Config symbol that collects all the dependencies that's necessary to\n# support shared virtual memory for the devices supported by idxd.\nconfig INTEL_IDXD_SVM\n\tbool \"Accelerator Shared Virtual Memory Support\"\n\tdepends on INTEL_IDXD\n\tdepends on INTEL_IOMMU_SVM\n\tdepends on PCI_PRI\n\tdepends on PCI_PASID\n\tdepends on PCI_IOV\n\nconfig INTEL_IDXD_PERFMON\n\tbool \"Intel Data Accelerators performance monitor support\"\n\tdepends on INTEL_IDXD\n\thelp\n\t  Enable performance monitor (pmu) support for the Intel(R)\n\t  data accelerators present in Intel Xeon CPU.  With this\n\t  enabled, perf can be used to monitor the DSA (Intel Data\n\t  Streaming Accelerator) events described in the Intel DSA\n\t  spec.\n\n\t  If unsure, say N.\n\nconfig INTEL_IOATDMA\n\ttristate \"Intel I/OAT DMA support\"\n\tdepends on PCI && X86_64 && !UML\n\tselect DMA_ENGINE\n\tselect DMA_ENGINE_RAID\n\tselect DCA\n\thelp\n\t  Enable support for the Intel(R) I/OAT DMA engine present\n\t  in recent Intel Xeon chipsets.\n\n\t  Say Y here if you have such a chipset.\n\n\t  If unsure, say N.\n\nconfig K3_DMA\n\ttristate \"Hisilicon K3 DMA support\"\n\tdepends on ARCH_HI3xxx || ARCH_HISI || COMPILE_TEST\n\tselect DMA_ENGINE\n\tselect DMA_VIRTUAL_CHANNELS\n\thelp\n\t  Support the DMA engine for Hisilicon K3 platform\n\t  devices.\n\nconfig LPC18XX_DMAMUX\n\tbool \"NXP LPC18xx/43xx DMA MUX for PL080\"\n\tdepends on ARCH_LPC18XX || COMPILE_TEST\n\tdepends on OF && AMBA_PL08X\n\tselect MFD_SYSCON\n\thelp\n\t  Enable support for DMA on NXP LPC18xx/43xx platforms\n\t  with PL080 and multiplexed DMA request lines.\n\nconfig MCF_EDMA\n\ttristate \"Freescale eDMA engine support, ColdFire mcf5441x SoCs\"\n\tdepends on M5441x || COMPILE_TEST\n\tselect DMA_ENGINE\n\tselect DMA_VIRTUAL_CHANNELS\n\thelp\n\t  Support the Freescale ColdFire eDMA engine, 64-channel\n\t  implementation that performs complex data transfers with\n\t  minimal intervention from a host processor.\n\t  This module can be found on Freescale ColdFire mcf5441x SoCs.\n\nconfig MILBEAUT_HDMAC\n\ttristate \"Milbeaut AHB DMA support\"\n\tdepends on ARCH_MILBEAUT || COMPILE_TEST\n\tdepends on OF\n\tselect DMA_ENGINE\n\tselect DMA_VIRTUAL_CHANNELS\n\thelp\n\t  Say yes here to support the Socionext Milbeaut\n\t  HDMAC device.\n\nconfig MILBEAUT_XDMAC\n\ttristate \"Milbeaut AXI DMA support\"\n\tdepends on ARCH_MILBEAUT || COMPILE_TEST\n\tdepends on OF\n\tselect DMA_ENGINE\n\tselect DMA_VIRTUAL_CHANNELS\n\thelp\n\t  Say yes here to support the Socionext Milbeaut\n\t  XDMAC device.\n\nconfig MMP_PDMA\n\ttristate \"MMP PDMA support\"\n\tdepends on ARCH_MMP || ARCH_PXA || COMPILE_TEST\n\tselect DMA_ENGINE\n\thelp\n\t  Support the MMP PDMA engine for PXA and MMP platform.\n\nconfig MMP_TDMA\n\ttristate \"MMP Two-Channel DMA support\"\n\tdepends on ARCH_MMP || COMPILE_TEST\n\tselect DMA_ENGINE\n\tselect GENERIC_ALLOCATOR\n\thelp\n\t  Support the MMP Two-Channel DMA engine.\n\t  This engine used for MMP Audio DMA and pxa910 SQU.\n\nconfig MOXART_DMA\n\ttristate \"MOXART DMA support\"\n\tdepends on ARCH_MOXART\n\tselect DMA_ENGINE\n\tselect DMA_VIRTUAL_CHANNELS\n\thelp\n\t  Enable support for the MOXA ART SoC DMA controller.\n \n\t  Say Y here if you enabled MMP ADMA, otherwise say N.\n\nconfig MPC512X_DMA\n\ttristate \"Freescale MPC512x built-in DMA engine support\"\n\tdepends on PPC_MPC512x || PPC_MPC831x\n\tselect DMA_ENGINE\n\thelp\n\t  Enable support for the Freescale MPC512x built-in DMA engine.\n\nconfig MV_XOR\n\tbool \"Marvell XOR engine support\"\n\tdepends on PLAT_ORION || ARCH_MVEBU || COMPILE_TEST\n\tselect DMA_ENGINE\n\tselect DMA_ENGINE_RAID\n\tselect ASYNC_TX_ENABLE_CHANNEL_SWITCH\n\thelp\n\t  Enable support for the Marvell XOR engine.\n\nconfig MV_XOR_V2\n\tbool \"Marvell XOR engine version 2 support \"\n\tdepends on ARM64\n\tselect DMA_ENGINE\n\tselect DMA_ENGINE_RAID\n\tselect ASYNC_TX_ENABLE_CHANNEL_SWITCH\n\tselect GENERIC_MSI_IRQ\n\thelp\n\t  Enable support for the Marvell version 2 XOR engine.\n\n\t  This engine provides acceleration for copy, XOR and RAID6\n\t  operations, and is available on Marvell Armada 7K and 8K\n\t  platforms.\n\nconfig MXS_DMA\n\tbool \"MXS DMA support\"\n\tdepends on ARCH_MXS || ARCH_MXC || COMPILE_TEST\n\tselect STMP_DEVICE\n\tselect DMA_ENGINE\n\thelp\n\t  Support the MXS DMA engine. This engine including APBH-DMA\n\t  and APBX-DMA is integrated into some Freescale chips.\n\nconfig NBPFAXI_DMA\n\ttristate \"Renesas Type-AXI NBPF DMA support\"\n\tselect DMA_ENGINE\n\tdepends on ARM || COMPILE_TEST\n\thelp\n\t  Support for \"Type-AXI\" NBPF DMA IPs from Renesas\n\nconfig OWL_DMA\n\ttristate \"Actions Semi Owl SoCs DMA support\"\n\tdepends on ARCH_ACTIONS\n\tselect DMA_ENGINE\n\tselect DMA_VIRTUAL_CHANNELS\n\thelp\n\t  Enable support for the Actions Semi Owl SoCs DMA controller.\n\nconfig PCH_DMA\n\ttristate \"Intel EG20T PCH / LAPIS Semicon IOH(ML7213/ML7223/ML7831) DMA\"\n\tdepends on PCI && (X86_32 || COMPILE_TEST)\n\tselect DMA_ENGINE\n\thelp\n\t  Enable support for Intel EG20T PCH DMA engine.\n\n\t  This driver also can be used for LAPIS Semiconductor IOH(Input/\n\t  Output Hub), ML7213, ML7223 and ML7831.\n\t  ML7213 IOH is for IVI(In-Vehicle Infotainment) use, ML7223 IOH is\n\t  for MP(Media Phone) use and ML7831 IOH is for general purpose use.\n\t  ML7213/ML7223/ML7831 is companion chip for Intel Atom E6xx series.\n\t  ML7213/ML7223/ML7831 is completely compatible for Intel EG20T PCH.\n\nconfig PL330_DMA\n\ttristate \"DMA API Driver for PL330\"\n\tselect DMA_ENGINE\n\tdepends on ARM_AMBA\n\thelp\n\t  Select if your platform has one or more PL330 DMACs.\n\t  You need to provide platform specific settings via\n\t  platform_data for a dma-pl330 device.\n\nconfig PXA_DMA\n\tbool \"PXA DMA support\"\n\tdepends on (ARCH_MMP || ARCH_PXA)\n\tselect DMA_ENGINE\n\tselect DMA_VIRTUAL_CHANNELS\n\thelp\n\t  Support the DMA engine for PXA. It is also compatible with MMP PDMA\n\t  platform. The internal DMA IP of all PXA variants is supported, with\n\t  16 to 32 channels for peripheral to memory or memory to memory\n\t  transfers.\n\nconfig PLX_DMA\n\ttristate \"PLX ExpressLane PEX Switch DMA Engine Support\"\n\tdepends on PCI\n\tselect DMA_ENGINE\n\thelp\n\t  Some PLX ExpressLane PCI Switches support additional DMA engines.\n\t  These are exposed via extra functions on the switch's\n\t  upstream port. Each function exposes one DMA channel.\n\nconfig STE_DMA40\n\tbool \"ST-Ericsson DMA40 support\"\n\tdepends on ARCH_U8500\n\tselect DMA_ENGINE\n\tselect SRAM\n\thelp\n\t  Support for ST-Ericsson DMA40 controller\n\nconfig ST_FDMA\n\ttristate \"ST FDMA dmaengine support\"\n\tdepends on ARCH_STI\n\tdepends on REMOTEPROC\n\tselect ST_SLIM_REMOTEPROC\n\tselect DMA_ENGINE\n\tselect DMA_VIRTUAL_CHANNELS\n\thelp\n\t  Enable support for ST FDMA controller.\n\t  It supports 16 independent DMA channels, accepts up to 32 DMA requests\n\n\t  Say Y here if you have such a chipset.\n\t  If unsure, say N.\n\nconfig STM32_DMA\n\tbool \"STMicroelectronics STM32 DMA support\"\n\tdepends on ARCH_STM32 || COMPILE_TEST\n\tselect DMA_ENGINE\n\tselect DMA_VIRTUAL_CHANNELS\n\thelp\n\t  Enable support for the on-chip DMA controller on STMicroelectronics\n\t  STM32 MCUs.\n\t  If you have a board based on such a MCU and wish to use DMA say Y\n\t  here.\n\nconfig STM32_DMAMUX\n\tbool \"STMicroelectronics STM32 dma multiplexer support\"\n\tdepends on STM32_DMA || COMPILE_TEST\n\thelp\n\t  Enable support for the on-chip DMA multiplexer on STMicroelectronics\n\t  STM32 MCUs.\n\t  If you have a board based on such a MCU and wish to use DMAMUX say Y\n\t  here.\n\nconfig STM32_MDMA\n\tbool \"STMicroelectronics STM32 master dma support\"\n\tdepends on ARCH_STM32 || COMPILE_TEST\n\tdepends on OF\n\tselect DMA_ENGINE\n\tselect DMA_VIRTUAL_CHANNELS\n\thelp\n\t  Enable support for the on-chip MDMA controller on STMicroelectronics\n\t  STM32 platforms.\n\t  If you have a board based on STM32 SoC and wish to use the master DMA\n\t  say Y here.\n\nconfig SPRD_DMA\n\ttristate \"Spreadtrum DMA support\"\n\tdepends on ARCH_SPRD || COMPILE_TEST\n\tselect DMA_ENGINE\n\tselect DMA_VIRTUAL_CHANNELS\n\thelp\n\t  Enable support for the on-chip DMA controller on Spreadtrum platform.\n\nconfig TXX9_DMAC\n\ttristate \"Toshiba TXx9 SoC DMA support\"\n\tdepends on MACH_TX49XX\n\tselect DMA_ENGINE\n\thelp\n\t  Support the TXx9 SoC internal DMA controller.  This can be\n\t  integrated in chips such as the Toshiba TX4927/38/39.\n\nconfig TEGRA186_GPC_DMA\n\ttristate \"NVIDIA Tegra GPC DMA support\"\n\tdepends on (ARCH_TEGRA || COMPILE_TEST) && ARCH_DMA_ADDR_T_64BIT\n\tdepends on IOMMU_API\n\tselect DMA_ENGINE\n\tselect DMA_VIRTUAL_CHANNELS\n\thelp\n\t  Support for the NVIDIA Tegra General Purpose Central DMA controller.\n\t  The DMA controller has multiple DMA channels which can be configured\n\t  for different peripherals like UART, SPI, etc which are on APB bus.\n\t  This DMA controller transfers data from memory to peripheral FIFO\n\t  or vice versa. It also supports memory to memory data transfer.\n\nconfig TEGRA20_APB_DMA\n\ttristate \"NVIDIA Tegra20 APB DMA support\"\n\tdepends on ARCH_TEGRA || COMPILE_TEST\n\tselect DMA_ENGINE\n\thelp\n\t  Support for the NVIDIA Tegra20 APB DMA controller driver. The\n\t  DMA controller is having multiple DMA channel which can be\n\t  configured for different peripherals like audio, UART, SPI,\n\t  I2C etc which is in APB bus.\n\t  This DMA controller transfers data from memory to peripheral fifo\n\t  or vice versa. It does not support memory to memory data transfer.\n\nconfig TEGRA210_ADMA\n\ttristate \"NVIDIA Tegra210 ADMA support\"\n\tdepends on (ARCH_TEGRA_210_SOC || COMPILE_TEST)\n\tselect DMA_ENGINE\n\tselect DMA_VIRTUAL_CHANNELS\n\thelp\n\t  Support for the NVIDIA Tegra210 ADMA controller driver. The\n\t  DMA controller has multiple DMA channels and is used to service\n\t  various audio clients in the Tegra210 audio processing engine\n\t  (APE). This DMA controller transfers data from memory to\n\t  peripheral and vice versa. It does not support memory to\n\t  memory data transfer.\n\nconfig TIMB_DMA\n\ttristate \"Timberdale FPGA DMA support\"\n\tdepends on MFD_TIMBERDALE || COMPILE_TEST\n\tselect DMA_ENGINE\n\thelp\n\t  Enable support for the Timberdale FPGA DMA engine.\n\nconfig UNIPHIER_MDMAC\n\ttristate \"UniPhier MIO DMAC\"\n\tdepends on ARCH_UNIPHIER || COMPILE_TEST\n\tdepends on OF\n\tselect DMA_ENGINE\n\tselect DMA_VIRTUAL_CHANNELS\n\thelp\n\t  Enable support for the MIO DMAC (Media I/O DMA controller) on the\n\t  UniPhier platform.  This DMA controller is used as the external\n\t  DMA engine of the SD/eMMC controllers of the LD4, Pro4, sLD8 SoCs.\n\nconfig UNIPHIER_XDMAC\n\ttristate \"UniPhier XDMAC support\"\n\tdepends on ARCH_UNIPHIER || COMPILE_TEST\n\tdepends on OF\n\tselect DMA_ENGINE\n\tselect DMA_VIRTUAL_CHANNELS\n\thelp\n\t  Enable support for the XDMAC (external DMA controller) on the\n\t  UniPhier platform. This DMA controller can transfer data from\n\t  memory to memory, memory to peripheral and peripheral to memory.\n\nconfig XGENE_DMA\n\ttristate \"APM X-Gene DMA support\"\n\tdepends on ARCH_XGENE || COMPILE_TEST\n\tselect DMA_ENGINE\n\tselect DMA_ENGINE_RAID\n\tselect ASYNC_TX_ENABLE_CHANNEL_SWITCH\n\thelp\n\t  Enable support for the APM X-Gene SoC DMA engine.\n\nconfig XILINX_DMA\n\ttristate \"Xilinx AXI DMAS Engine\"\n\tdepends on HAS_IOMEM\n\tselect DMA_ENGINE\n\thelp\n\t  Enable support for Xilinx AXI VDMA Soft IP.\n\n\t  AXI VDMA engine provides high-bandwidth direct memory access\n\t  between memory and AXI4-Stream video type target\n\t  peripherals including peripherals which support AXI4-\n\t  Stream Video Protocol.  It has two stream interfaces/\n\t  channels, Memory Mapped to Stream (MM2S) and Stream to\n\t  Memory Mapped (S2MM) for the data transfers.\n\t  AXI CDMA engine provides high-bandwidth direct memory access\n\t  between a memory-mapped source address and a memory-mapped\n\t  destination address.\n\t  AXI DMA engine provides high-bandwidth one dimensional direct\n\t  memory access between memory and AXI4-Stream target peripherals.\n\t  AXI MCDMA engine provides high-bandwidth direct memory access\n\t  between memory and AXI4-Stream target peripherals. It provides\n\t  the scatter gather interface with multiple channels independent\n\t  configuration support.\n\nconfig XILINX_XDMA\n\ttristate \"Xilinx DMA/Bridge Subsystem DMA Engine\"\n\tdepends on HAS_IOMEM\n\tselect DMA_ENGINE\n\tselect DMA_VIRTUAL_CHANNELS\n\tselect REGMAP_MMIO\n\thelp\n\t  Enable support for Xilinx DMA/Bridge Subsystem DMA engine. The DMA\n\t  provides high performance block data movement between Host memory\n\t  and the DMA subsystem. These direct memory transfers can be both in\n\t  the Host to Card (H2C) and Card to Host (C2H) transfers.\n\t  The core also provides up to 16 user interrupt wires that generate\n\t  interrupts to the host.\n\nconfig XILINX_ZYNQMP_DMA\n\ttristate \"Xilinx ZynqMP DMA Engine\"\n\tdepends on ARCH_ZYNQ || MICROBLAZE || ARM64 || COMPILE_TEST\n\tselect DMA_ENGINE\n\thelp\n\t  Enable support for Xilinx ZynqMP DMA controller.\n\nconfig XILINX_ZYNQMP_DPDMA\n\ttristate \"Xilinx DPDMA Engine\"\n\tdepends on HAS_IOMEM && OF\n\tselect DMA_ENGINE\n\tselect DMA_VIRTUAL_CHANNELS\n\thelp\n\t  Enable support for Xilinx ZynqMP DisplayPort DMA. Choose this option\n\t  if you have a Xilinx ZynqMP SoC with a DisplayPort subsystem. The\n\t  driver provides the dmaengine required by the DisplayPort subsystem\n\t  display driver.\n\n# driver files\nsource \"drivers/dma/bestcomm/Kconfig\"\n\nsource \"drivers/dma/mediatek/Kconfig\"\n\nsource \"drivers/dma/ptdma/Kconfig\"\n\nsource \"drivers/dma/qcom/Kconfig\"\n\nsource \"drivers/dma/dw/Kconfig\"\n\nsource \"drivers/dma/dw-edma/Kconfig\"\n\nsource \"drivers/dma/hsu/Kconfig\"\n\nsource \"drivers/dma/sf-pdma/Kconfig\"\n\nsource \"drivers/dma/sh/Kconfig\"\n\nsource \"drivers/dma/ti/Kconfig\"\n\nsource \"drivers/dma/fsl-dpaa2-qdma/Kconfig\"\n\nsource \"drivers/dma/lgm/Kconfig\"\n\n# clients\ncomment \"DMA Clients\"\n\tdepends on DMA_ENGINE\n\nconfig ASYNC_TX_DMA\n\tbool \"Async_tx: Offload support for the async_tx api\"\n\tdepends on DMA_ENGINE\n\thelp\n\t  This allows the async_tx api to take advantage of offload engines for\n\t  memcpy, memset, xor, and raid6 p+q operations.  If your platform has\n\t  a dma engine that can perform raid operations and you have enabled\n\t  MD_RAID456 say Y.\n\n\t  If unsure, say N.\n\nconfig DMATEST\n\ttristate \"DMA Test client\"\n\tdepends on DMA_ENGINE\n\tselect DMA_ENGINE_RAID\n\thelp\n\t  Simple DMA test client. Say N unless you're debugging a\n\t  DMA Device driver.\n\nconfig DMA_ENGINE_RAID\n\tbool\n\nendif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}