(edif Addierer
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2013 3 1 15 17 38)
      (program "Xilinx ngc2edif" (version "P.49d"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure Addierer.ngc Addierer.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell LUT3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library Addierer_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell Addierer
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CarryIn
              (direction INPUT)
            )
            (port CarryOut
              (direction OUTPUT)
            )
            (port A
              (direction INPUT)
            )
            (port B
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
            (designator "xc3s250e-4-vq100")
            (property TYPE (string "Addierer") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "Addierer_Addierer") (owner "Xilinx"))
          )
          (contents
            (instance CarryOut1
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E8") (owner "Xilinx"))
            )
            (instance Q1
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "96") (owner "Xilinx"))
            )
            (instance (rename CarryIn_IBUF_renamed_0 "CarryIn_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename A_IBUF_renamed_1 "A_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename B_IBUF_renamed_2 "B_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename CarryOut_OBUF_renamed_3 "CarryOut_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Q_OBUF_renamed_4 "Q_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net A
              (joined
                (portRef A)
                (portRef I (instanceRef A_IBUF_renamed_1))
              )
            )
            (net A_IBUF
              (joined
                (portRef I2 (instanceRef CarryOut1))
                (portRef I0 (instanceRef Q1))
                (portRef O (instanceRef A_IBUF_renamed_1))
              )
            )
            (net B
              (joined
                (portRef B)
                (portRef I (instanceRef B_IBUF_renamed_2))
              )
            )
            (net B_IBUF
              (joined
                (portRef I0 (instanceRef CarryOut1))
                (portRef I1 (instanceRef Q1))
                (portRef O (instanceRef B_IBUF_renamed_2))
              )
            )
            (net CarryIn
              (joined
                (portRef CarryIn)
                (portRef I (instanceRef CarryIn_IBUF_renamed_0))
              )
            )
            (net CarryIn_IBUF
              (joined
                (portRef I1 (instanceRef CarryOut1))
                (portRef I2 (instanceRef Q1))
                (portRef O (instanceRef CarryIn_IBUF_renamed_0))
              )
            )
            (net CarryOut
              (joined
                (portRef CarryOut)
                (portRef O (instanceRef CarryOut_OBUF_renamed_3))
              )
            )
            (net CarryOut_OBUF
              (joined
                (portRef O (instanceRef CarryOut1))
                (portRef I (instanceRef CarryOut_OBUF_renamed_3))
              )
            )
            (net Q
              (joined
                (portRef Q)
                (portRef O (instanceRef Q_OBUF_renamed_4))
              )
            )
            (net Q_OBUF
              (joined
                (portRef O (instanceRef Q1))
                (portRef I (instanceRef Q_OBUF_renamed_4))
              )
            )
          )
      )
    )
  )

  (design Addierer
    (cellRef Addierer
      (libraryRef Addierer_lib)
    )
    (property PART (string "xc3s250e-4-vq100") (owner "Xilinx"))
  )
)

