<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.5"/>
<title>Contiki 3.x: SPI_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Contiki 3.x
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">SPI_Type Struct Reference<div class="ingroups"><a class="el" href="a02411.html">SPI Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>SPI - Register Layout Typedef.  
 <a href="a00184.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="a01256_source.html">cpu/arm/k60/include/MK60D10.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a651ac70598a7c82ab57fc9eb672f3d70"><td class="memItemLeft" align="right" valign="top"><a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00184.html#a651ac70598a7c82ab57fc9eb672f3d70">MCR</a></td></tr>
<tr class="memdesc:a651ac70598a7c82ab57fc9eb672f3d70"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module Configuration Register, offset: 0x0.  <a href="#a651ac70598a7c82ab57fc9eb672f3d70">More...</a><br/></td></tr>
<tr class="separator:a651ac70598a7c82ab57fc9eb672f3d70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7eab4d0bc295e978e3c0c28d7129481"><td class="memItemLeft" align="right" valign="top"><a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00184.html#af7eab4d0bc295e978e3c0c28d7129481">TCR</a></td></tr>
<tr class="memdesc:af7eab4d0bc295e978e3c0c28d7129481"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer Count Register, offset: 0x8.  <a href="#af7eab4d0bc295e978e3c0c28d7129481">More...</a><br/></td></tr>
<tr class="separator:af7eab4d0bc295e978e3c0c28d7129481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad088a564a1fe1bdbf211c57a2a782139"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad088a564a1fe1bdbf211c57a2a782139"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00184.html#ad088a564a1fe1bdbf211c57a2a782139">SR</a></td></tr>
<tr class="memdesc:ad088a564a1fe1bdbf211c57a2a782139"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI Status Register, offset: 0x2C. <br/></td></tr>
<tr class="separator:ad088a564a1fe1bdbf211c57a2a782139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a107d9410bde132e409d2238beea64d07"><td class="memItemLeft" align="right" valign="top"><a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00184.html#a107d9410bde132e409d2238beea64d07">RSER</a></td></tr>
<tr class="memdesc:a107d9410bde132e409d2238beea64d07"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA/Interrupt Request Select and Enable Register, offset: 0x30.  <a href="#a107d9410bde132e409d2238beea64d07">More...</a><br/></td></tr>
<tr class="separator:a107d9410bde132e409d2238beea64d07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05364b40687e08bc41dac6e8c36c902e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="a01163.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00184.html#a05364b40687e08bc41dac6e8c36c902e">POPR</a></td></tr>
<tr class="memdesc:a05364b40687e08bc41dac6e8c36c902e"><td class="mdescLeft">&#160;</td><td class="mdescRight">POP RX FIFO Register, offset: 0x38.  <a href="#a05364b40687e08bc41dac6e8c36c902e">More...</a><br/></td></tr>
<tr class="separator:a05364b40687e08bc41dac6e8c36c902e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a249653bf4e8d64e2c4c5936421ea9927"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a249653bf4e8d64e2c4c5936421ea9927"></a>
<a class="el" href="a01163.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00184.html#a249653bf4e8d64e2c4c5936421ea9927">TXFR0</a></td></tr>
<tr class="memdesc:a249653bf4e8d64e2c4c5936421ea9927"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI Transmit FIFO Registers, offset: 0x3C. <br/></td></tr>
<tr class="separator:a249653bf4e8d64e2c4c5936421ea9927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb8a5ba4a6ec647e27fa59f3d9657dc6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abb8a5ba4a6ec647e27fa59f3d9657dc6"></a>
<a class="el" href="a01163.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00184.html#abb8a5ba4a6ec647e27fa59f3d9657dc6">TXFR1</a></td></tr>
<tr class="memdesc:abb8a5ba4a6ec647e27fa59f3d9657dc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI Transmit FIFO Registers, offset: 0x40. <br/></td></tr>
<tr class="separator:abb8a5ba4a6ec647e27fa59f3d9657dc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f0d6e3942d20c38cdf19ef8c48116d2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0f0d6e3942d20c38cdf19ef8c48116d2"></a>
<a class="el" href="a01163.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00184.html#a0f0d6e3942d20c38cdf19ef8c48116d2">TXFR2</a></td></tr>
<tr class="memdesc:a0f0d6e3942d20c38cdf19ef8c48116d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI Transmit FIFO Registers, offset: 0x44. <br/></td></tr>
<tr class="separator:a0f0d6e3942d20c38cdf19ef8c48116d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67d77705e336870c3747e28d1f549b1d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a67d77705e336870c3747e28d1f549b1d"></a>
<a class="el" href="a01163.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00184.html#a67d77705e336870c3747e28d1f549b1d">TXFR3</a></td></tr>
<tr class="memdesc:a67d77705e336870c3747e28d1f549b1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI Transmit FIFO Registers, offset: 0x48. <br/></td></tr>
<tr class="separator:a67d77705e336870c3747e28d1f549b1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af53d225f3bd16875b4fcf2f9e6e0cfdc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af53d225f3bd16875b4fcf2f9e6e0cfdc"></a>
<a class="el" href="a01163.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00184.html#af53d225f3bd16875b4fcf2f9e6e0cfdc">RXFR0</a></td></tr>
<tr class="memdesc:af53d225f3bd16875b4fcf2f9e6e0cfdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI Receive FIFO Registers, offset: 0x7C. <br/></td></tr>
<tr class="separator:af53d225f3bd16875b4fcf2f9e6e0cfdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c3198672d66f0035b4d22a9ca93d8ed"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8c3198672d66f0035b4d22a9ca93d8ed"></a>
<a class="el" href="a01163.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00184.html#a8c3198672d66f0035b4d22a9ca93d8ed">RXFR1</a></td></tr>
<tr class="memdesc:a8c3198672d66f0035b4d22a9ca93d8ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI Receive FIFO Registers, offset: 0x80. <br/></td></tr>
<tr class="separator:a8c3198672d66f0035b4d22a9ca93d8ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f8fcb4decbddd5297058b2c5409a8aa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9f8fcb4decbddd5297058b2c5409a8aa"></a>
<a class="el" href="a01163.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00184.html#a9f8fcb4decbddd5297058b2c5409a8aa">RXFR2</a></td></tr>
<tr class="memdesc:a9f8fcb4decbddd5297058b2c5409a8aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI Receive FIFO Registers, offset: 0x84. <br/></td></tr>
<tr class="separator:a9f8fcb4decbddd5297058b2c5409a8aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb39b56090b9626153ac0501c17ed1cc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeb39b56090b9626153ac0501c17ed1cc"></a>
<a class="el" href="a01163.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00184.html#aeb39b56090b9626153ac0501c17ed1cc">RXFR3</a></td></tr>
<tr class="memdesc:aeb39b56090b9626153ac0501c17ed1cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI Receive FIFO Registers, offset: 0x88. <br/></td></tr>
<tr class="separator:aeb39b56090b9626153ac0501c17ed1cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bbdd6aba74a5acac2353d20f69cba9c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9bbdd6aba74a5acac2353d20f69cba9c"></a>
<a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00184.html#a9bbdd6aba74a5acac2353d20f69cba9c">CTAR</a> [2]</td></tr>
<tr class="memdesc:a9bbdd6aba74a5acac2353d20f69cba9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI Clock and Transfer Attributes Register (In Master Mode), array offset: 0xC, array step: 0x4. <br/></td></tr>
<tr class="separator:a9bbdd6aba74a5acac2353d20f69cba9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a201c3b1742bb0ed045008977151113fa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00184.html#a201c3b1742bb0ed045008977151113fa">CTAR_SLAVE</a> [1]</td></tr>
<tr class="memdesc:a201c3b1742bb0ed045008977151113fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock and Transfer Attributes Register (In Slave Mode), array offset: 0xC, array step: 0x4.  <a href="#a201c3b1742bb0ed045008977151113fa">More...</a><br/></td></tr>
<tr class="separator:a201c3b1742bb0ed045008977151113fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c80b733dbeb338bd00a076a787d1586"><td class="memItemLeft" align="right" valign="top"><a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00184.html#a6c80b733dbeb338bd00a076a787d1586">PUSHR</a></td></tr>
<tr class="memdesc:a6c80b733dbeb338bd00a076a787d1586"><td class="mdescLeft">&#160;</td><td class="mdescRight">PUSH TX FIFO Register In Master Mode, offset: 0x34.  <a href="#a6c80b733dbeb338bd00a076a787d1586">More...</a><br/></td></tr>
<tr class="separator:a6c80b733dbeb338bd00a076a787d1586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a333d186477ff4f51d447d342354aaead"><td class="memItemLeft" align="right" valign="top"><a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00184.html#a333d186477ff4f51d447d342354aaead">PUSHR_SLAVE</a></td></tr>
<tr class="memdesc:a333d186477ff4f51d447d342354aaead"><td class="mdescLeft">&#160;</td><td class="mdescRight">PUSH TX FIFO Register In Slave Mode, offset: 0x34.  <a href="#a333d186477ff4f51d447d342354aaead">More...</a><br/></td></tr>
<tr class="separator:a333d186477ff4f51d447d342354aaead"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>SPI - Register Layout Typedef. </p>

<p>Definition at line <a class="el" href="a01256_source.html#l07742">7742</a> of file <a class="el" href="a01256_source.html">MK60D10.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a201c3b1742bb0ed045008977151113fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SPI_Type::CTAR_SLAVE[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock and Transfer Attributes Register (In Slave Mode), array offset: 0xC, array step: 0x4. </p>
<p>DSPI Clock and Transfer Attributes Register (In Slave Mode), array offset: 0xC, array step: 0x4. </p>

<p>Definition at line <a class="el" href="a01256_source.html#l07748">7748</a> of file <a class="el" href="a01256_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a class="anchor" id="a651ac70598a7c82ab57fc9eb672f3d70"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SPI_Type::MCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Module Configuration Register, offset: 0x0. </p>
<p>DSPI Module Configuration Register, offset: 0x0. </p>

<p>Definition at line <a class="el" href="a01256_source.html#l07743">7743</a> of file <a class="el" href="a01256_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a class="anchor" id="a05364b40687e08bc41dac6e8c36c902e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="a01163.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SPI_Type::POPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>POP RX FIFO Register, offset: 0x38. </p>
<p>DSPI POP RX FIFO Register, offset: 0x38. </p>

<p>Definition at line <a class="el" href="a01256_source.html#l07757">7757</a> of file <a class="el" href="a01256_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6c80b733dbeb338bd00a076a787d1586"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SPI_Type::PUSHR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PUSH TX FIFO Register In Master Mode, offset: 0x34. </p>
<p>DSPI PUSH TX FIFO Register In Master Mode, offset: 0x34. </p>

<p>Definition at line <a class="el" href="a01256_source.html#l07754">7754</a> of file <a class="el" href="a01256_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a class="anchor" id="a333d186477ff4f51d447d342354aaead"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SPI_Type::PUSHR_SLAVE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PUSH TX FIFO Register In Slave Mode, offset: 0x34. </p>
<p>DSPI PUSH TX FIFO Register In Slave Mode, offset: 0x34. </p>

<p>Definition at line <a class="el" href="a01256_source.html#l07755">7755</a> of file <a class="el" href="a01256_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a class="anchor" id="a107d9410bde132e409d2238beea64d07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SPI_Type::RSER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA/Interrupt Request Select and Enable Register, offset: 0x30. </p>
<p>DSPI DMA/Interrupt Request Select and Enable Register, offset: 0x30. </p>

<p>Definition at line <a class="el" href="a01256_source.html#l07752">7752</a> of file <a class="el" href="a01256_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a class="anchor" id="af7eab4d0bc295e978e3c0c28d7129481"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="a01163.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SPI_Type::TCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transfer Count Register, offset: 0x8. </p>
<p>DSPI Transfer Count Register, offset: 0x8. </p>

<p>Definition at line <a class="el" href="a01256_source.html#l07745">7745</a> of file <a class="el" href="a01256_source.html">MK60D10.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sun Nov 30 2014 09:59:07 for Contiki 3.x by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.5
</small></address>
</body>
</html>
