<stg><name>Loop_4_proc</name>


<trans_list>

<trans id="53" from="1" to="2">
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="2" to="6">
<condition id="39">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="2" to="3">
<condition id="43">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="3" to="4">
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="4" to="5">
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="5" to="2">
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
newFuncRoot:0  call void (...)* @_ssdm_op_SpecMemCore(i32* %p_mul_stencil_stream_V_value_V, [1 x i8]* @p_str, [9 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
newFuncRoot:1  call void (...)* @_ssdm_op_SpecMemCore(i32* %p_delayed_input_stencil_stream_V_value_V, [1 x i8]* @p_str, [9 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:2  call void (...)* @_ssdm_op_SpecInterface(i32* %p_mul_stencil_stream_V_value_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:3  call void (...)* @_ssdm_op_SpecInterface(i32* %p_delayed_input_stencil_stream_V_value_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="21" op_0_bw="21" op_1_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten = phi i21 [ 0, %newFuncRoot ], [ %indvar_flatten_next, %.preheader56 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.preheader:1  %p_hw_output_y_scan_1 = phi i11 [ 0, %newFuncRoot ], [ %p_hw_output_y_scan_s, %.preheader56 ]

]]></Node>
<StgValue><ssdm name="p_hw_output_y_scan_1"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.preheader:2  %p_hw_output_x_scan_2 = phi i11 [ 0, %newFuncRoot ], [ %p_hw_output_x_scan_1, %.preheader56 ]

]]></Node>
<StgValue><ssdm name="p_hw_output_x_scan_2"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader:3  %exitcond_flatten = icmp eq i21 %indvar_flatten, -29548

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader:4  %indvar_flatten_next = add i21 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond_flatten, label %.exitStub, label %.preheader56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader56:1  %exitcond7 = icmp eq i11 %p_hw_output_x_scan_2, -130

]]></Node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.preheader56:2  %p_hw_output_x_scan_s = select i1 %exitcond7, i11 0, i11 %p_hw_output_x_scan_2

]]></Node>
<StgValue><ssdm name="p_hw_output_x_scan_s"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader56:32  %p_hw_output_x_scan_1 = add i11 1, %p_hw_output_x_scan_s

]]></Node>
<StgValue><ssdm name="p_hw_output_x_scan_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="21" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader56:3  %p_hw_output_y_scan_2 = add i11 1, %p_hw_output_y_scan_1

]]></Node>
<StgValue><ssdm name="p_hw_output_y_scan_2"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader56:5  %tmp_1 = icmp eq i11 %p_hw_output_y_scan_1, -971

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.preheader56:7  %p_hw_output_y_scan_s = select i1 %exitcond7, i11 %p_hw_output_y_scan_2, i11 %p_hw_output_y_scan_1

]]></Node>
<StgValue><ssdm name="p_hw_output_y_scan_s"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader56:10  %tmp_value_V_4 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %p_mul_stencil_stream_V_value_V)

]]></Node>
<StgValue><ssdm name="tmp_value_V_4"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader56:11  %tmp_value_V_5 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %p_delayed_input_stencil_stream_V_value_V)

]]></Node>
<StgValue><ssdm name="tmp_value_V_5"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="32">
<![CDATA[
.preheader56:12  %p_471 = trunc i32 %tmp_value_V_5 to i8

]]></Node>
<StgValue><ssdm name="p_471"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader56:13  %p_s = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %tmp_value_V_4, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="4">
<![CDATA[
.preheader56:14  %p_474 = zext i4 %p_s to i8

]]></Node>
<StgValue><ssdm name="p_474"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader56:15  %p_479 = sub i8 %p_474, %p_471

]]></Node>
<StgValue><ssdm name="p_479"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader56:16  %p_475 = sub i8 %p_471, %p_474

]]></Node>
<StgValue><ssdm name="p_475"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader56:17  %tmp_12 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %p_475, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader56:19  %tmp_13 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %p_479, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader56:28  %tmp_s = icmp eq i11 %p_hw_output_x_scan_s, -131

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="34" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader56:4  %tmp_3_mid1 = icmp eq i11 %p_hw_output_y_scan_2, -971

]]></Node>
<StgValue><ssdm name="tmp_3_mid1"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader56:18  %p_478 = icmp ne i4 %tmp_12, 0

]]></Node>
<StgValue><ssdm name="p_478"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader56:20  %p_480 = icmp ne i4 %tmp_13, 0

]]></Node>
<StgValue><ssdm name="p_480"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="37" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader56:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2067604, i64 2067604, i64 2067604)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader56:6  %tmp_3_mid2 = select i1 %exitcond7, i1 %tmp_3_mid1, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_3_mid2"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader56:8  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader56:9  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="p_478" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader56:21  %tmp = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %p_475, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="p_478" val="0"/>
<literal name="p_480" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader56:22  %tmp_14 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %p_475, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="p_478" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader56:23  %tmp_15 = select i1 %p_480, i2 %tmp_14, i2 0

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="p_478" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="2">
<![CDATA[
.preheader56:24  %tmp_5_cast = zext i2 %tmp_15 to i6

]]></Node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader56:25  %p_483 = select i1 %p_478, i6 %tmp, i6 %tmp_5_cast

]]></Node>
<StgValue><ssdm name="p_483"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="6">
<![CDATA[
.preheader56:26  %p_483_cast = zext i6 %p_483 to i8

]]></Node>
<StgValue><ssdm name="p_483_cast"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader56:27  %p_484 = add i8 %p_483_cast, %p_471

]]></Node>
<StgValue><ssdm name="p_484"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader56:29  %tmp_last_V = and i1 %tmp_s, %tmp_3_mid2

]]></Node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="8" op_4_bw="1">
<![CDATA[
.preheader56:30  call void @_ssdm_op_Write.ap_auto.volatile.i8P.i1P(i8* %hw_output_V_value_V, i1* %hw_output_V_last_V, i8 %p_484, i1 %tmp_last_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader56:31  %empty_86 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_4)

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
.preheader56:33  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0">
<![CDATA[
.exitStub:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
