Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date              : Tue Feb 17 02:30:52 2026
| Host              : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command           : report_timing -max_paths 10 -file ./report/top_kernel_timing_paths_synth.rpt
| Design            : bd_0_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Synthesized
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.282ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_24/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_A_B_DATA_INST/B[15]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.360ns  (logic 3.387ns (77.683%)  route 0.973ns (22.317%))
  Logic Levels:           12  (CARRY8=3 LUT4=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 10.044 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.081     0.081    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_24/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[0])
                                                      1.248     1.329 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_24/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     1.364    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_24_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.220     1.584 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_25/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     1.619    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_25_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.220     1.839 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_26/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     1.874    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_26_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.094 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_27/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     2.129    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_27_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.349 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_28/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     2.384    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_28_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.604 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_29/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     2.639    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_29_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.859 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_30/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     2.894    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_30_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_DOUTADOUT[0])
                                                      0.120     3.014 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_31/DOUTADOUT[0]
                         net (fo=1, unplaced)         0.236     3.250    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_31_n_99
                         LUT6 (Prop_LUT6_I0_O)        0.179     3.429 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_69/O
                         net (fo=6, unplaced)         0.181     3.610    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/mem_B_q0[0]
                         LUT4 (Prop_LUT4_I0_O)        0.100     3.710 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/sum_diag_fu_615_p2_carry_i_7/O
                         net (fo=1, unplaced)         0.025     3.735    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U_n_99
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.245     3.980 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry/CO[7]
                         net (fo=1, unplaced)         0.007     3.987    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.030     4.017 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry__0/CO[7]
                         net (fo=1, unplaced)         0.007     4.024    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry__0_n_0
                         CARRY8 (Prop_CARRY8_CI_O[5])
                                                      0.145     4.169 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry__1/O[5]
                         net (fo=1, unplaced)         0.272     4.441    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/B[15]
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_A_B_DATA_INST/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.044    10.044    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.044    
                         clock uncertainty           -0.035    10.009    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[15])
                                                     -0.286     9.723    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.723    
                         arrival time                          -4.441    
  -------------------------------------------------------------------
                         slack                                  5.282    

Slack (MET) :             5.330ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_24/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_A_B_DATA_INST/B[7]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 3.357ns (77.834%)  route 0.956ns (22.166%))
  Logic Levels:           11  (CARRY8=2 LUT4=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 10.044 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.081     0.081    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_24/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[0])
                                                      1.248     1.329 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_24/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     1.364    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_24_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.220     1.584 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_25/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     1.619    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_25_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.220     1.839 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_26/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     1.874    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_26_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.094 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_27/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     2.129    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_27_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.349 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_28/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     2.384    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_28_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.604 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_29/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     2.639    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_29_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.859 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_30/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     2.894    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_30_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_DOUTADOUT[0])
                                                      0.120     3.014 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_31/DOUTADOUT[0]
                         net (fo=1, unplaced)         0.236     3.250    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_31_n_99
                         LUT6 (Prop_LUT6_I0_O)        0.179     3.429 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_69/O
                         net (fo=6, unplaced)         0.181     3.610    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/mem_B_q0[0]
                         LUT4 (Prop_LUT4_I0_O)        0.100     3.710 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/sum_diag_fu_615_p2_carry_i_7/O
                         net (fo=1, unplaced)         0.025     3.735    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U_n_99
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.245     3.980 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry/CO[7]
                         net (fo=1, unplaced)         0.007     3.987    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[5])
                                                      0.145     4.132 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry__0/O[5]
                         net (fo=1, unplaced)         0.262     4.394    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/B[7]
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_A_B_DATA_INST/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.044    10.044    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.044    
                         clock uncertainty           -0.035    10.009    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[7])
                                                     -0.285     9.724    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.724    
                         arrival time                          -4.394    
  -------------------------------------------------------------------
                         slack                                  5.330    

Slack (MET) :             5.363ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_24/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_A_B_DATA_INST/B[16]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 3.371ns (78.872%)  route 0.903ns (21.128%))
  Logic Levels:           12  (CARRY8=3 LUT4=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 10.044 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.081     0.081    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_24/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[0])
                                                      1.248     1.329 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_24/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     1.364    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_24_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.220     1.584 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_25/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     1.619    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_25_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.220     1.839 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_26/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     1.874    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_26_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.094 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_27/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     2.129    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_27_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.349 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_28/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     2.384    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_28_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.604 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_29/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     2.639    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_29_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.859 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_30/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     2.894    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_30_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_DOUTADOUT[0])
                                                      0.120     3.014 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_31/DOUTADOUT[0]
                         net (fo=1, unplaced)         0.236     3.250    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_31_n_99
                         LUT6 (Prop_LUT6_I0_O)        0.179     3.429 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_69/O
                         net (fo=6, unplaced)         0.181     3.610    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/mem_B_q0[0]
                         LUT4 (Prop_LUT4_I0_O)        0.100     3.710 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/sum_diag_fu_615_p2_carry_i_7/O
                         net (fo=1, unplaced)         0.025     3.735    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U_n_99
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.245     3.980 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry/CO[7]
                         net (fo=1, unplaced)         0.007     3.987    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.030     4.017 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry__0/CO[7]
                         net (fo=1, unplaced)         0.007     4.024    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry__0_n_0
                         CARRY8 (Prop_CARRY8_CI_O[6])
                                                      0.129     4.153 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry__1/O[6]
                         net (fo=1, unplaced)         0.202     4.355    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/B[16]
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_A_B_DATA_INST/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.044    10.044    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.044    
                         clock uncertainty           -0.035    10.009    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[16])
                                                     -0.291     9.718    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.718    
                         arrival time                          -4.355    
  -------------------------------------------------------------------
                         slack                                  5.363    

Slack (MET) :             5.391ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_24/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_A_B_DATA_INST/B[8]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.233ns  (logic 3.341ns (78.927%)  route 0.892ns (21.073%))
  Logic Levels:           11  (CARRY8=2 LUT4=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 10.044 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.081     0.081    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_24/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[0])
                                                      1.248     1.329 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_24/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     1.364    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_24_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.220     1.584 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_25/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     1.619    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_25_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.220     1.839 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_26/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     1.874    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_26_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.094 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_27/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     2.129    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_27_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.349 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_28/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     2.384    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_28_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.604 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_29/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     2.639    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_29_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.859 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_30/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     2.894    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_30_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_DOUTADOUT[0])
                                                      0.120     3.014 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_31/DOUTADOUT[0]
                         net (fo=1, unplaced)         0.236     3.250    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_31_n_99
                         LUT6 (Prop_LUT6_I0_O)        0.179     3.429 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_69/O
                         net (fo=6, unplaced)         0.181     3.610    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/mem_B_q0[0]
                         LUT4 (Prop_LUT4_I0_O)        0.100     3.710 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/sum_diag_fu_615_p2_carry_i_7/O
                         net (fo=1, unplaced)         0.025     3.735    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U_n_99
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.245     3.980 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry/CO[7]
                         net (fo=1, unplaced)         0.007     3.987    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[6])
                                                      0.129     4.116 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry__0/O[6]
                         net (fo=1, unplaced)         0.198     4.314    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/B[8]
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_A_B_DATA_INST/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.044    10.044    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.044    
                         clock uncertainty           -0.035    10.009    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[8])
                                                     -0.304     9.705    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.705    
                         arrival time                          -4.314    
  -------------------------------------------------------------------
                         slack                                  5.391    

Slack (MET) :             5.397ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_24/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_A_B_DATA_INST/B[13]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.240ns  (logic 3.346ns (78.915%)  route 0.894ns (21.085%))
  Logic Levels:           12  (CARRY8=3 LUT4=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 10.044 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.081     0.081    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_24/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[0])
                                                      1.248     1.329 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_24/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     1.364    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_24_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.220     1.584 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_25/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     1.619    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_25_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.220     1.839 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_26/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     1.874    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_26_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.094 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_27/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     2.129    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_27_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.349 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_28/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     2.384    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_28_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.604 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_29/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     2.639    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_29_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.859 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_30/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     2.894    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_30_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_DOUTADOUT[0])
                                                      0.120     3.014 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_31/DOUTADOUT[0]
                         net (fo=1, unplaced)         0.236     3.250    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_31_n_99
                         LUT6 (Prop_LUT6_I0_O)        0.179     3.429 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_69/O
                         net (fo=6, unplaced)         0.181     3.610    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/mem_B_q0[0]
                         LUT4 (Prop_LUT4_I0_O)        0.100     3.710 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/sum_diag_fu_615_p2_carry_i_7/O
                         net (fo=1, unplaced)         0.025     3.735    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U_n_99
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.245     3.980 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry/CO[7]
                         net (fo=1, unplaced)         0.007     3.987    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.030     4.017 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry__0/CO[7]
                         net (fo=1, unplaced)         0.007     4.024    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry__0_n_0
                         CARRY8 (Prop_CARRY8_CI_O[3])
                                                      0.104     4.128 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry__1/O[3]
                         net (fo=1, unplaced)         0.193     4.321    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/B[13]
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_A_B_DATA_INST/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.044    10.044    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.044    
                         clock uncertainty           -0.035    10.009    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[13])
                                                     -0.291     9.718    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.718    
                         arrival time                          -4.321    
  -------------------------------------------------------------------
                         slack                                  5.397    

Slack (MET) :             5.407ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_24/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_A_B_DATA_INST/B[12]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.223ns  (logic 3.328ns (78.807%)  route 0.895ns (21.193%))
  Logic Levels:           12  (CARRY8=3 LUT4=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 10.044 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.081     0.081    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_24/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[0])
                                                      1.248     1.329 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_24/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     1.364    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_24_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.220     1.584 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_25/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     1.619    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_25_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.220     1.839 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_26/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     1.874    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_26_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.094 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_27/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     2.129    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_27_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.349 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_28/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     2.384    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_28_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.604 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_29/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     2.639    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_29_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.859 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_30/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     2.894    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_30_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_DOUTADOUT[0])
                                                      0.120     3.014 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_31/DOUTADOUT[0]
                         net (fo=1, unplaced)         0.236     3.250    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_31_n_99
                         LUT6 (Prop_LUT6_I0_O)        0.179     3.429 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_69/O
                         net (fo=6, unplaced)         0.181     3.610    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/mem_B_q0[0]
                         LUT4 (Prop_LUT4_I0_O)        0.100     3.710 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/sum_diag_fu_615_p2_carry_i_7/O
                         net (fo=1, unplaced)         0.025     3.735    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U_n_99
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.245     3.980 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry/CO[7]
                         net (fo=1, unplaced)         0.007     3.987    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.030     4.017 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry__0/CO[7]
                         net (fo=1, unplaced)         0.007     4.024    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry__0_n_0
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.086     4.110 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry__1/O[2]
                         net (fo=1, unplaced)         0.194     4.304    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/B[12]
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_A_B_DATA_INST/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.044    10.044    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.044    
                         clock uncertainty           -0.035    10.009    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[12])
                                                     -0.298     9.711    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.711    
                         arrival time                          -4.304    
  -------------------------------------------------------------------
                         slack                                  5.407    

Slack (MET) :             5.424ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_24/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_A_B_DATA_INST/B[10]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.205ns  (logic 3.314ns (78.811%)  route 0.891ns (21.189%))
  Logic Levels:           12  (CARRY8=3 LUT4=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 10.044 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.081     0.081    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_24/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[0])
                                                      1.248     1.329 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_24/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     1.364    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_24_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.220     1.584 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_25/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     1.619    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_25_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.220     1.839 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_26/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     1.874    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_26_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.094 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_27/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     2.129    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_27_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.349 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_28/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     2.384    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_28_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.604 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_29/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     2.639    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_29_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.859 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_30/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     2.894    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_30_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_DOUTADOUT[0])
                                                      0.120     3.014 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_31/DOUTADOUT[0]
                         net (fo=1, unplaced)         0.236     3.250    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_31_n_99
                         LUT6 (Prop_LUT6_I0_O)        0.179     3.429 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_69/O
                         net (fo=6, unplaced)         0.181     3.610    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/mem_B_q0[0]
                         LUT4 (Prop_LUT4_I0_O)        0.100     3.710 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/sum_diag_fu_615_p2_carry_i_7/O
                         net (fo=1, unplaced)         0.025     3.735    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U_n_99
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.245     3.980 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry/CO[7]
                         net (fo=1, unplaced)         0.007     3.987    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.030     4.017 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry__0/CO[7]
                         net (fo=1, unplaced)         0.007     4.024    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry__0_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.072     4.096 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry__1/O[0]
                         net (fo=1, unplaced)         0.190     4.286    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/B[10]
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_A_B_DATA_INST/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.044    10.044    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.044    
                         clock uncertainty           -0.035    10.009    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[10])
                                                     -0.299     9.710    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.710    
                         arrival time                          -4.286    
  -------------------------------------------------------------------
                         slack                                  5.424    

Slack (MET) :             5.425ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_24/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_A_B_DATA_INST/B[5]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 3.316ns (78.877%)  route 0.888ns (21.123%))
  Logic Levels:           11  (CARRY8=2 LUT4=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 10.044 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.081     0.081    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_24/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[0])
                                                      1.248     1.329 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_24/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     1.364    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_24_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.220     1.584 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_25/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     1.619    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_25_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.220     1.839 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_26/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     1.874    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_26_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.094 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_27/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     2.129    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_27_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.349 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_28/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     2.384    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_28_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.604 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_29/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     2.639    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_29_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.859 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_30/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     2.894    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_30_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_DOUTADOUT[0])
                                                      0.120     3.014 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_31/DOUTADOUT[0]
                         net (fo=1, unplaced)         0.236     3.250    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_31_n_99
                         LUT6 (Prop_LUT6_I0_O)        0.179     3.429 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_69/O
                         net (fo=6, unplaced)         0.181     3.610    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/mem_B_q0[0]
                         LUT4 (Prop_LUT4_I0_O)        0.100     3.710 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/sum_diag_fu_615_p2_carry_i_7/O
                         net (fo=1, unplaced)         0.025     3.735    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U_n_99
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.245     3.980 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry/CO[7]
                         net (fo=1, unplaced)         0.007     3.987    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[3])
                                                      0.104     4.091 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry__0/O[3]
                         net (fo=1, unplaced)         0.194     4.285    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/B[5]
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_A_B_DATA_INST/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.044    10.044    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.044    
                         clock uncertainty           -0.035    10.009    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[5])
                                                     -0.299     9.710    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.710    
                         arrival time                          -4.285    
  -------------------------------------------------------------------
                         slack                                  5.425    

Slack (MET) :             5.426ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_24/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0/DINBDIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.192ns  (logic 2.907ns (69.345%)  route 1.285ns (30.655%))
  Logic Levels:           9  (LUT3=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.042ns = ( 10.042 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.081     0.081    bd_0_i/hls_inst/inst/mem_A_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_24/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[0])
                                                      1.248     1.329 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_24/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     1.364    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_24_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.220     1.584 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_25/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     1.619    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_25_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.220     1.839 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_26/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     1.874    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_26_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.094 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_27/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     2.129    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_27_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.349 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_28/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     2.384    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_28_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.604 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_29/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     2.639    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_29_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.859 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_30/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     2.894    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_30_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_DOUTADOUT[0])
                                                      0.120     3.014 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_31/DOUTADOUT[0]
                         net (fo=1, unplaced)         0.236     3.250    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_31_n_99
                         LUT6 (Prop_LUT6_I0_O)        0.179     3.429 r  bd_0_i/hls_inst/inst/mem_A_U/A_out_d0[0]_INST_0/O
                         net (fo=6, unplaced)         0.236     3.665    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_8_0
                         LUT3 (Prop_LUT3_I2_O)        0.040     3.705 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_45/O
                         net (fo=16, unplaced)        0.568     4.273    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_45_n_0
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0/DINBDIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.042    10.042    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.042    
                         clock uncertainty           -0.035    10.007    
                         RAMB36E2 (Setup_RAMB36E2_CLKBWRCLK_DINBDIN[0])
                                                     -0.308     9.699    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.699    
                         arrival time                          -4.273    
  -------------------------------------------------------------------
                         slack                                  5.426    

Slack (MET) :             5.426ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_24/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_1/DINBDIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.192ns  (logic 2.907ns (69.345%)  route 1.285ns (30.655%))
  Logic Levels:           9  (LUT3=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.042ns = ( 10.042 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.081     0.081    bd_0_i/hls_inst/inst/mem_A_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_24/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[0])
                                                      1.248     1.329 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_24/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     1.364    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_24_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.220     1.584 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_25/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     1.619    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_25_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.220     1.839 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_26/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     1.874    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_26_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.094 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_27/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     2.129    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_27_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.349 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_28/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     2.384    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_28_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.604 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_29/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     2.639    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_29_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_CASDOUTA[0])
                                                      0.220     2.859 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_30/CASDOUTA[0]
                         net (fo=1, unplaced)         0.035     2.894    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_30_n_35
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[0]_DOUTADOUT[0])
                                                      0.120     3.014 r  bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_31/DOUTADOUT[0]
                         net (fo=1, unplaced)         0.236     3.250    bd_0_i/hls_inst/inst/mem_A_U/ram_reg_bram_31_n_99
                         LUT6 (Prop_LUT6_I0_O)        0.179     3.429 r  bd_0_i/hls_inst/inst/mem_A_U/A_out_d0[0]_INST_0/O
                         net (fo=6, unplaced)         0.236     3.665    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_8_0
                         LUT3 (Prop_LUT3_I2_O)        0.040     3.705 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_45/O
                         net (fo=16, unplaced)        0.568     4.273    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_45_n_0
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_1/DINBDIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=796, unset)          0.042    10.042    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_1/CLKBWRCLK
                         clock pessimism              0.000    10.042    
                         clock uncertainty           -0.035    10.007    
                         RAMB36E2 (Setup_RAMB36E2_CLKBWRCLK_DINBDIN[0])
                                                     -0.308     9.699    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_1
  -------------------------------------------------------------------
                         required time                          9.699    
                         arrival time                          -4.273    
  -------------------------------------------------------------------
                         slack                                  5.426    




