# Reading C:/intelFPGA/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do mi_primer_contador_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {mi_primer_contador_7_1200mv_85c_slow.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:24:42 on Feb 21,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." mi_primer_contador_7_1200mv_85c_slow.vo 
# -- Compiling module contador
# -- Compiling module hard_block
# 
# Top level modules:
# 	contador
# End time: 13:24:42 on Feb 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/jororoc/Documents/QDesign/mi_primer_contador {C:/Users/jororoc/Documents/QDesign/mi_primer_contador/tb_contador.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:24:42 on Feb 21,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jororoc/Documents/QDesign/mi_primer_contador" C:/Users/jororoc/Documents/QDesign/mi_primer_contador/tb_contador.v 
# -- Compiling module tb_contador
# 
# Top level modules:
# 	tb_contador
# End time: 13:24:42 on Feb 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  tb_contador
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" tb_contador 
# Start time: 13:24:42 on Feb 21,2022
# Loading work.tb_contador
# Loading work.contador
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# 
# Loading instances from mi_primer_contador_7_1200mv_85c_v_slow.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from mi_primer_contador_7_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /tb_contador File: C:/Users/jororoc/Documents/QDesign/mi_primer_contador/tb_contador.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# SIMULANDO!!!
# Fin Simulacion!!!
# ** Note: $stop    : C:/Users/jororoc/Documents/QDesign/mi_primer_contador/tb_contador.v(51)
#    Time: 2180 ns  Iteration: 0  Instance: /tb_contador
# Break in Module tb_contador at C:/Users/jororoc/Documents/QDesign/mi_primer_contador/tb_contador.v line 51
# WARNING: No extended dataflow license exists
# End time: 13:29:24 on Feb 21,2022, Elapsed time: 0:04:42
# Errors: 0, Warnings: 1
