{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1426646577745 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1426646577761 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 18 10:42:56 2015 " "Processing started: Wed Mar 18 10:42:56 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1426646577761 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1426646577761 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_EP2C -c FPGA_EP2C " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_EP2C -c FPGA_EP2C" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1426646577761 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1426646579183 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FPGA2MCU.v(40) " "Verilog HDL warning at FPGA2MCU.v(40): extended using \"x\" or \"z\"" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 40 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1426646579735 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FPGA2MCU.v(63) " "Verilog HDL warning at FPGA2MCU.v(63): extended using \"x\" or \"z\"" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 63 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1426646579750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga2mcu.v 4 4 " "Found 4 design units, including 4 entities, in source file fpga2mcu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SAVE_ADDR " "Found entity 1: SAVE_ADDR" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426646580047 ""} { "Info" "ISGN_ENTITY_NAME" "2 SELECT_ADDR " "Found entity 2: SELECT_ADDR" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426646580047 ""} { "Info" "ISGN_ENTITY_NAME" "3 BUFF_SEND_DATA " "Found entity 3: BUFF_SEND_DATA" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426646580047 ""} { "Info" "ISGN_ENTITY_NAME" "4 BUFF " "Found entity 4: BUFF" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426646580047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426646580047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_ep2c.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fpga_ep2c.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_EP2C " "Found entity 1: FPGA_EP2C" {  } { { "FPGA_EP2C.bdf" "" { Schematic "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA_EP2C.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426646580141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426646580141 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "FPGA2AR9331.v " "Can't analyze file -- file FPGA2AR9331.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1426646580141 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_EP2C " "Elaborating entity \"FPGA_EP2C\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1426646580766 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "INT0 " "Pin \"INT0\" is missing source" {  } { { "FPGA_EP2C.bdf" "" { Schematic "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA_EP2C.bdf" { { 440 744 920 456 "INT0" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1426646581001 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "INT4 " "Pin \"INT4\" is missing source" {  } { { "FPGA_EP2C.bdf" "" { Schematic "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA_EP2C.bdf" { { 464 744 920 480 "INT4" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1426646581032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUFF_SEND_DATA BUFF_SEND_DATA:inst2 " "Elaborating entity \"BUFF_SEND_DATA\" for hierarchy \"BUFF_SEND_DATA:inst2\"" {  } { { "FPGA_EP2C.bdf" "inst2" { Schematic "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA_EP2C.bdf" { { 336 528 776 416 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426646581329 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "FPGA2MCU.v(41) " "Verilog HDL warning at FPGA2MCU.v(41): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 41 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1426646581516 "|FPGA_EP2C|BUFF_SEND_DATA:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DATA_OUT FPGA2MCU.v(36) " "Verilog HDL Always Construct warning at FPGA2MCU.v(36): inferring latch(es) for variable \"DATA_OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1426646581516 "|FPGA_EP2C|BUFF_SEND_DATA:inst2"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "FINISH FPGA2MCU.v(36) " "Verilog HDL warning at FPGA2MCU.v(36): assignments to FINISH create a combinational loop" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 36 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Quartus II" 0 -1 1426646581516 "|FPGA_EP2C|BUFF_SEND_DATA:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[0\] FPGA2MCU.v(36) " "Inferred latch for \"DATA_OUT\[0\]\" at FPGA2MCU.v(36)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426646581532 "|FPGA_EP2C|BUFF_SEND_DATA:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[1\] FPGA2MCU.v(36) " "Inferred latch for \"DATA_OUT\[1\]\" at FPGA2MCU.v(36)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426646581532 "|FPGA_EP2C|BUFF_SEND_DATA:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[2\] FPGA2MCU.v(36) " "Inferred latch for \"DATA_OUT\[2\]\" at FPGA2MCU.v(36)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426646581532 "|FPGA_EP2C|BUFF_SEND_DATA:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[3\] FPGA2MCU.v(36) " "Inferred latch for \"DATA_OUT\[3\]\" at FPGA2MCU.v(36)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426646581532 "|FPGA_EP2C|BUFF_SEND_DATA:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[4\] FPGA2MCU.v(36) " "Inferred latch for \"DATA_OUT\[4\]\" at FPGA2MCU.v(36)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426646581532 "|FPGA_EP2C|BUFF_SEND_DATA:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[5\] FPGA2MCU.v(36) " "Inferred latch for \"DATA_OUT\[5\]\" at FPGA2MCU.v(36)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426646581532 "|FPGA_EP2C|BUFF_SEND_DATA:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[6\] FPGA2MCU.v(36) " "Inferred latch for \"DATA_OUT\[6\]\" at FPGA2MCU.v(36)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426646581532 "|FPGA_EP2C|BUFF_SEND_DATA:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[7\] FPGA2MCU.v(36) " "Inferred latch for \"DATA_OUT\[7\]\" at FPGA2MCU.v(36)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426646581532 "|FPGA_EP2C|BUFF_SEND_DATA:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[8\] FPGA2MCU.v(36) " "Inferred latch for \"DATA_OUT\[8\]\" at FPGA2MCU.v(36)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426646581532 "|FPGA_EP2C|BUFF_SEND_DATA:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[9\] FPGA2MCU.v(36) " "Inferred latch for \"DATA_OUT\[9\]\" at FPGA2MCU.v(36)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426646581532 "|FPGA_EP2C|BUFF_SEND_DATA:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[10\] FPGA2MCU.v(36) " "Inferred latch for \"DATA_OUT\[10\]\" at FPGA2MCU.v(36)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426646581532 "|FPGA_EP2C|BUFF_SEND_DATA:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[11\] FPGA2MCU.v(36) " "Inferred latch for \"DATA_OUT\[11\]\" at FPGA2MCU.v(36)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426646581532 "|FPGA_EP2C|BUFF_SEND_DATA:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[12\] FPGA2MCU.v(36) " "Inferred latch for \"DATA_OUT\[12\]\" at FPGA2MCU.v(36)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426646581532 "|FPGA_EP2C|BUFF_SEND_DATA:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[13\] FPGA2MCU.v(36) " "Inferred latch for \"DATA_OUT\[13\]\" at FPGA2MCU.v(36)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426646581532 "|FPGA_EP2C|BUFF_SEND_DATA:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[14\] FPGA2MCU.v(36) " "Inferred latch for \"DATA_OUT\[14\]\" at FPGA2MCU.v(36)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426646581532 "|FPGA_EP2C|BUFF_SEND_DATA:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[15\] FPGA2MCU.v(36) " "Inferred latch for \"DATA_OUT\[15\]\" at FPGA2MCU.v(36)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426646581532 "|FPGA_EP2C|BUFF_SEND_DATA:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUFF BUFF:inst3 " "Elaborating entity \"BUFF\" for hierarchy \"BUFF:inst3\"" {  } { { "FPGA_EP2C.bdf" "inst3" { Schematic "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA_EP2C.bdf" { { 336 168 416 448 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426646581547 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DATA_OUT FPGA2MCU.v(59) " "Verilog HDL Always Construct warning at FPGA2MCU.v(59): inferring latch(es) for variable \"DATA_OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1426646581610 "|FPGA_EP2C|BUFF:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[0\] FPGA2MCU.v(59) " "Inferred latch for \"DATA_OUT\[0\]\" at FPGA2MCU.v(59)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426646581610 "|FPGA_EP2C|BUFF:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[1\] FPGA2MCU.v(59) " "Inferred latch for \"DATA_OUT\[1\]\" at FPGA2MCU.v(59)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426646581610 "|FPGA_EP2C|BUFF:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[2\] FPGA2MCU.v(59) " "Inferred latch for \"DATA_OUT\[2\]\" at FPGA2MCU.v(59)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426646581610 "|FPGA_EP2C|BUFF:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[3\] FPGA2MCU.v(59) " "Inferred latch for \"DATA_OUT\[3\]\" at FPGA2MCU.v(59)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426646581610 "|FPGA_EP2C|BUFF:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[4\] FPGA2MCU.v(59) " "Inferred latch for \"DATA_OUT\[4\]\" at FPGA2MCU.v(59)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426646581610 "|FPGA_EP2C|BUFF:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[5\] FPGA2MCU.v(59) " "Inferred latch for \"DATA_OUT\[5\]\" at FPGA2MCU.v(59)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426646581610 "|FPGA_EP2C|BUFF:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[6\] FPGA2MCU.v(59) " "Inferred latch for \"DATA_OUT\[6\]\" at FPGA2MCU.v(59)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426646581610 "|FPGA_EP2C|BUFF:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[7\] FPGA2MCU.v(59) " "Inferred latch for \"DATA_OUT\[7\]\" at FPGA2MCU.v(59)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426646581610 "|FPGA_EP2C|BUFF:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[8\] FPGA2MCU.v(59) " "Inferred latch for \"DATA_OUT\[8\]\" at FPGA2MCU.v(59)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426646581610 "|FPGA_EP2C|BUFF:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[9\] FPGA2MCU.v(59) " "Inferred latch for \"DATA_OUT\[9\]\" at FPGA2MCU.v(59)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426646581610 "|FPGA_EP2C|BUFF:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[10\] FPGA2MCU.v(59) " "Inferred latch for \"DATA_OUT\[10\]\" at FPGA2MCU.v(59)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426646581610 "|FPGA_EP2C|BUFF:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[11\] FPGA2MCU.v(59) " "Inferred latch for \"DATA_OUT\[11\]\" at FPGA2MCU.v(59)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426646581610 "|FPGA_EP2C|BUFF:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[12\] FPGA2MCU.v(59) " "Inferred latch for \"DATA_OUT\[12\]\" at FPGA2MCU.v(59)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426646581610 "|FPGA_EP2C|BUFF:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[13\] FPGA2MCU.v(59) " "Inferred latch for \"DATA_OUT\[13\]\" at FPGA2MCU.v(59)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426646581610 "|FPGA_EP2C|BUFF:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[14\] FPGA2MCU.v(59) " "Inferred latch for \"DATA_OUT\[14\]\" at FPGA2MCU.v(59)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426646581610 "|FPGA_EP2C|BUFF:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[15\] FPGA2MCU.v(59) " "Inferred latch for \"DATA_OUT\[15\]\" at FPGA2MCU.v(59)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426646581610 "|FPGA_EP2C|BUFF:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SELECT_ADDR SELECT_ADDR:inst1 " "Elaborating entity \"SELECT_ADDR\" for hierarchy \"SELECT_ADDR:inst1\"" {  } { { "FPGA_EP2C.bdf" "inst1" { Schematic "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA_EP2C.bdf" { { 128 576 752 208 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426646581610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SAVE_ADDR SAVE_ADDR:inst " "Elaborating entity \"SAVE_ADDR\" for hierarchy \"SAVE_ADDR:inst\"" {  } { { "FPGA_EP2C.bdf" "inst" { Schematic "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA_EP2C.bdf" { { 128 320 528 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426646581704 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ADDR FPGA2MCU.v(9) " "Verilog HDL Always Construct warning at FPGA2MCU.v(9): inferring latch(es) for variable \"ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1426646581766 "|FPGA_EP2C|SAVE_ADDR:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[0\] FPGA2MCU.v(9) " "Inferred latch for \"ADDR\[0\]\" at FPGA2MCU.v(9)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426646581766 "|FPGA_EP2C|SAVE_ADDR:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[1\] FPGA2MCU.v(9) " "Inferred latch for \"ADDR\[1\]\" at FPGA2MCU.v(9)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426646581766 "|FPGA_EP2C|SAVE_ADDR:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[2\] FPGA2MCU.v(9) " "Inferred latch for \"ADDR\[2\]\" at FPGA2MCU.v(9)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426646581766 "|FPGA_EP2C|SAVE_ADDR:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[3\] FPGA2MCU.v(9) " "Inferred latch for \"ADDR\[3\]\" at FPGA2MCU.v(9)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426646581766 "|FPGA_EP2C|SAVE_ADDR:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[4\] FPGA2MCU.v(9) " "Inferred latch for \"ADDR\[4\]\" at FPGA2MCU.v(9)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426646581766 "|FPGA_EP2C|SAVE_ADDR:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[5\] FPGA2MCU.v(9) " "Inferred latch for \"ADDR\[5\]\" at FPGA2MCU.v(9)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426646581766 "|FPGA_EP2C|SAVE_ADDR:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[6\] FPGA2MCU.v(9) " "Inferred latch for \"ADDR\[6\]\" at FPGA2MCU.v(9)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426646581766 "|FPGA_EP2C|SAVE_ADDR:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[7\] FPGA2MCU.v(9) " "Inferred latch for \"ADDR\[7\]\" at FPGA2MCU.v(9)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426646581766 "|FPGA_EP2C|SAVE_ADDR:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[8\] FPGA2MCU.v(9) " "Inferred latch for \"ADDR\[8\]\" at FPGA2MCU.v(9)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426646581766 "|FPGA_EP2C|SAVE_ADDR:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[9\] FPGA2MCU.v(9) " "Inferred latch for \"ADDR\[9\]\" at FPGA2MCU.v(9)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426646581766 "|FPGA_EP2C|SAVE_ADDR:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[10\] FPGA2MCU.v(9) " "Inferred latch for \"ADDR\[10\]\" at FPGA2MCU.v(9)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426646581766 "|FPGA_EP2C|SAVE_ADDR:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[11\] FPGA2MCU.v(9) " "Inferred latch for \"ADDR\[11\]\" at FPGA2MCU.v(9)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426646581766 "|FPGA_EP2C|SAVE_ADDR:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[12\] FPGA2MCU.v(9) " "Inferred latch for \"ADDR\[12\]\" at FPGA2MCU.v(9)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426646581766 "|FPGA_EP2C|SAVE_ADDR:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[13\] FPGA2MCU.v(9) " "Inferred latch for \"ADDR\[13\]\" at FPGA2MCU.v(9)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426646581766 "|FPGA_EP2C|SAVE_ADDR:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[14\] FPGA2MCU.v(9) " "Inferred latch for \"ADDR\[14\]\" at FPGA2MCU.v(9)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426646581766 "|FPGA_EP2C|SAVE_ADDR:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[15\] FPGA2MCU.v(9) " "Inferred latch for \"ADDR\[15\]\" at FPGA2MCU.v(9)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426646581766 "|FPGA_EP2C|SAVE_ADDR:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[16\] FPGA2MCU.v(9) " "Inferred latch for \"ADDR\[16\]\" at FPGA2MCU.v(9)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426646581766 "|FPGA_EP2C|SAVE_ADDR:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[17\] FPGA2MCU.v(9) " "Inferred latch for \"ADDR\[17\]\" at FPGA2MCU.v(9)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426646581766 "|FPGA_EP2C|SAVE_ADDR:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[18\] FPGA2MCU.v(9) " "Inferred latch for \"ADDR\[18\]\" at FPGA2MCU.v(9)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426646581766 "|FPGA_EP2C|SAVE_ADDR:inst"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "BUFF:inst3\|DATA_OUT\[0\] " "Converted tri-state buffer \"BUFF:inst3\|DATA_OUT\[0\]\" feeding internal logic into a wire" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1426646583110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "BUFF:inst3\|DATA_OUT\[1\] " "Converted tri-state buffer \"BUFF:inst3\|DATA_OUT\[1\]\" feeding internal logic into a wire" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1426646583110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "BUFF:inst3\|DATA_OUT\[2\] " "Converted tri-state buffer \"BUFF:inst3\|DATA_OUT\[2\]\" feeding internal logic into a wire" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1426646583110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "BUFF:inst3\|DATA_OUT\[3\] " "Converted tri-state buffer \"BUFF:inst3\|DATA_OUT\[3\]\" feeding internal logic into a wire" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1426646583110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "BUFF:inst3\|DATA_OUT\[4\] " "Converted tri-state buffer \"BUFF:inst3\|DATA_OUT\[4\]\" feeding internal logic into a wire" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1426646583110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "BUFF:inst3\|DATA_OUT\[5\] " "Converted tri-state buffer \"BUFF:inst3\|DATA_OUT\[5\]\" feeding internal logic into a wire" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1426646583110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "BUFF:inst3\|DATA_OUT\[6\] " "Converted tri-state buffer \"BUFF:inst3\|DATA_OUT\[6\]\" feeding internal logic into a wire" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1426646583110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "BUFF:inst3\|DATA_OUT\[7\] " "Converted tri-state buffer \"BUFF:inst3\|DATA_OUT\[7\]\" feeding internal logic into a wire" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1426646583110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "BUFF:inst3\|DATA_OUT\[8\] " "Converted tri-state buffer \"BUFF:inst3\|DATA_OUT\[8\]\" feeding internal logic into a wire" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1426646583110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "BUFF:inst3\|DATA_OUT\[9\] " "Converted tri-state buffer \"BUFF:inst3\|DATA_OUT\[9\]\" feeding internal logic into a wire" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1426646583110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "BUFF:inst3\|DATA_OUT\[10\] " "Converted tri-state buffer \"BUFF:inst3\|DATA_OUT\[10\]\" feeding internal logic into a wire" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1426646583110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "BUFF:inst3\|DATA_OUT\[11\] " "Converted tri-state buffer \"BUFF:inst3\|DATA_OUT\[11\]\" feeding internal logic into a wire" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1426646583110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "BUFF:inst3\|DATA_OUT\[12\] " "Converted tri-state buffer \"BUFF:inst3\|DATA_OUT\[12\]\" feeding internal logic into a wire" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1426646583110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "BUFF:inst3\|DATA_OUT\[13\] " "Converted tri-state buffer \"BUFF:inst3\|DATA_OUT\[13\]\" feeding internal logic into a wire" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1426646583110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "BUFF:inst3\|DATA_OUT\[14\] " "Converted tri-state buffer \"BUFF:inst3\|DATA_OUT\[14\]\" feeding internal logic into a wire" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1426646583110 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "BUFF:inst3\|DATA_OUT\[15\] " "Converted tri-state buffer \"BUFF:inst3\|DATA_OUT\[15\]\" feeding internal logic into a wire" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA2MCU.v" 59 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1426646583110 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1426646583110 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "INT0 GND " "Pin \"INT0\" is stuck at GND" {  } { { "FPGA_EP2C.bdf" "" { Schematic "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA_EP2C.bdf" { { 440 744 920 456 "INT0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426646584416 "|FPGA_EP2C|INT0"} { "Warning" "WMLS_MLS_STUCK_PIN" "INT4 GND " "Pin \"INT4\" is stuck at GND" {  } { { "FPGA_EP2C.bdf" "" { Schematic "E:/WORKSPACE/FPGA/FPGA_EP2C/FPGA_EP2C.bdf" { { 464 744 920 480 "INT4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426646584416 "|FPGA_EP2C|INT4"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1426646584416 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/WORKSPACE/FPGA/FPGA_EP2C/output_files/FPGA_EP2C.map.smsg " "Generated suppressed messages file E:/WORKSPACE/FPGA/FPGA_EP2C/output_files/FPGA_EP2C.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1426646585588 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1426646586391 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426646586391 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "63 " "Implemented 63 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1426646588093 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1426646588093 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1426646588093 ""} { "Info" "ICUT_CUT_TM_LCELLS" "39 " "Implemented 39 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1426646588093 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1426646588093 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "468 " "Peak virtual memory: 468 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1426646588218 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 18 10:43:08 2015 " "Processing ended: Wed Mar 18 10:43:08 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1426646588218 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1426646588218 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1426646588218 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1426646588218 ""}
