-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     2011a.126 Production Release                        
-- Build Date:                  Wed Aug  8 00:52:07 PDT 2012                        
                                                                                    
-- Generated by:                mg3115@EEWS305-012                                  
-- Generated date:              Sat May 07 15:51:22 +0100 2016                      

Solution Settings: red_detect.v21
  Current state: schedule
  Project: Red_Detect
  
  Design Input Files Specified
    $PROJECT_HOME/red_detect.cpp
      $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process          Real Operation(s) count Latency Throughput Reset Length II Comments 
    ---------------- ----------------------- ------- ---------- ------------ -- --------
    /red_detect/core                      23       1          1            0  1          
    Design Total:                         23       1          1            0  1          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising 20.000             20.00    0.000000 /red_detect/core         
    
  I/O Data Ranges
    Port            Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    --------------- ---- -------- --------- --------- ------- -------- --------
    vga_xy:rsc.z    IN   Unsigned        20                                     
    video_in:rsc.z  IN   Unsigned        30                                     
    clk             IN   Unsigned         1                                     
    en              IN   Unsigned         1                                     
    arst_n          IN   Unsigned         1                                     
    video_out:rsc.z OUT  Unsigned        30                                     
    redOut:rsc.z    OUT  Unsigned         1                                     
    endRow:rsc.z    OUT  Unsigned         1                                     
    endScreen:rsc.z OUT  Unsigned         1                                     
    
  Memory Resources
    Resource Name: /red_detect/vga_xy:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 20
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable           Indices Phys Memory Address     
      ------------------ ------- -----------------------
      /red_detect/vga_xy    0:19 00000000-00000000 (0-0) 
      
    Resource Name: /red_detect/video_in:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 30
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable             Indices Phys Memory Address     
      -------------------- ------- -----------------------
      /red_detect/video_in    0:29 00000000-00000000 (0-0) 
      
    Resource Name: /red_detect/video_out:rsc
      Memory Component: mgc_out_stdreg               Size:         1 x 30
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable              Indices Phys Memory Address     
      --------------------- ------- -----------------------
      /red_detect/video_out    0:29 00000000-00000000 (0-0) 
      
    Resource Name: /red_detect/redOut:rsc
      Memory Component: mgc_out_stdreg               Size:         1 x 1
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable           Indices Phys Memory Address     
      ------------------ ------- -----------------------
      /red_detect/redOut     0:0 00000000-00000000 (0-0) 
      
    Resource Name: /red_detect/endRow:rsc
      Memory Component: mgc_out_stdreg               Size:         1 x 1
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable           Indices Phys Memory Address     
      ------------------ ------- -----------------------
      /red_detect/endRow     0:0 00000000-00000000 (0-0) 
      
    Resource Name: /red_detect/endScreen:rsc
      Memory Component: mgc_out_stdreg               Size:         1 x 1
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable              Indices Phys Memory Address     
      --------------------- ------- -----------------------
      /red_detect/endScreen     0:0 00000000-00000000 (0-0) 
      
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process          Loop             Iterations C-Steps Total Cycles  Duration  Unroll Init Comments 
    ---------------- ---------------- ---------- ------- ------------- --------- ------ ---- --------
    /red_detect/core main               Infinite       2            1  20.00 ns            1          
    
  Loop Execution Profile
    Process          Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    ---------------- ---------------- ------------ -------------------------- ----------------- --------
    /red_detect/core main                       1                      100.00                1           
    
  End of Report
