$comment
	File created using the following command:
		vcd file aula4.msim.vcd -direction
$end
$date
	Sat Sep 16 23:38:19 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula4_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " EntradaB_ULA [7] $end
$var wire 1 # EntradaB_ULA [6] $end
$var wire 1 $ EntradaB_ULA [5] $end
$var wire 1 % EntradaB_ULA [4] $end
$var wire 1 & EntradaB_ULA [3] $end
$var wire 1 ' EntradaB_ULA [2] $end
$var wire 1 ( EntradaB_ULA [1] $end
$var wire 1 ) EntradaB_ULA [0] $end
$var wire 1 * KEY [3] $end
$var wire 1 + KEY [2] $end
$var wire 1 , KEY [1] $end
$var wire 1 - KEY [0] $end
$var wire 1 . LEDR [9] $end
$var wire 1 / LEDR [8] $end
$var wire 1 0 LEDR [7] $end
$var wire 1 1 LEDR [6] $end
$var wire 1 2 LEDR [5] $end
$var wire 1 3 LEDR [4] $end
$var wire 1 4 LEDR [3] $end
$var wire 1 5 LEDR [2] $end
$var wire 1 6 LEDR [1] $end
$var wire 1 7 LEDR [0] $end
$var wire 1 8 Palavra_Controle [5] $end
$var wire 1 9 Palavra_Controle [4] $end
$var wire 1 : Palavra_Controle [3] $end
$var wire 1 ; Palavra_Controle [2] $end
$var wire 1 < Palavra_Controle [1] $end
$var wire 1 = Palavra_Controle [0] $end
$var wire 1 > PC_OUT [8] $end
$var wire 1 ? PC_OUT [7] $end
$var wire 1 @ PC_OUT [6] $end
$var wire 1 A PC_OUT [5] $end
$var wire 1 B PC_OUT [4] $end
$var wire 1 C PC_OUT [3] $end
$var wire 1 D PC_OUT [2] $end
$var wire 1 E PC_OUT [1] $end
$var wire 1 F PC_OUT [0] $end

$scope module i1 $end
$var wire 1 G gnd $end
$var wire 1 H vcc $end
$var wire 1 I unknown $end
$var wire 1 J devoe $end
$var wire 1 K devclrn $end
$var wire 1 L devpor $end
$var wire 1 M ww_devoe $end
$var wire 1 N ww_devclrn $end
$var wire 1 O ww_devpor $end
$var wire 1 P ww_CLOCK_50 $end
$var wire 1 Q ww_KEY [3] $end
$var wire 1 R ww_KEY [2] $end
$var wire 1 S ww_KEY [1] $end
$var wire 1 T ww_KEY [0] $end
$var wire 1 U ww_PC_OUT [8] $end
$var wire 1 V ww_PC_OUT [7] $end
$var wire 1 W ww_PC_OUT [6] $end
$var wire 1 X ww_PC_OUT [5] $end
$var wire 1 Y ww_PC_OUT [4] $end
$var wire 1 Z ww_PC_OUT [3] $end
$var wire 1 [ ww_PC_OUT [2] $end
$var wire 1 \ ww_PC_OUT [1] $end
$var wire 1 ] ww_PC_OUT [0] $end
$var wire 1 ^ ww_LEDR [9] $end
$var wire 1 _ ww_LEDR [8] $end
$var wire 1 ` ww_LEDR [7] $end
$var wire 1 a ww_LEDR [6] $end
$var wire 1 b ww_LEDR [5] $end
$var wire 1 c ww_LEDR [4] $end
$var wire 1 d ww_LEDR [3] $end
$var wire 1 e ww_LEDR [2] $end
$var wire 1 f ww_LEDR [1] $end
$var wire 1 g ww_LEDR [0] $end
$var wire 1 h ww_Palavra_Controle [5] $end
$var wire 1 i ww_Palavra_Controle [4] $end
$var wire 1 j ww_Palavra_Controle [3] $end
$var wire 1 k ww_Palavra_Controle [2] $end
$var wire 1 l ww_Palavra_Controle [1] $end
$var wire 1 m ww_Palavra_Controle [0] $end
$var wire 1 n ww_EntradaB_ULA [7] $end
$var wire 1 o ww_EntradaB_ULA [6] $end
$var wire 1 p ww_EntradaB_ULA [5] $end
$var wire 1 q ww_EntradaB_ULA [4] $end
$var wire 1 r ww_EntradaB_ULA [3] $end
$var wire 1 s ww_EntradaB_ULA [2] $end
$var wire 1 t ww_EntradaB_ULA [1] $end
$var wire 1 u ww_EntradaB_ULA [0] $end
$var wire 1 v \CLOCK_50~input_o\ $end
$var wire 1 w \KEY[1]~input_o\ $end
$var wire 1 x \KEY[2]~input_o\ $end
$var wire 1 y \KEY[3]~input_o\ $end
$var wire 1 z \PC_OUT[0]~output_o\ $end
$var wire 1 { \PC_OUT[1]~output_o\ $end
$var wire 1 | \PC_OUT[2]~output_o\ $end
$var wire 1 } \PC_OUT[3]~output_o\ $end
$var wire 1 ~ \PC_OUT[4]~output_o\ $end
$var wire 1 !! \PC_OUT[5]~output_o\ $end
$var wire 1 "! \PC_OUT[6]~output_o\ $end
$var wire 1 #! \PC_OUT[7]~output_o\ $end
$var wire 1 $! \PC_OUT[8]~output_o\ $end
$var wire 1 %! \LEDR[0]~output_o\ $end
$var wire 1 &! \LEDR[1]~output_o\ $end
$var wire 1 '! \LEDR[2]~output_o\ $end
$var wire 1 (! \LEDR[3]~output_o\ $end
$var wire 1 )! \LEDR[4]~output_o\ $end
$var wire 1 *! \LEDR[5]~output_o\ $end
$var wire 1 +! \LEDR[6]~output_o\ $end
$var wire 1 ,! \LEDR[7]~output_o\ $end
$var wire 1 -! \LEDR[8]~output_o\ $end
$var wire 1 .! \LEDR[9]~output_o\ $end
$var wire 1 /! \Palavra_Controle[0]~output_o\ $end
$var wire 1 0! \Palavra_Controle[1]~output_o\ $end
$var wire 1 1! \Palavra_Controle[2]~output_o\ $end
$var wire 1 2! \Palavra_Controle[3]~output_o\ $end
$var wire 1 3! \Palavra_Controle[4]~output_o\ $end
$var wire 1 4! \Palavra_Controle[5]~output_o\ $end
$var wire 1 5! \EntradaB_ULA[0]~output_o\ $end
$var wire 1 6! \EntradaB_ULA[1]~output_o\ $end
$var wire 1 7! \EntradaB_ULA[2]~output_o\ $end
$var wire 1 8! \EntradaB_ULA[3]~output_o\ $end
$var wire 1 9! \EntradaB_ULA[4]~output_o\ $end
$var wire 1 :! \EntradaB_ULA[5]~output_o\ $end
$var wire 1 ;! \EntradaB_ULA[6]~output_o\ $end
$var wire 1 <! \EntradaB_ULA[7]~output_o\ $end
$var wire 1 =! \KEY[0]~input_o\ $end
$var wire 1 >! \PC|DOUT[0]~0_combout\ $end
$var wire 1 ?! \incrementaPC|Add0~1_sumout\ $end
$var wire 1 @! \incrementaPC|Add0~2\ $end
$var wire 1 A! \incrementaPC|Add0~5_sumout\ $end
$var wire 1 B! \incrementaPC|Add0~6\ $end
$var wire 1 C! \incrementaPC|Add0~9_sumout\ $end
$var wire 1 D! \incrementaPC|Add0~10\ $end
$var wire 1 E! \incrementaPC|Add0~13_sumout\ $end
$var wire 1 F! \incrementaPC|Add0~14\ $end
$var wire 1 G! \incrementaPC|Add0~17_sumout\ $end
$var wire 1 H! \incrementaPC|Add0~18\ $end
$var wire 1 I! \incrementaPC|Add0~21_sumout\ $end
$var wire 1 J! \incrementaPC|Add0~22\ $end
$var wire 1 K! \incrementaPC|Add0~25_sumout\ $end
$var wire 1 L! \incrementaPC|Add0~26\ $end
$var wire 1 M! \incrementaPC|Add0~29_sumout\ $end
$var wire 1 N! \ROM1|memROM~1_combout\ $end
$var wire 1 O! \DECODER|Equal5~0_combout\ $end
$var wire 1 P! \ROM1|memROM~7_combout\ $end
$var wire 1 Q! \ROM1|memROM~3_combout\ $end
$var wire 1 R! \DECODER|Equal5~2_combout\ $end
$var wire 1 S! \ROM1|memROM~4_combout\ $end
$var wire 1 T! \ROM1|memROM~5_combout\ $end
$var wire 1 U! \DECODER|Equal5~1_combout\ $end
$var wire 1 V! \RAM1|ram~88_combout\ $end
$var wire 1 W! \RAM1|ram~17_q\ $end
$var wire 1 X! \RAM1|ram~89_combout\ $end
$var wire 1 Y! \RAM1|ram~25_q\ $end
$var wire 1 Z! \RAM1|ram~90_combout\ $end
$var wire 1 [! \ULA1|Add0~34_cout\ $end
$var wire 1 \! \ULA1|Add0~1_sumout\ $end
$var wire 1 ]! \RAM1|ram~81_combout\ $end
$var wire 1 ^! \MUX1|saida_MUX[0]~0_combout\ $end
$var wire 1 _! \ROM1|memROM~0_combout\ $end
$var wire 1 `! \ROM1|memROM~2_combout\ $end
$var wire 1 a! \DECODER|sinais_controle~1_combout\ $end
$var wire 1 b! \ROM1|memROM~6_combout\ $end
$var wire 1 c! \RAM1|ram~18_q\ $end
$var wire 1 d! \RAM1|ram~26_q\ $end
$var wire 1 e! \RAM1|ram~91_combout\ $end
$var wire 1 f! \ULA1|Add0~2\ $end
$var wire 1 g! \ULA1|Add0~5_sumout\ $end
$var wire 1 h! \MUX1|saida_MUX[1]~1_combout\ $end
$var wire 1 i! \RAM1|ram~19_q\ $end
$var wire 1 j! \RAM1|ram~27_q\ $end
$var wire 1 k! \RAM1|ram~92_combout\ $end
$var wire 1 l! \ULA1|Add0~6\ $end
$var wire 1 m! \ULA1|Add0~9_sumout\ $end
$var wire 1 n! \RAM1|ram~82_combout\ $end
$var wire 1 o! \MUX1|saida_MUX[2]~2_combout\ $end
$var wire 1 p! \RAM1|ram~20_q\ $end
$var wire 1 q! \RAM1|ram~28_q\ $end
$var wire 1 r! \RAM1|ram~83_combout\ $end
$var wire 1 s! \RAM1|ram~93_combout\ $end
$var wire 1 t! \ULA1|Add0~10\ $end
$var wire 1 u! \ULA1|Add0~13_sumout\ $end
$var wire 1 v! \MUX1|saida_MUX[3]~3_combout\ $end
$var wire 1 w! \RAM1|ram~21_q\ $end
$var wire 1 x! \RAM1|ram~29_q\ $end
$var wire 1 y! \RAM1|ram~84_combout\ $end
$var wire 1 z! \RAM1|ram~94_combout\ $end
$var wire 1 {! \ULA1|Add0~14\ $end
$var wire 1 |! \ULA1|Add0~17_sumout\ $end
$var wire 1 }! \MUX1|saida_MUX[4]~4_combout\ $end
$var wire 1 ~! \RAM1|ram~22_q\ $end
$var wire 1 !" \RAM1|ram~30_q\ $end
$var wire 1 "" \RAM1|ram~85_combout\ $end
$var wire 1 #" \RAM1|ram~95_combout\ $end
$var wire 1 $" \ULA1|Add0~18\ $end
$var wire 1 %" \ULA1|Add0~21_sumout\ $end
$var wire 1 &" \MUX1|saida_MUX[5]~5_combout\ $end
$var wire 1 '" \RAM1|ram~23_q\ $end
$var wire 1 (" \RAM1|ram~31_q\ $end
$var wire 1 )" \RAM1|ram~86_combout\ $end
$var wire 1 *" \RAM1|ram~96_combout\ $end
$var wire 1 +" \ULA1|Add0~22\ $end
$var wire 1 ," \ULA1|Add0~25_sumout\ $end
$var wire 1 -" \MUX1|saida_MUX[6]~6_combout\ $end
$var wire 1 ." \RAM1|ram~24_q\ $end
$var wire 1 /" \RAM1|ram~32_q\ $end
$var wire 1 0" \RAM1|ram~87_combout\ $end
$var wire 1 1" \RAM1|ram~97_combout\ $end
$var wire 1 2" \ULA1|Add0~26\ $end
$var wire 1 3" \ULA1|Add0~29_sumout\ $end
$var wire 1 4" \MUX1|saida_MUX[7]~7_combout\ $end
$var wire 1 5" \DECODER|sinais_controle~0_combout\ $end
$var wire 1 6" \PC|DOUT\ [8] $end
$var wire 1 7" \PC|DOUT\ [7] $end
$var wire 1 8" \PC|DOUT\ [6] $end
$var wire 1 9" \PC|DOUT\ [5] $end
$var wire 1 :" \PC|DOUT\ [4] $end
$var wire 1 ;" \PC|DOUT\ [3] $end
$var wire 1 <" \PC|DOUT\ [2] $end
$var wire 1 =" \PC|DOUT\ [1] $end
$var wire 1 >" \PC|DOUT\ [0] $end
$var wire 1 ?" \REGA|DOUT\ [7] $end
$var wire 1 @" \REGA|DOUT\ [6] $end
$var wire 1 A" \REGA|DOUT\ [5] $end
$var wire 1 B" \REGA|DOUT\ [4] $end
$var wire 1 C" \REGA|DOUT\ [3] $end
$var wire 1 D" \REGA|DOUT\ [2] $end
$var wire 1 E" \REGA|DOUT\ [1] $end
$var wire 1 F" \REGA|DOUT\ [0] $end
$var wire 1 G" \DECODER|ALT_INV_Equal5~2_combout\ $end
$var wire 1 H" \DECODER|ALT_INV_Equal5~1_combout\ $end
$var wire 1 I" \DECODER|ALT_INV_Equal5~0_combout\ $end
$var wire 1 J" \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 K" \RAM1|ALT_INV_ram~97_combout\ $end
$var wire 1 L" \RAM1|ALT_INV_ram~96_combout\ $end
$var wire 1 M" \RAM1|ALT_INV_ram~95_combout\ $end
$var wire 1 N" \RAM1|ALT_INV_ram~94_combout\ $end
$var wire 1 O" \RAM1|ALT_INV_ram~93_combout\ $end
$var wire 1 P" \RAM1|ALT_INV_ram~92_combout\ $end
$var wire 1 Q" \RAM1|ALT_INV_ram~91_combout\ $end
$var wire 1 R" \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 S" \RAM1|ALT_INV_ram~90_combout\ $end
$var wire 1 T" \RAM1|ALT_INV_ram~87_combout\ $end
$var wire 1 U" \RAM1|ALT_INV_ram~32_q\ $end
$var wire 1 V" \RAM1|ALT_INV_ram~24_q\ $end
$var wire 1 W" \RAM1|ALT_INV_ram~86_combout\ $end
$var wire 1 X" \RAM1|ALT_INV_ram~31_q\ $end
$var wire 1 Y" \RAM1|ALT_INV_ram~23_q\ $end
$var wire 1 Z" \RAM1|ALT_INV_ram~85_combout\ $end
$var wire 1 [" \RAM1|ALT_INV_ram~30_q\ $end
$var wire 1 \" \RAM1|ALT_INV_ram~22_q\ $end
$var wire 1 ]" \RAM1|ALT_INV_ram~84_combout\ $end
$var wire 1 ^" \RAM1|ALT_INV_ram~29_q\ $end
$var wire 1 _" \RAM1|ALT_INV_ram~21_q\ $end
$var wire 1 `" \RAM1|ALT_INV_ram~83_combout\ $end
$var wire 1 a" \RAM1|ALT_INV_ram~28_q\ $end
$var wire 1 b" \RAM1|ALT_INV_ram~20_q\ $end
$var wire 1 c" \RAM1|ALT_INV_ram~82_combout\ $end
$var wire 1 d" \RAM1|ALT_INV_ram~27_q\ $end
$var wire 1 e" \RAM1|ALT_INV_ram~19_q\ $end
$var wire 1 f" \RAM1|ALT_INV_ram~26_q\ $end
$var wire 1 g" \RAM1|ALT_INV_ram~18_q\ $end
$var wire 1 h" \RAM1|ALT_INV_ram~81_combout\ $end
$var wire 1 i" \RAM1|ALT_INV_ram~25_q\ $end
$var wire 1 j" \RAM1|ALT_INV_ram~17_q\ $end
$var wire 1 k" \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 l" \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 m" \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 n" \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 o" \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 p" \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 q" \PC|ALT_INV_DOUT\ [8] $end
$var wire 1 r" \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 s" \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 t" \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 u" \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 v" \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 w" \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 x" \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 y" \PC|ALT_INV_DOUT\ [0] $end
$var wire 1 z" \REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 {" \REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 |" \REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 }" \REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 ~" \REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 !# \REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 "# \REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 ## \REGA|ALT_INV_DOUT\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0G
1H
xI
1J
1K
1L
1M
1N
1O
xP
xv
xw
xx
xy
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
1.!
0/!
00!
01!
12!
13!
14!
05!
06!
17!
08!
09!
0:!
0;!
0<!
1=!
1>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
1N!
1O!
0P!
0Q!
0R!
1S!
1T!
0U!
0V!
0W!
0X!
0Y!
0Z!
1[!
0\!
0]!
0^!
0_!
0`!
1a!
0b!
0c!
0d!
0e!
1f!
0g!
0h!
0i!
0j!
0k!
1l!
1m!
0n!
1o!
0p!
0q!
0r!
0s!
0t!
1u!
0v!
0w!
0x!
0y!
0z!
0{!
1|!
0}!
0~!
0!"
0""
0#"
0$"
1%"
0&"
0'"
0("
0)"
0*"
0+"
1,"
0-"
0."
0/"
00"
01"
02"
13"
04"
05"
1G"
1H"
0I"
1J"
1K"
1L"
1M"
1N"
1O"
1P"
1Q"
1R"
1S"
1T"
1U"
1V"
1W"
1X"
1Y"
1Z"
1["
1\"
1]"
1^"
1_"
1`"
1a"
1b"
1c"
1d"
1e"
1f"
1g"
1h"
1i"
1j"
0k"
0l"
1m"
1n"
0o"
1p"
x*
x+
x,
1-
xQ
xR
xS
1T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
1^
0_
0`
0a
0b
0c
0d
0e
0f
0g
1h
1i
1j
0k
0l
0m
0n
0o
0p
0q
0r
1s
0t
0u
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
1q"
1r"
1s"
1t"
1u"
1v"
1w"
1x"
1y"
1z"
1{"
1|"
1}"
1~"
1!#
1"#
1##
0"
0#
0$
0%
0&
1'
0(
0)
1.
0/
00
01
02
03
04
05
06
07
18
19
1:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
$end
#10000
0-
0T
0=!
#20000
1-
1T
1=!
1>"
1D"
0!#
0y"
0>!
1?!
0O!
1P!
0S!
0T!
1U!
1_!
0m!
1t!
0p"
0H"
1k"
1l"
0J"
1I"
1'!
1z
0u!
1{!
1Q!
1m!
0o!
1V!
0a!
1e
1]
0|!
1$"
0m"
15
1F
1/!
0.!
02!
04!
0V!
1X!
0%"
1+"
1m
0^
0j
0h
1=
0:
08
0.
03!
07!
0,"
12"
0i
0s
03"
09
0'
#30000
0-
0T
0=!
#40000
1-
1T
1=!
0>"
1="
1j!
0d"
0x"
1y"
1>!
1O!
1T!
0U!
0X!
0_!
1b!
1k!
1n!
0c"
0P"
0R"
1p"
1H"
0k"
0I"
1{
0z
1\!
0f!
1^!
1h!
0k!
0n!
1a!
1g!
0l!
1\
0]
1c"
1P"
0F
1E
0/!
1.!
12!
14!
0m!
0g!
0m
1^
1j
1h
0=
1:
18
1.
13!
16!
15!
1i
1t
1u
19
1)
1(
#50000
0-
0T
0=!
#60000
1-
1T
1=!
1>"
1F"
1E"
0D"
1!#
0"#
0##
0y"
0>!
0?!
1@!
0O!
0P!
0T!
1U!
1_!
0b!
0\!
1f!
1g!
1m!
0t!
1R"
0p"
0H"
1k"
1J"
1I"
0'!
1&!
1%!
1z
1u!
0{!
0g!
1l!
1A!
1\!
0^!
0Q!
0h!
1k!
1n!
1X!
0a!
1g!
0e
1f
1g
1]
0m!
1t!
1|!
0$"
0c"
0P"
1m"
17
16
05
1F
1/!
0.!
02!
04!
1V!
0X!
0k!
0n!
1m!
0t!
1o!
1%"
0+"
0u!
1{!
1m
0^
0j
0h
1c"
1P"
1=
0:
08
0.
03!
06!
05!
0|!
1$"
1,"
02"
1u!
0{!
0m!
1t!
0o!
0i
0t
0u
1|!
0$"
13"
0%"
1+"
09
0)
0(
17!
0u!
1{!
0,"
12"
1%"
0+"
1s
0|!
1$"
1'
07!
1,"
02"
03"
0%"
1+"
0s
13"
0'
0,"
12"
03"
#70000
0-
0T
0=!
#80000
1-
1T
1=!
0>"
0="
1<"
1W!
1c!
0g"
0j"
0w"
1x"
1y"
1>!
0V!
0@!
0A!
1B!
1R!
0U!
0_!
1`!
1a!
15"
1Z!
1]!
1e!
1h!
0Q"
0h"
0S"
0n"
1p"
1H"
0G"
1|
0{
0z
1C!
1A!
0B!
0[!
1m!
0t!
1u!
0{!
1|!
0$"
1%"
0+"
1,"
02"
13"
1^!
1[
0\
0]
0C!
0F
0E
1D
16!
10!
13!
0/!
1-!
11!
03"
0,"
0%"
0|!
0u!
0\!
1t
1l
1i
0m
1_
1k
1(
0=
1<
1;
19
1/
15!
1u
1)
#90000
0-
0T
0=!
#100000
1-
1T
1=!
1>"
0F"
1D"
0!#
1##
0y"
0>!
1?!
1\!
0f!
0m!
1t!
1'!
0%!
1z
1u!
0g!
1e
0g
1]
07
15
1F
#110000
0-
0T
0=!
#120000
1-
1T
1=!
0>"
1="
1F"
0E"
0D"
1C"
0~"
1!#
1"#
0##
0x"
1y"
1>!
1P!
0R!
1_!
0\!
1f!
1g!
0l!
1m!
0t!
0u!
1{!
0p"
1G"
0J"
1(!
0'!
0&!
1%!
1{
0z
1|!
1u!
0{!
0m!
0g!
1l!
1Q!
1[!
1\!
0f!
1g!
0l!
1m!
0u!
1{!
0|!
1$"
1%"
1,"
13"
1d
0e
0f
1g
1\
0]
0m!
1t!
1|!
0$"
0m"
17
06
05
14
0F
1E
0-!
01!
0%"
1+"
0|!
1$"
1m!
0t!
0g!
0\!
1f!
0Z!
0]!
0e!
0h!
1k!
1n!
1%"
0+"
1u!
0_
0k
1g!
0u!
0%"
1+"
0,"
12"
0c"
0P"
1Q"
1h"
1S"
0/
0;
1,"
02"
1\!
0^!
0g!
1l!
0m!
1o!
03"
0,"
12"
13"
06!
03"
1m!
0t
0(
17!
05!
1s
0u
0)
1'
#130000
0-
0T
0=!
#140000
1-
1T
1=!
1>"
1D"
0C"
1~"
0!#
0y"
0>!
0?!
1@!
0P!
0_!
0`!
0m!
1t!
1u!
0{!
1n"
1p"
1J"
0(!
1'!
1z
1|!
0$"
0u!
1{!
0A!
1B!
0Q!
0a!
05"
0d
1e
1]
1C!
0|!
1$"
1%"
0+"
1m"
15
04
1F
1Z!
1]!
1e!
1h!
0k!
0n!
1,"
02"
0%"
1+"
1c"
1P"
0Q"
0h"
0S"
00!
03!
0,"
12"
13"
0\!
1^!
1g!
0l!
1m!
0o!
0l
0i
03"
0<
09
16!
0m!
1t
1(
07!
15!
0s
1u
1)
0'
#150000
0-
0T
0=!
#160000
