#include "helper/binarybuffer.h"
#include "helper/command.h"
#include "jtag/interface.h"
#include "jtag/tas.h"
#include "target/aurix/aurix_ocds.h"
#include "target/register.h"
#include <assert.h>
#include <inttypes.h>
#include <stdlib.h>
#include <time.h>

#ifdef HAVE_CONFIG_H
#include "config.h"
#endif

#include <helper/log.h>
#include <helper/time_support.h>
#include <target/breakpoints.h>
#include <target/target.h>
#include <target/target_type.h>

#include "aurix.h"

#define DBGSR_HALT (1 << 1)
#define DBGSR_HALT_SET (3 << 1)
#define DBGSR_HALT_RESET (2 << 1)
#define DBGSR_EVTSRC_SHIFT	8
#define DBGSR_EVTSRC_TR0	16

#define AURIX_OCDS_CORE_BASE	0xF8810000
#define AURIX_OCDS_CORE_STRIDE	0x20000
#define AURIX_TRIG_BASE_OFF	0xF000
#define AURIX_MAX_HW_BREAKPOINTS	8
#define AURIX_USER_HW_BREAKPOINTS	7
#define AURIX_STEP_TRIG_SLOT		7
#define AURIX_STEP_TIMEOUT_MS		3000
#define AURIX_CORE_PC_OFF		0xFE08

/* TC1.6 TRnEVT: TYP=PC @12, EVTA=2 halt (BOD=1), BBM+BOD+SUSP */
#define TR_EVT_PC_HALT	(0x103Au)
#define TR_EVT_TYP_PC_BIT	(1u << 12)

#define SCU_CHIPID		0xF0036140
#define SCU_CHIPID_CHTEC	0xC0

enum aurix_chip_family {
	AURIX_CHIP_UNKNOWN = 0,
	AURIX_CHIP_TC2XX,
	AURIX_CHIP_OTHER,
};

static enum aurix_chip_family aurix_chip_family = AURIX_CHIP_UNKNOWN;

static int aurix_setup_tc2xx_gdb_regs(struct target *target);

static int aurix_read_dbgsr(struct target *target, uint32_t *debug_sr) {
  struct aurix_private_config *aurix = target_to_aurix(target);

  return aurix_ocds_atomic_read_u32(
      aurix->ocds, 0xF8810000 + 0x20000 * target->coreid + 0xFD00, debug_sr);
}

static int aurix_read_syscon(struct target *target, uint32_t *syscon) {
  struct aurix_private_config *aurix = target_to_aurix(target);

  return aurix_ocds_atomic_read_u32(
      aurix->ocds, 0xF8810000 + 0x20000 * target->coreid + 0xFE14, syscon);
}

static int tricore_breakpoints_clear(struct target *target) {
  /* Clear out any existing breakpoints */
  uint8_t trig[16 * 4];
  memset(trig, 0, 16 * 4);
  return target_write_memory(
      target, 0xF8810000 + 0x20000 * target->coreid + 0xF000, 4, 16, trig);
}

static uint32_t aurix_ocds_core_base(struct target *target)
{
	return AURIX_OCDS_CORE_BASE + AURIX_OCDS_CORE_STRIDE * target->coreid;
}

static int aurix_trig_slot_busy(struct target *target, int slot)
{
	struct breakpoint *bp;

	for (bp = target->breakpoints; bp; bp = bp->next) {
		if (bp->type == BKPT_HARD && bp->is_set && bp->linked_brp == slot)
			return 1;
	}
	return 0;
}

static int aurix_find_free_trig_slot(struct target *target)
{
	int slot;

	for (slot = 0; slot < AURIX_USER_HW_BREAKPOINTS; slot++) {
		if (!aurix_trig_slot_busy(target, slot))
			return slot;
	}
	return -1;
}

static int aurix_write_trig(struct target *target, int slot,
			    uint32_t evt, uint32_t adr)
{
	uint32_t base = aurix_ocds_core_base(target) + AURIX_TRIG_BASE_OFF +
			slot * 8;
	int ret;

	ret = target_write_u32(target, base, evt);
	if (ret != ERROR_OK)
		return ret;
	return target_write_u32(target, base + 4, adr);
}

static int aurix_clear_trig(struct target *target, int slot)
{
	return aurix_write_trig(target, slot, 0, 0);
}

static int aurix_reapply_breakpoints(struct target *target)
{
	struct breakpoint *bp;

	for (bp = target->breakpoints; bp; bp = bp->next) {
		if (bp->type != BKPT_HARD || !bp->is_set)
			continue;
		if (bp->linked_brp < 0 ||
		    bp->linked_brp >= AURIX_MAX_HW_BREAKPOINTS)
			continue;
		if (aurix_write_trig(target, bp->linked_brp, TR_EVT_PC_HALT,
				     bp->address & ~1u) != ERROR_OK)
			return ERROR_FAIL;
	}
	return ERROR_OK;
}

/*
 * TAS/DAP may reject OCDS reads while the pipeline is running.  Treat that as
 * "still running" instead of ERROR so OpenOCD does not reexamine in a loop.
 */
static int aurix_poll_preserve_running_on_fail(struct target *target, int ret)
{
	if (ret == ERROR_OK)
		return ret;

	if (target->state == TARGET_RUNNING ||
	    target->state == TARGET_DEBUG_RUNNING ||
	    target->state == TARGET_RESET)
		return ERROR_OK;

	if (target->state == TARGET_HALTED)
		return ERROR_OK;

	return ret;
}

static int aurix_wait_halted(struct target *target, int timeout_ms)
{
	int elapsed_ms = 0;
	uint32_t dbgsr;
	int ret;

	while (elapsed_ms < timeout_ms) {
		ret = aurix_read_dbgsr(target, &dbgsr);
		if (ret != ERROR_OK) {
			ret = aurix_poll_preserve_running_on_fail(target, ret);
			if (ret != ERROR_OK)
				return ret;
		} else if (dbgsr & DBGSR_HALT) {
			target->state = TARGET_HALTED;
			register_cache_invalidate(target->reg_cache);
			return ERROR_OK;
		}

		alive_sleep(1);
		elapsed_ms += 1;
	}

	LOG_TARGET_WARNING(target, "timed out waiting for halt (%d ms)",
			   timeout_ms);
	return ERROR_TARGET_TIMEOUT;
}

static int aurix_poll(struct target *target) {
  enum target_state prev_target_state;
  int ret = ERROR_OK;
  uint32_t dbgsr;
  uint32_t syscon;

  ret = aurix_read_dbgsr(target, &dbgsr);
  if (ret != ERROR_OK)
    return aurix_poll_preserve_running_on_fail(target, ret);

  ret = aurix_read_syscon(target, &syscon);
  if (ret != ERROR_OK)
    return aurix_poll_preserve_running_on_fail(target, ret);

  if (syscon & (1 << 24)) {
    if (target->state != TARGET_HALTED)
      register_cache_invalidate(target->reg_cache);
    target->state = TARGET_HALTED;
    return ERROR_OK;
  }

  if (dbgsr & DBGSR_HALT) {
    prev_target_state = target->state;
    if (prev_target_state != TARGET_HALTED) {
      uint32_t evtsrc = (dbgsr >> DBGSR_EVTSRC_SHIFT) & 0x1F;

      if (evtsrc >= DBGSR_EVTSRC_TR0 &&
	  evtsrc < DBGSR_EVTSRC_TR0 + AURIX_MAX_HW_BREAKPOINTS) {
	struct aurix_private_config *cfg = target_to_aurix(target);

	if (cfg->step_active &&
	    evtsrc == DBGSR_EVTSRC_TR0 + AURIX_STEP_TRIG_SLOT)
	  target->debug_reason = DBG_REASON_SINGLESTEP;
	else
	  target->debug_reason = DBG_REASON_BREAKPOINT;
      } else
	target->debug_reason = DBG_REASON_DBGRQ;

      target->state = TARGET_HALTED;
      register_cache_invalidate(target->reg_cache);
      LOG_DEBUG("Target %s halted (evtsrc=%u)", target_name(target),
		(unsigned)evtsrc);

      switch (prev_target_state) {
      case TARGET_RUNNING:
      case TARGET_UNKNOWN:
      case TARGET_RESET:
        target_call_event_callbacks(target, TARGET_EVENT_HALTED);
        break;
      case TARGET_DEBUG_RUNNING:
        target_call_event_callbacks(target, TARGET_EVENT_DEBUG_HALTED);
        break;
      default:
        break;
      }
    }
  } else {
    target->state = TARGET_RUNNING;
  }

  return ret;
}

/* Invoked only from target_arch_state().
 * Issue USER() w/architecture specific status.  */
int aurix_arch_state(struct target *target) { return ERROR_FAIL; }

/* target request support */
int aurix_target_request_data(struct target *target, uint32_t size,
                              uint8_t *buffer) {
  return ERROR_FAIL;
}

/* halt will log a warning, but return ERROR_OK if the target is already halted.
 */
int aurix_halt(struct target *target) {
  int ret = ERROR_OK;
  unsigned int attempt;

  if (target->state == TARGET_HALTED) {
    LOG_TARGET_DEBUG(target, "target already halted");
    return ERROR_OK;
  }

  for (attempt = 0; attempt < 200; attempt++) {
    ret = target_write_u32(target,
			   0xF8810000 + 0x20000 * target->coreid + 0xFD00,
			   DBGSR_HALT_SET);
    if (ret == ERROR_OK)
      break;
    alive_sleep(1);
  }
  if (ret != ERROR_OK) {
    LOG_TARGET_ERROR(target, "Failed to halt target");
    return ret;
  }

  target->debug_reason = DBG_REASON_DBGRQ;

  ret = aurix_wait_halted(target, 2000);
  if (ret == ERROR_OK)
    target->state = TARGET_HALTED;

  return ret;
}
/* See target.c target_resume() for documentation. */
int aurix_resume(struct target *target, int current, target_addr_t address,
                 int handle_breakpoints, int debug_execution) {
  int ret = 0;

  if (target->state == TARGET_RUNNING) {
    LOG_TARGET_DEBUG(target, "target already running");
    return ERROR_OK;
  }

  if (current) {
    ret =
        target_write_u32(target, 0xF8810000 + 0x20000 * target->coreid + 0xFD00,
                         DBGSR_HALT_RESET);
    if (ret) {
      LOG_TARGET_ERROR(target, "Failed to continue target");
      return ret;
    }
  }

  /* registers are now invalid */
  register_cache_invalidate(target->reg_cache);

  if (!debug_execution) {
    target->state = TARGET_RUNNING;
    ret = target_call_event_callbacks(target, TARGET_EVENT_RESUMED);
    if (ret) {
      return ret;
    }
    // LOG_TARGET_DEBUG(target, "resumed at 0x%08" PRIx32, resume_pc);
  } else {
    target->state = TARGET_DEBUG_RUNNING;
    ret = target_call_event_callbacks(target, TARGET_EVENT_DEBUG_RESUMED);
    if (ret) {
      return ret;
    }
    // LOG_DEBUG("target debug resumed at 0x%08" PRIx32, resume_pc);
  }

  return ERROR_OK;
}

/*
 * TriCore mixes 16- and 32-bit instructions.  Bit 0 of the first byte in
 * memory (little-endian) is 0 for 16-bit and 1 for 32-bit encodings.
 */
static int tricore_insn_length_at(struct target *target, target_addr_t pc)
{
	uint8_t first;

	if (target_read_u8(target, pc, &first) != ERROR_OK)
		return 2;
	return (first & 1u) ? 4 : 2;
}

static int aurix_read_pc(struct target *target, uint32_t *pc)
{
	uint32_t val;
	int ret;

	ret = target_read_u32(target,
			      aurix_ocds_core_base(target) + AURIX_CORE_PC_OFF,
			      &val);
	if (ret == ERROR_OK)
		*pc = val & ~1u;
	return ret;
}

int aurix_step(struct target *target, int current, target_addr_t address,
               int handle_breakpoints) {
	struct aurix_private_config *cfg = target_to_aurix(target);
	uint32_t pc, next_pc;
	int ret;

	if (target->state != TARGET_HALTED) {
		ret = aurix_halt(target);
		if (ret != ERROR_OK)
			return ret;
	}

	if (!current) {
		next_pc = address & ~1u;
	} else {
		ret = aurix_read_pc(target, &pc);
		if (ret != ERROR_OK)
			return ret;
		next_pc = pc + tricore_insn_length_at(target, pc);
	}

	cfg->step_active = true;

	ret = aurix_write_trig(target, AURIX_STEP_TRIG_SLOT, TR_EVT_PC_HALT,
			       next_pc);
	if (ret != ERROR_OK) {
		cfg->step_active = false;
		return ret;
	}

	if (handle_breakpoints) {
		ret = aurix_reapply_breakpoints(target);
		if (ret != ERROR_OK) {
			aurix_clear_trig(target, AURIX_STEP_TRIG_SLOT);
			cfg->step_active = false;
			return ret;
		}
	}

	ret = aurix_resume(target, 1, 0, handle_breakpoints, 1);
	if (ret != ERROR_OK) {
		aurix_clear_trig(target, AURIX_STEP_TRIG_SLOT);
		cfg->step_active = false;
		return ret;
	}

	ret = aurix_wait_halted(target, AURIX_STEP_TIMEOUT_MS);
	if (ret != ERROR_OK) {
		aurix_clear_trig(target, AURIX_STEP_TRIG_SLOT);
		cfg->step_active = false;
		return ret;
	}

	ret = aurix_poll(target);

	aurix_clear_trig(target, AURIX_STEP_TRIG_SLOT);
	cfg->step_active = false;

	return ret;
}
/* target reset control. assert reset can be invoked when OpenOCD and
 * the target is out of sync.
 *
 * A typical example is that the target was power cycled while OpenOCD
 * thought the target was halted or running.
 *
 * assert_reset() can therefore make no assumptions whatsoever about the
 * state of the target
 *
 * Before assert_reset() for the target is invoked, a TRST/tms and
 * chain validation is executed. TRST should not be asserted
 * during target assert unless there is no way around it due to
 * the way reset's are configured.
 *
 */
int aurix_assert_reset(struct target *target) {
  enum reset_types reset_config = jtag_get_reset_config();

  /* Issue some kind of warm reset. */
  if (target_has_event_action(target, TARGET_EVENT_RESET_ASSERT))
    target_handle_event(target, TARGET_EVENT_RESET_ASSERT);
  else if (reset_config & RESET_HAS_SRST) {
    bool srst_asserted = false;

    if (target->reset_halt && !(reset_config & RESET_SRST_PULLS_TRST)) {
      if (target_was_examined(target)) {

        if (reset_config & RESET_SRST_NO_GATING) {
          /*
           * SRST needs to be asserted *before* Reset Catch
           * debug event can be set up.
           */
          adapter_assert_reset();
          srst_asserted = true;
        }

        /* Catch logic currently implemented in adapter */
      } else {
        LOG_WARNING(
            "%s: Target not examined, will not halt immediately after reset!",
            target_name(target));
      }
    }

    /* REVISIT handle "pulls" cases, if there's
     * hardware that needs them to work.
     */
    if (!srst_asserted)
      adapter_assert_reset();
  } else {
    LOG_ERROR("%s: how to reset?", target_name(target));
    return ERROR_FAIL;
  }

  /* registers are now invalid */
  register_cache_invalidate(target->reg_cache);

  target->state = TARGET_RESET;

  return ERROR_OK;
}
/**
 * The implementation is responsible for polling the
 * target such that target->state reflects the
 * state correctly.
 *
 * Otherwise the following would fail, as there will not
 * be any "poll" invoked between the "reset run" and
 * "halt".
 *
 * reset run; halt
 */
int aurix_deassert_reset(struct target *target) {
  int ret;

  /* be certain SRST is off */
  adapter_deassert_reset();

  if (!target_was_examined(target))
    return ERROR_OK;

  ret = aurix_poll(target);
  if (ret != ERROR_OK)
    return ret;

  if (target->reset_halt) {
    tricore_breakpoints_clear(target);
    ret = aurix_reapply_breakpoints(target);
    if (ret != ERROR_OK)
      return ret;

    if (target->state != TARGET_HALTED) {
      LOG_TARGET_WARNING(target, "ran after reset and before halt ...");
      if (target_was_examined(target)) {
        ret = aurix_halt(target);
        if (ret != ERROR_OK)
          return ret;
      } else {
        target->state = TARGET_UNKNOWN;
      }
    }
  }

  return ERROR_OK;
}
int aurix_soft_reset_halt(struct target *target) { return ERROR_FAIL; }

/**
 * Target architecture for GDB.
 *
 * The string returned by this function will not be automatically freed;
 * if dynamic allocation is used for this value, it must be managed by
 * the target, ideally by caching the result for subsequent calls.
 */
const char *aurix_get_gdb_arch(const struct target *target) {
  return "tricore";
}

/**
 * Target register access for GDB.  Do @b not call this function
 * directly, use target_get_gdb_reg_list() instead.
 *
 * Danger! this function will succeed even if the target is running
 * and return a register list with dummy values.
 *
 * The reason is that GDB connection will fail without a valid register
 * list, however it is after GDB is connected that monitor commands can
 * be run to properly initialize the target
 */
int aurix_get_gdb_reg_list(struct target *target, struct reg **reg_list[],
                           int *reg_list_size,
                           enum target_register_class reg_class) {
  int ret;

  ret = aurix_setup_tc2xx_gdb_regs(target);
  if (ret != ERROR_OK)
    return ret;

  switch (reg_class) {
  case REG_CLASS_ALL:
  case REG_CLASS_GENERAL:
    *reg_list_size = target->reg_cache->num_regs;
    *reg_list = malloc(sizeof(struct reg *) * (*reg_list_size));

    int i;
    for (i = 0; i < *reg_list_size; i++) {
      (*reg_list)[i] = &target->reg_cache->reg_list[i];
    }
    return ERROR_OK;
    break;
  default:
    LOG_ERROR("not a valid register class type in query.");
    return ERROR_FAIL;
  }
}

/**
 * Same as get_gdb_reg_list, but doesn't read the register values.
 * */
int aurix_get_gdb_reg_list_noread(struct target *target,
                                  struct reg **reg_list[], int *reg_list_size,
                                  enum target_register_class reg_class) {
  return aurix_get_gdb_reg_list(target, reg_list, reg_list_size, reg_class);
}

/* target memory access
 * size: 1 = byte (8bit), 2 = half-word (16bit), 4 = word (32bit)
 * count: number of items of <size>
 */

/**
 * Target memory read callback.  Do @b not call this function
 * directly, use target_read_memory() instead.
 */
int aurix_read_memory(struct target *target, target_addr_t address,
                      uint32_t size, uint32_t count, uint8_t *buffer) {

  struct aurix_private_config *aurix_cfg = target->private_config;
  int ret;

  ret =
      aurix_ocds_queue_soc_read(aurix_cfg->ocds, address, size, count, buffer);
  if (ret) {
    LOG_ERROR("Failed to enque read");
    goto exit;
  }

  ret = aurix_ocds_run(aurix_cfg->ocds);
  if (ret) {
    LOG_ERROR("Failed to run ocds sequence");
    goto exit;
  }

exit:
  return ret;
}
/**
 * Target memory write callback.  Do @b not call this function
 * directly, use target_write_memory() instead.
 */
int aurix_write_memory(struct target *target, target_addr_t address,
                       uint32_t size, uint32_t count, const uint8_t *buffer) {
  struct aurix_private_config *aurix_cfg = target->private_config;
  int ret;

  ret =
      aurix_ocds_queue_soc_write(aurix_cfg->ocds, address, size, count, buffer);
  if (ret) {
    LOG_ERROR("Failed to queue write request");
    goto exit;
  }

  ret = aurix_ocds_run(aurix_cfg->ocds);
  if (ret) {
    LOG_ERROR("Failed to run OCDS sequence");
    goto exit;
  }

exit:
  return ret;
}

int aurix_checksum_memory(struct target *target, target_addr_t address,
                          uint32_t count, uint32_t *checksum) {
  return ERROR_FAIL;
}
int aurix_blank_check_memory(struct target *target,
                             struct target_memory_check_block *blocks,
                             int num_blocks, uint8_t erased_value) {
  return ERROR_FAIL;
}

/*
 * target break-/watchpoint control
 * rw: 0 = write, 1 = read, 2 = access
 *
 * Target must be halted while this is invoked as this
 * will actually set up breakpoints on target.
 *
 * The breakpoint hardware will be set up upon adding the
 * first breakpoint.
 *
 * Upon GDB connection all breakpoints/watchpoints are cleared.
 */
int aurix_add_breakpoint(struct target *target, struct breakpoint *breakpoint) {
  int slot;
  uint32_t addr;

  if (breakpoint->type != BKPT_HARD)
    return ERROR_TARGET_RESOURCE_NOT_AVAILABLE;

  slot = aurix_find_free_trig_slot(target);
  if (slot < 0)
    return ERROR_TARGET_RESOURCE_NOT_AVAILABLE;

  addr = breakpoint->address & ~1u;
  if (aurix_write_trig(target, slot, TR_EVT_PC_HALT, addr) != ERROR_OK)
    return ERROR_FAIL;

  {
    uint32_t rb_evt, rb_adr;

    if (target_read_u32(target, aurix_ocds_core_base(target) +
				AURIX_TRIG_BASE_OFF + slot * 8, &rb_evt) == ERROR_OK &&
	target_read_u32(target, aurix_ocds_core_base(target) +
				AURIX_TRIG_BASE_OFF + slot * 8 + 4, &rb_adr) == ERROR_OK) {
      if ((rb_evt & TR_EVT_TYP_PC_BIT) == 0)
	LOG_TARGET_WARNING(target,
			   "hw breakpoint %d TR_EVT=0x%04" PRIx32
			   " missing TYP=PC (breakpoint will not fire on fetch)",
			   slot, rb_evt & 0xFFFFu);
      LOG_TARGET_DEBUG(target,
		       "hw breakpoint %d @ 0x%08" PRIx32 " TR_EVT=0x%04" PRIx32,
		       slot, rb_adr, rb_evt & 0xFFFFu);
    }
  }

  breakpoint->linked_brp = slot;
  breakpoint->is_set = true;
  LOG_TARGET_DEBUG(target, "hw breakpoint %d @ 0x%08" PRIx32, slot, addr);
  return ERROR_OK;
}
int aurix_add_context_breakpoint(struct target *target,
                                 struct breakpoint *breakpoint) {
  return ERROR_FAIL;
}
int aurix_add_hybrid_breakpoint(struct target *target,
                                struct breakpoint *breakpoint) {
  return ERROR_FAIL;
}

/* remove breakpoint. hw will only be updated if the target
 * is currently halted.
 * However, this method can be invoked on unresponsive targets.
 */
int aurix_remove_breakpoint(struct target *target,
                            struct breakpoint *breakpoint) {
  if (breakpoint->type != BKPT_HARD || !breakpoint->is_set)
    return ERROR_OK;

  if (aurix_clear_trig(target, breakpoint->linked_brp) != ERROR_OK)
    return ERROR_FAIL;

  breakpoint->is_set = false;
  return ERROR_OK;
}

/* add watchpoint ... see add_breakpoint() comment above. */
int aurix_add_watchpoint(struct target *target, struct watchpoint *watchpoint) {
  return ERROR_FAIL;
}

/* remove watchpoint. hw will only be updated if the target
 * is currently halted.
 * However, this method can be invoked on unresponsive targets.
 */
int aurix_remove_watchpoint(struct target *target,
                            struct watchpoint *watchpoint) {
  return ERROR_FAIL;
}

/* Find out just hit watchpoint. After the target hits a watchpoint, the
 * information could assist gdb to locate where the modified/accessed memory is.
 */
int aurix_hit_watchpoint(struct target *target,
                         struct watchpoint **hit_watchpoint) {
  return ERROR_FAIL;
}

/**
 * Target algorithm support.  Do @b not call this method directly,
 * use target_run_algorithm() instead.
 */
int aurix_run_algorithm(struct target *target, int num_mem_params,
                        struct mem_param *mem_params, int num_reg_params,
                        struct reg_param *reg_param, target_addr_t entry_point,
                        target_addr_t exit_point, unsigned int timeout_ms,
                        void *arch_info) {
  return ERROR_FAIL;
}
int aurix_start_algorithm(struct target *target, int num_mem_params,
                          struct mem_param *mem_params, int num_reg_params,
                          struct reg_param *reg_param,
                          target_addr_t entry_point, target_addr_t exit_point,
                          void *arch_info) {
  return ERROR_FAIL;
}
int aurix_wait_algorithm(struct target *target, int num_mem_params,
                         struct mem_param *mem_params, int num_reg_params,
                         struct reg_param *reg_param, target_addr_t exit_point,
                         unsigned int timeout_ms, void *arch_info) {
  return ERROR_FAIL;
}

const struct command_registration *commands;

/* called when target is created */
int aurix_target_create(struct target *target, Jim_Interp *interp) {
  return ERROR_OK;
}

static const struct jim_nvp nvp_config_opts[] = {{.name = "-ocds", .value = 0},
                                                 {.name = NULL, .value = -1}};
/* called for various config parameters */
/* returns JIM_CONTINUE - if option not understood */
/* otherwise: JIM_OK, or JIM_ERR, */
int aurix_target_jim_configure(struct target *target,
                               struct jim_getopt_info *goi) {

  int e;
  struct jim_nvp *n;
  struct aurix_private_config *aurix_cfg =
      (struct aurix_private_config *)target->private_config;

  if (!goi->argc)
    return JIM_OK;

  if (aurix_cfg == NULL) {
    aurix_cfg = calloc(1, sizeof(struct aurix_private_config));
    if (!aurix_cfg) {
      LOG_ERROR("Out of memory");
      return JIM_ERR;
    }
    target->private_config = aurix_cfg;
  }

  Jim_SetEmptyResult(goi->interp);

  e = jim_nvp_name2value_obj(goi->interp, nvp_config_opts, goi->argv[0], &n);
  if (e != JIM_OK)
    return JIM_CONTINUE;

  e = jim_getopt_obj(goi, NULL);
  if (e != JIM_OK)
    return e;

  switch (n->value) {
  case 0:
    if (goi->isconfigure) {
      Jim_Obj *o_t;
      struct aurix_ocds *ocds;
      e = jim_getopt_obj(goi, &o_t);
      if (e != JIM_OK)
        return e;
      ocds = aurix_ocds_by_jim_obj(goi->interp, o_t);
      if (!ocds) {
        Jim_SetResultString(goi->interp, "OCDS name invalid!", -1);
        return JIM_ERR;
      }
      if (aurix_cfg->ocds && aurix_cfg->ocds != ocds) {
        Jim_SetResultString(goi->interp, "OCDS assignment cannot be changed!",
                            -1);
        return JIM_ERR;
      }
      aurix_cfg->ocds = ocds;
    } else {
      if (goi->argc)
        goto err_no_param;
      if (!aurix_cfg->ocds) {
        Jim_SetResultString(goi->interp, "OCDS not configured", -1);
        return JIM_ERR;
      }
      Jim_SetResultString(goi->interp, aurix_cfg->ocds->name, -1);
    }
    break;
  }

  if (aurix_cfg->ocds) {
    if (target->tap_configured) {
      aurix_cfg->ocds = NULL;
      Jim_SetResultString(
          goi->interp,
          "-chain-position and -ocds configparams are mutually exclusive!", -1);
      return JIM_ERR;
    }
    target->tap = aurix_cfg->ocds->tap;
    target->dap_configured = true;
    target->has_dap = true;
  }

  return JIM_OK;

err_no_param:
  Jim_WrongNumArgs(goi->interp, goi->argc, goi->argv, "No parameters");
  return JIM_ERR;
}

/* target commands specifically handled by the target */
/* returns JIM_OK, or JIM_ERR, or JIM_CONTINUE - if option not understood */
int aurix_target_jim_commands(struct target *target,
                              struct jim_getopt_info *goi) {
  return JIM_OK;
}

/**
 * This method is used to perform target setup that requires
 * JTAG access.
 *
 * This may be called multiple times.  It is called after the
 * scan chain is initially validated, or later after the target
 * is enabled by a JRC.  It may also be called during some
 * parts of the reset sequence.
 *
 * For one-time initialization tasks, use target_was_examined()
 * and target_set_examined().  For example, probe the hardware
 * before setting up chip-specific state, and then set that
 * flag so you don't do that again.
 */
int aurix_examine(struct target *target) {

  if (!target_was_examined(target)) {
    aurix_setup_tc2xx_gdb_regs(target);
    target_set_examined(target);
  }

  tricore_breakpoints_clear(target);

  return ERROR_OK;
}

static const struct {
  const char *const name;
  uint16_t reg_offset;
  bool caller_saved;
} tricore_core_regs[] = {
    {.name = "d0", .reg_offset = 0xFF00, .caller_saved = true},
    {.name = "d1", .reg_offset = 0xFF04, .caller_saved = true},
    {.name = "d2", .reg_offset = 0xFF08, .caller_saved = true},
    {.name = "d3", .reg_offset = 0xFF0C, .caller_saved = true},
    {.name = "d4", .reg_offset = 0xFF10, .caller_saved = true},
    {.name = "d5", .reg_offset = 0xFF14, .caller_saved = true},
    {.name = "d6", .reg_offset = 0xFF18, .caller_saved = true},
    {.name = "d7", .reg_offset = 0xFF1C, .caller_saved = true},
    {.name = "d8", .reg_offset = 0xFF20},
    {.name = "d9", .reg_offset = 0xFF24},
    {.name = "d10", .reg_offset = 0xFF28},
    {.name = "d11", .reg_offset = 0xFF2C},
    {.name = "d12", .reg_offset = 0xFF30},
    {.name = "d13", .reg_offset = 0xFF34},
    {.name = "d14", .reg_offset = 0xFF38},
    {.name = "d15", .reg_offset = 0xFF3C},
    {.name = "a0", .reg_offset = 0xFF80, .caller_saved = true},
    {.name = "a1", .reg_offset = 0xFF84, .caller_saved = true},
    {.name = "a2", .reg_offset = 0xFF88, .caller_saved = true},
    {.name = "a3", .reg_offset = 0xFF8C, .caller_saved = true},
    {.name = "a4", .reg_offset = 0xFF90, .caller_saved = true},
    {.name = "a5", .reg_offset = 0xFF94, .caller_saved = true},
    {.name = "a6", .reg_offset = 0xFF98, .caller_saved = true},
    {.name = "a7", .reg_offset = 0xFF9C, .caller_saved = true},
    {.name = "a8", .reg_offset = 0xFFA0, .caller_saved = true},
    {.name = "a9", .reg_offset = 0xFFA4, .caller_saved = true},
    {.name = "a10", .reg_offset = 0xFFA8},
    {.name = "a11", .reg_offset = 0xFFAC},
    {.name = "a12", .reg_offset = 0xFFB0},
    {.name = "a13", .reg_offset = 0xFFB4},
    {.name = "a14", .reg_offset = 0xFFB8},
    {.name = "a15", .reg_offset = 0xFFBC},
    {.name = "PCX", .reg_offset = 0xFE00},
    {.name = "PSW", .reg_offset = 0xFE04},
    {.name = "PC", .reg_offset = 0xFE08},
};

/* GDB/QEMU TriCore layout: d0-d15, a0-a15, LCX, FCX, PCXI, PSW, PC */
static const struct {
  const char *const name;
  uint16_t reg_offset;
  bool caller_saved;
} tricore_tc2xx_gdb_regs[] = {
    {.name = "d0", .reg_offset = 0xFF00, .caller_saved = true},
    {.name = "d1", .reg_offset = 0xFF04, .caller_saved = true},
    {.name = "d2", .reg_offset = 0xFF08, .caller_saved = true},
    {.name = "d3", .reg_offset = 0xFF0C, .caller_saved = true},
    {.name = "d4", .reg_offset = 0xFF10, .caller_saved = true},
    {.name = "d5", .reg_offset = 0xFF14, .caller_saved = true},
    {.name = "d6", .reg_offset = 0xFF18, .caller_saved = true},
    {.name = "d7", .reg_offset = 0xFF1C, .caller_saved = true},
    {.name = "d8", .reg_offset = 0xFF20},
    {.name = "d9", .reg_offset = 0xFF24},
    {.name = "d10", .reg_offset = 0xFF28},
    {.name = "d11", .reg_offset = 0xFF2C},
    {.name = "d12", .reg_offset = 0xFF30},
    {.name = "d13", .reg_offset = 0xFF34},
    {.name = "d14", .reg_offset = 0xFF38},
    {.name = "d15", .reg_offset = 0xFF3C},
    {.name = "a0", .reg_offset = 0xFF80, .caller_saved = true},
    {.name = "a1", .reg_offset = 0xFF84, .caller_saved = true},
    {.name = "a2", .reg_offset = 0xFF88, .caller_saved = true},
    {.name = "a3", .reg_offset = 0xFF8C, .caller_saved = true},
    {.name = "a4", .reg_offset = 0xFF90, .caller_saved = true},
    {.name = "a5", .reg_offset = 0xFF94, .caller_saved = true},
    {.name = "a6", .reg_offset = 0xFF98, .caller_saved = true},
    {.name = "a7", .reg_offset = 0xFF9C, .caller_saved = true},
    {.name = "a8", .reg_offset = 0xFFA0, .caller_saved = true},
    {.name = "a9", .reg_offset = 0xFFA4, .caller_saved = true},
    {.name = "a10", .reg_offset = 0xFFA8},
    {.name = "a11", .reg_offset = 0xFFAC},
    {.name = "a12", .reg_offset = 0xFFB0},
    {.name = "a13", .reg_offset = 0xFFB4},
    {.name = "a14", .reg_offset = 0xFFB8},
    {.name = "a15", .reg_offset = 0xFFBC},
    {.name = "lcx", .reg_offset = 0xFE3C},
    {.name = "fcx", .reg_offset = 0xFE38},
    {.name = "pcxi", .reg_offset = 0xFE00},
    {.name = "psw", .reg_offset = 0xFE04},
    {.name = "pc", .reg_offset = 0xFE08},
};

int aurix_reg_get(struct reg *reg) {
  struct tricore_reg *arch_reg = (struct tricore_reg *)reg->arch_info;
  struct target *target = arch_reg->target;

  int ret = target_read_buffer(
      target, 0xF8810000 + 0x20000 * target->coreid + arch_reg->offset, 4,
      arch_reg->value);

  if (ret == 0) {
    reg->valid = true;
    reg->dirty = false;
  }

  return ret;
}
int aurix_reg_set(struct reg *reg, uint8_t *buf) {
  struct tricore_reg *arch_reg = (struct tricore_reg *)reg->arch_info;

  memcpy(arch_reg->value, buf, 4);
  reg->valid = 1;
  reg->dirty = 1;

  return 0;
}
static const struct reg_arch_type aurix_reg_type = {.get = aurix_reg_get,
                                                    .set = aurix_reg_set};

static void tricore_build_reg_cache_table(struct target *target,
		const void *table, int num_regs);

static void tricore_build_reg_cache(struct target *target) {
  tricore_build_reg_cache_table(target, tricore_core_regs,
				ARRAY_SIZE(tricore_core_regs));
}

static void tricore_build_reg_cache_table(struct target *target,
		const void *table, int num_regs)
{
  const struct {
    const char *const name;
    uint16_t reg_offset;
    bool caller_saved;
  } *regs = table;
  int i;

  struct reg_cache *cache = malloc(sizeof(struct reg_cache));
  struct reg *reg_list = calloc(num_regs, sizeof(struct reg));
  struct tricore_reg *reg_arch_info =
      calloc(num_regs, sizeof(struct tricore_reg));

  if (!cache || !reg_list || !reg_arch_info) {
    free(cache);
    free(reg_list);
    free(reg_arch_info);
    target->reg_cache = NULL;
    return;
  }
  target->reg_cache = cache;

  cache->name = "TriCore registers";
  cache->next = NULL;
  cache->reg_list = reg_list;
  cache->num_regs = 0;

  for (i = 0; i < num_regs; i++) {
    reg_arch_info[i].offset = regs[i].reg_offset;
    reg_arch_info[i].target = target;

    reg_list[i].name = regs[i].name;
    reg_list[i].number = i;
    reg_list[i].size = 32;
    reg_list[i].value = reg_arch_info[i].value;
    reg_list[i].type = &aurix_reg_type;
    reg_list[i].arch_info = &reg_arch_info[i];
    reg_list[i].exist = true;

    reg_list[i].caller_save = regs[i].caller_saved;

    reg_list[i].reg_data_type = malloc(sizeof(struct reg_data_type));
    if (i < 16) {
      reg_list[i].reg_data_type->type = REG_TYPE_INT32;
    } else if (i < 32) {
      reg_list[i].reg_data_type->type = REG_TYPE_DATA_PTR;
    } else if (i == num_regs - 1) {
      reg_list[i].reg_data_type->type = REG_TYPE_CODE_PTR;
    } else {
      reg_list[i].reg_data_type->type = REG_TYPE_UINT32;
    }

    reg_list[i].feature = malloc(sizeof(struct reg_feature));
    reg_list[i].feature->name = "org.gnu.gdb.tricore.core";
    reg_list[i].group = "general";

    cache->num_regs++;
  }
}

static void tricore_build_reg_cache_tc2xx(struct target *target)
{
  tricore_build_reg_cache_table(target, tricore_tc2xx_gdb_regs,
				ARRAY_SIZE(tricore_tc2xx_gdb_regs));
}

static int aurix_setup_tc2xx_gdb_regs(struct target *target)
{
  struct aurix_private_config *cfg = target_to_aurix(target);
  uint32_t chipid;
  int ret;

  if (cfg->tc2xx_gdb_regs)
    return ERROR_OK;

  if (aurix_chip_family == AURIX_CHIP_UNKNOWN) {
    ret = target_read_u32(target, SCU_CHIPID, &chipid);
    if (ret != ERROR_OK)
      return ret;

    if ((chipid & SCU_CHIPID_CHTEC) == 0x40) {
      aurix_chip_family = AURIX_CHIP_TC2XX;
      LOG_INFO("aurix: TC2xx GDB register layout (CHIPID 0x%08" PRIx32 ")",
	       chipid);
    } else {
      aurix_chip_family = AURIX_CHIP_OTHER;
    }
  }

  if (aurix_chip_family != AURIX_CHIP_TC2XX)
    return ERROR_OK;

  tricore_build_reg_cache_tc2xx(target);
  cfg->tc2xx_gdb_regs = true;

  return ERROR_OK;
}

/* Set up structures for target.
 *
 * It is illegal to talk to the target at this stage as this fn is invoked
 * before the JTAG chain has been examined/verified
 * */
int aurix_init_target(struct command_context *cmd_ctx, struct target *target) {
  tricore_build_reg_cache(target);

  return ERROR_OK;
}

/**
 * Free all the resources allocated by the target.
 *
 * WARNING: deinit_target is called unconditionally regardless the target has
 * ever been examined/initialised or not.
 * If a problem has prevented establishing JTAG/SWD/... communication
 *  or
 * if the target was created with -defer-examine flag and has never been
 *  examined
 * then it is not possible to communicate with the target.
 *
 * If you need to talk to the target during deinit, first check if
 * target_was_examined()!
 *
 * @param target The target to deinit
 */
void aurix_deinit_target(struct target *target) {

  free(target->private_config);
}

/* translate from virtual to physical address. Default implementation is
 * successful no-op(i.e. virtual==physical).
 */
int aurix_virt2phys(struct target *target, target_addr_t address,
                    target_addr_t *physical) {
  return ERROR_FAIL;
}

/* read directly from physical memory. caches are bypassed and untouched.
 *
 * If the target does not support disabling caches, leaving them untouched,
 * then minimally the actual physical memory location will be read even
 * if cache states are unchanged, flushed, etc.
 *
 * Default implementation is to call read_memory.
 */
int aurix_read_phys_memory(struct target *target, target_addr_t phys_address,
                           uint32_t size, uint32_t count, uint8_t *buffer) {
  return ERROR_FAIL;
}

/*
 * same as read_phys_memory, except that it writes...
 */
int aurix_write_phys_memory(struct target *target, target_addr_t phys_address,
                            uint32_t size, uint32_t count,
                            const uint8_t *buffer) {
  return ERROR_FAIL;
}

int aurix_mmu(struct target *target, int *enabled) { return ERROR_FAIL; }

/* after reset is complete, the target can check if things are properly set up.
 *
 * This can be used to check if e.g. DCC memory writes have been enabled for
 * arm7/9 targets, which they really should except in the most contrived
 * circumstances.
 */
int aurix_check_reset(struct target *target) { return ERROR_OK; }

/* get GDB file-I/O parameters from target
 */
int aurix_get_gdb_fileio_info(struct target *target,
                              struct gdb_fileio_info *fileio_info) {
  return ERROR_FAIL;
}

/* pass GDB file-I/O response to target
 */
int aurix_gdb_fileio_end(struct target *target, int retcode, int fileio_errno,
                         bool ctrl_c) {
  return ERROR_FAIL;
}

/* Parse target-specific GDB query commands.
 * The string pointer "response_p" is always assigned by the called function
 * to a pointer to a NULL-terminated string, even when the function returns
 * an error. The string memory is not freed by the caller, so this function
 * must pay attention for possible memory leaks if the string memory is
 * dynamically allocated.
 */
int aurix_gdb_query_custom(struct target *target, const char *packet,
                           char **response_p) {
  return ERROR_FAIL;
}

/* do target profiling
 */
int aurix_profiling(struct target *target, uint32_t *samples,
                    uint32_t max_num_samples, uint32_t *num_samples,
                    uint32_t seconds) {
  return ERROR_FAIL;
}

/* Return the number of address bits this target supports. This will
 * typically be 32 for 32-bit targets, and 64 for 64-bit targets. If not
 * implemented, it's assumed to be 32. */
unsigned int aurix_address_bits(struct target *target) { return ERROR_FAIL; }

/* Return the number of system bus data bits this target supports. This
 * will typically be 32 for 32-bit targets, and 64 for 64-bit targets. If
 * not implemented, it's assumed to be 32. */
unsigned int aurix_data_bits(struct target *target) { return ERROR_FAIL; }

static const struct command_registration aurix_commands[] = {
    COMMAND_REGISTRATION_DONE};

struct target_type aurix_target = {
    .name = "aurix",

    .poll = aurix_poll,
    .arch_state = aurix_arch_state,

    .halt = aurix_halt,
    .resume = aurix_resume,
    .step = aurix_step,

    .assert_reset = aurix_assert_reset,
    .deassert_reset = aurix_deassert_reset,
    .soft_reset_halt = aurix_soft_reset_halt,

    .virt2phys = aurix_virt2phys,
    .mmu = aurix_mmu,
    .read_memory = aurix_read_memory,
    .write_memory = aurix_write_memory,

    .checksum_memory = aurix_checksum_memory,

    .get_gdb_arch = aurix_get_gdb_arch,
    .get_gdb_reg_list = aurix_get_gdb_reg_list,
    .get_gdb_reg_list_noread = aurix_get_gdb_reg_list_noread,

    .run_algorithm = aurix_run_algorithm,
    .start_algorithm = aurix_start_algorithm,
    .wait_algorithm = aurix_wait_algorithm,

    .add_breakpoint = aurix_add_breakpoint,
    .remove_breakpoint = aurix_remove_breakpoint,

    .add_watchpoint = aurix_add_watchpoint,
    .remove_watchpoint = aurix_remove_watchpoint,

    .target_create = aurix_target_create,

    .target_jim_configure = aurix_target_jim_configure,
    .target_jim_commands = aurix_target_jim_commands,

    .init_target = aurix_init_target,
    .examine = aurix_examine,
    .deinit_target = aurix_deinit_target,

    .commands = aurix_commands,
};
