$date
	Sun Oct 20 14:17:14 2019
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module tb $end
$var reg 1 ! clock $end
$var reg 1 " reset_n $end
$scope module DUT $end
$var wire 1 ! clock $end
$var wire 1 # mystery1 $end
$var wire 1 " reset_n $end
$var wire 1 $ mystery0 $end
$var reg 2 % mystery0_count [1:0] $end
$var reg 2 & neg1_count [1:0] $end
$var reg 2 ' pos1_count [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
b0 &
bx %
x$
x#
0"
0!
$end
#100
0#
b0 '
1$
b0 %
1!
#200
0!
#300
1!
#400
0!
#500
0$
b1 %
b1 '
1!
1"
#600
b1 &
0!
#700
1#
1$
b10 '
b10 %
1!
#800
b10 &
0!
#900
b0 %
b0 '
1!
#1000
0#
b0 &
0!
#1100
0$
b1 '
b1 %
1!
#1200
b1 &
0!
#1300
1$
1#
b10 %
b10 '
1!
#1400
b10 &
0!
#1500
b0 '
b0 %
1!
#1600
0#
b0 &
0!
#1700
0$
b1 %
b1 '
1!
#1800
b1 &
0!
#1900
1#
1$
b10 '
b10 %
1!
#2000
b10 &
0!
#2100
b0 %
b0 '
1!
#2200
0#
b0 &
0!
#2300
0$
b1 '
b1 %
1!
#2400
b1 &
0!
#2500
1$
1#
b10 %
b10 '
1!
#2600
b10 &
0!
#2700
b0 '
b0 %
1!
#2800
0#
b0 &
0!
#2900
0$
b1 %
b1 '
1!
#3000
b1 &
0!
#3100
1#
1$
b10 '
b10 %
1!
#3200
b10 &
0!
#3300
b0 %
b0 '
1!
#3400
0#
b0 &
0!
#3500
0$
b1 '
b1 %
1!
#3600
b1 &
0!
#3700
1$
1#
b10 %
b10 '
1!
#3800
b10 &
0!
#3900
b0 '
b0 %
1!
#4000
0#
b0 &
0!
#4100
0$
b1 %
b1 '
1!
#4200
b1 &
0!
#4300
1#
1$
b10 '
b10 %
1!
#4400
b10 &
0!
#4500
b0 %
b0 '
1!
#4600
0#
b0 &
0!
#4700
0$
b1 '
b1 %
1!
#4800
b1 &
0!
#4900
1$
1#
b10 %
b10 '
1!
#5000
b10 &
0!
