#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Jul  7 04:11:21 2025
# Process ID: 10408
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/vivado.jou
# Running On: coder-hftsoi-hls, OS: Linux, CPU Frequency: 2250.000 MHz, CPU Physical cores: 24, Host memory: 540863 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2408.113 ; gain = 114.992 ; free physical = 362385 ; free virtual = 421952
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10546
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2823.500 ; gain = 391.539 ; free physical = 360789 ; free virtual = 420354
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_100_7_4_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 4 - type: integer 
	Parameter din5_WIDTH bound to: 4 - type: integer 
	Parameter din6_WIDTH bound to: 4 - type: integer 
	Parameter din7_WIDTH bound to: 4 - type: integer 
	Parameter din8_WIDTH bound to: 4 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter din11_WIDTH bound to: 4 - type: integer 
	Parameter din12_WIDTH bound to: 4 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter din14_WIDTH bound to: 4 - type: integer 
	Parameter din15_WIDTH bound to: 4 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter din18_WIDTH bound to: 4 - type: integer 
	Parameter din19_WIDTH bound to: 4 - type: integer 
	Parameter din20_WIDTH bound to: 4 - type: integer 
	Parameter din21_WIDTH bound to: 4 - type: integer 
	Parameter din22_WIDTH bound to: 4 - type: integer 
	Parameter din23_WIDTH bound to: 4 - type: integer 
	Parameter din24_WIDTH bound to: 4 - type: integer 
	Parameter din25_WIDTH bound to: 4 - type: integer 
	Parameter din26_WIDTH bound to: 4 - type: integer 
	Parameter din27_WIDTH bound to: 4 - type: integer 
	Parameter din28_WIDTH bound to: 4 - type: integer 
	Parameter din29_WIDTH bound to: 4 - type: integer 
	Parameter din30_WIDTH bound to: 4 - type: integer 
	Parameter din31_WIDTH bound to: 4 - type: integer 
	Parameter din32_WIDTH bound to: 4 - type: integer 
	Parameter din33_WIDTH bound to: 4 - type: integer 
	Parameter din34_WIDTH bound to: 4 - type: integer 
	Parameter din35_WIDTH bound to: 4 - type: integer 
	Parameter din36_WIDTH bound to: 4 - type: integer 
	Parameter din37_WIDTH bound to: 4 - type: integer 
	Parameter din38_WIDTH bound to: 4 - type: integer 
	Parameter din39_WIDTH bound to: 4 - type: integer 
	Parameter din40_WIDTH bound to: 4 - type: integer 
	Parameter din41_WIDTH bound to: 4 - type: integer 
	Parameter din42_WIDTH bound to: 4 - type: integer 
	Parameter din43_WIDTH bound to: 4 - type: integer 
	Parameter din44_WIDTH bound to: 4 - type: integer 
	Parameter din45_WIDTH bound to: 4 - type: integer 
	Parameter din46_WIDTH bound to: 4 - type: integer 
	Parameter din47_WIDTH bound to: 4 - type: integer 
	Parameter din48_WIDTH bound to: 4 - type: integer 
	Parameter din49_WIDTH bound to: 4 - type: integer 
	Parameter din50_WIDTH bound to: 4 - type: integer 
	Parameter din51_WIDTH bound to: 4 - type: integer 
	Parameter din52_WIDTH bound to: 4 - type: integer 
	Parameter din53_WIDTH bound to: 4 - type: integer 
	Parameter din54_WIDTH bound to: 4 - type: integer 
	Parameter din55_WIDTH bound to: 4 - type: integer 
	Parameter din56_WIDTH bound to: 4 - type: integer 
	Parameter din57_WIDTH bound to: 4 - type: integer 
	Parameter din58_WIDTH bound to: 4 - type: integer 
	Parameter din59_WIDTH bound to: 4 - type: integer 
	Parameter din60_WIDTH bound to: 4 - type: integer 
	Parameter din61_WIDTH bound to: 4 - type: integer 
	Parameter din62_WIDTH bound to: 4 - type: integer 
	Parameter din63_WIDTH bound to: 4 - type: integer 
	Parameter din64_WIDTH bound to: 4 - type: integer 
	Parameter din65_WIDTH bound to: 4 - type: integer 
	Parameter din66_WIDTH bound to: 4 - type: integer 
	Parameter din67_WIDTH bound to: 4 - type: integer 
	Parameter din68_WIDTH bound to: 4 - type: integer 
	Parameter din69_WIDTH bound to: 4 - type: integer 
	Parameter din70_WIDTH bound to: 4 - type: integer 
	Parameter din71_WIDTH bound to: 4 - type: integer 
	Parameter din72_WIDTH bound to: 4 - type: integer 
	Parameter din73_WIDTH bound to: 4 - type: integer 
	Parameter din74_WIDTH bound to: 4 - type: integer 
	Parameter din75_WIDTH bound to: 4 - type: integer 
	Parameter din76_WIDTH bound to: 4 - type: integer 
	Parameter din77_WIDTH bound to: 4 - type: integer 
	Parameter din78_WIDTH bound to: 4 - type: integer 
	Parameter din79_WIDTH bound to: 4 - type: integer 
	Parameter din80_WIDTH bound to: 4 - type: integer 
	Parameter din81_WIDTH bound to: 4 - type: integer 
	Parameter din82_WIDTH bound to: 4 - type: integer 
	Parameter din83_WIDTH bound to: 4 - type: integer 
	Parameter din84_WIDTH bound to: 4 - type: integer 
	Parameter din85_WIDTH bound to: 4 - type: integer 
	Parameter din86_WIDTH bound to: 4 - type: integer 
	Parameter din87_WIDTH bound to: 4 - type: integer 
	Parameter din88_WIDTH bound to: 4 - type: integer 
	Parameter din89_WIDTH bound to: 4 - type: integer 
	Parameter din90_WIDTH bound to: 4 - type: integer 
	Parameter din91_WIDTH bound to: 4 - type: integer 
	Parameter din92_WIDTH bound to: 4 - type: integer 
	Parameter din93_WIDTH bound to: 4 - type: integer 
	Parameter din94_WIDTH bound to: 4 - type: integer 
	Parameter din95_WIDTH bound to: 4 - type: integer 
	Parameter din96_WIDTH bound to: 4 - type: integer 
	Parameter din97_WIDTH bound to: 4 - type: integer 
	Parameter din98_WIDTH bound to: 4 - type: integer 
	Parameter din99_WIDTH bound to: 4 - type: integer 
	Parameter din100_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_100_7_4_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_10s_9s_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_9s_18_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_10s_9s_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_9s_18_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_10s_10s_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10s_18_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_10s_10s_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10s_18_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry28_proc' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry28_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p10-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w10_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w4_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_10_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_10_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_10_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_10_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_11_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_11_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_11_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_11_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_12_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_12_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_12_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_12_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_13_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_13_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_13_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_13_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_14_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_14_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_14_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_14_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_15_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_15_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_15_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_15_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_16_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_16_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_16_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_16_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_17_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_17_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_17_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_17_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_18_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_18_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_18_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_18_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_19_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_19_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_19_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_19_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_4_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_4_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3044.883 ; gain = 612.922 ; free physical = 357512 ; free virtual = 417083
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3044.883 ; gain = 612.922 ; free physical = 356846 ; free virtual = 416417
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3052.887 ; gain = 620.926 ; free physical = 356834 ; free virtual = 416406
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 3929.387 ; gain = 1497.426 ; free physical = 355426 ; free virtual = 415000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   13 Bit       Adders := 20    
	   2 Input   12 Bit       Adders := 20    
	   3 Input   10 Bit       Adders := 56    
	   2 Input   10 Bit       Adders := 56    
	   4 Input   10 Bit       Adders := 14    
	   5 Input   10 Bit       Adders := 20    
	   2 Input    5 Bit       Adders := 40    
	   3 Input    5 Bit       Adders := 180   
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 180   
+---XORs : 
	   2 Input      1 Bit         XORs := 681   
+---Registers : 
	               13 Bit    Registers := 6     
	               12 Bit    Registers := 26    
	               10 Bit    Registers := 432   
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 117   
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 90    
	                1 Bit    Registers := 972   
+---Muxes : 
	   2 Input   12 Bit        Muxes := 207   
	   2 Input   10 Bit        Muxes := 563   
	   8 Input   10 Bit        Muxes := 90    
	   2 Input    9 Bit        Muxes := 330   
	   3 Input    9 Bit        Muxes := 180   
	   2 Input    8 Bit        Muxes := 90    
	   3 Input    8 Bit        Muxes := 90    
	   2 Input    7 Bit        Muxes := 4     
	   6 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 238   
	   6 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 93    
	   2 Input    1 Bit        Muxes := 560   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:36 ; elapsed = 00:01:33 . Memory (MB): peak = 4779.738 ; gain = 2347.777 ; free physical = 350806 ; free virtual = 410636
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:07 ; elapsed = 00:02:03 . Memory (MB): peak = 4779.738 ; gain = 2347.777 ; free physical = 342550 ; free virtual = 402454
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:20 ; elapsed = 00:02:17 . Memory (MB): peak = 4831.738 ; gain = 2399.777 ; free physical = 337742 ; free virtual = 397629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:26 ; elapsed = 00:02:23 . Memory (MB): peak = 4831.738 ; gain = 2399.777 ; free physical = 337693 ; free virtual = 397575
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:26 ; elapsed = 00:02:23 . Memory (MB): peak = 4831.738 ; gain = 2399.777 ; free physical = 337679 ; free virtual = 397561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:30 ; elapsed = 00:02:27 . Memory (MB): peak = 4831.738 ; gain = 2399.777 ; free physical = 337540 ; free virtual = 397436
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:31 ; elapsed = 00:02:28 . Memory (MB): peak = 4831.738 ; gain = 2399.777 ; free physical = 337331 ; free virtual = 397226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:34 ; elapsed = 00:02:31 . Memory (MB): peak = 4831.738 ; gain = 2399.777 ; free physical = 337253 ; free virtual = 397143
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:34 ; elapsed = 00:02:31 . Memory (MB): peak = 4831.738 ; gain = 2399.777 ; free physical = 337250 ; free virtual = 397140
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  2073|
|3     |LUT1   |   623|
|4     |LUT2   |  6934|
|5     |LUT3   |  4246|
|6     |LUT4   |  8314|
|7     |LUT5   |  1985|
|8     |LUT6   | 13884|
|9     |MUXF7  |    15|
|10    |FDRE   |  5606|
|11    |FDSE   |   273|
|12    |IBUF   |  1004|
|13    |OBUF   |   223|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------------------------------------------------+------------------------------------------------------------------------------+------+
|      |Instance                                                               |Module                                                                        |Cells |
+------+-----------------------------------------------------------------------+------------------------------------------------------------------------------+------+
|1     |top                                                                    |                                                                              | 45181|
|2     |  Block_entry28_proc_U0                                                |hls_dummy_Block_entry28_proc                                                  |   164|
|3     |  sparse_arr_feat_conv1_out_10_U                                       |hls_dummy_fifo_w10_d2_S                                                       |    41|
|4     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_373                                          |    31|
|5     |  sparse_arr_feat_conv1_out_11_U                                       |hls_dummy_fifo_w10_d2_S_0                                                     |    41|
|6     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_372                                          |    31|
|7     |  sparse_arr_feat_conv1_out_12_U                                       |hls_dummy_fifo_w10_d2_S_1                                                     |    44|
|8     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_371                                          |    31|
|9     |  sparse_arr_feat_conv1_out_13_U                                       |hls_dummy_fifo_w10_d2_S_2                                                     |    41|
|10    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_370                                          |    31|
|11    |  sparse_arr_feat_conv1_out_14_U                                       |hls_dummy_fifo_w10_d2_S_3                                                     |    42|
|12    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_369                                          |    31|
|13    |  sparse_arr_feat_conv1_out_15_U                                       |hls_dummy_fifo_w10_d2_S_4                                                     |    41|
|14    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_368                                          |    31|
|15    |  sparse_arr_feat_conv1_out_16_U                                       |hls_dummy_fifo_w10_d2_S_5                                                     |    43|
|16    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_367                                          |    31|
|17    |  sparse_arr_feat_conv1_out_17_U                                       |hls_dummy_fifo_w10_d2_S_6                                                     |    42|
|18    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_366                                          |    31|
|19    |  sparse_arr_feat_conv1_out_18_U                                       |hls_dummy_fifo_w10_d2_S_7                                                     |    52|
|20    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_365                                          |    41|
|21    |  sparse_arr_feat_conv1_out_19_U                                       |hls_dummy_fifo_w10_d2_S_8                                                     |    51|
|22    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_364                                          |    41|
|23    |  sparse_arr_feat_conv1_out_1_U                                        |hls_dummy_fifo_w10_d2_S_9                                                     |    41|
|24    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_363                                          |    31|
|25    |  sparse_arr_feat_conv1_out_2_U                                        |hls_dummy_fifo_w10_d2_S_10                                                    |    44|
|26    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_362                                          |    31|
|27    |  sparse_arr_feat_conv1_out_3_U                                        |hls_dummy_fifo_w10_d2_S_11                                                    |    41|
|28    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_361                                          |    31|
|29    |  sparse_arr_feat_conv1_out_4_U                                        |hls_dummy_fifo_w10_d2_S_12                                                    |    42|
|30    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_360                                          |    31|
|31    |  sparse_arr_feat_conv1_out_5_U                                        |hls_dummy_fifo_w10_d2_S_13                                                    |    44|
|32    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_359                                          |    31|
|33    |  sparse_arr_feat_conv1_out_6_U                                        |hls_dummy_fifo_w10_d2_S_14                                                    |    51|
|34    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_358                                          |    41|
|35    |  sparse_arr_feat_conv1_out_7_U                                        |hls_dummy_fifo_w10_d2_S_15                                                    |    52|
|36    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_357                                          |    41|
|37    |  sparse_arr_feat_conv1_out_8_U                                        |hls_dummy_fifo_w10_d2_S_16                                                    |    41|
|38    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_356                                          |    31|
|39    |  sparse_arr_feat_conv1_out_9_U                                        |hls_dummy_fifo_w10_d2_S_17                                                    |    42|
|40    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_355                                          |    31|
|41    |  sparse_arr_feat_conv1_out_U                                          |hls_dummy_fifo_w10_d2_S_18                                                    |    42|
|42    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_354                                          |    31|
|43    |  sparse_arr_feat_pool1_out_10_U                                       |hls_dummy_fifo_w10_d2_S_19                                                    |    42|
|44    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_353                                          |    32|
|45    |  sparse_arr_feat_pool1_out_11_U                                       |hls_dummy_fifo_w10_d2_S_20                                                    |    41|
|46    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_352                                          |    32|
|47    |  sparse_arr_feat_pool1_out_12_U                                       |hls_dummy_fifo_w10_d2_S_21                                                    |    46|
|48    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_351                                          |    32|
|49    |  sparse_arr_feat_pool1_out_13_U                                       |hls_dummy_fifo_w10_d2_S_22                                                    |    42|
|50    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_350                                          |    32|
|51    |  sparse_arr_feat_pool1_out_14_U                                       |hls_dummy_fifo_w10_d2_S_23                                                    |    43|
|52    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_349                                          |    32|
|53    |  sparse_arr_feat_pool1_out_15_U                                       |hls_dummy_fifo_w10_d2_S_24                                                    |    41|
|54    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_348                                          |    32|
|55    |  sparse_arr_feat_pool1_out_16_U                                       |hls_dummy_fifo_w10_d2_S_25                                                    |    42|
|56    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_347                                          |    32|
|57    |  sparse_arr_feat_pool1_out_17_U                                       |hls_dummy_fifo_w10_d2_S_26                                                    |    43|
|58    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_346                                          |    32|
|59    |  sparse_arr_feat_pool1_out_18_U                                       |hls_dummy_fifo_w10_d2_S_27                                                    |    50|
|60    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_345                                          |    40|
|61    |  sparse_arr_feat_pool1_out_19_U                                       |hls_dummy_fifo_w10_d2_S_28                                                    |    50|
|62    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_344                                          |    40|
|63    |  sparse_arr_feat_pool1_out_1_U                                        |hls_dummy_fifo_w10_d2_S_29                                                    |    43|
|64    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_343                                          |    32|
|65    |  sparse_arr_feat_pool1_out_2_U                                        |hls_dummy_fifo_w10_d2_S_30                                                    |    41|
|66    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_342                                          |    32|
|67    |  sparse_arr_feat_pool1_out_3_U                                        |hls_dummy_fifo_w10_d2_S_31                                                    |    41|
|68    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_341                                          |    32|
|69    |  sparse_arr_feat_pool1_out_4_U                                        |hls_dummy_fifo_w10_d2_S_32                                                    |    43|
|70    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_340                                          |    32|
|71    |  sparse_arr_feat_pool1_out_5_U                                        |hls_dummy_fifo_w10_d2_S_33                                                    |    44|
|72    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_339                                          |    32|
|73    |  sparse_arr_feat_pool1_out_6_U                                        |hls_dummy_fifo_w10_d2_S_34                                                    |    41|
|74    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_338                                          |    32|
|75    |  sparse_arr_feat_pool1_out_7_U                                        |hls_dummy_fifo_w10_d2_S_35                                                    |    42|
|76    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_337                                          |    32|
|77    |  sparse_arr_feat_pool1_out_8_U                                        |hls_dummy_fifo_w10_d2_S_36                                                    |    42|
|78    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_336                                          |    32|
|79    |  sparse_arr_feat_pool1_out_9_U                                        |hls_dummy_fifo_w10_d2_S_37                                                    |    43|
|80    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_335                                          |    32|
|81    |  sparse_arr_feat_pool1_out_U                                          |hls_dummy_fifo_w10_d2_S_38                                                    |    44|
|82    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_334                                          |    32|
|83    |  sparse_arr_feat_reduce_out_1_U                                       |hls_dummy_fifo_w10_d2_S_39                                                    |  1406|
|84    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_333                                          |  1397|
|85    |  sparse_arr_feat_reduce_out_2_U                                       |hls_dummy_fifo_w10_d2_S_40                                                    |  1394|
|86    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_332                                          |  1384|
|87    |  sparse_arr_feat_reduce_out_3_U                                       |hls_dummy_fifo_w10_d2_S_41                                                    |  1510|
|88    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_331                                          |  1501|
|89    |  sparse_arr_feat_reduce_out_4_U                                       |hls_dummy_fifo_w10_d2_S_42                                                    |  1471|
|90    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_330                                          |  1461|
|91    |  sparse_arr_feat_reduce_out_5_U                                       |hls_dummy_fifo_w10_d2_S_43                                                    |  1399|
|92    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_329                                          |  1390|
|93    |  sparse_arr_feat_reduce_out_6_U                                       |hls_dummy_fifo_w10_d2_S_44                                                    |  1390|
|94    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_328                                          |  1381|
|95    |  sparse_arr_feat_reduce_out_7_U                                       |hls_dummy_fifo_w10_d2_S_45                                                    |  1386|
|96    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_327                                          |  1375|
|97    |  sparse_arr_feat_reduce_out_8_U                                       |hls_dummy_fifo_w10_d2_S_46                                                    |  1315|
|98    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_326                                          |  1306|
|99    |  sparse_arr_feat_reduce_out_9_U                                       |hls_dummy_fifo_w10_d2_S_47                                                    |  1562|
|100   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_325                                          |  1551|
|101   |  sparse_arr_feat_reduce_out_U                                         |hls_dummy_fifo_w10_d2_S_48                                                    |  1437|
|102   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg                                              |  1427|
|103   |  sparse_arr_hash_reduce_out_10_c22_channel_U                          |hls_dummy_fifo_w4_d2_S                                                        |    56|
|104   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_324                                           |    47|
|105   |  sparse_arr_hash_reduce_out_10_c_U                                    |hls_dummy_fifo_w4_d2_S_49                                                     |    24|
|106   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_323                                           |    12|
|107   |  sparse_arr_hash_reduce_out_11_c23_channel_U                          |hls_dummy_fifo_w4_d2_S_50                                                     |    73|
|108   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_322                                           |    63|
|109   |  sparse_arr_hash_reduce_out_11_c_U                                    |hls_dummy_fifo_w4_d2_S_51                                                     |    22|
|110   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_321                                           |    12|
|111   |  sparse_arr_hash_reduce_out_12_c24_channel_U                          |hls_dummy_fifo_w4_d2_S_52                                                     |    66|
|112   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_320                                           |    55|
|113   |  sparse_arr_hash_reduce_out_12_c_U                                    |hls_dummy_fifo_w4_d2_S_53                                                     |    21|
|114   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_319                                           |    12|
|115   |  sparse_arr_hash_reduce_out_13_c25_channel_U                          |hls_dummy_fifo_w4_d2_S_54                                                     |    85|
|116   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_318                                           |    76|
|117   |  sparse_arr_hash_reduce_out_13_c_U                                    |hls_dummy_fifo_w4_d2_S_55                                                     |    22|
|118   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_317                                           |    12|
|119   |  sparse_arr_hash_reduce_out_14_c26_channel_U                          |hls_dummy_fifo_w4_d2_S_56                                                     |    89|
|120   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_316                                           |    79|
|121   |  sparse_arr_hash_reduce_out_14_c_U                                    |hls_dummy_fifo_w4_d2_S_57                                                     |    21|
|122   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_315                                           |    12|
|123   |  sparse_arr_hash_reduce_out_15_c27_channel_U                          |hls_dummy_fifo_w4_d2_S_58                                                     |   100|
|124   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_314                                           |    90|
|125   |  sparse_arr_hash_reduce_out_15_c_U                                    |hls_dummy_fifo_w4_d2_S_59                                                     |    21|
|126   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_313                                           |    12|
|127   |  sparse_arr_hash_reduce_out_16_c28_channel_U                          |hls_dummy_fifo_w4_d2_S_60                                                     |   104|
|128   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_312                                           |    94|
|129   |  sparse_arr_hash_reduce_out_16_c_U                                    |hls_dummy_fifo_w4_d2_S_61                                                     |    21|
|130   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_311                                           |    12|
|131   |  sparse_arr_hash_reduce_out_17_c29_channel_U                          |hls_dummy_fifo_w4_d2_S_62                                                     |   114|
|132   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_310                                           |   102|
|133   |  sparse_arr_hash_reduce_out_17_c_U                                    |hls_dummy_fifo_w4_d2_S_63                                                     |    22|
|134   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_309                                           |    12|
|135   |  sparse_arr_hash_reduce_out_18_c30_channel_U                          |hls_dummy_fifo_w4_d2_S_64                                                     |    53|
|136   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_308                                           |    43|
|137   |  sparse_arr_hash_reduce_out_18_c_U                                    |hls_dummy_fifo_w4_d2_S_65                                                     |    22|
|138   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_307                                           |    12|
|139   |  sparse_arr_hash_reduce_out_19_c31_channel_U                          |hls_dummy_fifo_w4_d2_S_66                                                     |    54|
|140   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_306                                           |    45|
|141   |  sparse_arr_hash_reduce_out_19_c_U                                    |hls_dummy_fifo_w4_d2_S_67                                                     |    45|
|142   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_305                                           |    34|
|143   |  sparse_arr_hash_reduce_out_1_c13_channel_U                           |hls_dummy_fifo_w4_d2_S_68                                                     |    99|
|144   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_304                                           |    89|
|145   |  sparse_arr_hash_reduce_out_1_c_U                                     |hls_dummy_fifo_w4_d2_S_69                                                     |    28|
|146   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_303                                           |    18|
|147   |  sparse_arr_hash_reduce_out_2_c14_channel_U                           |hls_dummy_fifo_w4_d2_S_70                                                     |    84|
|148   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_302                                           |    74|
|149   |  sparse_arr_hash_reduce_out_2_c_U                                     |hls_dummy_fifo_w4_d2_S_71                                                     |    28|
|150   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_301                                           |    18|
|151   |  sparse_arr_hash_reduce_out_3_c15_channel_U                           |hls_dummy_fifo_w4_d2_S_72                                                     |   106|
|152   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_300                                           |    97|
|153   |  sparse_arr_hash_reduce_out_3_c_U                                     |hls_dummy_fifo_w4_d2_S_73                                                     |    27|
|154   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_299                                           |    18|
|155   |  sparse_arr_hash_reduce_out_4_c16_channel_U                           |hls_dummy_fifo_w4_d2_S_74                                                     |    44|
|156   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_298                                           |    32|
|157   |  sparse_arr_hash_reduce_out_4_c_U                                     |hls_dummy_fifo_w4_d2_S_75                                                     |    27|
|158   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_297                                           |    18|
|159   |  sparse_arr_hash_reduce_out_5_c17_channel_U                           |hls_dummy_fifo_w4_d2_S_76                                                     |    35|
|160   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_296                                           |    25|
|161   |  sparse_arr_hash_reduce_out_5_c_U                                     |hls_dummy_fifo_w4_d2_S_77                                                     |    28|
|162   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_295                                           |    18|
|163   |  sparse_arr_hash_reduce_out_6_c18_channel_U                           |hls_dummy_fifo_w4_d2_S_78                                                     |    35|
|164   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_294                                           |    24|
|165   |  sparse_arr_hash_reduce_out_6_c_U                                     |hls_dummy_fifo_w4_d2_S_79                                                     |    21|
|166   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_293                                           |    12|
|167   |  sparse_arr_hash_reduce_out_7_c19_channel_U                           |hls_dummy_fifo_w4_d2_S_80                                                     |    46|
|168   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_292                                           |    37|
|169   |  sparse_arr_hash_reduce_out_7_c_U                                     |hls_dummy_fifo_w4_d2_S_81                                                     |    21|
|170   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_291                                           |    12|
|171   |  sparse_arr_hash_reduce_out_8_c20_channel_U                           |hls_dummy_fifo_w4_d2_S_82                                                     |    67|
|172   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_290                                           |    56|
|173   |  sparse_arr_hash_reduce_out_8_c_U                                     |hls_dummy_fifo_w4_d2_S_83                                                     |    21|
|174   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_289                                           |    12|
|175   |  sparse_arr_hash_reduce_out_9_c21_channel_U                           |hls_dummy_fifo_w4_d2_S_84                                                     |    95|
|176   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_288                                           |    84|
|177   |  sparse_arr_hash_reduce_out_9_c_U                                     |hls_dummy_fifo_w4_d2_S_85                                                     |    25|
|178   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_287                                           |    12|
|179   |  sparse_arr_hash_reduce_out_c12_channel_U                             |hls_dummy_fifo_w4_d2_S_86                                                     |   137|
|180   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_286                                           |   126|
|181   |  sparse_arr_hash_reduce_out_c_U                                       |hls_dummy_fifo_w4_d2_S_87                                                     |    27|
|182   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg                                               |    18|
|183   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0    |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s    | 18208|
|184   |    mul_10s_10s_18_1_1_U100                                            |hls_dummy_mul_10s_10s_18_1_1                                                  |    30|
|185   |    mul_10s_10s_18_1_1_U101                                            |hls_dummy_mul_10s_10s_18_1_1_88                                               |    72|
|186   |    mul_10s_10s_18_1_1_U102                                            |hls_dummy_mul_10s_10s_18_1_1_89                                               |    75|
|187   |    mul_10s_10s_18_1_1_U103                                            |hls_dummy_mul_10s_10s_18_1_1_90                                               |    75|
|188   |    mul_10s_10s_18_1_1_U104                                            |hls_dummy_mul_10s_10s_18_1_1_91                                               |    84|
|189   |    mul_10s_10s_18_1_1_U105                                            |hls_dummy_mul_10s_10s_18_1_1_92                                               |    75|
|190   |    mul_10s_10s_18_1_1_U106                                            |hls_dummy_mul_10s_10s_18_1_1_93                                               |    75|
|191   |    mul_10s_10s_18_1_1_U107                                            |hls_dummy_mul_10s_10s_18_1_1_94                                               |   113|
|192   |    mul_10s_10s_18_1_1_U108                                            |hls_dummy_mul_10s_10s_18_1_1_95                                               |   109|
|193   |    mul_10s_10s_18_1_1_U109                                            |hls_dummy_mul_10s_10s_18_1_1_96                                               |    84|
|194   |    mul_10s_10s_18_1_1_U11                                             |hls_dummy_mul_10s_10s_18_1_1_97                                               |   104|
|195   |    mul_10s_10s_18_1_1_U111                                            |hls_dummy_mul_10s_10s_18_1_1_98                                               |    67|
|196   |    mul_10s_10s_18_1_1_U112                                            |hls_dummy_mul_10s_10s_18_1_1_99                                               |    63|
|197   |    mul_10s_10s_18_1_1_U113                                            |hls_dummy_mul_10s_10s_18_1_1_100                                              |    63|
|198   |    mul_10s_10s_18_1_1_U114                                            |hls_dummy_mul_10s_10s_18_1_1_101                                              |    72|
|199   |    mul_10s_10s_18_1_1_U115                                            |hls_dummy_mul_10s_10s_18_1_1_102                                              |    63|
|200   |    mul_10s_10s_18_1_1_U116                                            |hls_dummy_mul_10s_10s_18_1_1_103                                              |    63|
|201   |    mul_10s_10s_18_1_1_U117                                            |hls_dummy_mul_10s_10s_18_1_1_104                                              |    97|
|202   |    mul_10s_10s_18_1_1_U118                                            |hls_dummy_mul_10s_10s_18_1_1_105                                              |    93|
|203   |    mul_10s_10s_18_1_1_U119                                            |hls_dummy_mul_10s_10s_18_1_1_106                                              |    72|
|204   |    mul_10s_10s_18_1_1_U12                                             |hls_dummy_mul_10s_10s_18_1_1_107                                              |   108|
|205   |    mul_10s_10s_18_1_1_U120                                            |hls_dummy_mul_10s_10s_18_1_1_108                                              |    30|
|206   |    mul_10s_10s_18_1_1_U121                                            |hls_dummy_mul_10s_10s_18_1_1_109                                              |    72|
|207   |    mul_10s_10s_18_1_1_U122                                            |hls_dummy_mul_10s_10s_18_1_1_110                                              |    75|
|208   |    mul_10s_10s_18_1_1_U123                                            |hls_dummy_mul_10s_10s_18_1_1_111                                              |    75|
|209   |    mul_10s_10s_18_1_1_U124                                            |hls_dummy_mul_10s_10s_18_1_1_112                                              |    84|
|210   |    mul_10s_10s_18_1_1_U125                                            |hls_dummy_mul_10s_10s_18_1_1_113                                              |    75|
|211   |    mul_10s_10s_18_1_1_U126                                            |hls_dummy_mul_10s_10s_18_1_1_114                                              |    75|
|212   |    mul_10s_10s_18_1_1_U127                                            |hls_dummy_mul_10s_10s_18_1_1_115                                              |   113|
|213   |    mul_10s_10s_18_1_1_U128                                            |hls_dummy_mul_10s_10s_18_1_1_116                                              |   109|
|214   |    mul_10s_10s_18_1_1_U129                                            |hls_dummy_mul_10s_10s_18_1_1_117                                              |    84|
|215   |    mul_10s_10s_18_1_1_U13                                             |hls_dummy_mul_10s_10s_18_1_1_118                                              |   107|
|216   |    mul_10s_10s_18_1_1_U131                                            |hls_dummy_mul_10s_10s_18_1_1_119                                              |    67|
|217   |    mul_10s_10s_18_1_1_U132                                            |hls_dummy_mul_10s_10s_18_1_1_120                                              |    63|
|218   |    mul_10s_10s_18_1_1_U133                                            |hls_dummy_mul_10s_10s_18_1_1_121                                              |    63|
|219   |    mul_10s_10s_18_1_1_U134                                            |hls_dummy_mul_10s_10s_18_1_1_122                                              |    72|
|220   |    mul_10s_10s_18_1_1_U135                                            |hls_dummy_mul_10s_10s_18_1_1_123                                              |    63|
|221   |    mul_10s_10s_18_1_1_U136                                            |hls_dummy_mul_10s_10s_18_1_1_124                                              |    63|
|222   |    mul_10s_10s_18_1_1_U137                                            |hls_dummy_mul_10s_10s_18_1_1_125                                              |    97|
|223   |    mul_10s_10s_18_1_1_U138                                            |hls_dummy_mul_10s_10s_18_1_1_126                                              |    93|
|224   |    mul_10s_10s_18_1_1_U139                                            |hls_dummy_mul_10s_10s_18_1_1_127                                              |    72|
|225   |    mul_10s_10s_18_1_1_U14                                             |hls_dummy_mul_10s_10s_18_1_1_128                                              |   126|
|226   |    mul_10s_10s_18_1_1_U140                                            |hls_dummy_mul_10s_10s_18_1_1_129                                              |    30|
|227   |    mul_10s_10s_18_1_1_U141                                            |hls_dummy_mul_10s_10s_18_1_1_130                                              |    72|
|228   |    mul_10s_10s_18_1_1_U142                                            |hls_dummy_mul_10s_10s_18_1_1_131                                              |    75|
|229   |    mul_10s_10s_18_1_1_U143                                            |hls_dummy_mul_10s_10s_18_1_1_132                                              |    75|
|230   |    mul_10s_10s_18_1_1_U144                                            |hls_dummy_mul_10s_10s_18_1_1_133                                              |    84|
|231   |    mul_10s_10s_18_1_1_U145                                            |hls_dummy_mul_10s_10s_18_1_1_134                                              |    75|
|232   |    mul_10s_10s_18_1_1_U146                                            |hls_dummy_mul_10s_10s_18_1_1_135                                              |    75|
|233   |    mul_10s_10s_18_1_1_U147                                            |hls_dummy_mul_10s_10s_18_1_1_136                                              |   113|
|234   |    mul_10s_10s_18_1_1_U148                                            |hls_dummy_mul_10s_10s_18_1_1_137                                              |   109|
|235   |    mul_10s_10s_18_1_1_U149                                            |hls_dummy_mul_10s_10s_18_1_1_138                                              |    84|
|236   |    mul_10s_10s_18_1_1_U15                                             |hls_dummy_mul_10s_10s_18_1_1_139                                              |   108|
|237   |    mul_10s_10s_18_1_1_U151                                            |hls_dummy_mul_10s_10s_18_1_1_140                                              |    67|
|238   |    mul_10s_10s_18_1_1_U152                                            |hls_dummy_mul_10s_10s_18_1_1_141                                              |    63|
|239   |    mul_10s_10s_18_1_1_U153                                            |hls_dummy_mul_10s_10s_18_1_1_142                                              |    63|
|240   |    mul_10s_10s_18_1_1_U154                                            |hls_dummy_mul_10s_10s_18_1_1_143                                              |    72|
|241   |    mul_10s_10s_18_1_1_U155                                            |hls_dummy_mul_10s_10s_18_1_1_144                                              |    63|
|242   |    mul_10s_10s_18_1_1_U156                                            |hls_dummy_mul_10s_10s_18_1_1_145                                              |    63|
|243   |    mul_10s_10s_18_1_1_U157                                            |hls_dummy_mul_10s_10s_18_1_1_146                                              |    97|
|244   |    mul_10s_10s_18_1_1_U158                                            |hls_dummy_mul_10s_10s_18_1_1_147                                              |    93|
|245   |    mul_10s_10s_18_1_1_U159                                            |hls_dummy_mul_10s_10s_18_1_1_148                                              |    72|
|246   |    mul_10s_10s_18_1_1_U16                                             |hls_dummy_mul_10s_10s_18_1_1_149                                              |   107|
|247   |    mul_10s_10s_18_1_1_U160                                            |hls_dummy_mul_10s_10s_18_1_1_150                                              |    30|
|248   |    mul_10s_10s_18_1_1_U161                                            |hls_dummy_mul_10s_10s_18_1_1_151                                              |    72|
|249   |    mul_10s_10s_18_1_1_U162                                            |hls_dummy_mul_10s_10s_18_1_1_152                                              |    75|
|250   |    mul_10s_10s_18_1_1_U163                                            |hls_dummy_mul_10s_10s_18_1_1_153                                              |    75|
|251   |    mul_10s_10s_18_1_1_U164                                            |hls_dummy_mul_10s_10s_18_1_1_154                                              |    84|
|252   |    mul_10s_10s_18_1_1_U165                                            |hls_dummy_mul_10s_10s_18_1_1_155                                              |    75|
|253   |    mul_10s_10s_18_1_1_U166                                            |hls_dummy_mul_10s_10s_18_1_1_156                                              |    75|
|254   |    mul_10s_10s_18_1_1_U167                                            |hls_dummy_mul_10s_10s_18_1_1_157                                              |   113|
|255   |    mul_10s_10s_18_1_1_U168                                            |hls_dummy_mul_10s_10s_18_1_1_158                                              |   109|
|256   |    mul_10s_10s_18_1_1_U169                                            |hls_dummy_mul_10s_10s_18_1_1_159                                              |    84|
|257   |    mul_10s_10s_18_1_1_U17                                             |hls_dummy_mul_10s_10s_18_1_1_160                                              |   145|
|258   |    mul_10s_10s_18_1_1_U171                                            |hls_dummy_mul_10s_10s_18_1_1_161                                              |    67|
|259   |    mul_10s_10s_18_1_1_U172                                            |hls_dummy_mul_10s_10s_18_1_1_162                                              |    63|
|260   |    mul_10s_10s_18_1_1_U173                                            |hls_dummy_mul_10s_10s_18_1_1_163                                              |    63|
|261   |    mul_10s_10s_18_1_1_U174                                            |hls_dummy_mul_10s_10s_18_1_1_164                                              |    72|
|262   |    mul_10s_10s_18_1_1_U175                                            |hls_dummy_mul_10s_10s_18_1_1_165                                              |    63|
|263   |    mul_10s_10s_18_1_1_U176                                            |hls_dummy_mul_10s_10s_18_1_1_166                                              |    63|
|264   |    mul_10s_10s_18_1_1_U177                                            |hls_dummy_mul_10s_10s_18_1_1_167                                              |    97|
|265   |    mul_10s_10s_18_1_1_U178                                            |hls_dummy_mul_10s_10s_18_1_1_168                                              |    93|
|266   |    mul_10s_10s_18_1_1_U179                                            |hls_dummy_mul_10s_10s_18_1_1_169                                              |    72|
|267   |    mul_10s_10s_18_1_1_U18                                             |hls_dummy_mul_10s_10s_18_1_1_170                                              |   133|
|268   |    mul_10s_10s_18_1_1_U180                                            |hls_dummy_mul_10s_10s_18_1_1_171                                              |    30|
|269   |    mul_10s_10s_18_1_1_U181                                            |hls_dummy_mul_10s_10s_18_1_1_172                                              |    72|
|270   |    mul_10s_10s_18_1_1_U182                                            |hls_dummy_mul_10s_10s_18_1_1_173                                              |    75|
|271   |    mul_10s_10s_18_1_1_U183                                            |hls_dummy_mul_10s_10s_18_1_1_174                                              |    75|
|272   |    mul_10s_10s_18_1_1_U184                                            |hls_dummy_mul_10s_10s_18_1_1_175                                              |    84|
|273   |    mul_10s_10s_18_1_1_U185                                            |hls_dummy_mul_10s_10s_18_1_1_176                                              |    75|
|274   |    mul_10s_10s_18_1_1_U186                                            |hls_dummy_mul_10s_10s_18_1_1_177                                              |    75|
|275   |    mul_10s_10s_18_1_1_U187                                            |hls_dummy_mul_10s_10s_18_1_1_178                                              |   113|
|276   |    mul_10s_10s_18_1_1_U188                                            |hls_dummy_mul_10s_10s_18_1_1_179                                              |   109|
|277   |    mul_10s_10s_18_1_1_U189                                            |hls_dummy_mul_10s_10s_18_1_1_180                                              |    84|
|278   |    mul_10s_10s_18_1_1_U19                                             |hls_dummy_mul_10s_10s_18_1_1_181                                              |   126|
|279   |    mul_10s_10s_18_1_1_U191                                            |hls_dummy_mul_10s_10s_18_1_1_182                                              |    67|
|280   |    mul_10s_10s_18_1_1_U192                                            |hls_dummy_mul_10s_10s_18_1_1_183                                              |    63|
|281   |    mul_10s_10s_18_1_1_U193                                            |hls_dummy_mul_10s_10s_18_1_1_184                                              |    63|
|282   |    mul_10s_10s_18_1_1_U194                                            |hls_dummy_mul_10s_10s_18_1_1_185                                              |    72|
|283   |    mul_10s_10s_18_1_1_U195                                            |hls_dummy_mul_10s_10s_18_1_1_186                                              |    63|
|284   |    mul_10s_10s_18_1_1_U196                                            |hls_dummy_mul_10s_10s_18_1_1_187                                              |    63|
|285   |    mul_10s_10s_18_1_1_U197                                            |hls_dummy_mul_10s_10s_18_1_1_188                                              |    97|
|286   |    mul_10s_10s_18_1_1_U198                                            |hls_dummy_mul_10s_10s_18_1_1_189                                              |    93|
|287   |    mul_10s_10s_18_1_1_U199                                            |hls_dummy_mul_10s_10s_18_1_1_190                                              |    72|
|288   |    mul_10s_10s_18_1_1_U20                                             |hls_dummy_mul_10s_10s_18_1_1_191                                              |    30|
|289   |    mul_10s_10s_18_1_1_U200                                            |hls_dummy_mul_10s_10s_18_1_1_192                                              |    30|
|290   |    mul_10s_10s_18_1_1_U201                                            |hls_dummy_mul_10s_10s_18_1_1_193                                              |    72|
|291   |    mul_10s_10s_18_1_1_U202                                            |hls_dummy_mul_10s_10s_18_1_1_194                                              |    75|
|292   |    mul_10s_10s_18_1_1_U203                                            |hls_dummy_mul_10s_10s_18_1_1_195                                              |    75|
|293   |    mul_10s_10s_18_1_1_U204                                            |hls_dummy_mul_10s_10s_18_1_1_196                                              |    84|
|294   |    mul_10s_10s_18_1_1_U205                                            |hls_dummy_mul_10s_10s_18_1_1_197                                              |    75|
|295   |    mul_10s_10s_18_1_1_U206                                            |hls_dummy_mul_10s_10s_18_1_1_198                                              |    75|
|296   |    mul_10s_10s_18_1_1_U207                                            |hls_dummy_mul_10s_10s_18_1_1_199                                              |   113|
|297   |    mul_10s_10s_18_1_1_U208                                            |hls_dummy_mul_10s_10s_18_1_1_200                                              |   109|
|298   |    mul_10s_10s_18_1_1_U209                                            |hls_dummy_mul_10s_10s_18_1_1_201                                              |    84|
|299   |    mul_10s_10s_18_1_1_U21                                             |hls_dummy_mul_10s_10s_18_1_1_202                                              |    67|
|300   |    mul_10s_10s_18_1_1_U22                                             |hls_dummy_mul_10s_10s_18_1_1_203                                              |    75|
|301   |    mul_10s_10s_18_1_1_U23                                             |hls_dummy_mul_10s_10s_18_1_1_204                                              |    75|
|302   |    mul_10s_10s_18_1_1_U24                                             |hls_dummy_mul_10s_10s_18_1_1_205                                              |    84|
|303   |    mul_10s_10s_18_1_1_U25                                             |hls_dummy_mul_10s_10s_18_1_1_206                                              |    75|
|304   |    mul_10s_10s_18_1_1_U26                                             |hls_dummy_mul_10s_10s_18_1_1_207                                              |    75|
|305   |    mul_10s_10s_18_1_1_U27                                             |hls_dummy_mul_10s_10s_18_1_1_208                                              |   111|
|306   |    mul_10s_10s_18_1_1_U28                                             |hls_dummy_mul_10s_10s_18_1_1_209                                              |   107|
|307   |    mul_10s_10s_18_1_1_U29                                             |hls_dummy_mul_10s_10s_18_1_1_210                                              |    84|
|308   |    mul_10s_10s_18_1_1_U31                                             |hls_dummy_mul_10s_10s_18_1_1_211                                              |    60|
|309   |    mul_10s_10s_18_1_1_U32                                             |hls_dummy_mul_10s_10s_18_1_1_212                                              |    63|
|310   |    mul_10s_10s_18_1_1_U33                                             |hls_dummy_mul_10s_10s_18_1_1_213                                              |    63|
|311   |    mul_10s_10s_18_1_1_U34                                             |hls_dummy_mul_10s_10s_18_1_1_214                                              |    72|
|312   |    mul_10s_10s_18_1_1_U35                                             |hls_dummy_mul_10s_10s_18_1_1_215                                              |    63|
|313   |    mul_10s_10s_18_1_1_U36                                             |hls_dummy_mul_10s_10s_18_1_1_216                                              |    63|
|314   |    mul_10s_10s_18_1_1_U37                                             |hls_dummy_mul_10s_10s_18_1_1_217                                              |    70|
|315   |    mul_10s_10s_18_1_1_U38                                             |hls_dummy_mul_10s_10s_18_1_1_218                                              |    66|
|316   |    mul_10s_10s_18_1_1_U39                                             |hls_dummy_mul_10s_10s_18_1_1_219                                              |    72|
|317   |    mul_10s_10s_18_1_1_U40                                             |hls_dummy_mul_10s_10s_18_1_1_220                                              |    30|
|318   |    mul_10s_10s_18_1_1_U41                                             |hls_dummy_mul_10s_10s_18_1_1_221                                              |    67|
|319   |    mul_10s_10s_18_1_1_U42                                             |hls_dummy_mul_10s_10s_18_1_1_222                                              |    75|
|320   |    mul_10s_10s_18_1_1_U43                                             |hls_dummy_mul_10s_10s_18_1_1_223                                              |    75|
|321   |    mul_10s_10s_18_1_1_U44                                             |hls_dummy_mul_10s_10s_18_1_1_224                                              |    84|
|322   |    mul_10s_10s_18_1_1_U45                                             |hls_dummy_mul_10s_10s_18_1_1_225                                              |    75|
|323   |    mul_10s_10s_18_1_1_U46                                             |hls_dummy_mul_10s_10s_18_1_1_226                                              |    75|
|324   |    mul_10s_10s_18_1_1_U47                                             |hls_dummy_mul_10s_10s_18_1_1_227                                              |    76|
|325   |    mul_10s_10s_18_1_1_U48                                             |hls_dummy_mul_10s_10s_18_1_1_228                                              |    72|
|326   |    mul_10s_10s_18_1_1_U49                                             |hls_dummy_mul_10s_10s_18_1_1_229                                              |    84|
|327   |    mul_10s_10s_18_1_1_U51                                             |hls_dummy_mul_10s_10s_18_1_1_230                                              |    67|
|328   |    mul_10s_10s_18_1_1_U52                                             |hls_dummy_mul_10s_10s_18_1_1_231                                              |    63|
|329   |    mul_10s_10s_18_1_1_U53                                             |hls_dummy_mul_10s_10s_18_1_1_232                                              |    63|
|330   |    mul_10s_10s_18_1_1_U54                                             |hls_dummy_mul_10s_10s_18_1_1_233                                              |    72|
|331   |    mul_10s_10s_18_1_1_U55                                             |hls_dummy_mul_10s_10s_18_1_1_234                                              |    63|
|332   |    mul_10s_10s_18_1_1_U56                                             |hls_dummy_mul_10s_10s_18_1_1_235                                              |    63|
|333   |    mul_10s_10s_18_1_1_U57                                             |hls_dummy_mul_10s_10s_18_1_1_236                                              |    97|
|334   |    mul_10s_10s_18_1_1_U58                                             |hls_dummy_mul_10s_10s_18_1_1_237                                              |    93|
|335   |    mul_10s_10s_18_1_1_U59                                             |hls_dummy_mul_10s_10s_18_1_1_238                                              |    72|
|336   |    mul_10s_10s_18_1_1_U60                                             |hls_dummy_mul_10s_10s_18_1_1_239                                              |    30|
|337   |    mul_10s_10s_18_1_1_U61                                             |hls_dummy_mul_10s_10s_18_1_1_240                                              |    72|
|338   |    mul_10s_10s_18_1_1_U62                                             |hls_dummy_mul_10s_10s_18_1_1_241                                              |    75|
|339   |    mul_10s_10s_18_1_1_U63                                             |hls_dummy_mul_10s_10s_18_1_1_242                                              |    75|
|340   |    mul_10s_10s_18_1_1_U64                                             |hls_dummy_mul_10s_10s_18_1_1_243                                              |    84|
|341   |    mul_10s_10s_18_1_1_U65                                             |hls_dummy_mul_10s_10s_18_1_1_244                                              |    75|
|342   |    mul_10s_10s_18_1_1_U66                                             |hls_dummy_mul_10s_10s_18_1_1_245                                              |    75|
|343   |    mul_10s_10s_18_1_1_U67                                             |hls_dummy_mul_10s_10s_18_1_1_246                                              |   113|
|344   |    mul_10s_10s_18_1_1_U68                                             |hls_dummy_mul_10s_10s_18_1_1_247                                              |   109|
|345   |    mul_10s_10s_18_1_1_U69                                             |hls_dummy_mul_10s_10s_18_1_1_248                                              |    84|
|346   |    mul_10s_10s_18_1_1_U71                                             |hls_dummy_mul_10s_10s_18_1_1_249                                              |    67|
|347   |    mul_10s_10s_18_1_1_U72                                             |hls_dummy_mul_10s_10s_18_1_1_250                                              |    63|
|348   |    mul_10s_10s_18_1_1_U73                                             |hls_dummy_mul_10s_10s_18_1_1_251                                              |    63|
|349   |    mul_10s_10s_18_1_1_U74                                             |hls_dummy_mul_10s_10s_18_1_1_252                                              |    72|
|350   |    mul_10s_10s_18_1_1_U75                                             |hls_dummy_mul_10s_10s_18_1_1_253                                              |    63|
|351   |    mul_10s_10s_18_1_1_U76                                             |hls_dummy_mul_10s_10s_18_1_1_254                                              |    63|
|352   |    mul_10s_10s_18_1_1_U77                                             |hls_dummy_mul_10s_10s_18_1_1_255                                              |    97|
|353   |    mul_10s_10s_18_1_1_U78                                             |hls_dummy_mul_10s_10s_18_1_1_256                                              |    93|
|354   |    mul_10s_10s_18_1_1_U79                                             |hls_dummy_mul_10s_10s_18_1_1_257                                              |    72|
|355   |    mul_10s_10s_18_1_1_U80                                             |hls_dummy_mul_10s_10s_18_1_1_258                                              |    30|
|356   |    mul_10s_10s_18_1_1_U81                                             |hls_dummy_mul_10s_10s_18_1_1_259                                              |    72|
|357   |    mul_10s_10s_18_1_1_U82                                             |hls_dummy_mul_10s_10s_18_1_1_260                                              |    75|
|358   |    mul_10s_10s_18_1_1_U83                                             |hls_dummy_mul_10s_10s_18_1_1_261                                              |    75|
|359   |    mul_10s_10s_18_1_1_U84                                             |hls_dummy_mul_10s_10s_18_1_1_262                                              |    84|
|360   |    mul_10s_10s_18_1_1_U85                                             |hls_dummy_mul_10s_10s_18_1_1_263                                              |    75|
|361   |    mul_10s_10s_18_1_1_U86                                             |hls_dummy_mul_10s_10s_18_1_1_264                                              |    75|
|362   |    mul_10s_10s_18_1_1_U87                                             |hls_dummy_mul_10s_10s_18_1_1_265                                              |   113|
|363   |    mul_10s_10s_18_1_1_U88                                             |hls_dummy_mul_10s_10s_18_1_1_266                                              |   109|
|364   |    mul_10s_10s_18_1_1_U89                                             |hls_dummy_mul_10s_10s_18_1_1_267                                              |    84|
|365   |    mul_10s_10s_18_1_1_U91                                             |hls_dummy_mul_10s_10s_18_1_1_268                                              |    67|
|366   |    mul_10s_10s_18_1_1_U92                                             |hls_dummy_mul_10s_10s_18_1_1_269                                              |    63|
|367   |    mul_10s_10s_18_1_1_U93                                             |hls_dummy_mul_10s_10s_18_1_1_270                                              |    63|
|368   |    mul_10s_10s_18_1_1_U94                                             |hls_dummy_mul_10s_10s_18_1_1_271                                              |    72|
|369   |    mul_10s_10s_18_1_1_U95                                             |hls_dummy_mul_10s_10s_18_1_1_272                                              |    63|
|370   |    mul_10s_10s_18_1_1_U96                                             |hls_dummy_mul_10s_10s_18_1_1_273                                              |    63|
|371   |    mul_10s_10s_18_1_1_U97                                             |hls_dummy_mul_10s_10s_18_1_1_274                                              |    97|
|372   |    mul_10s_10s_18_1_1_U98                                             |hls_dummy_mul_10s_10s_18_1_1_275                                              |    93|
|373   |    mul_10s_10s_18_1_1_U99                                             |hls_dummy_mul_10s_10s_18_1_1_276                                              |    72|
|374   |    mul_10s_9s_18_1_1_U10                                              |hls_dummy_mul_10s_9s_18_1_1                                                   |     8|
|375   |    mul_10s_9s_18_1_1_U110                                             |hls_dummy_mul_10s_9s_18_1_1_277                                               |     8|
|376   |    mul_10s_9s_18_1_1_U130                                             |hls_dummy_mul_10s_9s_18_1_1_278                                               |     8|
|377   |    mul_10s_9s_18_1_1_U150                                             |hls_dummy_mul_10s_9s_18_1_1_279                                               |     8|
|378   |    mul_10s_9s_18_1_1_U170                                             |hls_dummy_mul_10s_9s_18_1_1_280                                               |     8|
|379   |    mul_10s_9s_18_1_1_U190                                             |hls_dummy_mul_10s_9s_18_1_1_281                                               |     8|
|380   |    mul_10s_9s_18_1_1_U30                                              |hls_dummy_mul_10s_9s_18_1_1_282                                               |     8|
|381   |    mul_10s_9s_18_1_1_U50                                              |hls_dummy_mul_10s_9s_18_1_1_283                                               |     8|
|382   |    mul_10s_9s_18_1_1_U70                                              |hls_dummy_mul_10s_9s_18_1_1_284                                               |     8|
|383   |    mul_10s_9s_18_1_1_U90                                              |hls_dummy_mul_10s_9s_18_1_1_285                                               |     8|
|384   |  sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0   |hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4     |  4416|
|385   |  sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_U0 |hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_2_2_s |  3047|
+------+-----------------------------------------------------------------------+------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:34 ; elapsed = 00:02:31 . Memory (MB): peak = 4831.738 ; gain = 2399.777 ; free physical = 337250 ; free virtual = 397140
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 163 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:34 ; elapsed = 00:02:31 . Memory (MB): peak = 4831.738 ; gain = 2399.777 ; free physical = 337249 ; free virtual = 397139
Synthesis Optimization Complete : Time (s): cpu = 00:02:34 ; elapsed = 00:02:31 . Memory (MB): peak = 4831.746 ; gain = 2399.777 ; free physical = 337249 ; free virtual = 397138
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.66 . Memory (MB): peak = 4831.746 ; gain = 0.000 ; free physical = 337442 ; free virtual = 397320
INFO: [Netlist 29-17] Analyzing 3093 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4887.766 ; gain = 0.000 ; free physical = 337596 ; free virtual = 397491
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1005 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 1004 instances

Synth Design complete | Checksum: 5db2db51
INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:53 ; elapsed = 00:02:46 . Memory (MB): peak = 4887.766 ; gain = 2479.652 ; free physical = 337596 ; free virtual = 397491
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 4246.737; main = 3958.704; forked = 302.938
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5799.105; main = 4887.770; forked = 967.363
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4951.797 ; gain = 64.031 ; free physical = 337592 ; free virtual = 397487

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: be1e251b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4991.375 ; gain = 39.578 ; free physical = 337597 ; free virtual = 397493

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 134 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 65800d51

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4991.375 ; gain = 0.000 ; free physical = 337495 ; free virtual = 397437
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 14 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: cf91b449

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4991.375 ; gain = 0.000 ; free physical = 337537 ; free virtual = 397480
INFO: [Opt 31-389] Phase Constant propagation created 42 cells and removed 141 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 5d21f00e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4991.375 ; gain = 0.000 ; free physical = 337532 ; free virtual = 397475
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 151fc6b66

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4991.375 ; gain = 0.000 ; free physical = 337541 ; free virtual = 397483
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: bb1f457d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4991.375 ; gain = 0.000 ; free physical = 337542 ; free virtual = 397484
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |              14  |                                              0  |
|  Constant propagation         |              42  |             141  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1431fc7b3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4991.375 ; gain = 0.000 ; free physical = 337542 ; free virtual = 397484

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1431fc7b3

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4991.375 ; gain = 0.000 ; free physical = 337338 ; free virtual = 397280

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1431fc7b3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4991.375 ; gain = 0.000 ; free physical = 337338 ; free virtual = 397280

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4991.375 ; gain = 0.000 ; free physical = 337338 ; free virtual = 397280
Ending Netlist Obfuscation Task | Checksum: 1431fc7b3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4991.375 ; gain = 0.000 ; free physical = 337336 ; free virtual = 397278
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 4991.375 ; gain = 103.609 ; free physical = 337335 ; free virtual = 397277
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Mon Jul  7 04:14:36 2025...
