[View]
Entity=testbench_for_processor
Architecture=
TopLevelType=2
[file:.\src\IR_Reg.vhd]
Enabled=1
[file:.\src\Main_Reg.vhd]
Enabled=1
[file:.\src\PC_Reg.vhd]
Enabled=1
[file:.\src\Control_Unit.vhd]
Enabled=1
[file:.\src\MUX21.vhd]
Enabled=1
[file:.\src\MUX42.vhd]
Enabled=1
[file:.\src\ALU.vhd]
Enabled=1
[file:.\src\Processor.vhd]
Enabled=1
[file:.\src\ROM_Memory.vhd]
Enabled=1
[file:.\src\TestBench\alu_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\alu_TB_runtest.do]
Enabled=1
[file:.\src\TestBench\processor_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\processor_TB_runtest.do]
Enabled=1
[file:.\src\WAVES\processor_TB_pins.vhd]
Enabled=1
SYNTHESIS.EXCLUDED=1
[file:.\src\WAVES\processor_TB_declaration.vhd]
Enabled=1
SYNTHESIS.EXCLUDED=1
[file:.\src\WAVES\processor_TB_header]
Enabled=1
SYNTHESIS.EXCLUDED=1
[file:.\..\..\..\..\..\..\Active-HDL\dat\waves\waves_objects.vhd]
Enabled=1
SYNTHESIS.EXCLUDED=1
[file:.\..\..\..\..\..\..\Active-HDL\dat\waves\monitor_utilities.vhd]
Enabled=1
SYNTHESIS.EXCLUDED=1
[file:.\..\..\..\..\..\..\Active-HDL\dat\waves\waves_generator.vhd]
Enabled=1
SYNTHESIS.EXCLUDED=1
[file:.\src\WAVES\processor_TB.vhd]
Enabled=1
LIB=
[file:.\src\WAVES\processor_TB_runtest.do]
Enabled=1
[file:.\src\Control_Unit.vhd]
Enabled=1
