// Seed: 3784569548
module module_0 (
    input uwire   id_0,
    input supply0 id_1,
    input uwire   id_2
);
  wire ['d0 : -1] id_4, id_5, id_6, id_7;
  assign module_2.id_6 = 0;
  logic id_8;
  ;
endmodule
module module_1 (
    input  wire id_0,
    output wire id_1,
    output wor  id_2,
    input  tri0 id_3
);
  assign id_2 = -1;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_3
  );
endmodule
module module_2 (
    inout tri id_0,
    output supply1 id_1,
    input wand id_2
    , id_5 = 1,
    input wand id_3
);
  wire id_6 = id_5;
  assign id_5 = id_6;
  assign id_1 = -1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2
  );
  assign id_6 = 1 - -1;
  assign id_6 = 1'd0;
  assign id_5 = id_0;
  assign id_5 = 1;
endmodule
