v 4
file . "adder_tb.vhdl" "70a3290bef88e89894e8788417ce6e36421857b6" "20240506035858.501":
  entity adder_tb at 3( 101) + 0 on 13;
  architecture behav of adder_tb at 6( 138) + 0 on 14;
file . "adder.vhdl" "712ffae1aae50cc56ee746cd71a26d7037f8b9c7" "20240506035845.906":
  entity adder at 2( 70) + 0 on 11;
  architecture rtl of adder at 8( 285) + 0 on 12;
