# Step-into-RISCV
TA's implementation for the project of Computer Architecture and Intelligent Chip Design (23 Spring)

Lab 1: ALU implementation

Lab 2: IF & ID stage implementation

Lab 3: Single-cycle RISC-V CPU implementation
