// Seed: 2133265742
module module_0 (
    output wire id_0,
    input wand id_1,
    input tri id_2,
    output supply1 id_3,
    output wor id_4,
    output supply1 id_5,
    output supply1 id_6,
    input supply0 id_7,
    input supply1 id_8,
    output wire id_9,
    input tri id_10,
    input tri1 id_11
);
  logic [7:0] id_13;
  id_14(
      .id_0(id_13[""]),
      .id_1(id_3),
      .id_2(1),
      .id_3(id_7),
      .id_4(1),
      .id_5(id_2 - 1'b0),
      .id_6(1 - 1'b0),
      .id_7(id_9),
      .id_8(1),
      .id_9(id_6),
      .id_10(1'h0),
      .id_11(id_1)
  );
endmodule
module module_1 (
    output supply0 id_0,
    output uwire id_1,
    inout tri id_2,
    input wor id_3,
    output supply1 id_4,
    input tri1 id_5,
    output wor id_6,
    input wire id_7,
    output wire id_8,
    input tri1 id_9,
    input wor id_10,
    input uwire id_11,
    output tri0 id_12,
    output tri id_13
);
  module_0(
      id_8, id_10, id_5, id_12, id_8, id_8, id_6, id_5, id_11, id_2, id_10, id_3
  );
  wire id_15;
  generate
    wire id_16;
  endgenerate
endmodule
