================================================================
== Vivado Place & Route Results
================================================================
+ General Information:
    * Date:            Tue Feb 04 17:25:07 EST 2025
    * Version:         2024.2 (Build 5238294 on Nov  8 2024)
    * Project:         fir2
    * Solution:        hls (Vitis Kernel Flow Target)
    * Product family:  zynquplusRFSOC
    * Target device:   xczu48dr-ffvg1517-2-e


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * Place & Route target clock:  5 ns
    * C-Synthesis target clock:    5 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Place & Route Options:
    * config_export -vivado_impl_strategy:  default
    * config_export -vivado_phys_opt:       auto

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== Place & Route Resource Summary
================================================================
LUT:              693
FF:               1270
DSP:              6
BRAM:             0
URAM:             0
SRL:              0


================================================================
== Place & Route Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 5.000       |
| Post-Synthesis | 3.983       |
| Post-Route     | 4.659       |
+----------------+-------------+


================================================================
== Place & Route Resources
================================================================
+------------------------------------------+-----+------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                     | LUT | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+------------------------------------------+-----+------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                     | 693 | 1270 | 6   |      |      |     |        |      |         |          |        |
|   (inst)                                 | 1   | 44   |     |      |      |     |        |      |         |          |        |
|   control_s_axi_U                        | 25  | 28   |     |      |      |     |        |      |         |          |        |
|   grp_fir_Pipeline_read_a_fu_78          | 21  | 331  |     |      |      |     |        |      |         |          |        |
|     (grp_fir_Pipeline_read_a_fu_78)      | 10  | 329  |     |      |      |     |        |      |         |          |        |
|   grp_fir_Pipeline_sample_loop_fu_94     | 531 | 660  | 6   |      |      |     |        |      |         |          |        |
|     (grp_fir_Pipeline_sample_loop_fu_94) | 240 | 658  |     |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_1_1_U12               | 143 |      | 3   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_1_1_U13               | 144 |      | 3   |      |      |     |        |      |         |          |        |
|   regslice_both_a_U                      | 40  | 69   |     |      |      |     |        |      |         |          |        |
|   regslice_both_in_r_U                   | 38  | 69   |     |      |      |     |        |      |         |          |        |
|   regslice_both_out_r_U                  | 38  | 69   |     |      |      |     |        |      |         |          |        |
+------------------------------------------+-----+------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== Place & Route Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.16%  | OK     |
| FD                                                        | 50%       | 0.15%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
| CARRY8                                                    | 25%       | 0.04%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.14%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
| URAM                                                      | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.14%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 7974      | 37     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 1.39   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== Place & Route Timing Paths
================================================================
* Timing was met
+-------+-------+--------------------------------------------------------------------------+------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                                           | ENDPOINT PIN                                         | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                                          |                                                      |              |            |                |          DELAY |        DELAY |
+-------+-------+--------------------------------------------------------------------------+------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 0.341 | grp_fir_Pipeline_sample_loop_fu_94/ap_enable_reg_pp0_iter0_reg_reg_rep/C | grp_fir_Pipeline_sample_loop_fu_94/reg_188_reg[30]/D |           13 |         90 |          4.639 |          2.887 |        1.752 |
| Path2 | 0.353 | grp_fir_Pipeline_sample_loop_fu_94/ap_enable_reg_pp0_iter0_reg_reg_rep/C | grp_fir_Pipeline_sample_loop_fu_94/reg_188_reg[25]/D |           13 |         90 |          4.627 |          2.860 |        1.767 |
| Path3 | 0.360 | grp_fir_Pipeline_sample_loop_fu_94/ap_enable_reg_pp0_iter0_reg_reg_rep/C | grp_fir_Pipeline_sample_loop_fu_94/reg_188_reg[28]/D |           13 |         90 |          4.620 |          2.870 |        1.750 |
| Path4 | 0.364 | grp_fir_Pipeline_sample_loop_fu_94/ap_enable_reg_pp0_iter0_reg_reg_rep/C | grp_fir_Pipeline_sample_loop_fu_94/reg_188_reg[27]/D |           13 |         90 |          4.616 |          2.866 |        1.750 |
| Path5 | 0.412 | grp_fir_Pipeline_sample_loop_fu_94/ap_enable_reg_pp0_iter0_reg_reg_rep/C | grp_fir_Pipeline_sample_loop_fu_94/reg_188_reg[29]/D |           13 |         90 |          4.568 |          2.900 |        1.668 |
+-------+-------+--------------------------------------------------------------------------+------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +-----------------------------------------------------------------------------------------------+------------------------+
    | Path1 Cells                                                                                   | Primitive Type         |
    +-----------------------------------------------------------------------------------------------+------------------------+
    | grp_fir_Pipeline_sample_loop_fu_94/ap_enable_reg_pp0_iter0_reg_reg_rep                        | REGISTER.SDR.FDRE      |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product_i_61__0                 | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product_i_28__0                 | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__1/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__1/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188[23]_i_7                     | CLB.LUT.LUT2           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188_reg[23]_i_1                 | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188_reg[31]_i_2                 | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_94/reg_188_reg[30]                                            | REGISTER.SDR.FDRE      |
    | grp_fir_Pipeline_sample_loop_fu_94/ap_enable_reg_pp0_iter0_reg_reg_rep                        | REGISTER.SDR.FDRE      |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product_i_61__0                 | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product_i_28__0                 | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__1/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__1/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188[23]_i_7                     | CLB.LUT.LUT2           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188_reg[23]_i_1                 | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188_reg[31]_i_2                 | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_94/reg_188_reg[25]                                            | REGISTER.SDR.FDRE      |
    | grp_fir_Pipeline_sample_loop_fu_94/ap_enable_reg_pp0_iter0_reg_reg_rep                        | REGISTER.SDR.FDRE      |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product_i_61__0                 | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product_i_28__0                 | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__1/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__1/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188[23]_i_7                     | CLB.LUT.LUT2           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188_reg[23]_i_1                 | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188_reg[31]_i_2                 | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_94/reg_188_reg[28]                                            | REGISTER.SDR.FDRE      |
    | grp_fir_Pipeline_sample_loop_fu_94/ap_enable_reg_pp0_iter0_reg_reg_rep                        | REGISTER.SDR.FDRE      |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product_i_61__0                 | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product_i_28__0                 | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__1/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__1/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188[23]_i_7                     | CLB.LUT.LUT2           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188_reg[23]_i_1                 | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188_reg[31]_i_2                 | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_94/reg_188_reg[27]                                            | REGISTER.SDR.FDRE      |
    | grp_fir_Pipeline_sample_loop_fu_94/ap_enable_reg_pp0_iter0_reg_reg_rep                        | REGISTER.SDR.FDRE      |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product_i_61__0                 | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product_i_28__0                 | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__1/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__1/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188[23]_i_7                     | CLB.LUT.LUT2           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188_reg[23]_i_1                 | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188_reg[31]_i_2                 | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_94/reg_188_reg[29]                                            | REGISTER.SDR.FDRE      |
    +-----------------------------------------------------------------------------------------------+------------------------+

    +-----------------------------------------------------------------------------------------------+------------------------+
    | Path2 Cells                                                                                   | Primitive Type         |
    +-----------------------------------------------------------------------------------------------+------------------------+
    | grp_fir_Pipeline_sample_loop_fu_94/ap_enable_reg_pp0_iter0_reg_reg_rep                        | REGISTER.SDR.FDRE      |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product_i_61__0                 | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product_i_28__0                 | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__1/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__1/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188[23]_i_7                     | CLB.LUT.LUT2           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188_reg[23]_i_1                 | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188_reg[31]_i_2                 | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_94/reg_188_reg[30]                                            | REGISTER.SDR.FDRE      |
    | grp_fir_Pipeline_sample_loop_fu_94/ap_enable_reg_pp0_iter0_reg_reg_rep                        | REGISTER.SDR.FDRE      |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product_i_61__0                 | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product_i_28__0                 | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__1/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__1/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188[23]_i_7                     | CLB.LUT.LUT2           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188_reg[23]_i_1                 | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188_reg[31]_i_2                 | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_94/reg_188_reg[25]                                            | REGISTER.SDR.FDRE      |
    | grp_fir_Pipeline_sample_loop_fu_94/ap_enable_reg_pp0_iter0_reg_reg_rep                        | REGISTER.SDR.FDRE      |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product_i_61__0                 | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product_i_28__0                 | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__1/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__1/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188[23]_i_7                     | CLB.LUT.LUT2           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188_reg[23]_i_1                 | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188_reg[31]_i_2                 | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_94/reg_188_reg[28]                                            | REGISTER.SDR.FDRE      |
    | grp_fir_Pipeline_sample_loop_fu_94/ap_enable_reg_pp0_iter0_reg_reg_rep                        | REGISTER.SDR.FDRE      |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product_i_61__0                 | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product_i_28__0                 | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__1/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__1/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188[23]_i_7                     | CLB.LUT.LUT2           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188_reg[23]_i_1                 | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188_reg[31]_i_2                 | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_94/reg_188_reg[27]                                            | REGISTER.SDR.FDRE      |
    | grp_fir_Pipeline_sample_loop_fu_94/ap_enable_reg_pp0_iter0_reg_reg_rep                        | REGISTER.SDR.FDRE      |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product_i_61__0                 | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product_i_28__0                 | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__1/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__1/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188[23]_i_7                     | CLB.LUT.LUT2           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188_reg[23]_i_1                 | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188_reg[31]_i_2                 | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_94/reg_188_reg[29]                                            | REGISTER.SDR.FDRE      |
    +-----------------------------------------------------------------------------------------------+------------------------+

    +-----------------------------------------------------------------------------------------------+------------------------+
    | Path3 Cells                                                                                   | Primitive Type         |
    +-----------------------------------------------------------------------------------------------+------------------------+
    | grp_fir_Pipeline_sample_loop_fu_94/ap_enable_reg_pp0_iter0_reg_reg_rep                        | REGISTER.SDR.FDRE      |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product_i_61__0                 | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product_i_28__0                 | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__1/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__1/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188[23]_i_7                     | CLB.LUT.LUT2           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188_reg[23]_i_1                 | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188_reg[31]_i_2                 | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_94/reg_188_reg[30]                                            | REGISTER.SDR.FDRE      |
    | grp_fir_Pipeline_sample_loop_fu_94/ap_enable_reg_pp0_iter0_reg_reg_rep                        | REGISTER.SDR.FDRE      |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product_i_61__0                 | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product_i_28__0                 | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__1/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__1/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188[23]_i_7                     | CLB.LUT.LUT2           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188_reg[23]_i_1                 | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188_reg[31]_i_2                 | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_94/reg_188_reg[25]                                            | REGISTER.SDR.FDRE      |
    | grp_fir_Pipeline_sample_loop_fu_94/ap_enable_reg_pp0_iter0_reg_reg_rep                        | REGISTER.SDR.FDRE      |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product_i_61__0                 | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product_i_28__0                 | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__1/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__1/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188[23]_i_7                     | CLB.LUT.LUT2           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188_reg[23]_i_1                 | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188_reg[31]_i_2                 | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_94/reg_188_reg[28]                                            | REGISTER.SDR.FDRE      |
    | grp_fir_Pipeline_sample_loop_fu_94/ap_enable_reg_pp0_iter0_reg_reg_rep                        | REGISTER.SDR.FDRE      |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product_i_61__0                 | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product_i_28__0                 | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__1/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__1/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188[23]_i_7                     | CLB.LUT.LUT2           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188_reg[23]_i_1                 | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188_reg[31]_i_2                 | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_94/reg_188_reg[27]                                            | REGISTER.SDR.FDRE      |
    | grp_fir_Pipeline_sample_loop_fu_94/ap_enable_reg_pp0_iter0_reg_reg_rep                        | REGISTER.SDR.FDRE      |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product_i_61__0                 | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product_i_28__0                 | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__1/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__1/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188[23]_i_7                     | CLB.LUT.LUT2           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188_reg[23]_i_1                 | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188_reg[31]_i_2                 | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_94/reg_188_reg[29]                                            | REGISTER.SDR.FDRE      |
    +-----------------------------------------------------------------------------------------------+------------------------+

    +-----------------------------------------------------------------------------------------------+------------------------+
    | Path4 Cells                                                                                   | Primitive Type         |
    +-----------------------------------------------------------------------------------------------+------------------------+
    | grp_fir_Pipeline_sample_loop_fu_94/ap_enable_reg_pp0_iter0_reg_reg_rep                        | REGISTER.SDR.FDRE      |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product_i_61__0                 | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product_i_28__0                 | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__1/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__1/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188[23]_i_7                     | CLB.LUT.LUT2           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188_reg[23]_i_1                 | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188_reg[31]_i_2                 | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_94/reg_188_reg[30]                                            | REGISTER.SDR.FDRE      |
    | grp_fir_Pipeline_sample_loop_fu_94/ap_enable_reg_pp0_iter0_reg_reg_rep                        | REGISTER.SDR.FDRE      |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product_i_61__0                 | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product_i_28__0                 | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__1/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__1/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188[23]_i_7                     | CLB.LUT.LUT2           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188_reg[23]_i_1                 | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188_reg[31]_i_2                 | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_94/reg_188_reg[25]                                            | REGISTER.SDR.FDRE      |
    | grp_fir_Pipeline_sample_loop_fu_94/ap_enable_reg_pp0_iter0_reg_reg_rep                        | REGISTER.SDR.FDRE      |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product_i_61__0                 | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product_i_28__0                 | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__1/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__1/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188[23]_i_7                     | CLB.LUT.LUT2           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188_reg[23]_i_1                 | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188_reg[31]_i_2                 | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_94/reg_188_reg[28]                                            | REGISTER.SDR.FDRE      |
    | grp_fir_Pipeline_sample_loop_fu_94/ap_enable_reg_pp0_iter0_reg_reg_rep                        | REGISTER.SDR.FDRE      |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product_i_61__0                 | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product_i_28__0                 | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__1/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__1/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188[23]_i_7                     | CLB.LUT.LUT2           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188_reg[23]_i_1                 | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188_reg[31]_i_2                 | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_94/reg_188_reg[27]                                            | REGISTER.SDR.FDRE      |
    | grp_fir_Pipeline_sample_loop_fu_94/ap_enable_reg_pp0_iter0_reg_reg_rep                        | REGISTER.SDR.FDRE      |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product_i_61__0                 | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product_i_28__0                 | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__1/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__1/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188[23]_i_7                     | CLB.LUT.LUT2           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188_reg[23]_i_1                 | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188_reg[31]_i_2                 | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_94/reg_188_reg[29]                                            | REGISTER.SDR.FDRE      |
    +-----------------------------------------------------------------------------------------------+------------------------+

    +-----------------------------------------------------------------------------------------------+------------------------+
    | Path5 Cells                                                                                   | Primitive Type         |
    +-----------------------------------------------------------------------------------------------+------------------------+
    | grp_fir_Pipeline_sample_loop_fu_94/ap_enable_reg_pp0_iter0_reg_reg_rep                        | REGISTER.SDR.FDRE      |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product_i_61__0                 | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product_i_28__0                 | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__1/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__1/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188[23]_i_7                     | CLB.LUT.LUT2           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188_reg[23]_i_1                 | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188_reg[31]_i_2                 | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_94/reg_188_reg[30]                                            | REGISTER.SDR.FDRE      |
    | grp_fir_Pipeline_sample_loop_fu_94/ap_enable_reg_pp0_iter0_reg_reg_rep                        | REGISTER.SDR.FDRE      |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product_i_61__0                 | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product_i_28__0                 | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__1/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__1/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188[23]_i_7                     | CLB.LUT.LUT2           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188_reg[23]_i_1                 | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188_reg[31]_i_2                 | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_94/reg_188_reg[25]                                            | REGISTER.SDR.FDRE      |
    | grp_fir_Pipeline_sample_loop_fu_94/ap_enable_reg_pp0_iter0_reg_reg_rep                        | REGISTER.SDR.FDRE      |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product_i_61__0                 | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product_i_28__0                 | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__1/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__1/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188[23]_i_7                     | CLB.LUT.LUT2           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188_reg[23]_i_1                 | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188_reg[31]_i_2                 | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_94/reg_188_reg[28]                                            | REGISTER.SDR.FDRE      |
    | grp_fir_Pipeline_sample_loop_fu_94/ap_enable_reg_pp0_iter0_reg_reg_rep                        | REGISTER.SDR.FDRE      |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product_i_61__0                 | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product_i_28__0                 | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__1/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__1/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188[23]_i_7                     | CLB.LUT.LUT2           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188_reg[23]_i_1                 | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188_reg[31]_i_2                 | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_94/reg_188_reg[27]                                            | REGISTER.SDR.FDRE      |
    | grp_fir_Pipeline_sample_loop_fu_94/ap_enable_reg_pp0_iter0_reg_reg_rep                        | REGISTER.SDR.FDRE      |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product_i_61__0                 | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product_i_28__0                 | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__1/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/tmp_product__1/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188[23]_i_7                     | CLB.LUT.LUT2           |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188_reg[23]_i_1                 | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_94/mul_32s_32s_32_1_1_U13/reg_188_reg[31]_i_2                 | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_94/reg_188_reg[29]                                            | REGISTER.SDR.FDRE      |
    +-----------------------------------------------------------------------------------------------+------------------------+


================================================================
== Place & Route Vivado Reports
================================================================
+--------------------------+-------------------------------------------------------------+
| Report Type              | Report Location                                             |
+--------------------------+-------------------------------------------------------------+
| design_analysis          | impl/verilog/report/fir_design_analysis_routed.rpt          |
| failfast                 | impl/verilog/report/fir_failfast_routed.rpt                 |
| power                    | impl/verilog/report/fir_power_routed.rpt                    |
| status                   | impl/verilog/report/fir_status_routed.rpt                   |
| timing                   | impl/verilog/report/fir_timing_routed.rpt                   |
| timing_paths             | impl/verilog/report/fir_timing_paths_routed.rpt             |
| utilization              | impl/verilog/report/fir_utilization_routed.rpt              |
| utilization_hierarchical | impl/verilog/report/fir_utilization_hierarchical_routed.rpt |
+--------------------------+-------------------------------------------------------------+


