// Seed: 3215269742
module module_0 (
    input uwire id_0,
    input wire id_1,
    input wor id_2,
    input tri id_3,
    output logic id_4,
    input wire id_5,
    input uwire id_6,
    input uwire id_7,
    input wor id_8,
    input wor id_9,
    input uwire id_10,
    input tri0 id_11,
    output wor id_12,
    output wire id_13,
    input uwire id_14,
    output tri0 id_15,
    output supply1 id_16,
    output supply0 id_17,
    output uwire id_18,
    input wand id_19,
    input supply1 id_20,
    input tri0 id_21,
    output wire id_22,
    input tri id_23,
    input tri0 id_24,
    input tri id_25,
    input wor id_26,
    output supply1 id_27,
    input tri id_28,
    input wand id_29,
    output wor id_30,
    input tri id_31,
    output wand void id_32,
    input logic id_33,
    input wand id_34,
    input uwire id_35
);
  reg id_37;
  task id_38;
    reg id_39;
    id_4 <= id_33;
    assume (id_6) $display(id_10, id_10.id_6, (id_38), id_5, 1 / 1);
  endtask
  always_comb id_37 <= id_39;
endmodule
module module_1 (
    output tri   id_0
    , id_11,
    output uwire id_1,
    output uwire id_2,
    input  wire  id_3,
    output logic id_4,
    output uwire id_5,
    input  wire  id_6,
    inout  wand  id_7,
    output wand  id_8,
    input  logic id_9
);
  if (1)
    id_12 :
    assert property (@(posedge 1'b0 !== id_6) 'b0) id_4 <= id_9;
    else assign id_8 = 1 < id_9("");
  module_0(
      id_7,
      id_3,
      id_3,
      id_6,
      id_4,
      id_7,
      id_3,
      id_7,
      id_6,
      id_7,
      id_3,
      id_6,
      id_5,
      id_7,
      id_3,
      id_0,
      id_5,
      id_8,
      id_8,
      id_3,
      id_6,
      id_7,
      id_2,
      id_6,
      id_7,
      id_6,
      id_7,
      id_7,
      id_3,
      id_7,
      id_8,
      id_6,
      id_8,
      id_9,
      id_6,
      id_6
  );
endmodule
