

================================================================
== Vivado HLS Report for 'transpose_last_two_d'
================================================================
* Date:           Thu Nov 28 18:17:12 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.508 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4721|     4721| 47.210 us | 47.210 us |  4721|  4721|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- TRANSPOSE_LAST_TWO_DIMS_LOOP_1     |     4720|     4720|       590|          -|          -|     8|    no    |
        | + TRANSPOSE_LAST_TWO_DIMS_LOOP_2    |      588|      588|        98|          -|          -|     6|    no    |
        |  ++ TRANSPOSE_LAST_TWO_DIMS_LOOP_3  |       96|       96|         2|          -|          -|    48|    no    |
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    186|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     60|    -|
|Register         |        -|      -|      72|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      72|    246|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln203_1_fu_273_p2  |     +    |      0|  0|  17|          13|          13|
    |add_ln203_2_fu_283_p2  |     +    |      0|  0|  12|          12|          12|
    |add_ln203_3_fu_314_p2  |     +    |      0|  0|  13|          13|          13|
    |add_ln203_fu_222_p2    |     +    |      0|  0|  15|           9|           9|
    |i_fu_128_p2            |     +    |      0|  0|  13|           4|           1|
    |j_fu_208_p2            |     +    |      0|  0|  12|           3|           1|
    |k_fu_259_p2            |     +    |      0|  0|  15|           6|           1|
    |sub_ln203_1_fu_192_p2  |     -    |      0|  0|  13|          11|          11|
    |sub_ln203_2_fu_247_p2  |     -    |      0|  0|  17|          13|          13|
    |sub_ln203_3_fu_308_p2  |     -    |      0|  0|  13|          13|          13|
    |sub_ln203_fu_158_p2    |     -    |      0|  0|  15|           8|           8|
    |icmp_ln250_fu_122_p2   |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln251_fu_202_p2   |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln252_fu_253_p2   |   icmp   |      0|  0|  11|           6|           6|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 186|         118|         109|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  33|          6|    1|          6|
    |i_0_reg_89   |   9|          2|    4|          8|
    |j_0_reg_100  |   9|          2|    3|          6|
    |k_0_reg_111  |   9|          2|    6|         12|
    +-------------+----+-----------+-----+-----------+
    |Total        |  60|         12|   14|         32|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |add_ln203_3_reg_372   |  13|   0|   13|          0|
    |ap_CS_fsm             |   5|   0|    5|          0|
    |i_0_reg_89            |   4|   0|    4|          0|
    |i_reg_326             |   4|   0|    4|          0|
    |j_0_reg_100           |   3|   0|    3|          0|
    |j_reg_344             |   3|   0|    3|          0|
    |k_0_reg_111           |   6|   0|    6|          0|
    |k_reg_362             |   6|   0|    6|          0|
    |sext_ln203_1_reg_336  |   8|   0|   12|          4|
    |sext_ln203_reg_331    |   8|   0|    9|          1|
    |sub_ln203_2_reg_354   |   9|   0|   13|          4|
    |zext_ln203_4_reg_349  |   3|   0|   13|         10|
    +----------------------+----+----+-----+-----------+
    |Total                 |  72|   0|   91|         19|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | transpose_last_two_d | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | transpose_last_two_d | return value |
|ap_start           |  in |    1| ap_ctrl_hs | transpose_last_two_d | return value |
|ap_done            | out |    1| ap_ctrl_hs | transpose_last_two_d | return value |
|ap_idle            | out |    1| ap_ctrl_hs | transpose_last_two_d | return value |
|ap_ready           | out |    1| ap_ctrl_hs | transpose_last_two_d | return value |
|input_V_address0   | out |   12|  ap_memory |        input_V       |     array    |
|input_V_ce0        | out |    1|  ap_memory |        input_V       |     array    |
|input_V_q0         |  in |   40|  ap_memory |        input_V       |     array    |
|output_V_address0  | out |   12|  ap_memory |       output_V       |     array    |
|output_V_ce0       | out |    1|  ap_memory |       output_V       |     array    |
|output_V_we0       | out |    1|  ap_memory |       output_V       |     array    |
|output_V_d0        | out |   40|  ap_memory |       output_V       |     array    |
+-------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %1" [./layer.h:250]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %0 ], [ %i, %TRANSPOSE_LAST_TWO_DIMS_LOOP_1_end ]"   --->   Operation 7 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (1.30ns)   --->   "%icmp_ln250 = icmp eq i4 %i_0, -8" [./layer.h:250]   --->   Operation 8 'icmp' 'icmp_ln250' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 9 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [./layer.h:250]   --->   Operation 10 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %icmp_ln250, label %5, label %TRANSPOSE_LAST_TWO_DIMS_LOOP_1_begin" [./layer.h:250]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @p_str1817) nounwind" [./layer.h:251]   --->   Operation 12 'specloopname' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([31 x i8]* @p_str1817)" [./layer.h:251]   --->   Operation 13 'specregionbegin' 'tmp' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_2 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_0, i3 0)" [./layer.h:253]   --->   Operation 14 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i7 %tmp_2 to i8" [./layer.h:253]   --->   Operation 15 'zext' 'zext_ln203' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_3 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %i_0, i1 false)" [./layer.h:253]   --->   Operation 16 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln203_1 = zext i5 %tmp_3 to i8" [./layer.h:253]   --->   Operation 17 'zext' 'zext_ln203_1' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.87ns)   --->   "%sub_ln203 = sub i8 %zext_ln203, %zext_ln203_1" [./layer.h:253]   --->   Operation 18 'sub' 'sub_ln203' <Predicate = (!icmp_ln250)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i8 %sub_ln203 to i9" [./layer.h:253]   --->   Operation 19 'sext' 'sext_ln203' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_4 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %i_0, i6 0)" [./layer.h:253]   --->   Operation 20 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln203_2 = zext i10 %tmp_4 to i11" [./layer.h:253]   --->   Operation 21 'zext' 'zext_ln203_2' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %i_0, i4 0)" [./layer.h:253]   --->   Operation 22 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln203_3 = zext i8 %tmp_5 to i11" [./layer.h:253]   --->   Operation 23 'zext' 'zext_ln203_3' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.73ns)   --->   "%sub_ln203_1 = sub i11 %zext_ln203_2, %zext_ln203_3" [./layer.h:253]   --->   Operation 24 'sub' 'sub_ln203_1' <Predicate = (!icmp_ln250)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln203_1 = sext i11 %sub_ln203_1 to i12" [./layer.h:253]   --->   Operation 25 'sext' 'sext_ln203_1' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.76ns)   --->   "br label %2" [./layer.h:251]   --->   Operation 26 'br' <Predicate = (!icmp_ln250)> <Delay = 1.76>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "ret void" [./layer.h:254]   --->   Operation 27 'ret' <Predicate = (icmp_ln250)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.59>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ 0, %TRANSPOSE_LAST_TWO_DIMS_LOOP_1_begin ], [ %j, %TRANSPOSE_LAST_TWO_DIMS_LOOP_2_end ]"   --->   Operation 28 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.13ns)   --->   "%icmp_ln251 = icmp eq i3 %j_0, -2" [./layer.h:251]   --->   Operation 29 'icmp' 'icmp_ln251' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 30 'speclooptripcount' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.65ns)   --->   "%j = add i3 %j_0, 1" [./layer.h:251]   --->   Operation 31 'add' 'j' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln251, label %TRANSPOSE_LAST_TWO_DIMS_LOOP_1_end, label %TRANSPOSE_LAST_TWO_DIMS_LOOP_2_begin" [./layer.h:251]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @p_str1818) nounwind" [./layer.h:252]   --->   Operation 33 'specloopname' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([31 x i8]* @p_str1818)" [./layer.h:252]   --->   Operation 34 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln203_4 = zext i3 %j_0 to i13" [./layer.h:253]   --->   Operation 35 'zext' 'zext_ln203_4' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln203_5 = zext i3 %j_0 to i9" [./layer.h:253]   --->   Operation 36 'zext' 'zext_ln203_5' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.91ns)   --->   "%add_ln203 = add i9 %zext_ln203_5, %sext_ln203" [./layer.h:253]   --->   Operation 37 'add' 'add_ln203' <Predicate = (!icmp_ln251)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i9 %add_ln203 to i7" [./layer.h:253]   --->   Operation 38 'trunc' 'trunc_ln203' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %trunc_ln203, i6 0)" [./layer.h:253]   --->   Operation 39 'bitconcatenate' 'p_shl4_cast' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%p_shl5_cast = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %add_ln203, i4 0)" [./layer.h:253]   --->   Operation 40 'bitconcatenate' 'p_shl5_cast' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.67ns)   --->   "%sub_ln203_2 = sub i13 %p_shl4_cast, %p_shl5_cast" [./layer.h:253]   --->   Operation 41 'sub' 'sub_ln203_2' <Predicate = (!icmp_ln251)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (1.76ns)   --->   "br label %3" [./layer.h:252]   --->   Operation 42 'br' <Predicate = (!icmp_ln251)> <Delay = 1.76>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecRegionEnd([31 x i8]* @p_str1817, i32 %tmp)" [./layer.h:253]   --->   Operation 43 'specregionend' 'empty_78' <Predicate = (icmp_ln251)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "br label %1" [./layer.h:250]   --->   Operation 44 'br' <Predicate = (icmp_ln251)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.45>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%k_0 = phi i6 [ 0, %TRANSPOSE_LAST_TWO_DIMS_LOOP_2_begin ], [ %k, %4 ]"   --->   Operation 45 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.42ns)   --->   "%icmp_ln252 = icmp eq i6 %k_0, -16" [./layer.h:252]   --->   Operation 46 'icmp' 'icmp_ln252' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)"   --->   Operation 47 'speclooptripcount' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.82ns)   --->   "%k = add i6 %k_0, 1" [./layer.h:252]   --->   Operation 48 'add' 'k' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %icmp_ln252, label %TRANSPOSE_LAST_TWO_DIMS_LOOP_2_end, label %4" [./layer.h:252]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln203_6 = zext i6 %k_0 to i12" [./layer.h:253]   --->   Operation 50 'zext' 'zext_ln203_6' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln203_7 = zext i6 %k_0 to i13" [./layer.h:253]   --->   Operation 51 'zext' 'zext_ln203_7' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.67ns)   --->   "%add_ln203_1 = add i13 %zext_ln203_7, %sub_ln203_2" [./layer.h:253]   --->   Operation 52 'add' 'add_ln203_1' <Predicate = (!icmp_ln252)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln203_8 = zext i13 %add_ln203_1 to i64" [./layer.h:253]   --->   Operation 53 'zext' 'zext_ln203_8' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%input_V_addr = getelementptr [2304 x i40]* %input_V, i64 0, i64 %zext_ln203_8" [./layer.h:253]   --->   Operation 54 'getelementptr' 'input_V_addr' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.63ns)   --->   "%add_ln203_2 = add i12 %zext_ln203_6, %sext_ln203_1" [./layer.h:253]   --->   Operation 55 'add' 'add_ln203_2' <Predicate = (!icmp_ln252)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln203_1 = trunc i12 %add_ln203_2 to i10" [./layer.h:253]   --->   Operation 56 'trunc' 'trunc_ln203_1' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%p_shl6_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %trunc_ln203_1, i3 0)" [./layer.h:253]   --->   Operation 57 'bitconcatenate' 'p_shl6_cast' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%p_shl7_cast = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %add_ln203_2, i1 false)" [./layer.h:253]   --->   Operation 58 'bitconcatenate' 'p_shl7_cast' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln203_3 = sub i13 %p_shl6_cast, %p_shl7_cast" [./layer.h:253]   --->   Operation 59 'sub' 'sub_ln203_3' <Predicate = (!icmp_ln252)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 60 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln203_3 = add i13 %zext_ln203_4, %sub_ln203_3" [./layer.h:253]   --->   Operation 60 'add' 'add_ln203_3' <Predicate = (!icmp_ln252)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 61 [2/2] (3.25ns)   --->   "%input_V_load = load i40* %input_V_addr, align 8" [./layer.h:253]   --->   Operation 61 'load' 'input_V_load' <Predicate = (!icmp_ln252)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecRegionEnd([31 x i8]* @p_str1818, i32 %tmp_1)" [./layer.h:253]   --->   Operation 62 'specregionend' 'empty_77' <Predicate = (icmp_ln252)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "br label %2" [./layer.h:251]   --->   Operation 63 'br' <Predicate = (icmp_ln252)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.50>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @p_str1819) nounwind" [./layer.h:253]   --->   Operation 64 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln203_9 = zext i13 %add_ln203_3 to i64" [./layer.h:253]   --->   Operation 65 'zext' 'zext_ln203_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%output_V_addr = getelementptr [2304 x i40]* %output_V, i64 0, i64 %zext_ln203_9" [./layer.h:253]   --->   Operation 66 'getelementptr' 'output_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/2] (3.25ns)   --->   "%input_V_load = load i40* %input_V_addr, align 8" [./layer.h:253]   --->   Operation 67 'load' 'input_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_5 : Operation 68 [1/1] (3.25ns)   --->   "store i40 %input_V_load, i40* %output_V_addr, align 8" [./layer.h:253]   --->   Operation 68 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "br label %3" [./layer.h:252]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln250           (br               ) [ 011111]
i_0                (phi              ) [ 001000]
icmp_ln250         (icmp             ) [ 001111]
empty              (speclooptripcount) [ 000000]
i                  (add              ) [ 011111]
br_ln250           (br               ) [ 000000]
specloopname_ln251 (specloopname     ) [ 000000]
tmp                (specregionbegin  ) [ 000111]
tmp_2              (bitconcatenate   ) [ 000000]
zext_ln203         (zext             ) [ 000000]
tmp_3              (bitconcatenate   ) [ 000000]
zext_ln203_1       (zext             ) [ 000000]
sub_ln203          (sub              ) [ 000000]
sext_ln203         (sext             ) [ 000111]
tmp_4              (bitconcatenate   ) [ 000000]
zext_ln203_2       (zext             ) [ 000000]
tmp_5              (bitconcatenate   ) [ 000000]
zext_ln203_3       (zext             ) [ 000000]
sub_ln203_1        (sub              ) [ 000000]
sext_ln203_1       (sext             ) [ 000111]
br_ln251           (br               ) [ 001111]
ret_ln254          (ret              ) [ 000000]
j_0                (phi              ) [ 000100]
icmp_ln251         (icmp             ) [ 001111]
empty_75           (speclooptripcount) [ 000000]
j                  (add              ) [ 001111]
br_ln251           (br               ) [ 000000]
specloopname_ln252 (specloopname     ) [ 000000]
tmp_1              (specregionbegin  ) [ 000011]
zext_ln203_4       (zext             ) [ 000011]
zext_ln203_5       (zext             ) [ 000000]
add_ln203          (add              ) [ 000000]
trunc_ln203        (trunc            ) [ 000000]
p_shl4_cast        (bitconcatenate   ) [ 000000]
p_shl5_cast        (bitconcatenate   ) [ 000000]
sub_ln203_2        (sub              ) [ 000011]
br_ln252           (br               ) [ 001111]
empty_78           (specregionend    ) [ 000000]
br_ln250           (br               ) [ 011111]
k_0                (phi              ) [ 000010]
icmp_ln252         (icmp             ) [ 001111]
empty_76           (speclooptripcount) [ 000000]
k                  (add              ) [ 001111]
br_ln252           (br               ) [ 000000]
zext_ln203_6       (zext             ) [ 000000]
zext_ln203_7       (zext             ) [ 000000]
add_ln203_1        (add              ) [ 000000]
zext_ln203_8       (zext             ) [ 000000]
input_V_addr       (getelementptr    ) [ 000001]
add_ln203_2        (add              ) [ 000000]
trunc_ln203_1      (trunc            ) [ 000000]
p_shl6_cast        (bitconcatenate   ) [ 000000]
p_shl7_cast        (bitconcatenate   ) [ 000000]
sub_ln203_3        (sub              ) [ 000000]
add_ln203_3        (add              ) [ 000001]
empty_77           (specregionend    ) [ 000000]
br_ln251           (br               ) [ 001111]
specloopname_ln253 (specloopname     ) [ 000000]
zext_ln203_9       (zext             ) [ 000000]
output_V_addr      (getelementptr    ) [ 000000]
input_V_load       (load             ) [ 000000]
store_ln253        (store            ) [ 000000]
br_ln252           (br               ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1817"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1818"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i7.i6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i9.i4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i12.i1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1819"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="input_V_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="40" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="13" slack="0"/>
<pin id="66" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_V_addr/4 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="12" slack="0"/>
<pin id="71" dir="0" index="1" bw="40" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_V_load/4 "/>
</bind>
</comp>

<comp id="75" class="1004" name="output_V_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="40" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="13" slack="0"/>
<pin id="79" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr/5 "/>
</bind>
</comp>

<comp id="82" class="1004" name="store_ln253_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="12" slack="0"/>
<pin id="84" dir="0" index="1" bw="40" slack="0"/>
<pin id="85" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln253/5 "/>
</bind>
</comp>

<comp id="89" class="1005" name="i_0_reg_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="4" slack="1"/>
<pin id="91" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="93" class="1004" name="i_0_phi_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="1"/>
<pin id="95" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="4" slack="0"/>
<pin id="97" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="100" class="1005" name="j_0_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="3" slack="1"/>
<pin id="102" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="104" class="1004" name="j_0_phi_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="1"/>
<pin id="106" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="3" slack="0"/>
<pin id="108" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="111" class="1005" name="k_0_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="6" slack="1"/>
<pin id="113" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="115" class="1004" name="k_0_phi_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="1"/>
<pin id="117" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="6" slack="0"/>
<pin id="119" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/4 "/>
</bind>
</comp>

<comp id="122" class="1004" name="icmp_ln250_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="4" slack="0"/>
<pin id="124" dir="0" index="1" bw="4" slack="0"/>
<pin id="125" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln250/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="i_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="4" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_2_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="7" slack="0"/>
<pin id="136" dir="0" index="1" bw="4" slack="0"/>
<pin id="137" dir="0" index="2" bw="1" slack="0"/>
<pin id="138" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="zext_ln203_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="7" slack="0"/>
<pin id="144" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_3_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="5" slack="0"/>
<pin id="148" dir="0" index="1" bw="4" slack="0"/>
<pin id="149" dir="0" index="2" bw="1" slack="0"/>
<pin id="150" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="zext_ln203_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="5" slack="0"/>
<pin id="156" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_1/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="sub_ln203_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="7" slack="0"/>
<pin id="160" dir="0" index="1" bw="5" slack="0"/>
<pin id="161" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="sext_ln203_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_4_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="10" slack="0"/>
<pin id="170" dir="0" index="1" bw="4" slack="0"/>
<pin id="171" dir="0" index="2" bw="1" slack="0"/>
<pin id="172" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="zext_ln203_2_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="10" slack="0"/>
<pin id="178" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_2/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_5_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="4" slack="0"/>
<pin id="183" dir="0" index="2" bw="1" slack="0"/>
<pin id="184" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="zext_ln203_3_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_3/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="sub_ln203_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="10" slack="0"/>
<pin id="194" dir="0" index="1" bw="8" slack="0"/>
<pin id="195" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203_1/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="sext_ln203_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="11" slack="0"/>
<pin id="200" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203_1/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="icmp_ln251_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="3" slack="0"/>
<pin id="204" dir="0" index="1" bw="3" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln251/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="j_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="3" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="zext_ln203_4_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="3" slack="0"/>
<pin id="216" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_4/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="zext_ln203_5_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="3" slack="0"/>
<pin id="220" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_5/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="add_ln203_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="3" slack="0"/>
<pin id="224" dir="0" index="1" bw="8" slack="1"/>
<pin id="225" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="trunc_ln203_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="9" slack="0"/>
<pin id="229" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln203/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="p_shl4_cast_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="13" slack="0"/>
<pin id="233" dir="0" index="1" bw="7" slack="0"/>
<pin id="234" dir="0" index="2" bw="1" slack="0"/>
<pin id="235" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_cast/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="p_shl5_cast_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="13" slack="0"/>
<pin id="241" dir="0" index="1" bw="9" slack="0"/>
<pin id="242" dir="0" index="2" bw="1" slack="0"/>
<pin id="243" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_cast/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="sub_ln203_2_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="13" slack="0"/>
<pin id="249" dir="0" index="1" bw="13" slack="0"/>
<pin id="250" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203_2/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="icmp_ln252_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="6" slack="0"/>
<pin id="255" dir="0" index="1" bw="6" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln252/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="k_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="6" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="265" class="1004" name="zext_ln203_6_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="6" slack="0"/>
<pin id="267" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_6/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="zext_ln203_7_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="6" slack="0"/>
<pin id="271" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_7/4 "/>
</bind>
</comp>

<comp id="273" class="1004" name="add_ln203_1_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="6" slack="0"/>
<pin id="275" dir="0" index="1" bw="13" slack="1"/>
<pin id="276" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_1/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="zext_ln203_8_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="13" slack="0"/>
<pin id="280" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_8/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="add_ln203_2_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="6" slack="0"/>
<pin id="285" dir="0" index="1" bw="11" slack="2"/>
<pin id="286" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_2/4 "/>
</bind>
</comp>

<comp id="288" class="1004" name="trunc_ln203_1_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="12" slack="0"/>
<pin id="290" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln203_1/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="p_shl6_cast_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="13" slack="0"/>
<pin id="294" dir="0" index="1" bw="10" slack="0"/>
<pin id="295" dir="0" index="2" bw="1" slack="0"/>
<pin id="296" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6_cast/4 "/>
</bind>
</comp>

<comp id="300" class="1004" name="p_shl7_cast_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="13" slack="0"/>
<pin id="302" dir="0" index="1" bw="12" slack="0"/>
<pin id="303" dir="0" index="2" bw="1" slack="0"/>
<pin id="304" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7_cast/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="sub_ln203_3_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="13" slack="0"/>
<pin id="310" dir="0" index="1" bw="13" slack="0"/>
<pin id="311" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203_3/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="add_ln203_3_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="3" slack="1"/>
<pin id="316" dir="0" index="1" bw="13" slack="0"/>
<pin id="317" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_3/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="zext_ln203_9_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="13" slack="1"/>
<pin id="321" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_9/5 "/>
</bind>
</comp>

<comp id="326" class="1005" name="i_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="4" slack="0"/>
<pin id="328" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="331" class="1005" name="sext_ln203_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="9" slack="1"/>
<pin id="333" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln203 "/>
</bind>
</comp>

<comp id="336" class="1005" name="sext_ln203_1_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="12" slack="2"/>
<pin id="338" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln203_1 "/>
</bind>
</comp>

<comp id="344" class="1005" name="j_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="3" slack="0"/>
<pin id="346" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="349" class="1005" name="zext_ln203_4_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="13" slack="1"/>
<pin id="351" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln203_4 "/>
</bind>
</comp>

<comp id="354" class="1005" name="sub_ln203_2_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="13" slack="1"/>
<pin id="356" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln203_2 "/>
</bind>
</comp>

<comp id="362" class="1005" name="k_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="6" slack="0"/>
<pin id="364" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="367" class="1005" name="input_V_addr_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="12" slack="1"/>
<pin id="369" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_V_addr "/>
</bind>
</comp>

<comp id="372" class="1005" name="add_ln203_3_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="13" slack="1"/>
<pin id="374" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln203_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="54" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="62" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="54" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="69" pin="3"/><net_sink comp="82" pin=1"/></net>

<net id="88"><net_src comp="75" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="92"><net_src comp="4" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="89" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="22" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="100" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="30" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="111" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="126"><net_src comp="93" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="93" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="20" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="93" pin="4"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="22" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="145"><net_src comp="134" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="24" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="93" pin="4"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="26" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="157"><net_src comp="146" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="142" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="154" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="167"><net_src comp="158" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="28" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="93" pin="4"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="30" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="179"><net_src comp="168" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="32" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="93" pin="4"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="4" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="191"><net_src comp="180" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="176" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="188" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="201"><net_src comp="192" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="104" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="34" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="104" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="38" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="217"><net_src comp="104" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="104" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="218" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="222" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="42" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="227" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="30" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="244"><net_src comp="44" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="222" pin="2"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="4" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="251"><net_src comp="231" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="239" pin="3"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="115" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="48" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="115" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="52" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="115" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="115" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="269" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="281"><net_src comp="273" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="287"><net_src comp="265" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="283" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="297"><net_src comp="56" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="288" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="22" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="305"><net_src comp="58" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="283" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="26" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="312"><net_src comp="292" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="300" pin="3"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="308" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="322"><net_src comp="319" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="329"><net_src comp="128" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="334"><net_src comp="164" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="339"><net_src comp="198" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="347"><net_src comp="208" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="352"><net_src comp="214" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="357"><net_src comp="247" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="365"><net_src comp="259" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="370"><net_src comp="62" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="375"><net_src comp="314" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="319" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_V | {5 }
 - Input state : 
	Port: transpose_last_two_d : input_V | {4 5 }
  - Chain level:
	State 1
	State 2
		icmp_ln250 : 1
		i : 1
		br_ln250 : 2
		tmp_2 : 1
		zext_ln203 : 2
		tmp_3 : 1
		zext_ln203_1 : 2
		sub_ln203 : 3
		sext_ln203 : 4
		tmp_4 : 1
		zext_ln203_2 : 2
		tmp_5 : 1
		zext_ln203_3 : 2
		sub_ln203_1 : 3
		sext_ln203_1 : 4
	State 3
		icmp_ln251 : 1
		j : 1
		br_ln251 : 2
		zext_ln203_4 : 1
		zext_ln203_5 : 1
		add_ln203 : 2
		trunc_ln203 : 3
		p_shl4_cast : 4
		p_shl5_cast : 3
		sub_ln203_2 : 5
	State 4
		icmp_ln252 : 1
		k : 1
		br_ln252 : 2
		zext_ln203_6 : 1
		zext_ln203_7 : 1
		add_ln203_1 : 2
		zext_ln203_8 : 3
		input_V_addr : 4
		add_ln203_2 : 2
		trunc_ln203_1 : 3
		p_shl6_cast : 4
		p_shl7_cast : 3
		sub_ln203_3 : 5
		add_ln203_3 : 6
		input_V_load : 5
	State 5
		output_V_addr : 1
		store_ln253 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |       i_fu_128       |    0    |    13   |
|          |       j_fu_208       |    0    |    12   |
|          |   add_ln203_fu_222   |    0    |    15   |
|    add   |       k_fu_259       |    0    |    15   |
|          |  add_ln203_1_fu_273  |    0    |    17   |
|          |  add_ln203_2_fu_283  |    0    |    13   |
|          |  add_ln203_3_fu_314  |    0    |    13   |
|----------|----------------------|---------|---------|
|          |   sub_ln203_fu_158   |    0    |    15   |
|    sub   |  sub_ln203_1_fu_192  |    0    |    14   |
|          |  sub_ln203_2_fu_247  |    0    |    17   |
|          |  sub_ln203_3_fu_308  |    0    |    13   |
|----------|----------------------|---------|---------|
|          |   icmp_ln250_fu_122  |    0    |    9    |
|   icmp   |   icmp_ln251_fu_202  |    0    |    9    |
|          |   icmp_ln252_fu_253  |    0    |    11   |
|----------|----------------------|---------|---------|
|          |     tmp_2_fu_134     |    0    |    0    |
|          |     tmp_3_fu_146     |    0    |    0    |
|          |     tmp_4_fu_168     |    0    |    0    |
|bitconcatenate|     tmp_5_fu_180     |    0    |    0    |
|          |  p_shl4_cast_fu_231  |    0    |    0    |
|          |  p_shl5_cast_fu_239  |    0    |    0    |
|          |  p_shl6_cast_fu_292  |    0    |    0    |
|          |  p_shl7_cast_fu_300  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   zext_ln203_fu_142  |    0    |    0    |
|          |  zext_ln203_1_fu_154 |    0    |    0    |
|          |  zext_ln203_2_fu_176 |    0    |    0    |
|          |  zext_ln203_3_fu_188 |    0    |    0    |
|   zext   |  zext_ln203_4_fu_214 |    0    |    0    |
|          |  zext_ln203_5_fu_218 |    0    |    0    |
|          |  zext_ln203_6_fu_265 |    0    |    0    |
|          |  zext_ln203_7_fu_269 |    0    |    0    |
|          |  zext_ln203_8_fu_278 |    0    |    0    |
|          |  zext_ln203_9_fu_319 |    0    |    0    |
|----------|----------------------|---------|---------|
|   sext   |   sext_ln203_fu_164  |    0    |    0    |
|          |  sext_ln203_1_fu_198 |    0    |    0    |
|----------|----------------------|---------|---------|
|   trunc  |  trunc_ln203_fu_227  |    0    |    0    |
|          | trunc_ln203_1_fu_288 |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   186   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| add_ln203_3_reg_372|   13   |
|     i_0_reg_89     |    4   |
|      i_reg_326     |    4   |
|input_V_addr_reg_367|   12   |
|     j_0_reg_100    |    3   |
|      j_reg_344     |    3   |
|     k_0_reg_111    |    6   |
|      k_reg_362     |    6   |
|sext_ln203_1_reg_336|   12   |
| sext_ln203_reg_331 |    9   |
| sub_ln203_2_reg_354|   13   |
|zext_ln203_4_reg_349|   13   |
+--------------------+--------+
|        Total       |   98   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_69 |  p0  |   2  |  12  |   24   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   24   ||  1.769  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   186  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   98   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   98   |   195  |
+-----------+--------+--------+--------+
