Fitter report for C4MB_test
Mon Jul 07 20:27:46 2025
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Summary
 20. PLL Usage
 21. I/O Assignment Warnings
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Non-Global High Fan-Out Signals
 28. Fitter RAM Summary
 29. Fitter DSP Block Usage Summary
 30. DSP Block Details
 31. Routing Usage Summary
 32. LAB Logic Elements
 33. LAB-wide Signals
 34. LAB Signals Sourced
 35. LAB Signals Sourced Out
 36. LAB Distinct Inputs
 37. I/O Rules Summary
 38. I/O Rules Details
 39. I/O Rules Matrix
 40. Fitter Device Options
 41. Operating Settings and Conditions
 42. Estimated Delay Added for Hold Timing Summary
 43. Estimated Delay Added for Hold Timing Details
 44. Fitter Messages
 45. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Mon Jul 07 20:27:46 2025           ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                      ; C4MB_test                                       ;
; Top-level Entity Name              ; top                                             ;
; Family                             ; Cyclone IV E                                    ;
; Device                             ; EP4CE6F17C8                                     ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 4,635 / 6,272 ( 74 % )                          ;
;     Total combinational functions  ; 4,285 / 6,272 ( 68 % )                          ;
;     Dedicated logic registers      ; 1,783 / 6,272 ( 28 % )                          ;
; Total registers                    ; 1850                                            ;
; Total pins                         ; 87 / 180 ( 48 % )                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 106,180 / 276,480 ( 38 % )                      ;
; Embedded Multiplier 9-bit elements ; 7 / 30 ( 23 % )                                 ;
; Total PLLs                         ; 2 / 2 ( 100 % )                                 ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE6F17C8                           ;                                       ;
; Nominal Core Supply Voltage                                        ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.24        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.8%      ;
;     Processor 3            ;   3.1%      ;
;     Processor 4            ;   2.7%      ;
;     Processor 5            ;   2.4%      ;
;     Processor 6            ;   2.3%      ;
;     Processor 7            ;   2.3%      ;
;     Processor 8            ;   2.3%      ;
;     Processors 9-10        ;   2.3%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                              ; Action          ; Operation        ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                         ; Destination Port ; Destination Port Name ;
+-----------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[1]                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; imag_process:u_imag_process|Draw_box:u_Drawbox|lpm_mult:Mult1|mult_tgt:auto_generated|mac_mult1                                                          ; DATAA            ;                       ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[2]                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; imag_process:u_imag_process|Draw_box:u_Drawbox|lpm_mult:Mult1|mult_tgt:auto_generated|mac_mult1                                                          ; DATAA            ;                       ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[3]                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; imag_process:u_imag_process|Draw_box:u_Drawbox|lpm_mult:Mult1|mult_tgt:auto_generated|mac_mult1                                                          ; DATAA            ;                       ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[4]                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; imag_process:u_imag_process|Draw_box:u_Drawbox|lpm_mult:Mult1|mult_tgt:auto_generated|mac_mult1                                                          ; DATAA            ;                       ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[5]                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; imag_process:u_imag_process|Draw_box:u_Drawbox|lpm_mult:Mult1|mult_tgt:auto_generated|mac_mult1                                                          ; DATAA            ;                       ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[6]                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; imag_process:u_imag_process|Draw_box:u_Drawbox|lpm_mult:Mult1|mult_tgt:auto_generated|mac_mult1                                                          ; DATAA            ;                       ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[7]                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; imag_process:u_imag_process|Draw_box:u_Drawbox|lpm_mult:Mult1|mult_tgt:auto_generated|mac_mult1                                                          ; DATAA            ;                       ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[8]                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; imag_process:u_imag_process|Draw_box:u_Drawbox|lpm_mult:Mult1|mult_tgt:auto_generated|mac_mult1                                                          ; DATAA            ;                       ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[9]                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; imag_process:u_imag_process|Draw_box:u_Drawbox|lpm_mult:Mult1|mult_tgt:auto_generated|mac_mult1                                                          ; DATAA            ;                       ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[10]                                                                    ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; imag_process:u_imag_process|Draw_box:u_Drawbox|lpm_mult:Mult1|mult_tgt:auto_generated|mac_mult1                                                          ; DATAA            ;                       ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[11]                                                                    ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; imag_process:u_imag_process|Draw_box:u_Drawbox|lpm_mult:Mult1|mult_tgt:auto_generated|mac_mult1                                                          ; DATAA            ;                       ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[12]                                                                    ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; imag_process:u_imag_process|Draw_box:u_Drawbox|lpm_mult:Mult1|mult_tgt:auto_generated|mac_mult1                                                          ; DATAA            ;                       ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[13]                                                                    ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; imag_process:u_imag_process|Draw_box:u_Drawbox|lpm_mult:Mult1|mult_tgt:auto_generated|mac_mult1                                                          ; DATAA            ;                       ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[14]                                                                    ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; imag_process:u_imag_process|Draw_box:u_Drawbox|lpm_mult:Mult1|mult_tgt:auto_generated|mac_mult1                                                          ; DATAA            ;                       ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[15]                                                                    ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; imag_process:u_imag_process|Draw_box:u_Drawbox|lpm_mult:Mult1|mult_tgt:auto_generated|mac_mult1                                                          ; DATAA            ;                       ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[16]                                                                    ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; imag_process:u_imag_process|Draw_box:u_Drawbox|lpm_mult:Mult1|mult_tgt:auto_generated|mac_mult1                                                          ; DATAA            ;                       ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[17]                                                                    ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; imag_process:u_imag_process|Draw_box:u_Drawbox|lpm_mult:Mult1|mult_tgt:auto_generated|mac_mult1                                                          ; DATAA            ;                       ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[18]                                                                    ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; imag_process:u_imag_process|Draw_box:u_Drawbox|lpm_mult:Mult1|mult_tgt:auto_generated|mac_mult3                                                          ; DATAA            ;                       ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[19]                                                                    ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; imag_process:u_imag_process|Draw_box:u_Drawbox|lpm_mult:Mult1|mult_tgt:auto_generated|mac_mult3                                                          ; DATAA            ;                       ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[20]                                                                    ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; imag_process:u_imag_process|Draw_box:u_Drawbox|lpm_mult:Mult1|mult_tgt:auto_generated|mac_mult3                                                          ; DATAA            ;                       ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[21]                                                                    ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; imag_process:u_imag_process|Draw_box:u_Drawbox|lpm_mult:Mult1|mult_tgt:auto_generated|mac_mult3                                                          ; DATAA            ;                       ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[22]                                                                    ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; imag_process:u_imag_process|Draw_box:u_Drawbox|lpm_mult:Mult1|mult_tgt:auto_generated|mac_mult3                                                          ; DATAA            ;                       ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[23]                                                                    ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; imag_process:u_imag_process|Draw_box:u_Drawbox|lpm_mult:Mult1|mult_tgt:auto_generated|mac_mult3                                                          ; DATAA            ;                       ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[24]                                                                    ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; imag_process:u_imag_process|Draw_box:u_Drawbox|lpm_mult:Mult1|mult_tgt:auto_generated|mac_mult3                                                          ; DATAA            ;                       ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[25]                                                                    ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; imag_process:u_imag_process|Draw_box:u_Drawbox|lpm_mult:Mult1|mult_tgt:auto_generated|mac_mult3                                                          ; DATAA            ;                       ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|x_numerator[26]                                                                    ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; imag_process:u_imag_process|Draw_box:u_Drawbox|lpm_mult:Mult1|mult_tgt:auto_generated|mac_mult3                                                          ; DATAA            ;                       ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[0]                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|q_b[0]  ; PORTBDATAOUT     ;                       ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[1]                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|q_b[1]  ; PORTBDATAOUT     ;                       ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[2]                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|q_b[2]  ; PORTBDATAOUT     ;                       ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[3]                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|q_b[3]  ; PORTBDATAOUT     ;                       ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[4]                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|q_b[4]  ; PORTBDATAOUT     ;                       ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[5]                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|q_b[5]  ; PORTBDATAOUT     ;                       ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[6]                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|q_b[6]  ; PORTBDATAOUT     ;                       ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[7]                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|q_b[7]  ; PORTBDATAOUT     ;                       ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[8]                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|q_b[8]  ; PORTBDATAOUT     ;                       ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[9]                                                                   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|q_b[9]  ; PORTBDATAOUT     ;                       ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[10]                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|q_b[10] ; PORTBDATAOUT     ;                       ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[11]                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|q_b[11] ; PORTBDATAOUT     ;                       ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[12]                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|q_b[12] ; PORTBDATAOUT     ;                       ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[13]                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|q_b[13] ; PORTBDATAOUT     ;                       ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[14]                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|q_b[14] ; PORTBDATAOUT     ;                       ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rd_data[15]                                                                  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|q_b[15] ; PORTBDATAOUT     ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[0]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[0]~output                                                                                                                                     ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[1]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[1]~output                                                                                                                                     ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[2]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[2]~output                                                                                                                                     ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[3]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[3]~output                                                                                                                                     ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[4]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[4]~output                                                                                                                                     ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[5]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[5]~output                                                                                                                                     ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[6]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[6]~output                                                                                                                                     ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[7]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[7]~output                                                                                                                                     ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[8]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[8]~output                                                                                                                                     ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[9]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[9]~output                                                                                                                                     ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[10]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[10]~output                                                                                                                                    ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[11]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[11]~output                                                                                                                                    ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[12]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_addr[12]~output                                                                                                                                    ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_bank[0]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_bank[0]~output                                                                                                                                     ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_bank[1]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_bank[1]~output                                                                                                                                     ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[0]         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[0]~_Duplicate_1                   ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[0]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_wen~output                                                                                                                                         ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[0]         ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                          ;                  ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[1]         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[1]~_Duplicate_1                   ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[1]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_casn~output                                                                                                                                        ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[1]         ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                          ;                  ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[2]         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[2]~_Duplicate_1                   ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[2]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_rasn~output                                                                                                                                        ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[2]         ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                          ;                  ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[3]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_csn~output                                                                                                                                         ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_cmd[3]         ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                          ;                  ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[0]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[0]~_Duplicate_1                  ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[0]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[0]~output                                                                                                                                       ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]~_Duplicate_1                  ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[1]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[1]~output                                                                                                                                       ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]~_Duplicate_1                  ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[2]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[2]~output                                                                                                                                       ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[3]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[3]~_Duplicate_1                  ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[3]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[3]~output                                                                                                                                       ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[4]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[4]~_Duplicate_1                  ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[4]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[4]~output                                                                                                                                       ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]~_Duplicate_1                  ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[5]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[5]~output                                                                                                                                       ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[6]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[6]~_Duplicate_1                  ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[6]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[6]~output                                                                                                                                       ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[7]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[7]~_Duplicate_1                  ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[7]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[7]~output                                                                                                                                       ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[8]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[8]~_Duplicate_1                  ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[8]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[8]~output                                                                                                                                       ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[9]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[9]~_Duplicate_1                  ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[9]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[9]~output                                                                                                                                       ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[10]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[10]~_Duplicate_1                 ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[10]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[10]~output                                                                                                                                      ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[11]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[11]~_Duplicate_1                 ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[11]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[11]~output                                                                                                                                      ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[12]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[12]~_Duplicate_1                 ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[12]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[12]~output                                                                                                                                      ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[13]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[13]~_Duplicate_1                 ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[13]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[13]~output                                                                                                                                      ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[14]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[14]~_Duplicate_1                 ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[14]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[14]~output                                                                                                                                      ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[15]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[15]~_Duplicate_1                 ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_data[15]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram_dq[15]~output                                                                                                                                      ; I                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_1                         ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[0]~output                                                                                                                                       ; OE               ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                          ;                  ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_1  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_2                         ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_1  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[1]~output                                                                                                                                       ; OE               ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_1  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                          ;                  ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_2  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_3                         ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_2  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[2]~output                                                                                                                                       ; OE               ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_2  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                          ;                  ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_3  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_4                         ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_3  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[3]~output                                                                                                                                       ; OE               ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_3  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                          ;                  ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_4  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_5                         ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_4  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[4]~output                                                                                                                                       ; OE               ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_4  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                          ;                  ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_5  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_6                         ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_5  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[5]~output                                                                                                                                       ; OE               ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_5  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                          ;                  ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_6  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_7                         ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_6  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[6]~output                                                                                                                                       ; OE               ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_6  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                          ;                  ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_7  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_8                         ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_7  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[7]~output                                                                                                                                       ; OE               ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_7  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                          ;                  ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_8  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_9                         ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_8  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[8]~output                                                                                                                                       ; OE               ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_8  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                          ;                  ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_9  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_10                        ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_9  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[9]~output                                                                                                                                       ; OE               ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_9  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                          ;                  ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_10 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_11                        ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_10 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[10]~output                                                                                                                                      ; OE               ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_10 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                          ;                  ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_11 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_12                        ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_11 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[11]~output                                                                                                                                      ; OE               ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_11 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                          ;                  ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_12 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_13                        ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_12 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[12]~output                                                                                                                                      ; OE               ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_12 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                          ;                  ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_13 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_14                        ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_13 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[13]~output                                                                                                                                      ; OE               ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_13 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                          ;                  ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_14 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_15                        ; Q                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_14 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[14]~output                                                                                                                                      ; OE               ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_14 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                          ;                  ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_15 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram_dq[15]~output                                                                                                                                      ; OE               ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_15 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                          ;                  ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[0]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[0]~input                                                                                                                                        ; O                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[1]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[1]~input                                                                                                                                        ; O                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[2]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[2]~input                                                                                                                                        ; O                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[3]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[3]~input                                                                                                                                        ; O                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[4]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[4]~input                                                                                                                                        ; O                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[5]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[5]~input                                                                                                                                        ; O                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[6]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[6]~input                                                                                                                                        ; O                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[7]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[7]~input                                                                                                                                        ; O                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[8]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[8]~input                                                                                                                                        ; O                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[9]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[9]~input                                                                                                                                        ; O                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[10]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[10]~input                                                                                                                                       ; O                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[11]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[11]~input                                                                                                                                       ; O                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[12]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[12]~input                                                                                                                                       ; O                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[13]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[13]~input                                                                                                                                       ; O                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[14]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[14]~input                                                                                                                                       ; O                ;                       ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|za_data[15]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdram_dq[15]~input                                                                                                                                       ; O                ;                       ;
+-----------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                           ;
+-----------------------------+----------------------------------+--------------+------------------+---------------+----------------------------+
; Name                        ; Ignored Entity                   ; Ignored From ; Ignored To       ; Ignored Value ; Ignored Source             ;
+-----------------------------+----------------------------------+--------------+------------------+---------------+----------------------------+
; Fast Input Register         ; sdram_interface_sdram_controller ;              ; za_data[0]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_interface_sdram_controller ;              ; za_data[10]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_interface_sdram_controller ;              ; za_data[11]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_interface_sdram_controller ;              ; za_data[12]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_interface_sdram_controller ;              ; za_data[13]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_interface_sdram_controller ;              ; za_data[14]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_interface_sdram_controller ;              ; za_data[15]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_interface_sdram_controller ;              ; za_data[1]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_interface_sdram_controller ;              ; za_data[2]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_interface_sdram_controller ;              ; za_data[3]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_interface_sdram_controller ;              ; za_data[4]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_interface_sdram_controller ;              ; za_data[5]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_interface_sdram_controller ;              ; za_data[6]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_interface_sdram_controller ;              ; za_data[7]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_interface_sdram_controller ;              ; za_data[8]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_interface_sdram_controller ;              ; za_data[9]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_interface_sdram_controller ;              ; m_data[0]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_interface_sdram_controller ;              ; m_data[10]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_interface_sdram_controller ;              ; m_data[11]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_interface_sdram_controller ;              ; m_data[12]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_interface_sdram_controller ;              ; m_data[13]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_interface_sdram_controller ;              ; m_data[14]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_interface_sdram_controller ;              ; m_data[15]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_interface_sdram_controller ;              ; m_data[1]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_interface_sdram_controller ;              ; m_data[2]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_interface_sdram_controller ;              ; m_data[3]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_interface_sdram_controller ;              ; m_data[4]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_interface_sdram_controller ;              ; m_data[5]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_interface_sdram_controller ;              ; m_data[6]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_interface_sdram_controller ;              ; m_data[7]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_interface_sdram_controller ;              ; m_data[8]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_interface_sdram_controller ;              ; m_data[9]        ; ON            ; Compiler or HDL Assignment ;
+-----------------------------+----------------------------------+--------------+------------------+---------------+----------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 6436 ) ; 0.00 % ( 0 / 6436 )        ; 0.00 % ( 0 / 6436 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 6436 ) ; 0.00 % ( 0 / 6436 )        ; 0.00 % ( 0 / 6436 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 6422 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 14 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in F:/C4MB-V1.5-4096Robot2(5)(1)/prj/output_files/C4MB_test.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 4,635 / 6,272 ( 74 % )     ;
;     -- Combinational with no register       ; 2852                       ;
;     -- Register only                        ; 350                        ;
;     -- Combinational with a register        ; 1433                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 1513                       ;
;     -- 3 input functions                    ; 1511                       ;
;     -- <=2 input functions                  ; 1261                       ;
;     -- Register only                        ; 350                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 2608                       ;
;     -- arithmetic mode                      ; 1677                       ;
;                                             ;                            ;
; Total registers*                            ; 1,850 / 7,124 ( 26 % )     ;
;     -- Dedicated logic registers            ; 1,783 / 6,272 ( 28 % )     ;
;     -- I/O registers                        ; 67 / 852 ( 8 % )           ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 352 / 392 ( 90 % )         ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 87 / 180 ( 48 % )          ;
;     -- Clock pins                           ; 3 / 3 ( 100 % )            ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )              ;
;                                             ;                            ;
; M9Ks                                        ; 18 / 30 ( 60 % )           ;
; Total block memory bits                     ; 106,180 / 276,480 ( 38 % ) ;
; Total block memory implementation bits      ; 165,888 / 276,480 ( 60 % ) ;
; Embedded Multiplier 9-bit elements          ; 7 / 30 ( 23 % )            ;
; PLLs                                        ; 2 / 2 ( 100 % )            ;
; Global signals                              ; 7                          ;
;     -- Global clocks                        ; 7 / 10 ( 70 % )            ;
; JTAGs                                       ; 0 / 1 ( 0 % )              ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 15.6% / 15.6% / 15.6%      ;
; Peak interconnect usage (total/H/V)         ; 25.2% / 25.5% / 25.3%      ;
; Maximum fan-out                             ; 1418                       ;
; Highest non-global fan-out                  ; 1166                       ;
; Total fan-out                               ; 20784                      ;
; Average fan-out                             ; 3.12                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+----------------------------------------------+----------------------+--------------------------------+
; Statistic                                    ; Top                  ; hard_block:auto_generated_inst ;
+----------------------------------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                 ; Low                  ; Low                            ;
;                                              ;                      ;                                ;
; Total logic elements                         ; 4635 / 6272 ( 74 % ) ; 0 / 6272 ( 0 % )               ;
;     -- Combinational with no register        ; 2852                 ; 0                              ;
;     -- Register only                         ; 350                  ; 0                              ;
;     -- Combinational with a register         ; 1433                 ; 0                              ;
;                                              ;                      ;                                ;
; Logic element usage by number of LUT inputs  ;                      ;                                ;
;     -- 4 input functions                     ; 1513                 ; 0                              ;
;     -- 3 input functions                     ; 1511                 ; 0                              ;
;     -- <=2 input functions                   ; 1261                 ; 0                              ;
;     -- Register only                         ; 350                  ; 0                              ;
;                                              ;                      ;                                ;
; Logic elements by mode                       ;                      ;                                ;
;     -- normal mode                           ; 2608                 ; 0                              ;
;     -- arithmetic mode                       ; 1677                 ; 0                              ;
;                                              ;                      ;                                ;
; Total registers                              ; 1850                 ; 0                              ;
;     -- Dedicated logic registers             ; 1783 / 6272 ( 28 % ) ; 0 / 6272 ( 0 % )               ;
;     -- I/O registers                         ; 134                  ; 0                              ;
;                                              ;                      ;                                ;
; Total LABs:  partially or completely used    ; 352 / 392 ( 90 % )   ; 0 / 392 ( 0 % )                ;
;                                              ;                      ;                                ;
; Virtual pins                                 ; 0                    ; 0                              ;
; I/O pins                                     ; 87                   ; 0                              ;
; Embedded Multiplier 9-bit elements           ; 7 / 30 ( 23 % )      ; 0 / 30 ( 0 % )                 ;
; Total memory bits                            ; 106180               ; 0                              ;
; Total RAM block bits                         ; 165888               ; 0                              ;
; PLL                                          ; 0 / 2 ( 0 % )        ; 2 / 2 ( 100 % )                ;
; M9K                                          ; 18 / 30 ( 60 % )     ; 0 / 30 ( 0 % )                 ;
; Clock control block                          ; 3 / 12 ( 25 % )      ; 4 / 12 ( 33 % )                ;
; Double Data Rate I/O output circuitry        ; 35 / 185 ( 18 % )    ; 0 / 185 ( 0 % )                ;
; Double Data Rate I/O output enable circuitry ; 16 / 185 ( 8 % )     ; 0 / 185 ( 0 % )                ;
;                                              ;                      ;                                ;
; Connections                                  ;                      ;                                ;
;     -- Input Connections                     ; 629                  ; 4                              ;
;     -- Registered Input Connections          ; 604                  ; 0                              ;
;     -- Output Connections                    ; 21                   ; 612                            ;
;     -- Registered Output Connections         ; 0                    ; 0                              ;
;                                              ;                      ;                                ;
; Internal Connections                         ;                      ;                                ;
;     -- Total Connections                     ; 21043                ; 626                            ;
;     -- Registered Connections                ; 8714                 ; 0                              ;
;                                              ;                      ;                                ;
; External Connections                         ;                      ;                                ;
;     -- Top                                   ; 34                   ; 616                            ;
;     -- hard_block:auto_generated_inst        ; 616                  ; 0                              ;
;                                              ;                      ;                                ;
; Partition Interface                          ;                      ;                                ;
;     -- Input Ports                           ; 18                   ; 4                              ;
;     -- Output Ports                          ; 52                   ; 4                              ;
;     -- Bidir Ports                           ; 17                   ; 0                              ;
;                                              ;                      ;                                ;
; Registered Ports                             ;                      ;                                ;
;     -- Registered Input Ports                ; 0                    ; 0                              ;
;     -- Registered Output Ports               ; 0                    ; 0                              ;
;                                              ;                      ;                                ;
; Port Connectivity                            ;                      ;                                ;
;     -- Input Ports driven by GND             ; 0                    ; 0                              ;
;     -- Output Ports driven by GND            ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC             ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC            ; 0                    ; 0                              ;
;     -- Input Ports with no Source            ; 0                    ; 0                              ;
;     -- Output Ports with no Source           ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout            ; 0                    ; 2                              ;
;     -- Output Ports with no Fanout           ; 0                    ; 0                              ;
+----------------------------------------------+----------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                       ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Sel_A_B         ; L3    ; 2        ; 0            ; 7            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; Sel_VGA_out     ; N13   ; 5        ; 34           ; 2            ; 21           ; 19                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; VGA_process_out ; N11   ; 4        ; 30           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; clk             ; E1    ; 1        ; 0            ; 11           ; 7            ; 105                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; cmos_din[0]     ; F5    ; 1        ; 0            ; 23           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; cmos_din[1]     ; G5    ; 1        ; 0            ; 19           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; cmos_din[2]     ; D4    ; 1        ; 0            ; 23           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; cmos_din[3]     ; M1    ; 2        ; 0            ; 11           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; cmos_din[4]     ; F3    ; 1        ; 0            ; 21           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; cmos_din[5]     ; F2    ; 1        ; 0            ; 19           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; cmos_din[6]     ; E5    ; 1        ; 0            ; 23           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; cmos_din[7]     ; C3    ; 8        ; 1            ; 24           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; cmos_href       ; D1    ; 1        ; 0            ; 21           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; cmos_pclk       ; D5    ; 8        ; 3            ; 24           ; 0            ; 1166                  ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; cmos_vsync      ; F6    ; 8        ; 11           ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; en_color        ; M10   ; 4        ; 28           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; rst_n           ; E15   ; 6        ; 34           ; 12           ; 0            ; 1454                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; rx_pin          ; M2    ; 2        ; 0            ; 11           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Pump_TX        ; L12   ; 5        ; 34           ; 3            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Robot_TX       ; M12   ; 5        ; 34           ; 2            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; cmos_pwdn      ; G2    ; 1        ; 0            ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; cmos_reset     ; F1    ; 1        ; 0            ; 19           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; cmos_scl       ; C6    ; 8        ; 9            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; cmos_xclk      ; D3    ; 8        ; 1            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led_out[0]     ; G15   ; 6        ; 34           ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led_out[1]     ; F16   ; 6        ; 34           ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led_out[2]     ; F15   ; 6        ; 34           ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led_out[3]     ; D16   ; 6        ; 34           ; 19           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[0]  ; T8    ; 3        ; 16           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[10] ; R8    ; 3        ; 16           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[11] ; R16   ; 5        ; 34           ; 5            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[12] ; T15   ; 4        ; 30           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[1]  ; P9    ; 4        ; 25           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[2]  ; T9    ; 4        ; 18           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[3]  ; R9    ; 4        ; 18           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[4]  ; L16   ; 5        ; 34           ; 8            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[5]  ; L15   ; 5        ; 34           ; 8            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[6]  ; N16   ; 5        ; 34           ; 7            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[7]  ; N15   ; 5        ; 34           ; 7            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[8]  ; P16   ; 5        ; 34           ; 5            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[9]  ; P15   ; 5        ; 34           ; 4            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_bank[0]  ; R7    ; 3        ; 11           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_bank[1]  ; T7    ; 3        ; 13           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_casn     ; T5    ; 3        ; 9            ; 0            ; 0            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cke      ; R14   ; 4        ; 30           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_clk      ; R4    ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_csn      ; T6    ; 3        ; 11           ; 0            ; 14           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_dqm[0]   ; N2    ; 2        ; 0            ; 7            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_dqm[1]   ; T14   ; 4        ; 30           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_rasn     ; R6    ; 3        ; 11           ; 0            ; 21           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_wen      ; N1    ; 2        ; 0            ; 7            ; 21           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; tx_pin         ; D8    ; 8        ; 13           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_hsync      ; C16   ; 6        ; 34           ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[0]     ; C15   ; 6        ; 34           ; 20           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[10]    ; A11   ; 7        ; 25           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[11]    ; B10   ; 7        ; 21           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[12]    ; A10   ; 7        ; 21           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[13]    ; B9    ; 7        ; 16           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[14]    ; A9    ; 7        ; 16           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[15]    ; C8    ; 8        ; 13           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[1]     ; B16   ; 6        ; 34           ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[2]     ; A15   ; 7        ; 21           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[3]     ; B14   ; 7        ; 28           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[4]     ; A14   ; 7        ; 28           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[5]     ; B13   ; 7        ; 30           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[6]     ; A13   ; 7        ; 30           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[7]     ; B12   ; 7        ; 25           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[8]     ; A12   ; 7        ; 25           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[9]     ; B11   ; 7        ; 25           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_vsync      ; D15   ; 6        ; 34           ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                               ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; cmos_sda     ; D6    ; 8        ; 3            ; 24           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; cmos_top:u_cmos|i2c_master:u_i2c|sda_out_en (inverted)                                                                            ;
; sdram_dq[0]  ; R5    ; 3        ; 9            ; 0            ; 7            ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe               ;
; sdram_dq[10] ; R12   ; 4        ; 23           ; 0            ; 0            ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_10 ;
; sdram_dq[11] ; T12   ; 4        ; 25           ; 0            ; 21           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_11 ;
; sdram_dq[12] ; T10   ; 4        ; 21           ; 0            ; 0            ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_12 ;
; sdram_dq[13] ; R10   ; 4        ; 21           ; 0            ; 7            ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_13 ;
; sdram_dq[14] ; T11   ; 4        ; 23           ; 0            ; 7            ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_14 ;
; sdram_dq[15] ; R11   ; 4        ; 23           ; 0            ; 14           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_15 ;
; sdram_dq[1]  ; T4    ; 3        ; 5            ; 0            ; 14           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_1  ;
; sdram_dq[2]  ; T3    ; 3        ; 1            ; 0            ; 0            ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_2  ;
; sdram_dq[3]  ; R3    ; 3        ; 1            ; 0            ; 7            ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_3  ;
; sdram_dq[4]  ; T2    ; 3        ; 3            ; 0            ; 0            ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_4  ;
; sdram_dq[5]  ; R1    ; 2        ; 0            ; 5            ; 21           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_5  ;
; sdram_dq[6]  ; P2    ; 2        ; 0            ; 4            ; 14           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_6  ;
; sdram_dq[7]  ; P1    ; 2        ; 0            ; 4            ; 21           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_7  ;
; sdram_dq[8]  ; R13   ; 4        ; 28           ; 0            ; 14           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_8  ;
; sdram_dq[9]  ; T13   ; 4        ; 28           ; 0            ; 7            ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_9  ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G15      ; DIFFIO_R4p, CRC_ERROR       ; Use as regular IO        ; led_out[0]              ; Dual Purpose Pin          ;
; F16      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; led_out[1]              ; Dual Purpose Pin          ;
; F15      ; DIFFIO_R3p, CLKUSR          ; Use as regular IO        ; led_out[2]              ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 14 / 17 ( 82 % ) ; 2.5V          ; --           ;
; 2        ; 8 / 19 ( 42 % )  ; 2.5V          ; --           ;
; 3        ; 13 / 26 ( 50 % ) ; 2.5V          ; --           ;
; 4        ; 16 / 27 ( 59 % ) ; 2.5V          ; --           ;
; 5        ; 10 / 25 ( 40 % ) ; 2.5V          ; --           ;
; 6        ; 9 / 14 ( 64 % )  ; 2.5V          ; --           ;
; 7        ; 13 / 26 ( 50 % ) ; 2.5V          ; --           ;
; 8        ; 8 / 26 ( 31 % )  ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 200        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 196        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 192        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 188        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 183        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 175        ; 7        ; vga_rgb[14]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 168        ; 7        ; vga_rgb[12]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 161        ; 7        ; vga_rgb[10]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 159        ; 7        ; vga_rgb[8]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ; 153        ; 7        ; vga_rgb[6]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 155        ; 7        ; vga_rgb[4]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 167        ; 7        ; vga_rgb[2]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 197        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 189        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 184        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ; 176        ; 7        ; vga_rgb[13]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B10      ; 169        ; 7        ; vga_rgb[11]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 162        ; 7        ; vga_rgb[9]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 160        ; 7        ; vga_rgb[7]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ; 154        ; 7        ; vga_rgb[5]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 156        ; 7        ; vga_rgb[3]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; vga_rgb[1]                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C1       ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 202        ; 8        ; cmos_din[7]                                               ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; cmos_scl                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; vga_rgb[15]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C9       ; 172        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 147        ; 6        ; vga_rgb[0]                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C16      ; 146        ; 6        ; vga_hsync                                                 ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D1       ; 8          ; 1        ; cmos_href                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D2       ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 203        ; 8        ; cmos_xclk                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D4       ; 0          ; 1        ; cmos_din[2]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D5       ; 198        ; 8        ; cmos_pclk                                                 ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D6       ; 199        ; 8        ; cmos_sda                                                  ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; tx_pin                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D9       ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 144        ; 6        ; vga_vsync                                                 ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D16      ; 143        ; 6        ; led_out[3]                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E1       ; 24         ; 1        ; clk                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; cmos_din[6]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E6       ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; rst_n                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E16      ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 12         ; 1        ; cmos_reset                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F2       ; 11         ; 1        ; cmos_din[5]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F3       ; 6          ; 1        ; cmos_din[4]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F4       ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; cmos_din[0]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F6       ; 185        ; 8        ; cmos_vsync                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F7       ; 186        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 166        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 140        ; 6        ; led_out[2]                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F16      ; 139        ; 6        ; led_out[1]                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 13         ; 1        ; cmos_pwdn                                                 ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; cmos_din[1]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G12      ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; led_out[0]                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G16      ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 27         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J12      ; 123        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J13      ; 124        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 122        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 33         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 32         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K9       ; 76         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K10      ; 87         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K11      ; 110        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K12      ; 105        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 35         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 36         ; 2        ; Sel_A_B                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L4       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 65         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ; 77         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L10      ; 88         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L12      ; 104        ; 5        ; Pump_TX                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L13      ; 114        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 116        ; 5        ; sdram_addr[5]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L16      ; 115        ; 5        ; sdram_addr[4]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 26         ; 2        ; cmos_din[3]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 25         ; 2        ; rx_pin                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ; 78         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M10      ; 93         ; 4        ; en_color                                                  ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M11      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ; 103        ; 5        ; Robot_TX                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 38         ; 2        ; sdram_wen                                                 ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 37         ; 2        ; sdram_dqm[0]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 56         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 79         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; VGA_process_out                                           ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ; 102        ; 5        ; Sel_VGA_out                                               ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N14      ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 112        ; 5        ; sdram_addr[7]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N16      ; 111        ; 5        ; sdram_addr[6]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 44         ; 2        ; sdram_dq[7]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ; 43         ; 2        ; sdram_dq[6]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P3       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 89         ; 4        ; sdram_addr[1]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 107        ; 5        ; sdram_addr[9]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P16      ; 108        ; 5        ; sdram_addr[8]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R1       ; 42         ; 2        ; sdram_dq[5]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; sdram_dq[3]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R4       ; 53         ; 3        ; sdram_clk                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R5       ; 61         ; 3        ; sdram_dq[0]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R6       ; 63         ; 3        ; sdram_rasn                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R7       ; 66         ; 3        ; sdram_bank[0]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R8       ; 72         ; 3        ; sdram_addr[10]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 74         ; 4        ; sdram_addr[3]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R10      ; 80         ; 4        ; sdram_dq[13]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R11      ; 83         ; 4        ; sdram_dq[15]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R12      ; 85         ; 4        ; sdram_dq[10]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R13      ; 91         ; 4        ; sdram_dq[8]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R14      ; 97         ; 4        ; sdram_cke                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; sdram_addr[11]                                            ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; sdram_dq[4]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T3       ; 48         ; 3        ; sdram_dq[2]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T4       ; 54         ; 3        ; sdram_dq[1]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T5       ; 62         ; 3        ; sdram_casn                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T6       ; 64         ; 3        ; sdram_csn                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T7       ; 67         ; 3        ; sdram_bank[1]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T8       ; 73         ; 3        ; sdram_addr[0]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T9       ; 75         ; 4        ; sdram_addr[2]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T10      ; 81         ; 4        ; sdram_dq[12]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T11      ; 84         ; 4        ; sdram_dq[14]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T12      ; 86         ; 4        ; sdram_dq[11]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T13      ; 92         ; 4        ; sdram_dq[9]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T14      ; 95         ; 4        ; sdram_dqm[1]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T15      ; 96         ; 4        ; sdram_addr[12]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                               ;
+-------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+
; Name                          ; pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated|pll1 ; pll1:u_pll1|altpll:altpll_component|pll1_altpll:auto_generated|pll1 ;
+-------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+
; SDC pin name                  ; u_pll0|altpll_component|auto_generated|pll1                         ; u_pll1|altpll_component|auto_generated|pll1                         ;
; PLL mode                      ; Normal                                                              ; Normal                                                              ;
; Compensate clock              ; clock0                                                              ; clock0                                                              ;
; Compensated input/output pins ; --                                                                  ; --                                                                  ;
; Switchover type               ; --                                                                  ; --                                                                  ;
; Input frequency 0             ; 50.0 MHz                                                            ; 50.0 MHz                                                            ;
; Input frequency 1             ; --                                                                  ; --                                                                  ;
; Nominal PFD frequency         ; 50.0 MHz                                                            ; 50.0 MHz                                                            ;
; Nominal VCO frequency         ; 600.0 MHz                                                           ; 500.0 MHz                                                           ;
; VCO post scale K counter      ; 2                                                                   ; 2                                                                   ;
; VCO frequency control         ; Auto                                                                ; Auto                                                                ;
; VCO phase shift step          ; 208 ps                                                              ; 250 ps                                                              ;
; VCO multiply                  ; --                                                                  ; --                                                                  ;
; VCO divide                    ; --                                                                  ; --                                                                  ;
; Freq min lock                 ; 25.0 MHz                                                            ; 30.0 MHz                                                            ;
; Freq max lock                 ; 54.18 MHz                                                           ; 65.02 MHz                                                           ;
; M VCO Tap                     ; 0                                                                   ; 0                                                                   ;
; M Initial                     ; 1                                                                   ; 1                                                                   ;
; M value                       ; 12                                                                  ; 10                                                                  ;
; N value                       ; 1                                                                   ; 1                                                                   ;
; Charge pump current           ; setting 1                                                           ; setting 1                                                           ;
; Loop filter resistance        ; setting 27                                                          ; setting 27                                                          ;
; Loop filter capacitance       ; setting 0                                                           ; setting 0                                                           ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                  ; 1.03 MHz to 1.97 MHz                                                ;
; Bandwidth type                ; Medium                                                              ; Medium                                                              ;
; Real time reconfigurable      ; Off                                                                 ; Off                                                                 ;
; Scan chain MIF file           ; --                                                                  ; --                                                                  ;
; Preserve PLL counter order    ; Off                                                                 ; Off                                                                 ;
; PLL location                  ; PLL_1                                                               ; PLL_2                                                               ;
; Inclk0 signal                 ; clk                                                                 ; clk                                                                 ;
; Inclk1 signal                 ; --                                                                  ; --                                                                  ;
; Inclk0 signal type            ; Dedicated Pin                                                       ; Global Clock                                                        ;
; Inclk1 signal type            ; --                                                                  ; --                                                                  ;
+-------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------+--------------+------+-----+------------------+---------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------+
; Name                                                                            ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift   ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                       ;
+---------------------------------------------------------------------------------+--------------+------+-----+------------------+---------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------+
; pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 12   ; 25  ; 24.0 MHz         ; 0 (0 ps)      ; 1.80 (208 ps)    ; 50/50      ; C0      ; 25            ; 13/12 Odd  ; --            ; 1       ; 0       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ;
; pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 3    ; 2   ; 75.0 MHz         ; 0 (0 ps)      ; 5.63 (208 ps)    ; 50/50      ; C1      ; 8             ; 4/4 Even   ; --            ; 1       ; 0       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ;
; pll1:u_pll1|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)      ; 9.00 (250 ps)    ; 50/50      ; C0      ; 5             ; 3/2 Odd    ; --            ; 1       ; 0       ; u_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; pll1:u_pll1|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 2    ; 1   ; 100.0 MHz        ; 108 (3000 ps) ; 9.00 (250 ps)    ; 50/50      ; C1      ; 5             ; 3/2 Odd    ; --            ; 2       ; 4       ; u_pll1|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------------------------------------------------------------------+--------------+------+-----+------------------+---------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------+


+-------------------------------------------------+
; I/O Assignment Warnings                         ;
+-----------------+-------------------------------+
; Pin Name        ; Reason                        ;
+-----------------+-------------------------------+
; cmos_xclk       ; Incomplete set of assignments ;
; cmos_pwdn       ; Incomplete set of assignments ;
; cmos_reset      ; Incomplete set of assignments ;
; cmos_scl        ; Incomplete set of assignments ;
; sdram_clk       ; Incomplete set of assignments ;
; sdram_cke       ; Incomplete set of assignments ;
; sdram_csn       ; Incomplete set of assignments ;
; sdram_rasn      ; Incomplete set of assignments ;
; sdram_casn      ; Incomplete set of assignments ;
; sdram_wen       ; Incomplete set of assignments ;
; sdram_bank[0]   ; Incomplete set of assignments ;
; sdram_bank[1]   ; Incomplete set of assignments ;
; sdram_addr[0]   ; Incomplete set of assignments ;
; sdram_addr[1]   ; Incomplete set of assignments ;
; sdram_addr[2]   ; Incomplete set of assignments ;
; sdram_addr[3]   ; Incomplete set of assignments ;
; sdram_addr[4]   ; Incomplete set of assignments ;
; sdram_addr[5]   ; Incomplete set of assignments ;
; sdram_addr[6]   ; Incomplete set of assignments ;
; sdram_addr[7]   ; Incomplete set of assignments ;
; sdram_addr[8]   ; Incomplete set of assignments ;
; sdram_addr[9]   ; Incomplete set of assignments ;
; sdram_addr[10]  ; Incomplete set of assignments ;
; sdram_addr[11]  ; Incomplete set of assignments ;
; sdram_addr[12]  ; Incomplete set of assignments ;
; sdram_dqm[0]    ; Incomplete set of assignments ;
; sdram_dqm[1]    ; Incomplete set of assignments ;
; vga_rgb[0]      ; Incomplete set of assignments ;
; vga_rgb[1]      ; Incomplete set of assignments ;
; vga_rgb[2]      ; Incomplete set of assignments ;
; vga_rgb[3]      ; Incomplete set of assignments ;
; vga_rgb[4]      ; Incomplete set of assignments ;
; vga_rgb[5]      ; Incomplete set of assignments ;
; vga_rgb[6]      ; Incomplete set of assignments ;
; vga_rgb[7]      ; Incomplete set of assignments ;
; vga_rgb[8]      ; Incomplete set of assignments ;
; vga_rgb[9]      ; Incomplete set of assignments ;
; vga_rgb[10]     ; Incomplete set of assignments ;
; vga_rgb[11]     ; Incomplete set of assignments ;
; vga_rgb[12]     ; Incomplete set of assignments ;
; vga_rgb[13]     ; Incomplete set of assignments ;
; vga_rgb[14]     ; Incomplete set of assignments ;
; vga_rgb[15]     ; Incomplete set of assignments ;
; vga_hsync       ; Incomplete set of assignments ;
; vga_vsync       ; Incomplete set of assignments ;
; rx_pin          ; Incomplete set of assignments ;
; tx_pin          ; Incomplete set of assignments ;
; Robot_TX        ; Incomplete set of assignments ;
; Pump_TX         ; Incomplete set of assignments ;
; Sel_A_B         ; Incomplete set of assignments ;
; VGA_process_out ; Incomplete set of assignments ;
; led_out[0]      ; Incomplete set of assignments ;
; led_out[1]      ; Incomplete set of assignments ;
; led_out[2]      ; Incomplete set of assignments ;
; led_out[3]      ; Incomplete set of assignments ;
; cmos_sda        ; Incomplete set of assignments ;
; sdram_dq[0]     ; Incomplete set of assignments ;
; sdram_dq[1]     ; Incomplete set of assignments ;
; sdram_dq[2]     ; Incomplete set of assignments ;
; sdram_dq[3]     ; Incomplete set of assignments ;
; sdram_dq[4]     ; Incomplete set of assignments ;
; sdram_dq[5]     ; Incomplete set of assignments ;
; sdram_dq[6]     ; Incomplete set of assignments ;
; sdram_dq[7]     ; Incomplete set of assignments ;
; sdram_dq[8]     ; Incomplete set of assignments ;
; sdram_dq[9]     ; Incomplete set of assignments ;
; sdram_dq[10]    ; Incomplete set of assignments ;
; sdram_dq[11]    ; Incomplete set of assignments ;
; sdram_dq[12]    ; Incomplete set of assignments ;
; sdram_dq[13]    ; Incomplete set of assignments ;
; sdram_dq[14]    ; Incomplete set of assignments ;
; sdram_dq[15]    ; Incomplete set of assignments ;
; cmos_pclk       ; Incomplete set of assignments ;
; rst_n           ; Incomplete set of assignments ;
; clk             ; Incomplete set of assignments ;
; en_color        ; Incomplete set of assignments ;
; Sel_VGA_out     ; Incomplete set of assignments ;
; cmos_href       ; Incomplete set of assignments ;
; cmos_din[7]     ; Incomplete set of assignments ;
; cmos_din[6]     ; Incomplete set of assignments ;
; cmos_din[5]     ; Incomplete set of assignments ;
; cmos_din[2]     ; Incomplete set of assignments ;
; cmos_din[1]     ; Incomplete set of assignments ;
; cmos_din[4]     ; Incomplete set of assignments ;
; cmos_din[3]     ; Incomplete set of assignments ;
; cmos_din[0]     ; Incomplete set of assignments ;
; cmos_vsync      ; Incomplete set of assignments ;
+-----------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------+
; Compilation Hierarchy Node                                                                                                ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                               ; Entity Name                                         ; Library Name    ;
+---------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------+
; |top                                                                                                                      ; 4635 (49)   ; 1783 (34)                 ; 67 (67)       ; 106180      ; 18   ; 7            ; 1       ; 3         ; 87   ; 0            ; 2852 (15)    ; 350 (1)           ; 1433 (33)        ; |top                                                                                                                                                                                                                              ; top                                                 ; work            ;
;    |capture:u_capture|                                                                                                    ; 63 (63)     ; 44 (44)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 8 (8)             ; 39 (39)          ; |top|capture:u_capture                                                                                                                                                                                                            ; capture                                             ; work            ;
;    |cmos_top:u_cmos|                                                                                                      ; 746 (0)     ; 69 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 677 (0)      ; 4 (0)             ; 65 (0)           ; |top|cmos_top:u_cmos                                                                                                                                                                                                              ; cmos_top                                            ; work            ;
;       |cmos_config:u_cfg|                                                                                                 ; 683 (683)   ; 38 (38)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 644 (644)    ; 1 (1)             ; 38 (38)          ; |top|cmos_top:u_cmos|cmos_config:u_cfg                                                                                                                                                                                            ; cmos_config                                         ; work            ;
;       |i2c_master:u_i2c|                                                                                                  ; 64 (64)     ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (33)      ; 3 (3)             ; 28 (28)          ; |top|cmos_top:u_cmos|i2c_master:u_i2c                                                                                                                                                                                             ; i2c_master                                          ; work            ;
;    |imag_process:u_imag_process|                                                                                          ; 2912 (20)   ; 1040 (2)                  ; 0 (0)         ; 38340       ; 8    ; 7            ; 1       ; 3         ; 0    ; 0            ; 1860 (18)    ; 154 (0)           ; 898 (0)          ; |top|imag_process:u_imag_process                                                                                                                                                                                                  ; imag_process                                        ; work            ;
;       |Dilation:u_Dilation|                                                                                               ; 45 (15)     ; 38 (15)                   ; 0 (0)         ; 3834        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 9 (8)             ; 29 (7)           ; |top|imag_process:u_imag_process|Dilation:u_Dilation                                                                                                                                                                              ; Dilation                                            ; work            ;
;          |sobel_line_buf:sobel_line_buf_inst|                                                                             ; 30 (0)      ; 23 (0)                    ; 0 (0)         ; 3834        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 1 (0)             ; 22 (0)           ; |top|imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst                                                                                                                                           ; sobel_line_buf                                      ; work            ;
;             |altshift_taps:ALTSHIFT_TAPS_component|                                                                       ; 30 (0)      ; 23 (0)                    ; 0 (0)         ; 3834        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 1 (0)             ; 22 (0)           ; |top|imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component                                                                                                     ; altshift_taps                                       ; work            ;
;                |shift_taps_ra01:auto_generated|                                                                           ; 30 (1)      ; 23 (1)                    ; 0 (0)         ; 3834        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 1 (1)             ; 22 (0)           ; |top|imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated                                                                      ; shift_taps_ra01                                     ; work            ;
;                   |altsyncram_pad1:altsyncram2|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 3834        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2                                          ; altsyncram_pad1                                     ; work            ;
;                   |cntr_bfh:cntr3|                                                                                        ; 13 (13)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 11 (11)          ; |top|imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_bfh:cntr3                                                       ; cntr_bfh                                            ; work            ;
;                   |cntr_lvf:cntr1|                                                                                        ; 16 (13)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (2)        ; 0 (0)             ; 11 (11)          ; |top|imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_lvf:cntr1                                                       ; cntr_lvf                                            ; work            ;
;                      |cmpr_8ic:cmpr6|                                                                                     ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |top|imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_lvf:cntr1|cmpr_8ic:cmpr6                                        ; cmpr_8ic                                            ; work            ;
;       |Draw_box:u_Drawbox|                                                                                                ; 1787 (1421) ; 377 (268)                 ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 1402 (1156)  ; 47 (41)           ; 338 (223)        ; |top|imag_process:u_imag_process|Draw_box:u_Drawbox                                                                                                                                                                               ; Draw_box                                            ; work            ;
;          |atan:u_atan|                                                                                                    ; 311 (285)   ; 76 (76)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 224 (198)    ; 1 (1)             ; 86 (80)          ; |top|imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan                                                                                                                                                                   ; atan                                                ; work            ;
;             |lpm_add_sub:Add2|                                                                                            ; 32 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (0)       ; 0 (0)             ; 6 (0)            ; |top|imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|lpm_add_sub:Add2                                                                                                                                                  ; lpm_add_sub                                         ; work            ;
;                |add_sub_rvi:auto_generated|                                                                               ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (26)      ; 0 (0)             ; 6 (6)            ; |top|imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|lpm_add_sub:Add2|add_sub_rvi:auto_generated                                                                                                                       ; add_sub_rvi                                         ; work            ;
;          |lpm_mult:Mult0|                                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 3            ; 1       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|imag_process:u_imag_process|Draw_box:u_Drawbox|lpm_mult:Mult0                                                                                                                                                                ; lpm_mult                                            ; work            ;
;             |mult_hft:auto_generated|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 3            ; 1       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|imag_process:u_imag_process|Draw_box:u_Drawbox|lpm_mult:Mult0|mult_hft:auto_generated                                                                                                                                        ; mult_hft                                            ; work            ;
;          |lpm_mult:Mult1|                                                                                                 ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; |top|imag_process:u_imag_process|Draw_box:u_Drawbox|lpm_mult:Mult1                                                                                                                                                                ; lpm_mult                                            ; work            ;
;             |mult_tgt:auto_generated|                                                                                     ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |top|imag_process:u_imag_process|Draw_box:u_Drawbox|lpm_mult:Mult1|mult_tgt:auto_generated                                                                                                                                        ; mult_tgt                                            ; work            ;
;          |uart_tx:uart_tx_inst|                                                                                           ; 47 (47)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 5 (5)             ; 29 (29)          ; |top|imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst                                                                                                                                                          ; uart_tx                                             ; work            ;
;       |Erosion:u_Erosion|                                                                                                 ; 45 (15)     ; 38 (15)                   ; 0 (0)         ; 3834        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 6 (5)             ; 32 (10)          ; |top|imag_process:u_imag_process|Erosion:u_Erosion                                                                                                                                                                                ; Erosion                                             ; work            ;
;          |sobel_line_buf:sobel_line_buf_inst|                                                                             ; 30 (0)      ; 23 (0)                    ; 0 (0)         ; 3834        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 1 (0)             ; 22 (0)           ; |top|imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst                                                                                                                                             ; sobel_line_buf                                      ; work            ;
;             |altshift_taps:ALTSHIFT_TAPS_component|                                                                       ; 30 (0)      ; 23 (0)                    ; 0 (0)         ; 3834        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 1 (0)             ; 22 (0)           ; |top|imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component                                                                                                       ; altshift_taps                                       ; work            ;
;                |shift_taps_ra01:auto_generated|                                                                           ; 30 (1)      ; 23 (1)                    ; 0 (0)         ; 3834        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 1 (1)             ; 22 (0)           ; |top|imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated                                                                        ; shift_taps_ra01                                     ; work            ;
;                   |altsyncram_pad1:altsyncram2|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 3834        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2                                            ; altsyncram_pad1                                     ; work            ;
;                   |cntr_bfh:cntr3|                                                                                        ; 13 (13)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 11 (11)          ; |top|imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_bfh:cntr3                                                         ; cntr_bfh                                            ; work            ;
;                   |cntr_lvf:cntr1|                                                                                        ; 16 (13)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (2)        ; 0 (0)             ; 11 (11)          ; |top|imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_lvf:cntr1                                                         ; cntr_lvf                                            ; work            ;
;                      |cmpr_8ic:cmpr6|                                                                                     ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |top|imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_lvf:cntr1|cmpr_8ic:cmpr6                                          ; cmpr_8ic                                            ; work            ;
;       |Shape_Detector:u_Shape_Detector|                                                                                   ; 478 (478)   ; 234 (234)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 244 (244)    ; 27 (27)           ; 207 (207)        ; |top|imag_process:u_imag_process|Shape_Detector:u_Shape_Detector                                                                                                                                                                  ; Shape_Detector                                      ; work            ;
;       |rgb2ycbcr:u_gray|                                                                                                  ; 310 (221)   ; 151 (151)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 123 (43)     ; 10 (10)           ; 177 (147)        ; |top|imag_process:u_imag_process|rgb2ycbcr:u_gray                                                                                                                                                                                 ; rgb2ycbcr                                           ; work            ;
;          |lpm_mult:Mult0|                                                                                                 ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 3 (0)            ; |top|imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult0                                                                                                                                                                  ; lpm_mult                                            ; work            ;
;             |multcore:mult_core|                                                                                          ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 3 (3)            ; |top|imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult0|multcore:mult_core                                                                                                                                               ; multcore                                            ; work            ;
;          |lpm_mult:Mult1|                                                                                                 ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 1 (0)            ; |top|imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult1                                                                                                                                                                  ; lpm_mult                                            ; work            ;
;             |multcore:mult_core|                                                                                          ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 1 (1)            ; |top|imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult1|multcore:mult_core                                                                                                                                               ; multcore                                            ; work            ;
;          |lpm_mult:Mult2|                                                                                                 ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 3 (0)            ; |top|imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult2                                                                                                                                                                  ; lpm_mult                                            ; work            ;
;             |multcore:mult_core|                                                                                          ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 3 (3)            ; |top|imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult2|multcore:mult_core                                                                                                                                               ; multcore                                            ; work            ;
;          |lpm_mult:Mult3|                                                                                                 ; 23 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 10 (0)           ; |top|imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult3                                                                                                                                                                  ; lpm_mult                                            ; work            ;
;             |multcore:mult_core|                                                                                          ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 10 (10)          ; |top|imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult3|multcore:mult_core                                                                                                                                               ; multcore                                            ; work            ;
;          |lpm_mult:Mult4|                                                                                                 ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |top|imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult4                                                                                                                                                                  ; lpm_mult                                            ; work            ;
;             |multcore:mult_core|                                                                                          ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |top|imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult4|multcore:mult_core                                                                                                                                               ; multcore                                            ; work            ;
;          |lpm_mult:Mult5|                                                                                                 ; 18 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 2 (0)            ; |top|imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult5                                                                                                                                                                  ; lpm_mult                                            ; work            ;
;             |multcore:mult_core|                                                                                          ; 18 (18)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 2 (2)            ; |top|imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult5|multcore:mult_core                                                                                                                                               ; multcore                                            ; work            ;
;          |lpm_mult:Mult6|                                                                                                 ; 21 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 11 (0)           ; |top|imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult6                                                                                                                                                                  ; lpm_mult                                            ; work            ;
;             |multcore:mult_core|                                                                                          ; 21 (21)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 11 (11)          ; |top|imag_process:u_imag_process|rgb2ycbcr:u_gray|lpm_mult:Mult6|multcore:mult_core                                                                                                                                               ; multcore                                            ; work            ;
;       |sobel:u_sobel|                                                                                                     ; 236 (207)   ; 197 (174)                 ; 0 (0)         ; 30672       ; 6    ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (31)      ; 55 (55)           ; 144 (121)        ; |top|imag_process:u_imag_process|sobel:u_sobel                                                                                                                                                                                    ; sobel                                               ; work            ;
;          |sobel_line_buf:sobel_line_buf_inst|                                                                             ; 29 (0)      ; 23 (0)                    ; 0 (0)         ; 30672       ; 6    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 23 (0)           ; |top|imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst                                                                                                                                                 ; sobel_line_buf                                      ; work            ;
;             |altshift_taps:ALTSHIFT_TAPS_component|                                                                       ; 29 (0)      ; 23 (0)                    ; 0 (0)         ; 30672       ; 6    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 23 (0)           ; |top|imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component                                                                                                           ; altshift_taps                                       ; work            ;
;                |shift_taps_ra01:auto_generated|                                                                           ; 29 (1)      ; 23 (1)                    ; 0 (0)         ; 30672       ; 6    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 23 (0)           ; |top|imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated                                                                            ; shift_taps_ra01                                     ; work            ;
;                   |altsyncram_pad1:altsyncram2|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 30672       ; 6    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2                                                ; altsyncram_pad1                                     ; work            ;
;                   |cntr_bfh:cntr3|                                                                                        ; 13 (13)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 12 (12)          ; |top|imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_bfh:cntr3                                                             ; cntr_bfh                                            ; work            ;
;                   |cntr_lvf:cntr1|                                                                                        ; 16 (13)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (2)        ; 0 (0)             ; 11 (11)          ; |top|imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_lvf:cntr1                                                             ; cntr_lvf                                            ; work            ;
;                      |cmpr_8ic:cmpr6|                                                                                     ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |top|imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_lvf:cntr1|cmpr_8ic:cmpr6                                              ; cmpr_8ic                                            ; work            ;
;       |ycbcr2bin:u_ycbcr2bin|                                                                                             ; 25 (25)     ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 3 (3)            ; |top|imag_process:u_imag_process|ycbcr2bin:u_ycbcr2bin                                                                                                                                                                            ; ycbcr2bin                                           ; work            ;
;    |iobuf:u_iobuf|                                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|iobuf:u_iobuf                                                                                                                                                                                                                ; iobuf                                               ; work            ;
;       |iobuf_iobuf_in_d8i:iobuf_iobuf_in_d8i_component|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|iobuf:u_iobuf|iobuf_iobuf_in_d8i:iobuf_iobuf_in_d8i_component                                                                                                                                                                ; iobuf_iobuf_in_d8i                                  ; work            ;
;    |pll0:u_pll0|                                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|pll0:u_pll0                                                                                                                                                                                                                  ; pll0                                                ; work            ;
;       |altpll:altpll_component|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|pll0:u_pll0|altpll:altpll_component                                                                                                                                                                                          ; altpll                                              ; work            ;
;          |pll0_altpll:auto_generated|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated                                                                                                                                                               ; pll0_altpll                                         ; work            ;
;    |pll1:u_pll1|                                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|pll1:u_pll1                                                                                                                                                                                                                  ; pll1                                                ; work            ;
;       |altpll:altpll_component|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|pll1:u_pll1|altpll:altpll_component                                                                                                                                                                                          ; altpll                                              ; work            ;
;          |pll1_altpll:auto_generated|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|pll1:u_pll1|altpll:altpll_component|pll1_altpll:auto_generated                                                                                                                                                               ; pll1_altpll                                         ; work            ;
;    |sdram_controller:u_meme_controller|                                                                                   ; 779 (0)     ; 549 (0)                   ; 0 (0)         ; 67584       ; 9    ; 0            ; 0       ; 0         ; 0    ; 0            ; 230 (0)      ; 183 (0)           ; 366 (0)          ; |top|sdram_controller:u_meme_controller                                                                                                                                                                                           ; sdram_controller                                    ; work            ;
;       |sdram_ctrl:u_ctrl|                                                                                                 ; 468 (132)   ; 344 (68)                  ; 0 (0)         ; 67584       ; 9    ; 0            ; 0       ; 0         ; 0    ; 0            ; 100 (41)     ; 136 (1)           ; 232 (90)         ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl                                                                                                                                                                         ; sdram_ctrl                                          ; work            ;
;          |rdfifo:u_rdfifo|                                                                                                ; 169 (0)     ; 138 (0)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (0)       ; 73 (0)            ; 66 (0)           ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo                                                                                                                                                         ; rdfifo                                              ; work            ;
;             |dcfifo:dcfifo_component|                                                                                     ; 169 (0)     ; 138 (0)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (0)       ; 73 (0)            ; 66 (0)           ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component                                                                                                                                 ; dcfifo                                              ; work            ;
;                |dcfifo_j2l1:auto_generated|                                                                               ; 169 (47)    ; 138 (36)                  ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (6)       ; 73 (28)           ; 66 (8)           ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated                                                                                                      ; dcfifo_j2l1                                         ; work            ;
;                   |a_gray2bin_8ib:wrptr_g_gray2bin|                                                                       ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_gray2bin_8ib:wrptr_g_gray2bin                                                                      ; a_gray2bin_8ib                                      ; work            ;
;                   |a_gray2bin_8ib:ws_dgrp_gray2bin|                                                                       ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 9 (9)            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_gray2bin_8ib:ws_dgrp_gray2bin                                                                      ; a_gray2bin_8ib                                      ; work            ;
;                   |a_graycounter_3lc:wrptr_g1p|                                                                           ; 22 (22)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 18 (18)          ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_3lc:wrptr_g1p                                                                          ; a_graycounter_3lc                                   ; work            ;
;                   |a_graycounter_777:rdptr_g1p|                                                                           ; 26 (26)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 2 (2)             ; 14 (14)          ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|a_graycounter_777:rdptr_g1p                                                                          ; a_graycounter_777                                   ; work            ;
;                   |alt_synch_pipe_cpl:rs_dgwp|                                                                            ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (0)            ; 6 (0)            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp                                                                           ; alt_synch_pipe_cpl                                  ; work            ;
;                      |dffpipe_te9:dffpipe6|                                                                               ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (18)           ; 6 (6)            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe6                                                      ; dffpipe_te9                                         ; work            ;
;                   |alt_synch_pipe_dpl:ws_dgrp|                                                                            ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 23 (0)            ; 1 (0)            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp                                                                           ; alt_synch_pipe_dpl                                  ; work            ;
;                      |dffpipe_ue9:dffpipe9|                                                                               ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 23 (23)           ; 1 (1)            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe9                                                      ; dffpipe_ue9                                         ; work            ;
;                   |altsyncram_1r41:fifo_ram|                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram                                                                             ; altsyncram_1r41                                     ; work            ;
;                   |cmpr_p76:rdempty_eq_comp|                                                                              ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|cmpr_p76:rdempty_eq_comp                                                                             ; cmpr_p76                                            ; work            ;
;                   |cmpr_p76:wrfull_eq_comp|                                                                               ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 3 (3)            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|cmpr_p76:wrfull_eq_comp                                                                              ; cmpr_p76                                            ; work            ;
;                   |dffpipe_qe9:ws_brp|                                                                                    ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 9 (9)            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|dffpipe_qe9:ws_brp                                                                                   ; dffpipe_qe9                                         ; work            ;
;                   |dffpipe_qe9:ws_bwp|                                                                                    ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|dffpipe_qe9:ws_bwp                                                                                   ; dffpipe_qe9                                         ; work            ;
;          |wrfifo:wrfifo_inst|                                                                                             ; 167 (0)     ; 138 (0)                   ; 0 (0)         ; 34816       ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (0)       ; 62 (0)            ; 76 (0)           ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst                                                                                                                                                      ; wrfifo                                              ; work            ;
;             |dcfifo:dcfifo_component|                                                                                     ; 167 (0)     ; 138 (0)                   ; 0 (0)         ; 34816       ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (0)       ; 62 (0)            ; 76 (0)           ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component                                                                                                                              ; dcfifo                                              ; work            ;
;                |dcfifo_42l1:auto_generated|                                                                               ; 167 (51)    ; 138 (36)                  ; 0 (0)         ; 34816       ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (12)      ; 62 (24)           ; 76 (8)           ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated                                                                                                   ; dcfifo_42l1                                         ; work            ;
;                   |a_gray2bin_8ib:rdptr_g_gray2bin|                                                                       ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin                                                                   ; a_gray2bin_8ib                                      ; work            ;
;                   |a_gray2bin_8ib:rs_dgwp_gray2bin|                                                                       ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 9 (9)            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_gray2bin_8ib:rs_dgwp_gray2bin                                                                   ; a_gray2bin_8ib                                      ; work            ;
;                   |a_graycounter_3lc:wrptr_g1p|                                                                           ; 22 (22)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 17 (17)          ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p                                                                       ; a_graycounter_3lc                                   ; work            ;
;                   |a_graycounter_777:rdptr_g1p|                                                                           ; 24 (24)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 22 (22)          ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p                                                                       ; a_graycounter_777                                   ; work            ;
;                   |alt_synch_pipe_apl:rs_dgwp|                                                                            ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 19 (0)            ; 5 (0)            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp                                                                        ; alt_synch_pipe_apl                                  ; work            ;
;                      |dffpipe_re9:dffpipe13|                                                                              ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 19 (19)           ; 5 (5)            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13                                                  ; dffpipe_re9                                         ; work            ;
;                   |alt_synch_pipe_bpl:ws_dgrp|                                                                            ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 8 (0)            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp                                                                        ; alt_synch_pipe_bpl                                  ; work            ;
;                      |dffpipe_se9:dffpipe16|                                                                              ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 8 (8)            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16                                                  ; dffpipe_se9                                         ; work            ;
;                   |altsyncram_5r41:fifo_ram|                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 34816       ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram                                                                          ; altsyncram_5r41                                     ; work            ;
;                   |cmpr_p76:rdempty_eq_comp|                                                                              ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|cmpr_p76:rdempty_eq_comp                                                                          ; cmpr_p76                                            ; work            ;
;                   |cmpr_p76:wrfull_eq_comp|                                                                               ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 5 (5)            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|cmpr_p76:wrfull_eq_comp                                                                           ; cmpr_p76                                            ; work            ;
;                   |dffpipe_qe9:rs_brp|                                                                                    ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 10 (10)          ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_brp                                                                                ; dffpipe_qe9                                         ; work            ;
;                   |dffpipe_qe9:rs_bwp|                                                                                    ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 9 (9)            ; |top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp                                                                                ; dffpipe_qe9                                         ; work            ;
;       |sdram_interface:u_interface|                                                                                       ; 335 (0)     ; 205 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 130 (0)      ; 47 (0)            ; 158 (0)          ; |top|sdram_controller:u_meme_controller|sdram_interface:u_interface                                                                                                                                                               ; sdram_interface                                     ; sdram_interface ;
;          |altera_reset_controller:rst_controller|                                                                         ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller                                                                                                                        ; altera_reset_controller                             ; sdram_interface ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                             ; altera_reset_synchronizer                           ; sdram_interface ;
;          |sdram_interface_sdram_controller:sdram_controller|                                                              ; 332 (225)   ; 202 (118)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 130 (125)    ; 45 (4)            ; 157 (89)         ; |top|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller                                                                                                             ; sdram_interface_sdram_controller                    ; sdram_interface ;
;             |sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module| ; 114 (114)   ; 84 (84)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 41 (41)           ; 68 (68)          ; |top|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module ; sdram_interface_sdram_controller_input_efifo_module ; sdram_interface ;
;    |vga_interface:u_vga|                                                                                                  ; 101 (72)    ; 47 (26)                   ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (46)      ; 0 (0)             ; 47 (26)          ; |top|vga_interface:u_vga                                                                                                                                                                                                          ; vga_interface                                       ; work            ;
;       |vga_buf:u_buf|                                                                                                     ; 29 (0)      ; 21 (0)                    ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 21 (0)           ; |top|vga_interface:u_vga|vga_buf:u_buf                                                                                                                                                                                            ; vga_buf                                             ; work            ;
;          |scfifo:scfifo_component|                                                                                        ; 29 (0)      ; 21 (0)                    ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 21 (0)           ; |top|vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component                                                                                                                                                                    ; scfifo                                              ; work            ;
;             |scfifo_6141:auto_generated|                                                                                  ; 29 (0)      ; 21 (0)                    ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 21 (0)           ; |top|vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated                                                                                                                                         ; scfifo_6141                                         ; work            ;
;                |a_dpfifo_d741:dpfifo|                                                                                     ; 29 (18)     ; 21 (10)                   ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 21 (10)          ; |top|vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo                                                                                                                    ; a_dpfifo_d741                                       ; work            ;
;                   |altsyncram_tpb1:FIFOram|                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram                                                                                            ; altsyncram_tpb1                                     ; work            ;
;                   |cntr_bo7:usedw_counter|                                                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |top|vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_bo7:usedw_counter                                                                                             ; cntr_bo7                                            ; work            ;
;                   |cntr_unb:rd_ptr_msb|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |top|vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_unb:rd_ptr_msb                                                                                                ; cntr_unb                                            ; work            ;
;                   |cntr_vnb:wr_ptr|                                                                                       ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |top|vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|cntr_vnb:wr_ptr                                                                                                    ; cntr_vnb                                            ; work            ;
+---------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                      ;
+-----------------+----------+---------------+---------------+-----------------------+----------+----------+
; Name            ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE     ;
+-----------------+----------+---------------+---------------+-----------------------+----------+----------+
; cmos_xclk       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; cmos_pwdn       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; cmos_reset      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; cmos_scl        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; sdram_clk       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; sdram_cke       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; sdram_csn       ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_rasn      ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_casn      ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_wen       ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_bank[0]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_bank[1]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[0]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[1]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[2]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[3]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[4]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[5]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[6]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[7]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[8]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[9]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[10]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[11]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_addr[12]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdram_dqm[0]    ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; sdram_dqm[1]    ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; vga_rgb[0]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; vga_rgb[1]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; vga_rgb[2]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; vga_rgb[3]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; vga_rgb[4]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; vga_rgb[5]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; vga_rgb[6]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; vga_rgb[7]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; vga_rgb[8]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; vga_rgb[9]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; vga_rgb[10]     ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; vga_rgb[11]     ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; vga_rgb[12]     ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; vga_rgb[13]     ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; vga_rgb[14]     ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; vga_rgb[15]     ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; vga_hsync       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; vga_vsync       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; rx_pin          ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; tx_pin          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; Robot_TX        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; Pump_TX         ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; Sel_A_B         ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; VGA_process_out ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; led_out[0]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; led_out[1]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; led_out[2]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; led_out[3]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; cmos_sda        ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; sdram_dq[0]     ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[1]     ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[2]     ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[3]     ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[4]     ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[5]     ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[6]     ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[7]     ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[8]     ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[9]     ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[10]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[11]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[12]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[13]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[14]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdram_dq[15]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; cmos_pclk       ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --       ; --       ;
; rst_n           ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; clk             ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; en_color        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; Sel_VGA_out     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; cmos_href       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; cmos_din[7]     ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; cmos_din[6]     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; cmos_din[5]     ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; cmos_din[2]     ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; cmos_din[1]     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; cmos_din[4]     ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; cmos_din[3]     ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; cmos_din[0]     ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; cmos_vsync      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
+-----------------+----------+---------------+---------------+-----------------------+----------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                     ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; rx_pin                                                                                                                                                                                                  ;                   ;         ;
; Sel_A_B                                                                                                                                                                                                 ;                   ;         ;
; VGA_process_out                                                                                                                                                                                         ;                   ;         ;
; cmos_sda                                                                                                                                                                                                ;                   ;         ;
; sdram_dq[0]                                                                                                                                                                                             ;                   ;         ;
; sdram_dq[1]                                                                                                                                                                                             ;                   ;         ;
; sdram_dq[2]                                                                                                                                                                                             ;                   ;         ;
; sdram_dq[3]                                                                                                                                                                                             ;                   ;         ;
; sdram_dq[4]                                                                                                                                                                                             ;                   ;         ;
; sdram_dq[5]                                                                                                                                                                                             ;                   ;         ;
; sdram_dq[6]                                                                                                                                                                                             ;                   ;         ;
; sdram_dq[7]                                                                                                                                                                                             ;                   ;         ;
; sdram_dq[8]                                                                                                                                                                                             ;                   ;         ;
; sdram_dq[9]                                                                                                                                                                                             ;                   ;         ;
; sdram_dq[10]                                                                                                                                                                                            ;                   ;         ;
; sdram_dq[11]                                                                                                                                                                                            ;                   ;         ;
; sdram_dq[12]                                                                                                                                                                                            ;                   ;         ;
; sdram_dq[13]                                                                                                                                                                                            ;                   ;         ;
; sdram_dq[14]                                                                                                                                                                                            ;                   ;         ;
; sdram_dq[15]                                                                                                                                                                                            ;                   ;         ;
; cmos_pclk                                                                                                                                                                                               ;                   ;         ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[15]                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[13]                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[11]                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[12]                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[14]                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[2]                                                                                                                               ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[3]                                                                                                                               ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[4]                                                                                                                               ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[5]                                                                                                                               ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[7]                                                                                                                               ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[6]                                                                                                                               ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[8]                                                                                                                               ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[9]                                                                                                                               ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[10]                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[1]                                                                                                                               ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|cycle_cnt[0]                                                                                                                 ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|cycle_cnt[1]                                                                                                                 ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|cycle_cnt[2]                                                                                                                 ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|cycle_cnt[3]                                                                                                                 ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|cycle_cnt[5]                                                                                                                 ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|cycle_cnt[4]                                                                                                                 ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|cycle_cnt[6]                                                                                                                 ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|cycle_cnt[7]                                                                                                                 ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|cycle_cnt[8]                                                                                                                 ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|cycle_cnt[10]                                                                                                                ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|cycle_cnt[11]                                                                                                                ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|cycle_cnt[9]                                                                                                                 ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|cycle_cnt[12]                                                                                                                ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|cycle_cnt[13]                                                                                                                ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|cycle_cnt[14]                                                                                                                ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|cycle_cnt[15]                                                                                                                ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|tx_data[2]                                                                                                                                        ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|tx_data[1]                                                                                                                                        ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[0]                                                                                                                               ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos[44]                                                                                                                       ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|y_cnt[9]                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|x_cnt[9]                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|x_cnt[8]                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|x_cnt[0]                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|x_cnt[1]                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|x_cnt[2]                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|x_cnt[3]                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|x_cnt[4]                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|x_cnt[5]                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|x_cnt[6]                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|x_cnt[7]                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|x_cnt[10]                                                                                                                            ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|y_cnt[4]                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|y_cnt[5]                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|y_cnt[3]                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|y_cnt[2]                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|y_cnt[1]                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|y_cnt[0]                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|y_cnt[7]                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|y_cnt[8]                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|y_cnt[6]                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|y_cnt[10]                                                                                                                            ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[10]                                                                                                                                 ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|Y_center_ji[6]                                                                                                                                    ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[6]                                                                                                                                  ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|Y_center_ji[5]                                                                                                                                    ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[5]                                                                                                                                  ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|Y_center_ji[4]                                                                                                                                    ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[4]                                                                                                                                  ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|Y_center_ji[7]                                                                                                                                    ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[7]                                                                                                                                  ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|Y_center_ji[2]                                                                                                                                    ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[2]                                                                                                                                  ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|Y_center_ji[1]                                                                                                                                    ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[9]                                                                                                                                  ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[1]                                                                                                                                  ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[8]                                                                                                                                  ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[0]                                                                                                                                  ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|Y_center_ji[0]                                                                                                                                    ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|Y_center_ji[3]                                                                                                                                    ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[3]                                                                                                                                  ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|g[6]                                                                                                                                                   ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|g[7]                                                                                                                                                   ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|g[8]                                                                                                                                                   ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|g[9]                                                                                                                                                   ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|g[10]                                                                                                                                                  ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|g[11]                                                                                                                                                  ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|g[12]                                                                                                                                                  ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|g[13]                                                                                                                                                  ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|g[1]                                                                                                                                                   ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|g[2]                                                                                                                                                   ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|g[3]                                                                                                                                                   ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|g[4]                                                                                                                                                   ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|g[5]                                                                                                                                                   ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0                                ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a4                                ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8                                ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12                               ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a17                               ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|deg[8]                                                                                                                                ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|deg[7]                                                                                                                                ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|deg[6]                                                                                                                                ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|deg[5]                                                                                                                                ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|deg[4]                                                                                                                                ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|deg[3]                                                                                                                                ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|deg[2]                                                                                                                                ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|deg[1]                                                                                                                                ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|deg[0]                                                                                                                                ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|y_numerator[14]                                                                                                                                   ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|y_numerator[13]                                                                                                                                   ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|y_numerator[12]                                                                                                                                   ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|y_numerator[11]                                                                                                                                   ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|y_numerator[10]                                                                                                                                   ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|y_numerator[9]                                                                                                                                    ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|y_numerator[8]                                                                                                                                    ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|y_numerator[7]                                                                                                                                    ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|y_numerator[6]                                                                                                                                    ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|y_numerator[5]                                                                                                                                    ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|y_numerator[4]                                                                                                                                    ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|y_numerator[3]                                                                                                                                    ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|Y_center_ji[8]                                                                                                                                    ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|y_abs[6]                                                                                                                                               ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|x_abs[6]                                                                                                                                               ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|y_abs[5]                                                                                                                                               ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|x_abs[5]                                                                                                                                               ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|y_abs[4]                                                                                                                                               ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|x_abs[4]                                                                                                                                               ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|y_abs[3]                                                                                                                                               ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|x_abs[3]                                                                                                                                               ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|y_abs[2]                                                                                                                                               ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|x_abs[2]                                                                                                                                               ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|y_abs[1]                                                                                                                                               ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|x_abs[1]                                                                                                                                               ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|y_abs[0]                                                                                                                                               ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|x_abs[0]                                                                                                                                               ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|y_abs[7]                                                                                                                                               ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|x_abs[7]                                                                                                                                               ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|y_abs[8]                                                                                                                                               ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|x_abs[8]                                                                                                                                               ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|y_abs[9]                                                                                                                                               ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|x_abs[9]                                                                                                                                               ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|y_abs[10]                                                                                                                                              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|x_abs[10]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|y_abs[12]                                                                                                                                              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|x_abs[12]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|ram_block5a0 ; 0                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cr[13]                                                                                                                                              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cr[14]                                                                                                                                              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cr[15]                                                                                                                                              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cr[16]                                                                                                                                              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cr[17]                                                                                                                                              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cb[12]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cb[13]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cb[14]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cb[15]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cb[16]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cb[17]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Y[13]                                                                                                                                               ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Y[14]                                                                                                                                               ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Y[15]                                                                                                                                               ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Y[16]                                                                                                                                               ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Y[17]                                                                                                                                               ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|y_conv[6]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|y_conv[5]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|y_conv[4]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|y_conv[3]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|y_conv[2]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|y_conv[1]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|y_conv[0]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|y_conv[12]                                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|x_conv[6]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|x_conv[5]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|x_conv[4]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|x_conv[3]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|x_conv[2]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|x_conv[1]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|x_conv[0]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|x_conv[12]                                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|y_conv[7]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|x_conv[7]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|y_conv[8]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|x_conv[8]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|y_conv[9]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|x_conv[9]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]        ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]        ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]        ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]        ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]        ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]        ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]        ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]        ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]        ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]        ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]       ; 0                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cr_g[13]                                                                                                                                            ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cr_g[12]                                                                                                                                            ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cr_g[11]                                                                                                                                            ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cr_g[10]                                                                                                                                            ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cr_g[9]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cr_g[8]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cr_g[7]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cr_g[6]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cr_g[5]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cr_b[13]                                                                                                                                            ; 0                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cr_b[12]                                                                                                                                            ; 0                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cr_b[11]                                                                                                                                            ; 0                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cr_b[10]                                                                                                                                            ; 0                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cr_b[9]                                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cr_b[8]                                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cr_b[7]                                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cr_b[6]                                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cr_b[5]                                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cr_b[4]                                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cr_g[14]                                                                                                                                            ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cr_b[14]                                                                                                                                            ; 0                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cr_g[15]                                                                                                                                            ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cr_g[16]                                                                                                                                            ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cb_r[12]                                                                                                                                            ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cb_r[11]                                                                                                                                            ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cb_r[10]                                                                                                                                            ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cb_r[9]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cb_r[8]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cb_r[7]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cb_r[6]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cb_r[5]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cb_r[4]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cb_g[12]                                                                                                                                            ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cb_g[11]                                                                                                                                            ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cb_g[10]                                                                                                                                            ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cb_g[9]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cb_g[8]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cb_g[7]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cb_g[6]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cb_g[5]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cb_g[4]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cb_r[13]                                                                                                                                            ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cb_g[13]                                                                                                                                            ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cb_r[14]                                                                                                                                            ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cb_g[14]                                                                                                                                            ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cb_r[15]                                                                                                                                            ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cb_g[15]                                                                                                                                            ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cb_g[16]                                                                                                                                            ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Y_g[13]                                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Y_r[13]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Y_g[12]                                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Y_r[12]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Y_g[11]                                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Y_r[11]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Y_g[10]                                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Y_r[10]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Y_g[9]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Y_r[9]                                                                                                                                              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Y_g[8]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Y_r[8]                                                                                                                                              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Y_g[7]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Y_r[7]                                                                                                                                              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Y_g[6]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Y_g[5]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Y_g[4]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Y_b[13]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Y_b[12]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Y_b[11]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Y_b[10]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Y_b[9]                                                                                                                                              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Y_b[8]                                                                                                                                              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Y_b[7]                                                                                                                                              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Y_b[6]                                                                                                                                              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Y_b[5]                                                                                                                                              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Y_b[4]                                                                                                                                              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Y_g[14]                                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Y_r[14]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Y_b[14]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Y_g[15]                                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Y_r[15]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Y_g[16]                                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Y_r[16]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Y_g[17]                                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|y2_sum[6]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|y0_sum[6]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|y2_sum[5]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|y0_sum[5]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|y2_sum[4]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|y0_sum[4]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|y2_sum[3]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|y0_sum[3]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|y2_sum[2]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|y0_sum[2]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|y2_sum[1]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|y0_sum[1]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|y2_sum[0]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|y0_sum[0]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|y2_sum[9]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|y0_sum[9]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|y2_sum[8]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|y0_sum[8]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|y2_sum[7]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|y0_sum[7]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|x2_sum[6]                                                                                                                                              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|x0_sum[6]                                                                                                                                              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|x2_sum[5]                                                                                                                                              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|x0_sum[5]                                                                                                                                              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|x2_sum[4]                                                                                                                                              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|x0_sum[4]                                                                                                                                              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|x2_sum[3]                                                                                                                                              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|x0_sum[3]                                                                                                                                              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|x2_sum[2]                                                                                                                                              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|x0_sum[2]                                                                                                                                              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|x2_sum[1]                                                                                                                                              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|x0_sum[1]                                                                                                                                              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|x2_sum[0]                                                                                                                                              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|x0_sum[0]                                                                                                                                              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|x2_sum[9]                                                                                                                                              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|x0_sum[9]                                                                                                                                              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|x2_sum[8]                                                                                                                                              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|x0_sum[8]                                                                                                                                              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|x2_sum[7]                                                                                                                                              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|x0_sum[7]                                                                                                                                              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|V_Length[10]                                                                                                                                      ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|xi[15]                                                                                                                                ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|xi[14]                                                                                                                                ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|xi[13]                                                                                                                                ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|xi[12]                                                                                                                                ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|xi[11]                                                                                                                                ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|xi[10]                                                                                                                                ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|H_Length[10]                                                                                                                                      ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|ram_block5a0   ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|ram_block5a5       ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|ram_block5a3       ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|ram_block5a1       ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|ram_block5a19      ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|ram_block5a0       ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|ram_block5a7       ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]          ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]          ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]          ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]          ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]          ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]          ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]          ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]          ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]          ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]          ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]         ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|H_Length[9]                                                                                                                                       ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|H_Length[8]                                                                                                                                       ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|H_Length[7]                                                                                                                                       ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|H_Length[6]                                                                                                                                       ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|H_Length[5]                                                                                                                                       ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|H_Length[4]                                                                                                                                       ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|H_Length[3]                                                                                                                                       ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|H_Length[2]                                                                                                                                       ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|H_Length[1]                                                                                                                                       ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|V_Length[9]                                                                                                                                       ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|V_Length[8]                                                                                                                                       ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|V_Length[7]                                                                                                                                       ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|V_Length[6]                                                                                                                                       ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|V_Length[5]                                                                                                                                       ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|V_Length[4]                                                                                                                                       ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|V_Length[3]                                                                                                                                       ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|V_Length[2]                                                                                                                                       ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|V_Length[1]                                                                                                                                       ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Y[12]                                                                                                                                               ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Y[11]                                                                                                                                               ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Y[10]                                                                                                                                               ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cb[11]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cb[10]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cr[12]                                                                                                                                              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cr[11]                                                                                                                                              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cr[10]                                                                                                                                              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|tx_reg                                                                                                                       ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0]                                                                                                                                      ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[1]                                                                                                                                      ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|state.S_SEND_BYTE                                                                                                            ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|tx_data_latch[6]                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|bit_cnt[1]                                                                                                                   ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|tx_data_latch[5]                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|bit_cnt[0]                                                                                                                   ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|tx_data_latch[4]                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|tx_data_latch[7]                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|tx_data_latch[2]                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|tx_data_latch[1]                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|tx_data_latch[0]                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|tx_data_latch[3]                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|bit_cnt[2]                                                                                                                   ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|state.S_STOP                                                                                                                 ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|state.S_IDLE                                                                                                                 ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|eop[1]                                                                                                                                            ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_is_invalid                                                                                                                    ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|state.S_START                                                                                                                ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|tx_data[6]                                                                                                                                        ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|tx_data_valid                                                                                                                                     ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|tx_data[5]                                                                                                                                        ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|tx_data[4]                                                                                                                                        ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|tx_data[7]                                                                                                                                        ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|tx_data[0]                                                                                                                                        ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|tx_data[3]                                                                                                                                        ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|y_cnt_r[9]                                                                                                                           ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|y_cnt_r[4]                                                                                                                           ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|y_cnt_r[5]                                                                                                                           ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|y_cnt_r[3]                                                                                                                           ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|y_cnt_r[2]                                                                                                                           ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|y_cnt_r[1]                                                                                                                           ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|y_cnt_r[0]                                                                                                                           ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|y_cnt_r[7]                                                                                                                           ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|y_cnt_r[8]                                                                                                                           ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|y_cnt_r[6]                                                                                                                           ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|x_cnt_r[6]                                                                                                                           ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|x_cnt_r[5]                                                                                                                           ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|x_cnt_r[4]                                                                                                                           ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|x_cnt_r[3]                                                                                                                           ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|x_cnt_r[2]                                                                                                                           ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|x_cnt_r[1]                                                                                                                           ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|x_cnt_r[8]                                                                                                                           ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|x_cnt_r[7]                                                                                                                           ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|x_cnt_r[9]                                                                                                                           ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|x_cnt_r[0]                                                                                                                           ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|x_cnt_r[10]                                                                                                                          ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|y_cnt_r[10]                                                                                                                          ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|x_cnt_r[10]                                                                                                                                       ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[10]                                                                                                                   ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|x_cnt_r[9]                                                                                                                                        ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[9]                                                                                                                    ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|x_cnt_r[8]                                                                                                                                        ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[8]                                                                                                                    ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|x_cnt_r[7]                                                                                                                                        ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[7]                                                                                                                    ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|x_cnt_r[6]                                                                                                                                        ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[6]                                                                                                                    ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|x_cnt_r[5]                                                                                                                                        ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[5]                                                                                                                    ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|x_cnt_r[4]                                                                                                                                        ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[4]                                                                                                                    ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|x_cnt_r[3]                                                                                                                                        ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[3]                                                                                                                    ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|x_cnt_r[2]                                                                                                                                        ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[2]                                                                                                                    ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|x_cnt_r[1]                                                                                                                                        ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[1]                                                                                                                    ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|x_cnt_r[0]                                                                                                                                        ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[0]                                                                                                                    ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|y_cnt_r[10]                                                                                                                                       ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[21]                                                                                                                   ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|y_cnt_r[9]                                                                                                                                        ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[20]                                                                                                                   ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|y_cnt_r[8]                                                                                                                                        ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[19]                                                                                                                   ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|y_cnt_r[7]                                                                                                                                        ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[18]                                                                                                                   ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|y_cnt_r[6]                                                                                                                                        ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[17]                                                                                                                   ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|y_cnt_r[5]                                                                                                                                        ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[16]                                                                                                                   ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|y_cnt_r[4]                                                                                                                                        ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[15]                                                                                                                   ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|y_cnt_r[3]                                                                                                                                        ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[14]                                                                                                                   ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|y_cnt_r[2]                                                                                                                                        ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[13]                                                                                                                   ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|y_cnt_r[1]                                                                                                                                        ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[12]                                                                                                                   ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|y_cnt_r[0]                                                                                                                                        ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[11]                                                                                                                   ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|vld[1]                                                                                                                                            ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|din_r                                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[32]                                                                                                                   ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[31]                                                                                                                   ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[30]                                                                                                                   ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[29]                                                                                                                   ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[28]                                                                                                                   ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[27]                                                                                                                   ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[26]                                                                                                                   ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[25]                                                                                                                   ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[24]                                                                                                                   ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[23]                                                                                                                   ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[22]                                                                                                                   ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[43]                                                                                                                   ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[42]                                                                                                                   ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[41]                                                                                                                   ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[40]                                                                                                                   ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[39]                                                                                                                   ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[38]                                                                                                                   ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[37]                                                                                                                   ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[36]                                                                                                                   ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[35]                                                                                                                   ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[34]                                                                                                                   ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[33]                                                                                                                   ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[10]                                                                                                                 ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[9]                                                                                                                  ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[8]                                                                                                                  ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[7]                                                                                                                  ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[6]                                                                                                                  ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[5]                                                                                                                  ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[4]                                                                                                                  ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[2]                                                                                                                  ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[3]                                                                                                                  ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[1]                                                                                                                  ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[0]                                                                                                                  ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[32]                                                                                                                 ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[31]                                                                                                                 ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[30]                                                                                                                 ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[29]                                                                                                                 ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[28]                                                                                                                 ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[27]                                                                                                                 ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[26]                                                                                                                 ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[24]                                                                                                                 ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[25]                                                                                                                 ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[23]                                                                                                                 ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[22]                                                                                                                 ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[21]                                                                                                                 ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[20]                                                                                                                 ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[19]                                                                                                                 ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[18]                                                                                                                 ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[17]                                                                                                                 ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[16]                                                                                                                 ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[15]                                                                                                                 ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[14]                                                                                                                 ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[13]                                                                                                                 ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[11]                                                                                                                 ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[12]                                                                                                                 ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[43]                                                                                                                 ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[42]                                                                                                                 ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[41]                                                                                                                 ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[40]                                                                                                                 ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[39]                                                                                                                 ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[38]                                                                                                                 ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[37]                                                                                                                 ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[36]                                                                                                                 ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[35]                                                                                                                 ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[33]                                                                                                                 ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[34]                                                                                                                 ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel_data_r[1]                                                                                                                                                      ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_top_spot[21]                                                                                                                                ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_top_spot[20]                                                                                                                                ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_top_spot[19]                                                                                                                                ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_top_spot[18]                                                                                                                                ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_top_spot[17]                                                                                                                                ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_top_spot[16]                                                                                                                                ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_top_spot[15]                                                                                                                                ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_top_spot[14]                                                                                                                                ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_top_spot[13]                                                                                                                                ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_top_spot[11]                                                                                                                                ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_top_spot[12]                                                                                                                                ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_top_spot[10]                                                                                                                                ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_top_spot[9]                                                                                                                                 ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_top_spot[8]                                                                                                                                 ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_top_spot[7]                                                                                                                                 ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_top_spot[6]                                                                                                                                 ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_top_spot[5]                                                                                                                                 ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_top_spot[4]                                                                                                                                 ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_top_spot[2]                                                                                                                                 ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_top_spot[3]                                                                                                                                 ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_top_spot[1]                                                                                                                                 ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_top_spot[0]                                                                                                                                 ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_bottom_spot[21]                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_bottom_spot[20]                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_bottom_spot[19]                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_bottom_spot[18]                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_bottom_spot[17]                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_bottom_spot[16]                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_bottom_spot[15]                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_bottom_spot[14]                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_bottom_spot[13]                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_bottom_spot[11]                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_bottom_spot[12]                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_bottom_spot[10]                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_bottom_spot[9]                                                                                                                              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_bottom_spot[8]                                                                                                                              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_bottom_spot[7]                                                                                                                              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_bottom_spot[6]                                                                                                                              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_bottom_spot[5]                                                                                                                              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_bottom_spot[4]                                                                                                                              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_bottom_spot[2]                                                                                                                              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_bottom_spot[3]                                                                                                                              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_bottom_spot[1]                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_bottom_spot[0]                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|eop[0]                                                                                                                                            ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|eop_cnt[3]                                                                                                                           ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|eop_cnt[1]                                                                                                                           ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|eop_cnt[2]                                                                                                                           ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|eop_cnt[0]                                                                                                                           ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos[7]                                                                                                                        ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos[29]                                                                                                                       ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos[6]                                                                                                                        ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos[28]                                                                                                                       ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos[5]                                                                                                                        ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos[27]                                                                                                                       ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos[4]                                                                                                                        ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos[26]                                                                                                                       ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos[3]                                                                                                                        ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos[25]                                                                                                                       ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos[2]                                                                                                                        ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos[24]                                                                                                                       ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos[1]                                                                                                                        ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos[23]                                                                                                                       ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos[0]                                                                                                                        ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos[22]                                                                                                                       ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos[8]                                                                                                                        ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos[30]                                                                                                                       ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos[9]                                                                                                                        ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos[31]                                                                                                                       ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos[10]                                                                                                                       ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos[32]                                                                                                                       ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos[18]                                                                                                                       ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos[40]                                                                                                                       ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos[17]                                                                                                                       ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos[39]                                                                                                                       ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos[16]                                                                                                                       ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos[38]                                                                                                                       ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos[15]                                                                                                                       ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos[37]                                                                                                                       ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos[14]                                                                                                                       ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos[36]                                                                                                                       ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos[13]                                                                                                                       ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos[35]                                                                                                                       ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos[12]                                                                                                                       ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos[34]                                                                                                                       ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos[11]                                                                                                                       ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos[33]                                                                                                                       ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos[19]                                                                                                                       ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos[41]                                                                                                                       ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos[20]                                                                                                                       ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos[42]                                                                                                                       ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos[21]                                                                                                                       ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos[43]                                                                                                                       ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|eop[0]                                                                                                                               ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|send_cnt[3]                                                                                                                                       ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|send_cnt[1]                                                                                                                                       ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|send_cnt[2]                                                                                                                                       ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|send_cnt[0]                                                                                                                                       ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[6][2]                                                                                                                                      ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[3][6]                                                                                                                                      ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[2][6]                                                                                                                                      ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[7][6]                                                                                                                                      ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|tx_data_ready                                                                                                                ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|state.S_SEND                                                                                                                                      ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|state.S_WAIT                                                                                                                                      ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|state.S_IDLE                                                                                                                                      ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[3][5]                                                                                                                                      ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[2][5]                                                                                                                                      ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[7][5]                                                                                                                                      ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[3][4]                                                                                                                                      ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[2][4]                                                                                                                                      ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[7][4]                                                                                                                                      ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[3][7]                                                                                                                                      ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[2][7]                                                                                                                                      ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[7][7]                                                                                                                                      ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[3][2]                                                                                                                                      ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[2][2]                                                                                                                                      ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[5][2]                                                                                                                                      ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[4][2]                                                                                                                                      ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[7][2]                                                                                                                                      ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[3][1]                                                                                                                                      ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[2][1]                                                                                                                                      ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[6][1]                                                                                                                                      ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[5][1]                                                                                                                                      ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[4][1]                                                                                                                                      ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[7][1]                                                                                                                                      ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[6][0]                                                                                                                                      ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[5][0]                                                                                                                                      ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[4][0]                                                                                                                                      ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[7][0]                                                                                                                                      ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[2][0]                                                                                                                                      ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[3][0]                                                                                                                                      ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[1][0]                                                                                                                                      ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[5][3]                                                                                                                                      ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[4][3]                                                                                                                                      ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[3][3]                                                                                                                                      ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[2][3]                                                                                                                                      ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|tx_buf[7][3]                                                                                                                                      ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Dilation:u_Dilation|vld[1]                                                                                                                                           ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Dilation:u_Dilation|sop[1]                                                                                                                                           ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|vld[0]                                                                                                                                            ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|dout                                                                                                                                 ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_1[10]                                                                                                                     ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_1[9]                                                                                                                      ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_1[8]                                                                                                                      ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_1[7]                                                                                                                      ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_1[6]                                                                                                                      ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_1[5]                                                                                                                      ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_1[4]                                                                                                                      ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_1[2]                                                                                                                      ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_1[3]                                                                                                                      ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_1[1]                                                                                                                      ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_1[0]                                                                                                                      ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_1[32]                                                                                                                     ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_1[31]                                                                                                                     ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_1[30]                                                                                                                     ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_1[29]                                                                                                                     ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_1[28]                                                                                                                     ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_1[27]                                                                                                                     ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_1[26]                                                                                                                     ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_1[24]                                                                                                                     ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_1[25]                                                                                                                     ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_1[23]                                                                                                                     ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_1[22]                                                                                                                     ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_1[21]                                                                                                                     ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_1[20]                                                                                                                     ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_1[19]                                                                                                                     ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_1[18]                                                                                                                     ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_1[17]                                                                                                                     ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_1[16]                                                                                                                     ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_1[15]                                                                                                                     ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_1[14]                                                                                                                     ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_1[13]                                                                                                                     ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_1[11]                                                                                                                     ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_1[12]                                                                                                                     ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_1[43]                                                                                                                     ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_1[42]                                                                                                                     ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_1[41]                                                                                                                     ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_1[40]                                                                                                                     ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_1[39]                                                                                                                     ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_1[38]                                                                                                                     ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_1[37]                                                                                                                     ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_1[36]                                                                                                                     ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_1[35]                                                                                                                     ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_1[33]                                                                                                                     ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_1[34]                                                                                                                     ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel_data_r[0]                                                                                                                                                      ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|eop[1]                                                                                                                               ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Dilation:u_Dilation|Dilation                                                                                                                                         ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|vld[0]                                                                                                                               ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|sop[0]                                                                                                                               ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Dilation:u_Dilation|eop[1]                                                                                                                                           ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|state.S_LOAD                                                                                                                                      ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_ji[6]                                                                                                                                    ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_ji[5]                                                                                                                                    ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_ji[4]                                                                                                                                    ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_ji[7]                                                                                                                                    ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_ji[2]                                                                                                                                    ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|color_r[2]                                                                                                                                        ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[2]                                                                                                                                      ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_ji[1]                                                                                                                                    ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|color_r[1]                                                                                                                                        ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|color_r[0]                                                                                                                                        ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_ji[0]                                                                                                                                    ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_ji[8]                                                                                                                                    ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|color_r[3]                                                                                                                                        ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[3]                                                                                                                                      ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_ji[3]                                                                                                                                    ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|vld[3]                                                                                                                                                 ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Dilation:u_Dilation|sop[0]                                                                                                                                           ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|vld[1]                                                                                                                               ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Dilation:u_Dilation|line0_0                                                                                                                                          ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Dilation:u_Dilation|line0_1                                                                                                                                          ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Dilation:u_Dilation|line0_2                                                                                                                                          ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Dilation:u_Dilation|line1_0                                                                                                                                          ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Dilation:u_Dilation|line2_2                                                                                                                                          ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Dilation:u_Dilation|line1_1                                                                                                                                          ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Dilation:u_Dilation|line1_2                                                                                                                                          ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Dilation:u_Dilation|line2_0                                                                                                                                          ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Dilation:u_Dilation|line2_1                                                                                                                                          ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Dilation:u_Dilation|eop[0]                                                                                                                                           ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|valid                                                                                                                                 ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|age[7]                                                                                                                                            ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|age[6]                                                                                                                                            ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|age[5]                                                                                                                                            ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|age[4]                                                                                                                                            ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|age[3]                                                                                                                                            ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|age[2]                                                                                                                                            ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|age[1]                                                                                                                                            ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|age[0]                                                                                                                                            ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|y_numerator[2]                                                                                                                                    ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|y_numerator[0]                                                                                                                                    ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|y_numerator[1]                                                                                                                                    ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[44]                                                                                                                   ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Erosion:u_Erosion|vld[1]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Erosion:u_Erosion|sop[1]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Erosion:u_Erosion|eop[1]                                                                                                                                             ; 1                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[10]                                                           ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[11]                                                           ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11]          ; 1                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10]          ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[8]                                                            ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]           ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9]                                                            ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]           ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[6]                                                            ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]           ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]                                                            ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]           ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[4]                                                            ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]           ; 1                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[5]                                                            ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]           ; 1                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[2]                                                            ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]           ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[3]                                                            ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]           ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[0]                                                            ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]           ; 1                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[1]                                                            ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]           ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|vld[1]                                                                                                                                              ; 1                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_data_flag                                                                                                                                ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|sop[1]                                                                                                                                            ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|sop[1]                                                                                                                                              ; 1                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish_r[1]                                                                                                                              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|dout[0]                                                                                                                                           ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|dout[3]                                                                                                                                           ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|dout[4]                                                                                                                                           ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|dout[10]                                                                                                                                          ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|dout[11]                                                                                                                                          ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|dout[12]                                                                                                                                          ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[11]                                                   ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[10]                                                   ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[9]                                                    ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[8]                                                    ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[7]                                                    ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[6]                                                    ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[5]                                                    ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[4]                                                    ; 1                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[3]                                                    ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[2]                                                    ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[1]                                                    ; 1                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[0]                                                    ; 0                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|eop[1]                                                                                                                                              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|state.STOP                                                                                                                            ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|quadrant[0]                                                                                                                           ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[24]                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[23]                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[22]                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[21]                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[20]                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[19]                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[18]                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[17]                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[16]                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|quadrant[1]                                                                                                                           ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|Y_center_reg[9]                                                                                                                                   ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|Y_center_reg[8]                                                                                                                                   ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|Y_center_reg[7]                                                                                                                                   ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|Y_center_reg[6]                                                                                                                                   ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|Y_center_reg[5]                                                                                                                                   ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|Y_center_reg[4]                                                                                                                                   ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|Y_center_reg[3]                                                                                                                                   ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|Y_center_reg[2]                                                                                                                                   ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|Y_center_reg[0]                                                                                                                                   ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|Y_center_reg[1]                                                                                                                                   ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|vld[1]                                                                                                                                                 ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Erosion:u_Erosion|sop[0]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4                                    ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Erosion:u_Erosion|Erosion                                                                                                                                            ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Erosion:u_Erosion|eop[0]                                                                                                                                             ; 1                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                               ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                               ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11]          ; 1                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10]          ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                                ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]           ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                                ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]           ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                                ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]           ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                                ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]           ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                                ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]           ; 1                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                                ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]           ; 1                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                                ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]           ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                                ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]           ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                                ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]           ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                                ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]           ; 0                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|vld[0]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|sop[0]                                                                                                                                            ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|sop[0]                                                                                                                                              ; 1                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish_r[0]                                                                                                                              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Y_r[2]                                                                                                                                              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Y_r[6]                                                                                                                                              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Y_r[3]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cr_g[4]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Y_g[1]                                                                                                                                              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Y_g[2]                                                                                                                                              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cr_b[3]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cr_b[2]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cr_b[1]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Y_b[0]                                                                                                                                              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cr_r[15]                                                                                                                                            ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cr_r[16]                                                                                                                                            ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cb_b[14]                                                                                                                                            ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Y_b[1]                                                                                                                                              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cb_r[3]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cb_r[2]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cb_g[3]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cb_g[1]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cb_b[15]                                                                                                                                            ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Cb_b[16]                                                                                                                                            ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Y_b[3]                                                                                                                                              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|Y_b[2]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|eop[0]                                                                                                                                              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|state.ITERATE                                                                                                                         ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|cnt[1]                                                                                                                                ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|cnt[0]                                                                                                                                ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|cnt[3]                                                                                                                                ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|cnt[2]                                                                                                                                ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|y[9]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|state.IDLE                                                                                                                            ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|yi[15]                                                                                                                                ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[15]                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[14]                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[13]                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[12]                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[11]                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[10]                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[9]                                                                                                                              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[8]                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[7]                                                                                                                              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[6]                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[5]                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[4]                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[3]                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[2]                                                                                                                              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[1]                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|z_rot[0]                                                                                                                              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|x[9]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|vld[0]                                                                                                                                                 ; 1                 ; 0       ;
;      - imag_process:u_imag_process|ycbcr2bin:u_ycbcr2bin|binary_sop                                                                                                                                     ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[10]       ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[9]        ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[8]        ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[7]        ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[6]        ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[5]        ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[4]        ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[3]        ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[2]        ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[1]        ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[0]        ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Erosion:u_Erosion|line0_0                                                                                                                                            ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Erosion:u_Erosion|line0_1                                                                                                                                            ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Erosion:u_Erosion|line0_2                                                                                                                                            ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Erosion:u_Erosion|line1_0                                                                                                                                            ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Erosion:u_Erosion|line2_2                                                                                                                                            ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Erosion:u_Erosion|line1_1                                                                                                                                            ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Erosion:u_Erosion|line1_2                                                                                                                                            ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Erosion:u_Erosion|line2_0                                                                                                                                            ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Erosion:u_Erosion|line2_1                                                                                                                                            ; 0                 ; 0       ;
;      - imag_process:u_imag_process|ycbcr2bin:u_ycbcr2bin|binary_eop                                                                                                                                     ; 1                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                                   ; 0                 ; 0       ;
;      - capture:u_capture|data_vld                                                                                                                                                                       ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|sop[1]                                                                                                                               ; 1                 ; 0       ;
;      - capture:u_capture|data_sop                                                                                                                                                                       ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|data_g[5]                                                                                                                                           ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|data_g[7]                                                                                                                                           ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|data_g[4]                                                                                                                                           ; 0                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|data_g[6]                                                                                                                                           ; 0                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|data_g[3]                                                                                                                                           ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|data_g[2]                                                                                                                                           ; 0                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|data_r[4]                                                                                                                                           ; 0                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|data_r[3]                                                                                                                                           ; 0                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|data_r[5]                                                                                                                                           ; 0                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|data_b[5]                                                                                                                                           ; 0                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|data_b[4]                                                                                                                                           ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|data_b[7]                                                                                                                                           ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|data_b[6]                                                                                                                                           ; 0                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|data_b[3]                                                                                                                                           ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|data_r[6]                                                                                                                                           ; 1                 ; 0       ;
;      - imag_process:u_imag_process|rgb2ycbcr:u_gray|data_r[7]                                                                                                                                           ; 0                 ; 0       ;
;      - capture:u_capture|data_eop                                                                                                                                                                       ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|yi[14]                                                                                                                                ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|yi[13]                                                                                                                                ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|yi[12]                                                                                                                                ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|yi[11]                                                                                                                                ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|yi[10]                                                                                                                                ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|xi[9]                                                                                                                                 ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|yi[9]                                                                                                                                 ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|xi[8]                                                                                                                                 ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|yi[8]                                                                                                                                 ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|xi[7]                                                                                                                                 ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|yi[7]                                                                                                                                 ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|xi[6]                                                                                                                                 ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|yi[6]                                                                                                                                 ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|xi[5]                                                                                                                                 ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|yi[5]                                                                                                                                 ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|xi[4]                                                                                                                                 ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|yi[4]                                                                                                                                 ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|xi[3]                                                                                                                                 ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|yi[3]                                                                                                                                 ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|xi[2]                                                                                                                                 ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|yi[2]                                                                                                                                 ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|xi[1]                                                                                                                                 ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|yi[1]                                                                                                                                 ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|xi[0]                                                                                                                                 ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|yi[0]                                                                                                                                 ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[0]                                                                                                                                   ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line1_2[5]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line0_2[6]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line1_2[4]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line0_2[5]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line1_2[3]                                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line0_2[4]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line1_2[2]                                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line0_2[3]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line1_2[1]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line0_2[2]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line1_2[0]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line0_2[1]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line2_2[6]                                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line2_2[5]                                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line2_2[4]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line2_2[3]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line2_2[2]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line2_2[1]                                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line2_2[0]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line0_2[0]                                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line1_0[5]                                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line0_0[6]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line1_0[4]                                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line0_0[5]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line1_0[3]                                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line0_0[4]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line1_0[2]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line0_0[3]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line1_0[1]                                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line0_0[2]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line1_0[0]                                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line0_0[1]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line2_0[6]                                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line2_0[5]                                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line2_0[4]                                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line2_0[3]                                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line2_0[2]                                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line2_0[1]                                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line2_0[0]                                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line0_0[0]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line1_2[7]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line1_2[6]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line0_2[7]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line2_2[7]                                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line1_0[7]                                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line1_0[6]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line0_0[7]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line2_0[7]                                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line2_1[5]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line2_1[4]                                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line2_1[3]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line2_1[2]                                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line2_1[1]                                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line2_1[0]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line0_1[5]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line0_1[4]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line0_1[3]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line0_1[2]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line0_1[1]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line0_1[0]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line2_1[7]                                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line2_1[6]                                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line0_1[7]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line0_1[6]                                                                                                                                             ; 1                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                          ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                          ; 0                 ; 0       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                          ; 0                 ; 0       ;
;      - capture:u_capture|flag                                                                                                                                                                           ; 1                 ; 0       ;
;      - capture:u_capture|cnt_h[0]                                                                                                                                                                       ; 1                 ; 0       ;
;      - capture:u_capture|cnt_h[9]                                                                                                                                                                       ; 1                 ; 0       ;
;      - capture:u_capture|cnt_h[10]                                                                                                                                                                      ; 1                 ; 0       ;
;      - capture:u_capture|cnt_v[8]                                                                                                                                                                       ; 1                 ; 0       ;
;      - capture:u_capture|cnt_v[5]                                                                                                                                                                       ; 1                 ; 0       ;
;      - capture:u_capture|cnt_v[4]                                                                                                                                                                       ; 1                 ; 0       ;
;      - capture:u_capture|cnt_h[8]                                                                                                                                                                       ; 1                 ; 0       ;
;      - capture:u_capture|cnt_h[7]                                                                                                                                                                       ; 1                 ; 0       ;
;      - capture:u_capture|cnt_h[6]                                                                                                                                                                       ; 1                 ; 0       ;
;      - capture:u_capture|cnt_h[5]                                                                                                                                                                       ; 1                 ; 0       ;
;      - capture:u_capture|cnt_h[11]                                                                                                                                                                      ; 1                 ; 0       ;
;      - capture:u_capture|cnt_h[4]                                                                                                                                                                       ; 1                 ; 0       ;
;      - capture:u_capture|cnt_h[3]                                                                                                                                                                       ; 1                 ; 0       ;
;      - capture:u_capture|cnt_h[2]                                                                                                                                                                       ; 1                 ; 0       ;
;      - capture:u_capture|cnt_h[1]                                                                                                                                                                       ; 1                 ; 0       ;
;      - capture:u_capture|cnt_v[9]                                                                                                                                                                       ; 1                 ; 0       ;
;      - capture:u_capture|cnt_v[7]                                                                                                                                                                       ; 1                 ; 0       ;
;      - capture:u_capture|cnt_v[6]                                                                                                                                                                       ; 1                 ; 0       ;
;      - capture:u_capture|cnt_v[3]                                                                                                                                                                       ; 1                 ; 0       ;
;      - capture:u_capture|cnt_v[2]                                                                                                                                                                       ; 1                 ; 0       ;
;      - capture:u_capture|cnt_v[1]                                                                                                                                                                       ; 1                 ; 0       ;
;      - capture:u_capture|cnt_v[0]                                                                                                                                                                       ; 1                 ; 0       ;
;      - capture:u_capture|data[8]                                                                                                                                                                        ; 0                 ; 0       ;
;      - capture:u_capture|data[10]                                                                                                                                                                       ; 0                 ; 0       ;
;      - capture:u_capture|data[7]                                                                                                                                                                        ; 1                 ; 0       ;
;      - capture:u_capture|data[9]                                                                                                                                                                        ; 0                 ; 0       ;
;      - capture:u_capture|data[6]                                                                                                                                                                        ; 0                 ; 0       ;
;      - capture:u_capture|data[5]                                                                                                                                                                        ; 0                 ; 0       ;
;      - capture:u_capture|data[12]                                                                                                                                                                       ; 0                 ; 0       ;
;      - capture:u_capture|data[11]                                                                                                                                                                       ; 0                 ; 0       ;
;      - capture:u_capture|data[13]                                                                                                                                                                       ; 0                 ; 0       ;
;      - capture:u_capture|data[2]                                                                                                                                                                        ; 1                 ; 0       ;
;      - capture:u_capture|data[1]                                                                                                                                                                        ; 0                 ; 0       ;
;      - capture:u_capture|data[4]                                                                                                                                                                        ; 0                 ; 0       ;
;      - capture:u_capture|data[3]                                                                                                                                                                        ; 0                 ; 0       ;
;      - capture:u_capture|data[0]                                                                                                                                                                        ; 1                 ; 0       ;
;      - capture:u_capture|data[14]                                                                                                                                                                       ; 0                 ; 0       ;
;      - capture:u_capture|data[15]                                                                                                                                                                       ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|x[8]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|x[7]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|x[6]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|x[5]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|x[4]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|x[3]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|x[2]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|x[1]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|x[0]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|y[8]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|y[7]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|y[6]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|y[5]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|y[4]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|y[3]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|y[2]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|y[1]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|y[0]                                                                                                                                              ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line1_1[5]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line1_1[4]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line1_1[3]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line1_1[2]                                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line1_1[1]                                                                                                                                             ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line1_1[0]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line1_1[7]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|line1_1[6]                                                                                                                                             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4                                      ; 1                 ; 0       ;
;      - imag_process:u_imag_process|ycbcr2bin:u_ycbcr2bin|binary                                                                                                                                         ; 0                 ; 0       ;
;      - capture:u_capture|vsync_r[1]                                                                                                                                                                     ; 1                 ; 0       ;
;      - capture:u_capture|vsync_r[0]                                                                                                                                                                     ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[9]                                                                                                                                   ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[8]                                                                                                                                   ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[7]                                                                                                                                   ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[6]                                                                                                                                   ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[5]                                                                                                                                   ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[4]                                                                                                                                   ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[3]                                                                                                                                   ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[2]                                                                                                                                   ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|X_center_reg[1]                                                                                                                                   ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4                                          ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[10]         ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[9]          ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[8]          ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[7]          ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[6]          ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[5]          ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[4]          ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[3]          ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[2]          ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[1]          ; 0                 ; 0       ;
;      - imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[0]          ; 0                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[10]             ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[9]              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[8]              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[7]              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[6]              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[5]              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[4]              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[3]              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[2]              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[1]              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[0]              ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|lpm_mult:Mult1|mult_tgt:auto_generated|mac_mult1                                                                                                  ; 1                 ; 0       ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|lpm_mult:Mult1|mult_tgt:auto_generated|mac_mult3                                                                                                  ; 0                 ; 0       ;
; rst_n                                                                                                                                                                                                   ;                   ;         ;
; clk                                                                                                                                                                                                     ;                   ;         ;
; en_color                                                                                                                                                                                                ;                   ;         ;
;      - imag_process:u_imag_process|Draw_box:u_Drawbox|always2~0                                                                                                                                         ; 0                 ; 6       ;
;      - imag_process:u_imag_process|ycbcr2bin:u_ycbcr2bin|binary~10                                                                                                                                      ; 0                 ; 6       ;
; Sel_VGA_out                                                                                                                                                                                             ;                   ;         ;
;      - imag_process:u_imag_process|dout_vld~0                                                                                                                                                           ; 0                 ; 6       ;
;      - sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wfifo_wrreq~0                                                                                                                               ; 0                 ; 6       ;
;      - imag_process:u_imag_process|dout[0]~0                                                                                                                                                            ; 0                 ; 6       ;
;      - imag_process:u_imag_process|dout[1]~1                                                                                                                                                            ; 0                 ; 6       ;
;      - imag_process:u_imag_process|dout[2]~2                                                                                                                                                            ; 0                 ; 6       ;
;      - imag_process:u_imag_process|dout[3]~3                                                                                                                                                            ; 0                 ; 6       ;
;      - imag_process:u_imag_process|dout[4]~4                                                                                                                                                            ; 0                 ; 6       ;
;      - imag_process:u_imag_process|dout[5]~5                                                                                                                                                            ; 0                 ; 6       ;
;      - imag_process:u_imag_process|dout[6]~6                                                                                                                                                            ; 0                 ; 6       ;
;      - imag_process:u_imag_process|dout[7]~7                                                                                                                                                            ; 0                 ; 6       ;
;      - imag_process:u_imag_process|dout[8]~8                                                                                                                                                            ; 0                 ; 6       ;
;      - imag_process:u_imag_process|dout[9]~9                                                                                                                                                            ; 0                 ; 6       ;
;      - imag_process:u_imag_process|dout[10]~10                                                                                                                                                          ; 0                 ; 6       ;
;      - imag_process:u_imag_process|dout[11]~11                                                                                                                                                          ; 0                 ; 6       ;
;      - imag_process:u_imag_process|dout[12]~12                                                                                                                                                          ; 0                 ; 6       ;
;      - imag_process:u_imag_process|dout[13]~13                                                                                                                                                          ; 0                 ; 6       ;
;      - imag_process:u_imag_process|dout[14]~14                                                                                                                                                          ; 0                 ; 6       ;
;      - imag_process:u_imag_process|dout[15]~15                                                                                                                                                          ; 0                 ; 6       ;
;      - imag_process:u_imag_process|dout_eop~0                                                                                                                                                           ; 0                 ; 6       ;
; cmos_href                                                                                                                                                                                               ;                   ;         ;
;      - capture:u_capture|data_vld~0                                                                                                                                                                     ; 0                 ; 6       ;
;      - capture:u_capture|add_cnt_h                                                                                                                                                                      ; 0                 ; 6       ;
; cmos_din[7]                                                                                                                                                                                             ;                   ;         ;
;      - capture:u_capture|data[7]                                                                                                                                                                        ; 1                 ; 6       ;
; cmos_din[6]                                                                                                                                                                                             ;                   ;         ;
;      - capture:u_capture|data[6]~feeder                                                                                                                                                                 ; 0                 ; 6       ;
; cmos_din[5]                                                                                                                                                                                             ;                   ;         ;
;      - capture:u_capture|data[5]                                                                                                                                                                        ; 1                 ; 6       ;
; cmos_din[2]                                                                                                                                                                                             ;                   ;         ;
;      - capture:u_capture|data[2]                                                                                                                                                                        ; 1                 ; 6       ;
; cmos_din[1]                                                                                                                                                                                             ;                   ;         ;
;      - capture:u_capture|data[1]~feeder                                                                                                                                                                 ; 0                 ; 6       ;
; cmos_din[4]                                                                                                                                                                                             ;                   ;         ;
;      - capture:u_capture|data[4]~feeder                                                                                                                                                                 ; 1                 ; 6       ;
; cmos_din[3]                                                                                                                                                                                             ;                   ;         ;
; cmos_din[0]                                                                                                                                                                                             ;                   ;         ;
;      - capture:u_capture|data[0]                                                                                                                                                                        ; 1                 ; 6       ;
; cmos_vsync                                                                                                                                                                                              ;                   ;         ;
;      - capture:u_capture|vsync_r[0]                                                                                                                                                                     ; 0                 ; 6       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                       ; Location              ; Fan-Out ; Usage                                   ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; capture:u_capture|add_cnt_h                                                                                                                                                                                                                ; LCCOMB_X5_Y18_N14     ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; capture:u_capture|add_cnt_v                                                                                                                                                                                                                ; LCCOMB_X5_Y18_N26     ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; capture:u_capture|data_vld                                                                                                                                                                                                                 ; FF_X5_Y18_N17         ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                                                                                                                                        ; PIN_E1                ; 104     ; Clock                                   ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; clk                                                                                                                                                                                                                                        ; PIN_E1                ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; cmos_pclk                                                                                                                                                                                                                                  ; PIN_D5                ; 1166    ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; cmos_top:u_cmos|cmos_config:u_cfg|add_cnt0                                                                                                                                                                                                 ; LCCOMB_X7_Y10_N20     ; 21      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; cmos_top:u_cmos|cmos_config:u_cfg|add_cnt1                                                                                                                                                                                                 ; LCCOMB_X7_Y10_N6      ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; cmos_top:u_cmos|cmos_config:u_cfg|end_cnt0                                                                                                                                                                                                 ; LCCOMB_X8_Y11_N6      ; 23      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; cmos_top:u_cmos|cmos_config:u_cfg|tran_req                                                                                                                                                                                                 ; FF_X5_Y9_N1           ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; cmos_top:u_cmos|i2c_master:u_i2c|add_cnt_bit                                                                                                                                                                                               ; LCCOMB_X5_Y11_N14     ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; cmos_top:u_cmos|i2c_master:u_i2c|sda_out_en                                                                                                                                                                                                ; FF_X6_Y11_N5          ; 2       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; cmos_top:u_cmos|i2c_master:u_i2c|state_c.IDLE                                                                                                                                                                                              ; FF_X6_Y11_N19         ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; color_cnt[20]~34                                                                                                                                                                                                                           ; LCCOMB_X16_Y19_N26    ; 32      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[10]~0                                               ; LCCOMB_X16_Y18_N30    ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_lvf:cntr1|cout_actual                                                         ; LCCOMB_X14_Y20_N2     ; 11      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4                                                                              ; FF_X16_Y18_N5         ; 1       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; imag_process:u_imag_process|Dilation:u_Dilation|sop[1]                                                                                                                                                                                     ; FF_X3_Y22_N23         ; 17      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[11]~15                                                                                                                                                                        ; LCCOMB_X18_Y15_N28    ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[11]~16                                                                                                                                                                        ; LCCOMB_X18_Y15_N16    ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|Equal10~14                                                                                                                                                                                  ; LCCOMB_X19_Y21_N4     ; 55      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|H_Length[10]~11                                                                                                                                                                             ; LCCOMB_X18_Y15_N10    ; 40      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|LessThan50~1                                                                                                                                                                                ; LCCOMB_X17_Y21_N28    ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|always5~0                                                                                                                                                                                   ; LCCOMB_X18_Y15_N8     ; 17      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|always5~1                                                                                                                                                                                   ; LCCOMB_X18_Y15_N22    ; 12      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|quadrant[1]                                                                                                                                                                     ; FF_X11_Y13_N29        ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|state.IDLE                                                                                                                                                                      ; FF_X11_Y13_N19        ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|state.ITERATE                                                                                                                                                                   ; FF_X11_Y13_N31        ; 63      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|state.STOP                                                                                                                                                                      ; FF_X10_Y16_N31        ; 36      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|eop[1]                                                                                                                                                                                      ; FF_X11_Y21_N1         ; 52      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|inside_box_count[8]~51                                                                                                                                                                      ; LCCOMB_X22_Y19_N18    ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|send_cnt[2]                                                                                                                                                                                 ; FF_X11_Y21_N21        ; 18      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_bottom_spot[18]~0                                                                                                                                                                     ; LCCOMB_X23_Y20_N2     ; 22      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_top_spot[1]~1                                                                                                                                                                         ; LCCOMB_X23_Y20_N30    ; 22      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|state.S_LOAD                                                                                                                                                                                ; FF_X11_Y21_N5         ; 38      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|tx_data[7]~2                                                                                                                                                                                ; LCCOMB_X11_Y21_N24    ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|Selector1~0                                                                                                                                                            ; LCCOMB_X3_Y21_N8      ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|always5~2                                                                                                                                                              ; LCCOMB_X3_Y21_N26     ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|uart_tx:uart_tx_inst|bit_cnt[1]~1                                                                                                                                                           ; LCCOMB_X6_Y21_N26     ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|vld[1]                                                                                                                                                                                      ; FF_X18_Y19_N13        ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01~5                                                                                                                                                                             ; LCCOMB_X30_Y18_N6     ; 4       ; Latch enable                            ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[10]~0                                                 ; LCCOMB_X14_Y23_N2     ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_lvf:cntr1|cout_actual                                                           ; LCCOMB_X16_Y23_N2     ; 11      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4                                                                                ; FF_X14_Y23_N5         ; 1       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; imag_process:u_imag_process|Erosion:u_Erosion|vld[1]                                                                                                                                                                                       ; FF_X7_Y21_N31         ; 40      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|eop[0]                                                                                                                                                                         ; FF_X11_Y22_N11        ; 95      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|sop[0]                                                                                                                                                                         ; FF_X19_Y16_N21        ; 27      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos[15]~20                                                                                                                                                              ; LCCOMB_X25_Y13_N10    ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos[28]~7                                                                                                                                                               ; LCCOMB_X25_Y13_N30    ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos[34]~22                                                                                                                                                              ; LCCOMB_X25_Y13_N6     ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos[4]~5                                                                                                                                                                ; LCCOMB_X25_Y13_N28    ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_1[11]~15                                                                                                                                                            ; LCCOMB_X25_Y13_N20    ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_1[24]~13                                                                                                                                                            ; LCCOMB_X24_Y13_N16    ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_1[2]~2                                                                                                                                                              ; LCCOMB_X25_Y13_N2     ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_1[33]~26                                                                                                                                                            ; LCCOMB_X25_Y13_N22    ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|x_cnt[3]~31                                                                                                                                                                    ; LCCOMB_X23_Y14_N24    ; 11      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|x_cnt[3]~32                                                                                                                                                                    ; LCCOMB_X23_Y14_N26    ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|x_cnt_r[10]~0                                                                                                                                                                  ; LCCOMB_X23_Y14_N28    ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|y_cnt[4]~31                                                                                                                                                                    ; LCCOMB_X23_Y14_N30    ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|y_cnt_r[10]~0                                                                                                                                                                  ; LCCOMB_X23_Y14_N0     ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; imag_process:u_imag_process|rgb2ycbcr:u_gray|vld[0]                                                                                                                                                                                        ; FF_X3_Y20_N29         ; 106     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; imag_process:u_imag_process|rgb2ycbcr:u_gray|vld[1]                                                                                                                                                                                        ; FF_X3_Y23_N3          ; 45      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[10]~0                                                     ; LCCOMB_X23_Y22_N28    ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|cntr_lvf:cntr1|cout_actual                                                               ; LCCOMB_X17_Y22_N30    ; 11      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|dffe4                                                                                    ; FF_X23_Y22_N29        ; 6       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; imag_process:u_imag_process|sobel:u_sobel|vld[0]                                                                                                                                                                                           ; FF_X6_Y23_N29         ; 87      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; imag_process:u_imag_process|sobel:u_sobel|vld[1]                                                                                                                                                                                           ; FF_X6_Y23_N31         ; 72      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; imag_process:u_imag_process|sobel:u_sobel|vld[3]                                                                                                                                                                                           ; FF_X7_Y18_N25         ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; imag_process:u_imag_process|sobel:u_sobel|x_conv[12]                                                                                                                                                                                       ; FF_X6_Y23_N23         ; 14      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; imag_process:u_imag_process|sobel:u_sobel|y_conv[12]                                                                                                                                                                                       ; FF_X8_Y22_N31         ; 14      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated|wire_pll1_clk[1]                                                                                                                                                            ; PLL_1                 ; 105     ; Clock                                   ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; pll1:u_pll1|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                            ; PLL_2                 ; 505     ; Clock                                   ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; rst_n                                                                                                                                                                                                                                      ; PIN_E15               ; 37      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; rst_n                                                                                                                                                                                                                                      ; PIN_E15               ; 1414    ; Async. clear                            ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|add_cnt                                                                                                                                                                               ; LCCOMB_X21_Y7_N12     ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|add_rd_addr                                                                                                                                                                           ; LCCOMB_X21_Y3_N26     ; 22      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|add_wr_addr~0                                                                                                                                                                         ; LCCOMB_X21_Y3_N16     ; 25      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|change_bank                                                                                                                                                                           ; FF_X13_Y16_N5         ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|valid_wrreq~0                                                                                                      ; LCCOMB_X26_Y7_N4      ; 24      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rfifo_rdreq~0                                                                                                                                                                         ; LCCOMB_X29_Y9_N4      ; 25      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|valid_rdreq~0                                                                                                   ; LCCOMB_X11_Y17_N28    ; 25      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|valid_wrreq~0                                                                                                   ; LCCOMB_X10_Y18_N26    ; 25      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                   ; FF_X21_Y4_N11         ; 151     ; Async. clear, Async. load, Clock enable ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|Selector27~8                                                                                                              ; LCCOMB_X22_Y5_N10     ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|Selector34~7                                                                                                              ; LCCOMB_X21_Y5_N28     ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|WideOr16~0                                                                                                                ; LCCOMB_X18_Y4_N24     ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|active_rnw~4                                                                                                              ; LCCOMB_X21_Y4_N12     ; 40      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_addr[6]~2                                                                                                               ; LCCOMB_X21_Y3_N6      ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.000000010                                                                                                         ; FF_X21_Y3_N23         ; 29      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.000010000                                                                                                         ; FF_X22_Y5_N5          ; 41      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|m_state.001000000                                                                                                         ; FF_X23_Y3_N29         ; 19      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe                                                                                                                        ; DDIOOECELL_X9_Y0_N12  ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_1                                                                                                           ; DDIOOECELL_X5_Y0_N19  ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_10                                                                                                          ; DDIOOECELL_X23_Y0_N5  ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_11                                                                                                          ; DDIOOECELL_X25_Y0_N26 ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_12                                                                                                          ; DDIOOECELL_X21_Y0_N5  ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_13                                                                                                          ; DDIOOECELL_X21_Y0_N12 ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_14                                                                                                          ; DDIOOECELL_X23_Y0_N12 ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_15                                                                                                          ; DDIOOECELL_X23_Y0_N19 ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_2                                                                                                           ; DDIOOECELL_X1_Y0_N5   ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_3                                                                                                           ; DDIOOECELL_X1_Y0_N12  ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_4                                                                                                           ; DDIOOECELL_X3_Y0_N5   ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_5                                                                                                           ; DDIOOECELL_X0_Y5_N26  ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_6                                                                                                           ; DDIOOECELL_X0_Y4_N19  ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_7                                                                                                           ; DDIOOECELL_X0_Y4_N26  ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_8                                                                                                           ; DDIOOECELL_X28_Y0_N19 ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|oe~_Duplicate_9                                                                                                           ; DDIOOECELL_X28_Y0_N12 ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_0[42]~0 ; LCCOMB_X18_Y6_N12     ; 40      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_sdram_controller:sdram_controller|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module|entry_1[42]~0 ; LCCOMB_X18_Y6_N18     ; 40      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sys_rst_n                                                                                                                                                                                                                                  ; LCCOMB_X22_Y12_N2     ; 47      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; vga_interface:u_vga|Equal5~1                                                                                                                                                                                                               ; LCCOMB_X21_Y10_N12    ; 19      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|_~12                                                                                                                             ; LCCOMB_X21_Y9_N2      ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|_~9                                                                                                                              ; LCCOMB_X22_Y9_N22     ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|valid_rreq                                                                                                                       ; LCCOMB_X22_Y9_N10     ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|valid_wreq                                                                                                                       ; LCCOMB_X22_Y9_N4      ; 13      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                            ; Location          ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clk                                                                             ; PIN_E1            ; 104     ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01~5                  ; LCCOMB_X30_Y18_N6 ; 4       ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1             ; 1       ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated|wire_pll1_clk[1] ; PLL_1             ; 105     ; 35                                   ; Global Clock         ; GCLK4            ; --                        ;
; pll1:u_pll1|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] ; PLL_2             ; 505     ; 38                                   ; Global Clock         ; GCLK8            ; --                        ;
; pll1:u_pll1|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[1] ; PLL_2             ; 1       ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; rst_n                                                                           ; PIN_E15           ; 1414    ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
+---------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                         ;
+-------------------------------------------------------------------------------+---------+
; Name                                                                          ; Fan-Out ;
+-------------------------------------------------------------------------------+---------+
; iobuf:u_iobuf|iobuf_iobuf_in_d8i:iobuf_iobuf_in_d8i_component|wire_ibufa_o[0] ; 1166    ;
+-------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                           ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; imag_process:u_imag_process|Dilation:u_Dilation|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|ALTSYNCRAM ; M9K  ; Simple Dual Port ; Single Clock ; 1278         ; 24           ; 1278         ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 30672 ; 1278                        ; 3                           ; 1278                        ; 3                           ; 3834                ; 1    ; None ; M9K_X15_Y18_N0                                                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; imag_process:u_imag_process|Erosion:u_Erosion|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|ALTSYNCRAM   ; M9K  ; Simple Dual Port ; Single Clock ; 1278         ; 24           ; 1278         ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 30672 ; 1278                        ; 3                           ; 1278                        ; 3                           ; 3834                ; 1    ; None ; M9K_X15_Y23_N0                                                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; imag_process:u_imag_process|sobel:u_sobel|sobel_line_buf:sobel_line_buf_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ra01:auto_generated|altsyncram_pad1:altsyncram2|ALTSYNCRAM       ; M9K  ; Simple Dual Port ; Single Clock ; 1278         ; 24           ; 1278         ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 30672 ; 1278                        ; 24                          ; 1278                        ; 24                          ; 30672               ; 6    ; None ; M9K_X15_Y20_N0, M9K_X27_Y23_N0, M9K_X27_Y22_N0, M9K_X15_Y21_N0, M9K_X27_Y21_N0, M9K_X15_Y22_N0 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_j2l1:auto_generated|altsyncram_1r41:fifo_ram|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2048         ; 16           ; 2048         ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 32768 ; 2048                        ; 16                          ; 2048                        ; 16                          ; 32768               ; 4    ; None ; M9K_X27_Y6_N0, M9K_X27_Y9_N0, M9K_X27_Y8_N0, M9K_X27_Y7_N0                                     ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ALTSYNCRAM                                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2048         ; 18           ; 2048         ; 18           ; yes                    ; no                      ; yes                    ; no                      ; 36864 ; 2048                        ; 17                          ; 2048                        ; 17                          ; 34816               ; 5    ; None ; M9K_X15_Y14_N0, M9K_X15_Y13_N0, M9K_X15_Y15_N0, M9K_X15_Y17_N0, M9K_X15_Y16_N0                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; vga_interface:u_vga|vga_buf:u_buf|scfifo:scfifo_component|scfifo_6141:auto_generated|a_dpfifo_d741:dpfifo|altsyncram_tpb1:FIFOram|ALTSYNCRAM                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 16           ; 16           ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 256   ; 16                          ; 16                          ; 16                          ; 16                          ; 256                 ; 1    ; None ; M9K_X27_Y10_N0                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 1           ; 2                   ; 30                ;
; Simple Multipliers (18-bit)           ; 3           ; 1                   ; 15                ;
; Embedded Multiplier Blocks            ; 4           ; --                  ; 15                ;
; Embedded Multiplier 9-bit elements    ; 7           ; 2                   ; 30                ;
; Signed Embedded Multipliers           ; 0           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 4           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                               ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+----------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; imag_process:u_imag_process|Draw_box:u_Drawbox|lpm_mult:Mult1|mult_tgt:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y22_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    imag_process:u_imag_process|Draw_box:u_Drawbox|lpm_mult:Mult1|mult_tgt:auto_generated|mac_mult3 ;                            ; DSPMULT_X20_Y22_N0 ; Unsigned            ;                                ; no                    ; yes                   ; no                ;                 ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|lpm_mult:Mult1|mult_tgt:auto_generated|w186w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y20_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    imag_process:u_imag_process|Draw_box:u_Drawbox|lpm_mult:Mult1|mult_tgt:auto_generated|mac_mult1 ;                            ; DSPMULT_X20_Y20_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|lpm_mult:Mult0|mult_hft:auto_generated|mac_out4     ; Simple Multiplier (9-bit)  ; DSPOUT_X20_Y21_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    imag_process:u_imag_process|Draw_box:u_Drawbox|lpm_mult:Mult0|mult_hft:auto_generated|mac_mult3 ;                            ; DSPMULT_X20_Y21_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|lpm_mult:Mult0|mult_hft:auto_generated|w162w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y23_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    imag_process:u_imag_process|Draw_box:u_Drawbox|lpm_mult:Mult0|mult_hft:auto_generated|mac_mult1 ;                            ; DSPMULT_X20_Y23_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
+----------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 7,137 / 32,401 ( 22 % ) ;
; C16 interconnects     ; 63 / 1,326 ( 5 % )      ;
; C4 interconnects      ; 3,435 / 21,816 ( 16 % ) ;
; Direct links          ; 1,226 / 32,401 ( 4 % )  ;
; Global clocks         ; 7 / 10 ( 70 % )         ;
; Local interconnects   ; 1,972 / 10,320 ( 19 % ) ;
; R24 interconnects     ; 100 / 1,289 ( 8 % )     ;
; R4 interconnects      ; 4,268 / 28,186 ( 15 % ) ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.17) ; Number of LABs  (Total = 352) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 14                            ;
; 2                                           ; 9                             ;
; 3                                           ; 0                             ;
; 4                                           ; 4                             ;
; 5                                           ; 5                             ;
; 6                                           ; 5                             ;
; 7                                           ; 3                             ;
; 8                                           ; 3                             ;
; 9                                           ; 11                            ;
; 10                                          ; 6                             ;
; 11                                          ; 22                            ;
; 12                                          ; 22                            ;
; 13                                          ; 17                            ;
; 14                                          ; 29                            ;
; 15                                          ; 37                            ;
; 16                                          ; 165                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.79) ; Number of LABs  (Total = 352) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 204                           ;
; 1 Clock                            ; 234                           ;
; 1 Clock enable                     ; 134                           ;
; 1 Sync. clear                      ; 14                            ;
; 1 Sync. load                       ; 10                            ;
; 2 Async. clears                    ; 1                             ;
; 2 Clock enables                    ; 27                            ;
; 2 Clocks                           ; 7                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 16.47) ; Number of LABs  (Total = 352) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 16                            ;
; 2                                            ; 22                            ;
; 3                                            ; 4                             ;
; 4                                            ; 6                             ;
; 5                                            ; 8                             ;
; 6                                            ; 8                             ;
; 7                                            ; 8                             ;
; 8                                            ; 8                             ;
; 9                                            ; 3                             ;
; 10                                           ; 12                            ;
; 11                                           ; 5                             ;
; 12                                           ; 9                             ;
; 13                                           ; 4                             ;
; 14                                           ; 13                            ;
; 15                                           ; 15                            ;
; 16                                           ; 44                            ;
; 17                                           ; 8                             ;
; 18                                           ; 13                            ;
; 19                                           ; 6                             ;
; 20                                           ; 17                            ;
; 21                                           ; 10                            ;
; 22                                           ; 13                            ;
; 23                                           ; 3                             ;
; 24                                           ; 16                            ;
; 25                                           ; 15                            ;
; 26                                           ; 14                            ;
; 27                                           ; 18                            ;
; 28                                           ; 8                             ;
; 29                                           ; 7                             ;
; 30                                           ; 3                             ;
; 31                                           ; 5                             ;
; 32                                           ; 11                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 9.05) ; Number of LABs  (Total = 352) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 39                            ;
; 2                                               ; 16                            ;
; 3                                               ; 13                            ;
; 4                                               ; 16                            ;
; 5                                               ; 21                            ;
; 6                                               ; 14                            ;
; 7                                               ; 23                            ;
; 8                                               ; 15                            ;
; 9                                               ; 23                            ;
; 10                                              ; 18                            ;
; 11                                              ; 31                            ;
; 12                                              ; 30                            ;
; 13                                              ; 22                            ;
; 14                                              ; 19                            ;
; 15                                              ; 14                            ;
; 16                                              ; 19                            ;
; 17                                              ; 3                             ;
; 18                                              ; 3                             ;
; 19                                              ; 3                             ;
; 20                                              ; 2                             ;
; 21                                              ; 1                             ;
; 22                                              ; 1                             ;
; 23                                              ; 2                             ;
; 24                                              ; 2                             ;
; 25                                              ; 2                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 17.89) ; Number of LABs  (Total = 352) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 0                             ;
; 3                                            ; 18                            ;
; 4                                            ; 10                            ;
; 5                                            ; 13                            ;
; 6                                            ; 4                             ;
; 7                                            ; 12                            ;
; 8                                            ; 7                             ;
; 9                                            ; 10                            ;
; 10                                           ; 11                            ;
; 11                                           ; 7                             ;
; 12                                           ; 12                            ;
; 13                                           ; 18                            ;
; 14                                           ; 12                            ;
; 15                                           ; 12                            ;
; 16                                           ; 10                            ;
; 17                                           ; 9                             ;
; 18                                           ; 19                            ;
; 19                                           ; 10                            ;
; 20                                           ; 12                            ;
; 21                                           ; 9                             ;
; 22                                           ; 25                            ;
; 23                                           ; 13                            ;
; 24                                           ; 9                             ;
; 25                                           ; 12                            ;
; 26                                           ; 14                            ;
; 27                                           ; 9                             ;
; 28                                           ; 11                            ;
; 29                                           ; 10                            ;
; 30                                           ; 5                             ;
; 31                                           ; 1                             ;
; 32                                           ; 9                             ;
; 33                                           ; 8                             ;
; 34                                           ; 1                             ;
; 35                                           ; 1                             ;
; 36                                           ; 9                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 13    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 17    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 87        ; 35           ; 87        ; 0            ; 0            ; 87        ; 87        ; 0            ; 87        ; 87        ; 0            ; 69           ; 0            ; 0            ; 35           ; 0            ; 69           ; 35           ; 0            ; 0            ; 0            ; 69           ; 0            ; 0            ; 0            ; 0            ; 0            ; 87        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 52           ; 0         ; 87           ; 87           ; 0         ; 0         ; 87           ; 0         ; 0         ; 87           ; 18           ; 87           ; 87           ; 52           ; 87           ; 18           ; 52           ; 87           ; 87           ; 87           ; 18           ; 87           ; 87           ; 87           ; 87           ; 87           ; 0         ; 87           ; 87           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; cmos_xclk          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_pwdn          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_reset         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_scl           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_clk          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cke          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_csn          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_rasn         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_casn         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_wen          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_bank[0]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_bank[1]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[0]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[1]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[2]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[3]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[4]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[5]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[6]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[7]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[8]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[9]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[10]     ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[11]     ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[12]     ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dqm[0]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dqm[1]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[1]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[2]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[3]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[4]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[5]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[6]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[7]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[8]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[9]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[10]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[11]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[12]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[13]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[14]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[15]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_hsync          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_vsync          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rx_pin             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; tx_pin             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Robot_TX           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Pump_TX            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Sel_A_B            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_process_out    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led_out[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led_out[1]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led_out[2]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led_out[3]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_sda           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[0]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[1]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[2]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[3]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[4]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[5]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[6]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[7]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[8]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[9]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[10]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[11]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[12]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[13]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[14]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[15]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_pclk          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rst_n              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; en_color           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Sel_VGA_out        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_href          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_din[7]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_din[6]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_din[5]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_din[2]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_din[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_din[4]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_din[3]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_din[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_vsync         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; Unreserved               ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                    ;
+-----------------------------------------------------------------------+----------------------+-------------------+
; Source Clock(s)                                                       ; Destination Clock(s) ; Delay Added in ns ;
+-----------------------------------------------------------------------+----------------------+-------------------+
; cmos_pclk                                                             ; cmos_pclk            ; 110.9             ;
; cmos_pclk,imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0] ; cmos_pclk            ; 81.1              ;
; I/O                                                                   ; cmos_pclk            ; 50.0              ;
; clk                                                                   ; cmos_pclk            ; 6.2               ;
+-----------------------------------------------------------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                              ;
+----------------------------------------------------------------------------------+---------------------------------------------------------------------+-------------------+
; Source Register                                                                  ; Destination Register                                                ; Delay Added in ns ;
+----------------------------------------------------------------------------------+---------------------------------------------------------------------+-------------------+
; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish                   ; sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wr_finish_r[0] ; 3.214             ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[0]                      ; imag_process:u_imag_process|Draw_box:u_Drawbox|age[2]               ; 2.705             ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[2]                      ; imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[1]     ; 2.314             ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[3]                      ; imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[1]     ; 2.314             ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|shape_out[1]                      ; imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[1]     ; 2.314             ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|valid                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[1]     ; 2.117             ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.00_6202                ; imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[1]     ; 2.117             ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.11_6157                ; imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[0]     ; 1.854             ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.10_6172                ; imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[0]     ; 1.854             ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01_6187                ; imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[9]     ; 1.814             ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|deg[8]                ; imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[6]     ; 1.670             ;
; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[10] ; imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[1]     ; 1.554             ;
; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[9]  ; imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[1]     ; 1.554             ;
; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[8]  ; imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[1]     ; 1.554             ;
; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[7]  ; imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[1]     ; 1.554             ;
; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[6]  ; imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[1]     ; 1.554             ;
; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[5]  ; imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[1]     ; 1.554             ;
; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[4]  ; imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[1]     ; 1.554             ;
; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[3]  ; imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[1]     ; 1.554             ;
; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[2]  ; imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[1]     ; 1.554             ;
; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[1]  ; imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[1]     ; 1.554             ;
; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[0]  ; imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[1]     ; 1.554             ;
; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[43]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[1]     ; 1.554             ;
; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[42]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[1]     ; 1.554             ;
; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[41]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[1]     ; 1.554             ;
; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[40]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[1]     ; 1.554             ;
; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[39]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[1]     ; 1.554             ;
; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[38]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[1]     ; 1.554             ;
; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[37]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[1]     ; 1.554             ;
; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[36]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[1]     ; 1.554             ;
; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[35]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[1]     ; 1.554             ;
; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[34]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[1]     ; 1.554             ;
; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[33]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[1]     ; 1.554             ;
; cmos_pclk                                                                        ; capture:u_capture|vsync_r[0]                                        ; 1.375             ;
; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[27] ; imag_process:u_imag_process|Draw_box:u_Drawbox|V_Length[9]          ; 1.359             ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_top_spot[5]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|V_Length[9]          ; 1.359             ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_top_spot[17]                ; imag_process:u_imag_process|Draw_box:u_Drawbox|H_Length[9]          ; 1.236             ;
; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[28]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|H_Length[9]          ; 1.236             ;
; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[29] ; imag_process:u_imag_process|Draw_box:u_Drawbox|V_Length[9]          ; 1.235             ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_bottom_spot[7]              ; imag_process:u_imag_process|Draw_box:u_Drawbox|V_Length[9]          ; 1.235             ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[0]                  ; imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[0]     ; 1.177             ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|deg[0]                ; imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[0]     ; 1.177             ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_bottom_spot[21]             ; imag_process:u_imag_process|Draw_box:u_Drawbox|H_Length[10]         ; 1.072             ;
; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[32]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|H_Length[10]         ; 1.072             ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_bottom_spot[16]             ; imag_process:u_imag_process|Draw_box:u_Drawbox|H_Length[9]          ; 1.068             ;
; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[27]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|H_Length[9]          ; 1.068             ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|deg[7]                ; imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[7]     ; 1.053             ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|deg[6]                ; imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[7]     ; 1.053             ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|deg[5]                ; imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[7]     ; 1.053             ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|deg[4]                ; imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[7]     ; 1.053             ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|deg[3]                ; imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[7]     ; 1.053             ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|deg[2]                ; imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[7]     ; 1.053             ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|atan:u_atan|deg[1]                ; imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[7]     ; 1.053             ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_bottom_spot[12]             ; imag_process:u_imag_process|Draw_box:u_Drawbox|H_Length[9]          ; 1.036             ;
; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[23]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|H_Length[9]          ; 1.036             ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_bottom_spot[13]             ; imag_process:u_imag_process|Draw_box:u_Drawbox|H_Length[9]          ; 1.031             ;
; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[24]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|H_Length[9]          ; 1.031             ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[9]                  ; imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[9]     ; 0.997             ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_top_spot[19]                ; imag_process:u_imag_process|Draw_box:u_Drawbox|H_Length[9]          ; 0.992             ;
; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[30]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|H_Length[9]          ; 0.992             ;
; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[28] ; imag_process:u_imag_process|Draw_box:u_Drawbox|V_Length[9]          ; 0.990             ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_top_spot[6]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|V_Length[9]          ; 0.990             ;
; color[1]                                                                         ; imag_process:u_imag_process|ycbcr2bin:u_ycbcr2bin|binary            ; 0.977             ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_top_spot[20]                ; imag_process:u_imag_process|Draw_box:u_Drawbox|H_Length[9]          ; 0.973             ;
; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[31]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|H_Length[9]          ; 0.973             ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_top_spot[7]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|V_Length[9]          ; 0.937             ;
; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[30] ; imag_process:u_imag_process|Draw_box:u_Drawbox|V_Length[9]          ; 0.929             ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_top_spot[8]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|V_Length[9]          ; 0.929             ;
; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[24] ; imag_process:u_imag_process|Draw_box:u_Drawbox|V_Length[2]          ; 0.928             ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_top_spot[2]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|V_Length[2]          ; 0.928             ;
; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[25] ; imag_process:u_imag_process|Draw_box:u_Drawbox|V_Length[3]          ; 0.926             ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_top_spot[3]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|V_Length[3]          ; 0.926             ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_top_spot[18]                ; imag_process:u_imag_process|Draw_box:u_Drawbox|H_Length[9]          ; 0.914             ;
; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[29]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|H_Length[9]          ; 0.914             ;
; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[23] ; imag_process:u_imag_process|Draw_box:u_Drawbox|V_Length[1]          ; 0.907             ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_top_spot[1]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|V_Length[1]          ; 0.907             ;
; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[32] ; imag_process:u_imag_process|Draw_box:u_Drawbox|V_Length[10]         ; 0.878             ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_top_spot[10]                ; imag_process:u_imag_process|Draw_box:u_Drawbox|V_Length[10]         ; 0.878             ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_bottom_spot[1]              ; imag_process:u_imag_process|Draw_box:u_Drawbox|V_Length[1]          ; 0.866             ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_bottom_spot[17]             ; imag_process:u_imag_process|Draw_box:u_Drawbox|H_Length[9]          ; 0.823             ;
; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[26] ; imag_process:u_imag_process|Draw_box:u_Drawbox|V_Length[4]          ; 0.813             ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_top_spot[4]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|V_Length[4]          ; 0.813             ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_bottom_spot[4]              ; imag_process:u_imag_process|Draw_box:u_Drawbox|V_Length[4]          ; 0.801             ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_bottom_spot[15]             ; imag_process:u_imag_process|Draw_box:u_Drawbox|H_Length[9]          ; 0.799             ;
; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[26]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|H_Length[9]          ; 0.799             ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_bottom_spot[20]             ; imag_process:u_imag_process|Draw_box:u_Drawbox|H_Length[9]          ; 0.787             ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_bottom_spot[14]             ; imag_process:u_imag_process|Draw_box:u_Drawbox|H_Length[9]          ; 0.785             ;
; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[25]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|H_Length[9]          ; 0.785             ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_bottom_spot[10]             ; imag_process:u_imag_process|Draw_box:u_Drawbox|V_Length[10]         ; 0.784             ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_bottom_spot[18]             ; imag_process:u_imag_process|Draw_box:u_Drawbox|H_Length[9]          ; 0.744             ;
; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[31] ; imag_process:u_imag_process|Draw_box:u_Drawbox|V_Length[9]          ; 0.740             ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_top_spot[9]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|V_Length[9]          ; 0.740             ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_top_spot[21]                ; imag_process:u_imag_process|Draw_box:u_Drawbox|H_Length[10]         ; 0.735             ;
; color[0]                                                                         ; imag_process:u_imag_process|Draw_box:u_Drawbox|color_r[3]           ; 0.729             ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[1]                  ; imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[1]     ; 0.704             ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_top_spot[11]                ; imag_process:u_imag_process|Draw_box:u_Drawbox|H_Length[9]          ; 0.695             ;
; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out[22]   ; imag_process:u_imag_process|Draw_box:u_Drawbox|H_Length[9]          ; 0.695             ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_bottom_spot[9]              ; imag_process:u_imag_process|Draw_box:u_Drawbox|V_Length[9]          ; 0.690             ;
; imag_process:u_imag_process|Shape_Detector:u_Shape_Detector|target_pos_out_1[22] ; imag_process:u_imag_process|Draw_box:u_Drawbox|V_Length[1]          ; 0.669             ;
; imag_process:u_imag_process|Draw_box:u_Drawbox|sobel_top_spot[0]                 ; imag_process:u_imag_process|Draw_box:u_Drawbox|V_Length[1]          ; 0.669             ;
+----------------------------------------------------------------------------------+---------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (119006): Selected device EP4CE6F17C8 for design "C4MB_test"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/pll0_altpll.v Line: 46
    Info (15099): Implementing clock multiplication of 12, clock division of 25, and phase shift of 0 degrees (0 ps) for pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated|wire_pll1_clk[0] port File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/pll0_altpll.v Line: 46
    Info (15099): Implementing clock multiplication of 3, clock division of 2, and phase shift of 0 degrees (0 ps) for pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated|wire_pll1_clk[1] port File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/pll0_altpll.v Line: 46
Info (15535): Implemented PLL "pll1:u_pll1|altpll:altpll_component|pll1_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/pll1_altpll.v Line: 50
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll1:u_pll1|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] port File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/pll1_altpll.v Line: 50
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 108 degrees (3000 ps) for pll1:u_pll1|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[1] port File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/pll1_altpll.v Line: 50
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (176127): The parameters of the PLL pll1:u_pll1|altpll:altpll_component|pll1_altpll:auto_generated|pll1 and the PLL pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated|pll1 do not have the same values - hence these PLLs cannot be merged File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/pll1_altpll.v Line: 92
    Info (176120): The values of the parameter "M" do not match for the PLL atoms pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated|pll1 and PLL pll1:u_pll1|altpll:altpll_component|pll1_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "M" for the PLL atom pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated|pll1 is 12
        Info (176121): The value of the parameter "M" for the PLL atom pll1:u_pll1|altpll:altpll_component|pll1_altpll:auto_generated|pll1 is 10
    Info (176120): The values of the parameter "Min Lock Period" do not match for the PLL atoms pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated|pll1 and PLL pll1:u_pll1|altpll:altpll_component|pll1_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "Min Lock Period" for the PLL atom pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated|pll1 is 18456
        Info (176121): The value of the parameter "Min Lock Period" for the PLL atom pll1:u_pll1|altpll:altpll_component|pll1_altpll:auto_generated|pll1 is 15380
    Info (176120): The values of the parameter "Max Lock Period" do not match for the PLL atoms pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated|pll1 and PLL pll1:u_pll1|altpll:altpll_component|pll1_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "Max Lock Period" for the PLL atom pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated|pll1 is 39996
        Info (176121): The value of the parameter "Max Lock Period" for the PLL atom pll1:u_pll1|altpll:altpll_component|pll1_altpll:auto_generated|pll1 is 33330
Warning (335093): The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_42l1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_se9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_re9:dffpipe13|dffe14a* 
    Info (332165): Entity dcfifo_j2l1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ue9:dffpipe9|dffe10a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_te9:dffpipe6|dffe7a* 
Info (332104): Reading SDC File: '../ip/sdram_interface/sdram_interface/synthesis/submodules/altera_reset_controller.sdc'
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/top.v Line: 4
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1) File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/pll0_altpll.v Line: 80
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_1) File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/pll0_altpll.v Line: 80
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node pll1:u_pll1|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_2) File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/pll1_altpll.v Line: 92
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
Info (176353): Automatically promoted node pll1:u_pll1|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_2) File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/pll1_altpll.v Line: 92
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
Info (176353): Automatically promoted node imag_process:u_imag_process|Draw_box:u_Drawbox|zj_dot_pos.01~5  File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/capture/Draw_box.v Line: 220
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node rst_n~input (placed in PIN E15 (CLK4, DIFFCLK_2p)) File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/top.v Line: 5
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[9] File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/capture/Draw_box.v Line: 352
        Info (176357): Destination node imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[1] File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/capture/Draw_box.v Line: 352
        Info (176357): Destination node imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[8] File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/capture/Draw_box.v Line: 352
        Info (176357): Destination node imag_process:u_imag_process|Draw_box:u_Drawbox|Box_theta_out[0] File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/capture/Draw_box.v Line: 352
        Info (176357): Destination node sys_rst_n File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/top.v Line: 67
        Info (176357): Destination node imag_process:u_imag_process|Draw_box:u_Drawbox|x_cnt_r[10] File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/capture/Draw_box.v Line: 50
        Info (176357): Destination node imag_process:u_imag_process|Draw_box:u_Drawbox|x_cnt_r[9] File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/capture/Draw_box.v Line: 50
        Info (176357): Destination node imag_process:u_imag_process|Draw_box:u_Drawbox|x_cnt_r[8] File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/capture/Draw_box.v Line: 50
        Info (176357): Destination node imag_process:u_imag_process|Draw_box:u_Drawbox|x_cnt_r[7] File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/capture/Draw_box.v Line: 50
        Info (176357): Destination node imag_process:u_imag_process|Draw_box:u_Drawbox|x_cnt_r[6] File: F:/C4MB-V1.5-4096Robot2(5)(1)/src/capture/Draw_box.v Line: 50
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[9]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[8]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[7]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[6]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[4]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[3]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[15]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[14]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[13]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[12]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[11]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[10]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 16 registers into blocks of type Block RAM
    Extra Info (176218): Packed 26 registers into blocks of type Embedded multiplier block
    Extra Info (176218): Packed 16 registers into blocks of type I/O Input Buffer
    Extra Info (176218): Packed 51 registers into blocks of type I/O Output Buffer
    Extra Info (176220): Created 34 register duplicates
Warning (15058): PLL "pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated|pll1" is in normal or source synchronous mode with output clock "compensate_clock" set to clk[0] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/pll0_altpll.v Line: 46
Warning (15064): PLL "pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated|pll1" output port clk[0] feeds output pin "cmos_xclk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/pll0_altpll.v Line: 46
Warning (15055): PLL "pll1:u_pll1|altpll:altpll_component|pll1_altpll:auto_generated|pll1" input clock inclk[0] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/pll1_altpll.v Line: 50
    Info (15024): Input port INCLK[0] of node "pll1:u_pll1|altpll:altpll_component|pll1_altpll:auto_generated|pll1" is driven by clk~inputclkctrl which is OUTCLK output port of Clock control block type node clk~inputclkctrl File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/pll1_altpll.v Line: 50
Warning (15064): PLL "pll1:u_pll1|altpll:altpll_component|pll1_altpll:auto_generated|pll1" output port clk[1] feeds output pin "sdram_clk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: F:/C4MB-V1.5-4096Robot2(5)(1)/prj/db/pll1_altpll.v Line: 50
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:16
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 13% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:13
Info (11888): Total time spent on timing analysis during the Fitter is 8.23 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file F:/C4MB-V1.5-4096Robot2(5)(1)/prj/output_files/C4MB_test.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 6064 megabytes
    Info: Processing ended: Mon Jul 07 20:27:47 2025
    Info: Elapsed time: 00:00:44
    Info: Total CPU time (on all processors): 00:01:00


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in F:/C4MB-V1.5-4096Robot2(5)(1)/prj/output_files/C4MB_test.fit.smsg.


