\chapter{Exemplos de traces produzidos por TLC}
\label{ap:traces}

  \small Os dois traces apresentados aqui correspondem as execuções de TLC para verificar
  as propriedades $CollisionAvoidance$ e $NoCollisionAvoidance$ (ver
  figura \ref{fig:CollisionAvoidance}). Na primeira execução (coluna de esquerda), TLC não
  detectou violação da propriedade $CollisionAvoidance$ e na segunda, TLC detectou a 
  sua violação e produziu o contra-exemplo mostrado abaixo, na coluna direita e demais
  páginas. Observar as informações de cobertura de cada ação da especificação
  que permitem detectar erros eventuais.  Aqui, as ações nunca verdadeiras (linha
  130, 131, 229 e 232 da especificação) foram causadas pelo uso dos valores $nTask =
  1$ e $nProc =1$.

\begin{multicols}{2}
\begin{Verbatim}[fontfamily=helvetica, fontsize=\tiny]
TLC Version 2.0 of November 26, 2005
Model-checking
Parsing file DoRiS.tla
Parsing file /opt/TLA/tlasany/StandardModules/Naturals.tla
Parsing file /opt/TLA/tlasany/StandardModules/Reals.tla
Parsing file /opt/TLA/tlasany/StandardModules/TLC.tla
Parsing file /opt/TLA/tlasany/StandardModules/Sequences.tla
Parsing file /opt/TLA/tlasany/StandardModules/Integers.tla
Semantic processing of module Naturals
Semantic processing of module Integers
Semantic processing of module Reals
Semantic processing of module Sequences
Semantic processing of module TLC
Semantic processing of module DoRiS
Implied-temporal checking--satisfiability problem has 4 branches.
Finished computing initial states: 1 distinct state generated.
--Checking temporal properties for the complete state space...
Model checking completed. No error has been found.
  Estimates of the probability that TLC did not check all reachable states
  because two distinct states had the same fingerprint:
    calculated (optimistic):  1.5124620306172787E-17
    based on the actual fingerprints:  3.24949862660705E-15
The coverage stats:
  line 101, col 16 to line 102, col 66 of module DoRiS: 1
  line 103, col 16 to line 103, col 59 of module DoRiS: 1
  line 104, col 26 to line 104, col 34 of module DoRiS: 1
  line 130, col 24 to line 130, col 72 of module DoRiS: 0
  line 131, col 34 to line 131, col 42 of module DoRiS: 0
  line 135, col 30 to line 135, col 78 of module DoRiS: 3
  line 136, col 40 to line 136, col 48 of module DoRiS: 3
  line 138, col 30 to line 140, col 79 of module DoRiS: 28
  line 141, col 30 to line 144, col 78 of module DoRiS: 28
  line 145, col 29 to line 145, col 37 of module DoRiS: 31
  line 145, col 40 to line 145, col 46 of module DoRiS: 31
  line 162, col 10 to line 162, col 50 of module DoRiS: 2
  line 163, col 10 to line 171, col 93 of module DoRiS: 2
  line 172, col 23 to line 172, col 31 of module DoRiS: 2
  line 172, col 34 to line 172, col 40 of module DoRiS: 2
  line 177, col 10 to line 177, col 50 of module DoRiS: 28
  line 178, col 10 to line 181, col 81 of module DoRiS: 28
  line 182, col 23 to line 182, col 31 of module DoRiS: 28
  line 182, col 34 to line 182, col 40 of module DoRiS: 28
  line 210, col 13 to line 214, col 77 of module DoRiS: 31
  line 215, col 13 to line 219, col 87 of module DoRiS: 31
  line 220, col 26 to line 220, col 34 of module DoRiS: 31
  line 220, col 37 to line 220, col 43 of module DoRiS: 31
  line 225, col 10 to line 227, col 67 of module DoRiS: 1
  line 229, col 16 to line 231, col 86 of module DoRiS: 0
  line 232, col 26 to line 232, col 32 of module DoRiS: 0
  line 234, col 16 to line 237, col 86 of module DoRiS: 1
  line 238, col 16 to line 238, col 52 of module DoRiS: 1
  line 239, col 20 to line 239, col 28 of module DoRiS: 1
  line 81, col 20 to line 83, col 84 of module DoRiS: 1
  line 84, col 20 to line 86, col 86 of module DoRiS: 1
  line 87, col 14 to line 87, col 57 of module DoRiS: 1
  line 88, col 24 to line 88, col 32 of module DoRiS: 1
  line 98, col 16 to line 100, col 79 of module DoRiS: 1
96 states generated, 93 distinct states found, 0 states left on queue.
The depth of the complete state graph search is 93.
\end{Verbatim}

\columnbreak
\begin{Verbatim}[fontfamily=helvetica, fontsize=\tiny]
TLC Version 2.0 of November 26, 2005
Model-checking
Parsing file DoRiS.tla
Parsing file /opt/TLA/tlasany/StandardModules/Naturals.tla
Parsing file /opt/TLA/tlasany/StandardModules/Reals.tla
Parsing file /opt/TLA/tlasany/StandardModules/TLC.tla
Parsing file /opt/TLA/tlasany/StandardModules/Sequences.tla
Parsing file /opt/TLA/tlasany/StandardModules/Integers.tla
Semantic processing of module Naturals
Semantic processing of module Integers
Semantic processing of module Reals
Semantic processing of module Sequences
Semantic processing of module TLC
Semantic processing of module DoRiS
Implied-temporal checking--satisfiability problem has 1 branches.
Finished computing initial states: 1 distinct state generated.
--Checking temporal properties for the complete state space...
Error: Temporal properties were violated.
The following behaviour constitutes a counter-example:

STATE 1: <Initial predicate>
/\ Shared = [chipTimer |-> 0, chipCount |-> 1, macTimer |-> 0, medium |-> {}]
/\ TaskState = <<[msg |-> <<  >>, execTimer |-> 999999999, res |-> <<-1>>, cons |-> 1]>>
/\ History = [elem |-> 0, rese |-> 0]
/\ ProcState = <<[list |-> <<[txTime |-> 122]>>, token |-> 1, count |-> 0]>>

STATE 2: <Action line 76, col 7 to line 88, col 86 of module DoRiS>
/\ Shared = [ chipTimer |-> 0,
  chipCount |-> 1,
  macTimer |-> 6,
  medium |-> {[res |-> {1}, id |-> 1, type |-> "hard"]} ]
/\ TaskState = <<[msg |-> <<  >>, execTimer |-> 999999999, res |-> <<1>>, cons |-> 1]>>
/\ History = [elem |-> 1, rese |-> 0]

STATE 3: <Action line 209, col 10 to line 220, col 87 of module DoRiS>
/\ Shared = [ chipTimer |-> 6,
  chipCount |-> 1,
  macTimer |-> 0,
  medium |-> {[res |-> {1}, id |-> 1, type |-> "hard"]} ]

STATE 4: <Action line 251, col 14 to line 251, col 70 of module DoRiS>
/\ Shared = [chipTimer |-> 6, chipCount |-> 1, macTimer |-> 0, medium |-> {}]

STATE 5: <Action line 94, col 7 to line 104, col 79 of module DoRiS>
/\ Shared = [ chipTimer |-> 6,
  chipCount |-> 1,
  macTimer |-> 6,
  medium |-> {[res |-> {-1}, id |-> 1, type |-> "hard"]} ]
/\ TaskState = <<[msg |-> <<  >>, execTimer |-> 999999999, res |-> <<-1>>, cons |-> 1]>>
/\ History = [elem |-> 1, rese |-> 1]

STATE 6: <Action line 209, col 10 to line 220, col 87 of module DoRiS>
/\ Shared = [ chipTimer |-> 12,
  chipCount |-> 1,
  macTimer |-> 0,
  medium |-> {[res |-> {-1}, id |-> 1, type |-> "hard"]} ]

STATE 7: <Action line 251, col 14 to line 251, col 70 of module DoRiS>
/\ Shared = [chipTimer |-> 12, chipCount |-> 1, macTimer |-> 0, medium |-> {}]

STATE 8: <Action line 124, col 7 to line 145, col 79 of module DoRiS>
/\ Shared = [ chipTimer |-> 12,
  chipCount |-> 1,
  macTimer |-> 122,
  medium |-> {[id |-> 1, type |-> "soft"]} ]
/\ ProcState = <<[list |-> <<  >>, token |-> 1, count |-> 1]>>

STATE 9: <Action line 209, col 10 to line 220, col 87 of module DoRiS>
/\ Shared = [ chipTimer |-> 134,
  chipCount |-> 1,
  macTimer |-> 0,
  medium |-> {[id |-> 1, type |-> "soft"]} ]

STATE 10: <Action line 251, col 14 to line 251, col 70 of module DoRiS>
/\ Shared = [chipTimer |-> 134, chipCount |-> 1, macTimer |-> 0, medium |-> {}]

STATE 11: <Action line 124, col 7 to line 145, col 79 of module DoRiS>
/\ Shared = [ chipTimer |-> 134,
  chipCount |-> 1,
  macTimer |-> 6,
  medium |-> {[id |-> 1, type |-> "soft"]} ]
/\ ProcState = <<[list |-> <<  >>, token |-> 1, count |-> 2]>>

STATE 12: <Action line 209, col 10 to line 220, col 87 of module DoRiS>
/\ Shared = [ chipTimer |-> 140,
  chipCount |-> 1,
  macTimer |-> 0,
  medium |-> {[id |-> 1, type |-> "soft"]} ]

STATE 13: <Action line 251, col 14 to line 251, col 70 of module DoRiS>
/\ Shared = [chipTimer |-> 140, chipCount |-> 1, macTimer |-> 0, medium |-> {}]

STATE 14: <Action line 124, col 7 to line 145, col 79 of module DoRiS>
/\ Shared = [ chipTimer |-> 140,
  chipCount |-> 1,
  macTimer |-> 6,
  medium |-> {[id |-> 1, type |-> "soft"]} ]
/\ ProcState = <<[list |-> <<  >>, token |-> 1, count |-> 3]>>

STATE 15: <Action line 209, col 10 to line 220, col 87 of module DoRiS>
/\ Shared = [ chipTimer |-> 146,
  chipCount |-> 1,
  macTimer |-> 0,
  medium |-> {[id |-> 1, type |-> "soft"]} ]

STATE 16: <Action line 251, col 14 to line 251, col 70 of module DoRiS>
/\ Shared = [chipTimer |-> 146, chipCount |-> 1, macTimer |-> 0, medium |-> {}]

STATE 17: <Action line 124, col 7 to line 145, col 79 of module DoRiS>
/\ Shared = [ chipTimer |-> 146,
  chipCount |-> 1,
  macTimer |-> 6,
  medium |-> {[id |-> 1, type |-> "soft"]} ]
/\ ProcState = <<[list |-> <<  >>, token |-> 1, count |-> 4]>>

STATE 18: <Action line 209, col 10 to line 220, col 87 of module DoRiS>
/\ Shared = [ chipTimer |-> 152,
  chipCount |-> 1,
  macTimer |-> 0,
  medium |-> {[id |-> 1, type |-> "soft"]} ]

STATE 19: <Action line 251, col 14 to line 251, col 70 of module DoRiS>
/\ Shared = [chipTimer |-> 152, chipCount |-> 1, macTimer |-> 0, medium |-> {}]

STATE 20: <Action line 124, col 7 to line 145, col 79 of module DoRiS>
/\ Shared = [ chipTimer |-> 152,
  chipCount |-> 1,
  macTimer |-> 6,
  medium |-> {[id |-> 1, type |-> "soft"]} ]
/\ ProcState = <<[list |-> <<  >>, token |-> 1, count |-> 5]>>

STATE 21: <Action line 209, col 10 to line 220, col 87 of module DoRiS>
/\ Shared = [ chipTimer |-> 158,
  chipCount |-> 1,
  macTimer |-> 0,
  medium |-> {[id |-> 1, type |-> "soft"]} ]

STATE 22: <Action line 251, col 14 to line 251, col 70 of module DoRiS>
/\ Shared = [chipTimer |-> 158, chipCount |-> 1, macTimer |-> 0, medium |-> {}]

STATE 23: <Action line 124, col 7 to line 145, col 79 of module DoRiS>
/\ Shared = [ chipTimer |-> 158,
  chipCount |-> 1,
  macTimer |-> 6,
  medium |-> {[id |-> 1, type |-> "soft"]} ]
/\ ProcState = <<[list |-> <<  >>, token |-> 1, count |-> 6]>>

STATE 24: <Action line 209, col 10 to line 220, col 87 of module DoRiS>
/\ Shared = [ chipTimer |-> 164,
  chipCount |-> 1,
  macTimer |-> 0,
  medium |-> {[id |-> 1, type |-> "soft"]} ]

STATE 25: <Action line 251, col 14 to line 251, col 70 of module DoRiS>
/\ Shared = [chipTimer |-> 164, chipCount |-> 1, macTimer |-> 0, medium |-> {}]

STATE 26: <Action line 124, col 7 to line 145, col 79 of module DoRiS>
/\ Shared = [ chipTimer |-> 164,
  chipCount |-> 1,
  macTimer |-> 6,
  medium |-> {[id |-> 1, type |-> "soft"]} ]
/\ ProcState = <<[list |-> <<  >>, token |-> 1, count |-> 7]>>

STATE 27: <Action line 209, col 10 to line 220, col 87 of module DoRiS>
/\ Shared = [ chipTimer |-> 170,
  chipCount |-> 1,
  macTimer |-> 0,
  medium |-> {[id |-> 1, type |-> "soft"]} ]

STATE 28: <Action line 251, col 14 to line 251, col 70 of module DoRiS>
/\ Shared = [chipTimer |-> 170, chipCount |-> 1, macTimer |-> 0, medium |-> {}]

STATE 29: <Action line 124, col 7 to line 145, col 79 of module DoRiS>
/\ Shared = [ chipTimer |-> 170,
  chipCount |-> 1,
  macTimer |-> 6,
  medium |-> {[id |-> 1, type |-> "soft"]} ]
/\ ProcState = <<[list |-> <<  >>, token |-> 1, count |-> 8]>>

STATE 30: <Action line 209, col 10 to line 220, col 87 of module DoRiS>
/\ Shared = [ chipTimer |-> 176,
  chipCount |-> 1,
  macTimer |-> 0,
  medium |-> {[id |-> 1, type |-> "soft"]} ]

STATE 31: <Action line 251, col 14 to line 251, col 70 of module DoRiS>
/\ Shared = [chipTimer |-> 176, chipCount |-> 1, macTimer |-> 0, medium |-> {}]

STATE 32: <Action line 124, col 7 to line 145, col 79 of module DoRiS>
/\ Shared = [ chipTimer |-> 176,
  chipCount |-> 1,
  macTimer |-> 6,
  medium |-> {[id |-> 1, type |-> "soft"]} ]
/\ ProcState = <<[list |-> <<  >>, token |-> 1, count |-> 9]>>

STATE 33: <Action line 209, col 10 to line 220, col 87 of module DoRiS>
/\ Shared = [ chipTimer |-> 182,
  chipCount |-> 1,
  macTimer |-> 0,
  medium |-> {[id |-> 1, type |-> "soft"]} ]

STATE 34: <Action line 251, col 14 to line 251, col 70 of module DoRiS>
/\ Shared = [chipTimer |-> 182, chipCount |-> 1, macTimer |-> 0, medium |-> {}]

STATE 35: <Action line 124, col 7 to line 145, col 79 of module DoRiS>
/\ Shared = [ chipTimer |-> 182,
  chipCount |-> 1,
  macTimer |-> 6,
  medium |-> {[id |-> 1, type |-> "soft"]} ]
/\ ProcState = <<[list |-> <<  >>, token |-> 1, count |-> 10]>>

STATE 36: <Action line 209, col 10 to line 220, col 87 of module DoRiS>
/\ Shared = [ chipTimer |-> 188,
  chipCount |-> 1,
  macTimer |-> 0,
  medium |-> {[id |-> 1, type |-> "soft"]} ]

STATE 37: <Action line 251, col 14 to line 251, col 70 of module DoRiS>
/\ Shared = [chipTimer |-> 188, chipCount |-> 1, macTimer |-> 0, medium |-> {}]

STATE 38: <Action line 124, col 7 to line 145, col 79 of module DoRiS>
/\ Shared = [ chipTimer |-> 188,
  chipCount |-> 1,
  macTimer |-> 6,
  medium |-> {[id |-> 1, type |-> "soft"]} ]
/\ ProcState = <<[list |-> <<  >>, token |-> 1, count |-> 11]>>

STATE 39: <Action line 209, col 10 to line 220, col 87 of module DoRiS>
/\ Shared = [ chipTimer |-> 194,
  chipCount |-> 1,
  macTimer |-> 0,
  medium |-> {[id |-> 1, type |-> "soft"]} ]

STATE 40: <Action line 251, col 14 to line 251, col 70 of module DoRiS>
/\ Shared = [chipTimer |-> 194, chipCount |-> 1, macTimer |-> 0, medium |-> {}]

STATE 41: <Action line 124, col 7 to line 145, col 79 of module DoRiS>
/\ Shared = [ chipTimer |-> 194,
  chipCount |-> 1,
  macTimer |-> 6,
  medium |-> {[id |-> 1, type |-> "soft"]} ]
/\ ProcState = <<[list |-> <<  >>, token |-> 1, count |-> 12]>>

STATE 42: <Action line 209, col 10 to line 220, col 87 of module DoRiS>
/\ Shared = [ chipTimer |-> 200,
  chipCount |-> 1,
  macTimer |-> 0,
  medium |-> {[id |-> 1, type |-> "soft"]} ]

STATE 43: <Action line 251, col 14 to line 251, col 70 of module DoRiS>
/\ Shared = [chipTimer |-> 200, chipCount |-> 1, macTimer |-> 0, medium |-> {}]

STATE 44: <Action line 124, col 7 to line 145, col 79 of module DoRiS>
/\ Shared = [ chipTimer |-> 200,
  chipCount |-> 1,
  macTimer |-> 6,
  medium |-> {[id |-> 1, type |-> "soft"]} ]
/\ ProcState = <<[list |-> <<  >>, token |-> 1, count |-> 13]>>

STATE 45: <Action line 209, col 10 to line 220, col 87 of module DoRiS>
/\ Shared = [ chipTimer |-> 206,
  chipCount |-> 1,
  macTimer |-> 0,
  medium |-> {[id |-> 1, type |-> "soft"]} ]

STATE 46: <Action line 251, col 14 to line 251, col 70 of module DoRiS>
/\ Shared = [chipTimer |-> 206, chipCount |-> 1, macTimer |-> 0, medium |-> {}]

STATE 47: <Action line 124, col 7 to line 145, col 79 of module DoRiS>
/\ Shared = [ chipTimer |-> 206,
  chipCount |-> 1,
  macTimer |-> 6,
  medium |-> {[id |-> 1, type |-> "soft"]} ]
/\ ProcState = <<[list |-> <<  >>, token |-> 1, count |-> 14]>>

STATE 48: <Action line 209, col 10 to line 220, col 87 of module DoRiS>
/\ Shared = [ chipTimer |-> 212,
  chipCount |-> 1,
  macTimer |-> 0,
  medium |-> {[id |-> 1, type |-> "soft"]} ]

STATE 49: <Action line 251, col 14 to line 251, col 70 of module DoRiS>
/\ Shared = [chipTimer |-> 212, chipCount |-> 1, macTimer |-> 0, medium |-> {}]

STATE 50: <Action line 124, col 7 to line 145, col 79 of module DoRiS>
/\ Shared = [ chipTimer |-> 212,
  chipCount |-> 1,
  macTimer |-> 6,
  medium |-> {[id |-> 1, type |-> "soft"]} ]
/\ ProcState = <<[list |-> <<  >>, token |-> 1, count |-> 15]>>

STATE 51: <Action line 209, col 10 to line 220, col 87 of module DoRiS>
/\ Shared = [ chipTimer |-> 218,
  chipCount |-> 1,
  macTimer |-> 0,
  medium |-> {[id |-> 1, type |-> "soft"]} ]

STATE 52: <Action line 251, col 14 to line 251, col 70 of module DoRiS>
/\ Shared = [chipTimer |-> 218, chipCount |-> 1, macTimer |-> 0, medium |-> {}]

STATE 53: <Action line 124, col 7 to line 145, col 79 of module DoRiS>
/\ Shared = [ chipTimer |-> 218,
  chipCount |-> 1,
  macTimer |-> 6,
  medium |-> {[id |-> 1, type |-> "soft"]} ]
/\ ProcState = <<[list |-> <<  >>, token |-> 1, count |-> 16]>>

STATE 54: <Action line 209, col 10 to line 220, col 87 of module DoRiS>
/\ Shared = [ chipTimer |-> 224,
  chipCount |-> 1,
  macTimer |-> 0,
  medium |-> {[id |-> 1, type |-> "soft"]} ]

STATE 55: <Action line 251, col 14 to line 251, col 70 of module DoRiS>
/\ Shared = [chipTimer |-> 224, chipCount |-> 1, macTimer |-> 0, medium |-> {}]

STATE 56: <Action line 124, col 7 to line 145, col 79 of module DoRiS>
/\ Shared = [ chipTimer |-> 224,
  chipCount |-> 1,
  macTimer |-> 6,
  medium |-> {[id |-> 1, type |-> "soft"]} ]
/\ ProcState = <<[list |-> <<  >>, token |-> 1, count |-> 17]>>

STATE 57: <Action line 209, col 10 to line 220, col 87 of module DoRiS>
/\ Shared = [ chipTimer |-> 230,
  chipCount |-> 1,
  macTimer |-> 0,
  medium |-> {[id |-> 1, type |-> "soft"]} ]

STATE 58: <Action line 251, col 14 to line 251, col 70 of module DoRiS>
/\ Shared = [chipTimer |-> 230, chipCount |-> 1, macTimer |-> 0, medium |-> {}]

STATE 59: <Action line 124, col 7 to line 145, col 79 of module DoRiS>
/\ Shared = [ chipTimer |-> 230,
  chipCount |-> 1,
  macTimer |-> 6,
  medium |-> {[id |-> 1, type |-> "soft"]} ]
/\ ProcState = <<[list |-> <<  >>, token |-> 1, count |-> 18]>>

STATE 60: <Action line 209, col 10 to line 220, col 87 of module DoRiS>
/\ Shared = [ chipTimer |-> 236,
  chipCount |-> 1,
  macTimer |-> 0,
  medium |-> {[id |-> 1, type |-> "soft"]} ]

STATE 61: <Action line 251, col 14 to line 251, col 70 of module DoRiS>
/\ Shared = [chipTimer |-> 236, chipCount |-> 1, macTimer |-> 0, medium |-> {}]

STATE 62: <Action line 124, col 7 to line 145, col 79 of module DoRiS>
/\ Shared = [ chipTimer |-> 236,
  chipCount |-> 1,
  macTimer |-> 6,
  medium |-> {[id |-> 1, type |-> "soft"]} ]
/\ ProcState = <<[list |-> <<  >>, token |-> 1, count |-> 19]>>

STATE 63: <Action line 209, col 10 to line 220, col 87 of module DoRiS>
/\ Shared = [ chipTimer |-> 242,
  chipCount |-> 1,
  macTimer |-> 0,
  medium |-> {[id |-> 1, type |-> "soft"]} ]

STATE 64: <Action line 251, col 14 to line 251, col 70 of module DoRiS>
/\ Shared = [chipTimer |-> 242, chipCount |-> 1, macTimer |-> 0, medium |-> {}]

STATE 65: <Action line 124, col 7 to line 145, col 79 of module DoRiS>
/\ Shared = [ chipTimer |-> 242,
  chipCount |-> 1,
  macTimer |-> 6,
  medium |-> {[id |-> 1, type |-> "soft"]} ]
/\ ProcState = <<[list |-> <<  >>, token |-> 1, count |-> 20]>>

STATE 66: <Action line 209, col 10 to line 220, col 87 of module DoRiS>
/\ Shared = [ chipTimer |-> 248,
  chipCount |-> 1,
  macTimer |-> 0,
  medium |-> {[id |-> 1, type |-> "soft"]} ]

STATE 67: <Action line 251, col 14 to line 251, col 70 of module DoRiS>
/\ Shared = [chipTimer |-> 248, chipCount |-> 1, macTimer |-> 0, medium |-> {}]

STATE 68: <Action line 124, col 7 to line 145, col 79 of module DoRiS>
/\ Shared = [ chipTimer |-> 248,
  chipCount |-> 1,
  macTimer |-> 6,
  medium |-> {[id |-> 1, type |-> "soft"]} ]
/\ ProcState = <<[list |-> <<  >>, token |-> 1, count |-> 21]>>

STATE 69: <Action line 209, col 10 to line 220, col 87 of module DoRiS>
/\ Shared = [ chipTimer |-> 254,
  chipCount |-> 1,
  macTimer |-> 0,
  medium |-> {[id |-> 1, type |-> "soft"]} ]

STATE 70: <Action line 251, col 14 to line 251, col 70 of module DoRiS>
/\ Shared = [chipTimer |-> 254, chipCount |-> 1, macTimer |-> 0, medium |-> {}]

STATE 71: <Action line 124, col 7 to line 145, col 79 of module DoRiS>
/\ Shared = [ chipTimer |-> 254,
  chipCount |-> 1,
  macTimer |-> 6,
  medium |-> {[id |-> 1, type |-> "soft"]} ]
/\ ProcState = <<[list |-> <<  >>, token |-> 1, count |-> 22]>>

STATE 72: <Action line 209, col 10 to line 220, col 87 of module DoRiS>
/\ Shared = [ chipTimer |-> 260,
  chipCount |-> 1,
  macTimer |-> 0,
  medium |-> {[id |-> 1, type |-> "soft"]} ]

STATE 73: <Action line 251, col 14 to line 251, col 70 of module DoRiS>
/\ Shared = [chipTimer |-> 260, chipCount |-> 1, macTimer |-> 0, medium |-> {}]

STATE 74: <Action line 124, col 7 to line 145, col 79 of module DoRiS>
/\ Shared = [ chipTimer |-> 260,
  chipCount |-> 1,
  macTimer |-> 6,
  medium |-> {[id |-> 1, type |-> "soft"]} ]
/\ ProcState = <<[list |-> <<  >>, token |-> 1, count |-> 23]>>

STATE 75: <Action line 209, col 10 to line 220, col 87 of module DoRiS>
/\ Shared = [ chipTimer |-> 266,
  chipCount |-> 1,
  macTimer |-> 0,
  medium |-> {[id |-> 1, type |-> "soft"]} ]

STATE 76: <Action line 251, col 14 to line 251, col 70 of module DoRiS>
/\ Shared = [chipTimer |-> 266, chipCount |-> 1, macTimer |-> 0, medium |-> {}]

STATE 77: <Action line 124, col 7 to line 145, col 79 of module DoRiS>
/\ Shared = [ chipTimer |-> 266,
  chipCount |-> 1,
  macTimer |-> 6,
  medium |-> {[id |-> 1, type |-> "soft"]} ]
/\ ProcState = <<[list |-> <<  >>, token |-> 1, count |-> 24]>>

STATE 78: <Action line 209, col 10 to line 220, col 87 of module DoRiS>
/\ Shared = [ chipTimer |-> 272,
  chipCount |-> 1,
  macTimer |-> 0,
  medium |-> {[id |-> 1, type |-> "soft"]} ]

STATE 79: <Action line 251, col 14 to line 251, col 70 of module DoRiS>
/\ Shared = [chipTimer |-> 272, chipCount |-> 1, macTimer |-> 0, medium |-> {}]

STATE 80: <Action line 124, col 7 to line 145, col 79 of module DoRiS>
/\ Shared = [ chipTimer |-> 272,
  chipCount |-> 1,
  macTimer |-> 6,
  medium |-> {[id |-> 1, type |-> "soft"]} ]
/\ ProcState = <<[list |-> <<  >>, token |-> 1, count |-> 25]>>

STATE 81: <Action line 209, col 10 to line 220, col 87 of module DoRiS>
/\ Shared = [ chipTimer |-> 278,
  chipCount |-> 1,
  macTimer |-> 0,
  medium |-> {[id |-> 1, type |-> "soft"]} ]

STATE 82: <Action line 251, col 14 to line 251, col 70 of module DoRiS>
/\ Shared = [chipTimer |-> 278, chipCount |-> 1, macTimer |-> 0, medium |-> {}]

STATE 83: <Action line 124, col 7 to line 145, col 79 of module DoRiS>
/\ Shared = [ chipTimer |-> 278,
  chipCount |-> 1,
  macTimer |-> 6,
  medium |-> {[id |-> 1, type |-> "soft"]} ]
/\ ProcState = <<[list |-> <<  >>, token |-> 1, count |-> 26]>>

STATE 84: <Action line 209, col 10 to line 220, col 87 of module DoRiS>
/\ Shared = [ chipTimer |-> 284,
  chipCount |-> 1,
  macTimer |-> 0,
  medium |-> {[id |-> 1, type |-> "soft"]} ]

STATE 85: <Action line 251, col 14 to line 251, col 70 of module DoRiS>
/\ Shared = [chipTimer |-> 284, chipCount |-> 1, macTimer |-> 0, medium |-> {}]

STATE 86: <Action line 124, col 7 to line 145, col 79 of module DoRiS>
/\ Shared = [ chipTimer |-> 284,
  chipCount |-> 1,
  macTimer |-> 6,
  medium |-> {[id |-> 1, type |-> "soft"]} ]
/\ ProcState = <<[list |-> <<  >>, token |-> 1, count |-> 27]>>

STATE 87: <Action line 209, col 10 to line 220, col 87 of module DoRiS>
/\ Shared = [ chipTimer |-> 290,
  chipCount |-> 1,
  macTimer |-> 0,
  medium |-> {[id |-> 1, type |-> "soft"]} ]

STATE 88: <Action line 251, col 14 to line 251, col 70 of module DoRiS>
/\ Shared = [chipTimer |-> 290, chipCount |-> 1, macTimer |-> 0, medium |-> {}]

STATE 89: <Action line 124, col 7 to line 145, col 79 of module DoRiS>
/\ Shared = [ chipTimer |-> 290,
  chipCount |-> 1,
  macTimer |-> 6,
  medium |-> {[id |-> 1, type |-> "soft"]} ]
/\ ProcState = <<[list |-> <<  >>, token |-> 1, count |-> 28]>>

STATE 90: <Action line 209, col 10 to line 220, col 87 of module DoRiS>
/\ Shared = [ chipTimer |-> 296,
  chipCount |-> 1,
  macTimer |-> 0,
  medium |-> {[id |-> 1, type |-> "soft"]} ]

STATE 91: <Action line 251, col 14 to line 251, col 70 of module DoRiS>
/\ Shared = [chipTimer |-> 296, chipCount |-> 1, macTimer |-> 0, medium |-> {}]

STATE 92: <Action line 124, col 7 to line 145, col 79 of module DoRiS>
/\ Shared = [chipTimer |-> 296, chipCount |-> 1, macTimer |-> 999999999, medium |-> {}]

STATE 93: <Action line 209, col 10 to line 220, col 87 of module DoRiS>
/\ Shared = [chipTimer |-> 300, chipCount |-> 1, macTimer |-> 999999999, medium |-> {}]

STATE 94: Back to state 1.

The coverage stats:
  line 101, col 16 to line 102, col 66 of module DoRiS: 1
  line 103, col 16 to line 103, col 59 of module DoRiS: 1
  line 104, col 26 to line 104, col 34 of module DoRiS: 1
  line 130, col 24 to line 130, col 72 of module DoRiS: 0
  line 131, col 34 to line 131, col 42 of module DoRiS: 0
  line 135, col 30 to line 135, col 78 of module DoRiS: 3
  line 136, col 40 to line 136, col 48 of module DoRiS: 3
  line 138, col 30 to line 140, col 79 of module DoRiS: 28
  line 141, col 30 to line 144, col 78 of module DoRiS: 28
  line 145, col 29 to line 145, col 37 of module DoRiS: 31
  line 145, col 40 to line 145, col 46 of module DoRiS: 31
  line 162, col 10 to line 162, col 50 of module DoRiS: 2
  line 163, col 10 to line 171, col 93 of module DoRiS: 2
  line 172, col 23 to line 172, col 31 of module DoRiS: 2
  line 172, col 34 to line 172, col 40 of module DoRiS: 2
  line 177, col 10 to line 177, col 50 of module DoRiS: 28
  line 178, col 10 to line 181, col 81 of module DoRiS: 28
  line 182, col 23 to line 182, col 31 of module DoRiS: 28
  line 182, col 34 to line 182, col 40 of module DoRiS: 28
  line 210, col 13 to line 214, col 77 of module DoRiS: 31
  line 215, col 13 to line 219, col 87 of module DoRiS: 31
  line 220, col 26 to line 220, col 34 of module DoRiS: 31
  line 220, col 37 to line 220, col 43 of module DoRiS: 31
  line 225, col 10 to line 227, col 67 of module DoRiS: 1
  line 229, col 16 to line 231, col 86 of module DoRiS: 0
  line 232, col 26 to line 232, col 32 of module DoRiS: 0
  line 234, col 16 to line 237, col 86 of module DoRiS: 1
  line 238, col 16 to line 238, col 52 of module DoRiS: 1
  line 239, col 20 to line 239, col 28 of module DoRiS: 1
  line 81, col 20 to line 83, col 84 of module DoRiS: 1
  line 84, col 20 to line 86, col 86 of module DoRiS: 1
  line 87, col 14 to line 87, col 57 of module DoRiS: 1
  line 88, col 24 to line 88, col 32 of module DoRiS: 1
  line 98, col 16 to line 100, col 79 of module DoRiS: 1
96 states generated, 93 distinct states found, 0 states left on queue.
\end{Verbatim}
\end{multicols}