# compile vhdl design source files
vhdl xil_defaultlib  "../../../../Project2.srcs/sources_1/new/regTB.vhd"

# Do not sort compile order
nosort
