/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|* Target Instruction Enum Values and Descriptors                             *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/

#ifdef GET_INSTRINFO_ENUM
#undef GET_INSTRINFO_ENUM
namespace llvm {

namespace WebAssembly {
  enum {
    PHI	= 0,
    INLINEASM	= 1,
    CFI_INSTRUCTION	= 2,
    EH_LABEL	= 3,
    GC_LABEL	= 4,
    ANNOTATION_LABEL	= 5,
    KILL	= 6,
    EXTRACT_SUBREG	= 7,
    INSERT_SUBREG	= 8,
    IMPLICIT_DEF	= 9,
    SUBREG_TO_REG	= 10,
    COPY_TO_REGCLASS	= 11,
    DBG_VALUE	= 12,
    DBG_LABEL	= 13,
    REG_SEQUENCE	= 14,
    COPY	= 15,
    BUNDLE	= 16,
    LIFETIME_START	= 17,
    LIFETIME_END	= 18,
    STACKMAP	= 19,
    FENTRY_CALL	= 20,
    PATCHPOINT	= 21,
    LOAD_STACK_GUARD	= 22,
    STATEPOINT	= 23,
    LOCAL_ESCAPE	= 24,
    FAULTING_OP	= 25,
    PATCHABLE_OP	= 26,
    PATCHABLE_FUNCTION_ENTER	= 27,
    PATCHABLE_RET	= 28,
    PATCHABLE_FUNCTION_EXIT	= 29,
    PATCHABLE_TAIL_CALL	= 30,
    PATCHABLE_EVENT_CALL	= 31,
    PATCHABLE_TYPED_EVENT_CALL	= 32,
    ICALL_BRANCH_FUNNEL	= 33,
    G_ADD	= 34,
    G_SUB	= 35,
    G_MUL	= 36,
    G_SDIV	= 37,
    G_UDIV	= 38,
    G_SREM	= 39,
    G_UREM	= 40,
    G_AND	= 41,
    G_OR	= 42,
    G_XOR	= 43,
    G_IMPLICIT_DEF	= 44,
    G_PHI	= 45,
    G_FRAME_INDEX	= 46,
    G_GLOBAL_VALUE	= 47,
    G_EXTRACT	= 48,
    G_UNMERGE_VALUES	= 49,
    G_INSERT	= 50,
    G_MERGE_VALUES	= 51,
    G_BUILD_VECTOR	= 52,
    G_BUILD_VECTOR_TRUNC	= 53,
    G_CONCAT_VECTORS	= 54,
    G_PTRTOINT	= 55,
    G_INTTOPTR	= 56,
    G_BITCAST	= 57,
    G_INTRINSIC_TRUNC	= 58,
    G_INTRINSIC_ROUND	= 59,
    G_LOAD	= 60,
    G_SEXTLOAD	= 61,
    G_ZEXTLOAD	= 62,
    G_STORE	= 63,
    G_ATOMIC_CMPXCHG_WITH_SUCCESS	= 64,
    G_ATOMIC_CMPXCHG	= 65,
    G_ATOMICRMW_XCHG	= 66,
    G_ATOMICRMW_ADD	= 67,
    G_ATOMICRMW_SUB	= 68,
    G_ATOMICRMW_AND	= 69,
    G_ATOMICRMW_NAND	= 70,
    G_ATOMICRMW_OR	= 71,
    G_ATOMICRMW_XOR	= 72,
    G_ATOMICRMW_MAX	= 73,
    G_ATOMICRMW_MIN	= 74,
    G_ATOMICRMW_UMAX	= 75,
    G_ATOMICRMW_UMIN	= 76,
    G_BRCOND	= 77,
    G_BRINDIRECT	= 78,
    G_INTRINSIC	= 79,
    G_INTRINSIC_W_SIDE_EFFECTS	= 80,
    G_ANYEXT	= 81,
    G_TRUNC	= 82,
    G_CONSTANT	= 83,
    G_FCONSTANT	= 84,
    G_VASTART	= 85,
    G_VAARG	= 86,
    G_SEXT	= 87,
    G_ZEXT	= 88,
    G_SHL	= 89,
    G_LSHR	= 90,
    G_ASHR	= 91,
    G_ICMP	= 92,
    G_FCMP	= 93,
    G_SELECT	= 94,
    G_UADDO	= 95,
    G_UADDE	= 96,
    G_USUBO	= 97,
    G_USUBE	= 98,
    G_SADDO	= 99,
    G_SADDE	= 100,
    G_SSUBO	= 101,
    G_SSUBE	= 102,
    G_UMULO	= 103,
    G_SMULO	= 104,
    G_UMULH	= 105,
    G_SMULH	= 106,
    G_FADD	= 107,
    G_FSUB	= 108,
    G_FMUL	= 109,
    G_FMA	= 110,
    G_FDIV	= 111,
    G_FREM	= 112,
    G_FPOW	= 113,
    G_FEXP	= 114,
    G_FEXP2	= 115,
    G_FLOG	= 116,
    G_FLOG2	= 117,
    G_FLOG10	= 118,
    G_FNEG	= 119,
    G_FPEXT	= 120,
    G_FPTRUNC	= 121,
    G_FPTOSI	= 122,
    G_FPTOUI	= 123,
    G_SITOFP	= 124,
    G_UITOFP	= 125,
    G_FABS	= 126,
    G_GEP	= 127,
    G_PTR_MASK	= 128,
    G_BR	= 129,
    G_INSERT_VECTOR_ELT	= 130,
    G_EXTRACT_VECTOR_ELT	= 131,
    G_SHUFFLE_VECTOR	= 132,
    G_CTTZ	= 133,
    G_CTTZ_ZERO_UNDEF	= 134,
    G_CTLZ	= 135,
    G_CTLZ_ZERO_UNDEF	= 136,
    G_CTPOP	= 137,
    G_BSWAP	= 138,
    G_FCEIL	= 139,
    G_ADDRSPACE_CAST	= 140,
    G_BLOCK_ADDR	= 141,
    ABS_F32	= 142,
    ABS_F32_S	= 143,
    ABS_F64	= 144,
    ABS_F64_S	= 145,
    ABS_v2f64	= 146,
    ABS_v2f64_S	= 147,
    ABS_v4f32	= 148,
    ABS_v4f32_S	= 149,
    ADD_F32	= 150,
    ADD_F32_S	= 151,
    ADD_F64	= 152,
    ADD_F64_S	= 153,
    ADD_I32	= 154,
    ADD_I32_S	= 155,
    ADD_I64	= 156,
    ADD_I64_S	= 157,
    ADD_SAT_S_v16i8	= 158,
    ADD_SAT_S_v16i8_S	= 159,
    ADD_SAT_S_v8i16	= 160,
    ADD_SAT_S_v8i16_S	= 161,
    ADD_SAT_U_v16i8	= 162,
    ADD_SAT_U_v16i8_S	= 163,
    ADD_SAT_U_v8i16	= 164,
    ADD_SAT_U_v8i16_S	= 165,
    ADD_v16i8	= 166,
    ADD_v16i8_S	= 167,
    ADD_v2f64	= 168,
    ADD_v2f64_S	= 169,
    ADD_v2i64	= 170,
    ADD_v2i64_S	= 171,
    ADD_v4f32	= 172,
    ADD_v4f32_S	= 173,
    ADD_v4i32	= 174,
    ADD_v4i32_S	= 175,
    ADD_v8i16	= 176,
    ADD_v8i16_S	= 177,
    ADJCALLSTACKDOWN	= 178,
    ADJCALLSTACKDOWN_S	= 179,
    ADJCALLSTACKUP	= 180,
    ADJCALLSTACKUP_S	= 181,
    ALLTRUE_v16i8	= 182,
    ALLTRUE_v16i8_S	= 183,
    ALLTRUE_v2i64	= 184,
    ALLTRUE_v2i64_S	= 185,
    ALLTRUE_v4i32	= 186,
    ALLTRUE_v4i32_S	= 187,
    ALLTRUE_v8i16	= 188,
    ALLTRUE_v8i16_S	= 189,
    AND_I32	= 190,
    AND_I32_S	= 191,
    AND_I64	= 192,
    AND_I64_S	= 193,
    AND_v16i8	= 194,
    AND_v16i8_S	= 195,
    AND_v2i64	= 196,
    AND_v2i64_S	= 197,
    AND_v4i32	= 198,
    AND_v4i32_S	= 199,
    AND_v8i16	= 200,
    AND_v8i16_S	= 201,
    ANYTRUE_v16i8	= 202,
    ANYTRUE_v16i8_S	= 203,
    ANYTRUE_v2i64	= 204,
    ANYTRUE_v2i64_S	= 205,
    ANYTRUE_v4i32	= 206,
    ANYTRUE_v4i32_S	= 207,
    ANYTRUE_v8i16	= 208,
    ANYTRUE_v8i16_S	= 209,
    ARGUMENT_ExceptRef	= 210,
    ARGUMENT_ExceptRef_S	= 211,
    ARGUMENT_f32	= 212,
    ARGUMENT_f32_S	= 213,
    ARGUMENT_f64	= 214,
    ARGUMENT_f64_S	= 215,
    ARGUMENT_i32	= 216,
    ARGUMENT_i32_S	= 217,
    ARGUMENT_i64	= 218,
    ARGUMENT_i64_S	= 219,
    ARGUMENT_v16i8	= 220,
    ARGUMENT_v16i8_S	= 221,
    ARGUMENT_v2f64	= 222,
    ARGUMENT_v2f64_S	= 223,
    ARGUMENT_v2i64	= 224,
    ARGUMENT_v2i64_S	= 225,
    ARGUMENT_v4f32	= 226,
    ARGUMENT_v4f32_S	= 227,
    ARGUMENT_v4i32	= 228,
    ARGUMENT_v4i32_S	= 229,
    ARGUMENT_v8i16	= 230,
    ARGUMENT_v8i16_S	= 231,
    ATOMIC_LOAD16_U_I32	= 232,
    ATOMIC_LOAD16_U_I32_S	= 233,
    ATOMIC_LOAD16_U_I64	= 234,
    ATOMIC_LOAD16_U_I64_S	= 235,
    ATOMIC_LOAD32_U_I64	= 236,
    ATOMIC_LOAD32_U_I64_S	= 237,
    ATOMIC_LOAD8_U_I32	= 238,
    ATOMIC_LOAD8_U_I32_S	= 239,
    ATOMIC_LOAD8_U_I64	= 240,
    ATOMIC_LOAD8_U_I64_S	= 241,
    ATOMIC_LOAD_I32	= 242,
    ATOMIC_LOAD_I32_S	= 243,
    ATOMIC_LOAD_I64	= 244,
    ATOMIC_LOAD_I64_S	= 245,
    ATOMIC_NOTIFY	= 246,
    ATOMIC_NOTIFY_S	= 247,
    ATOMIC_RMW16_U_ADD_I32	= 248,
    ATOMIC_RMW16_U_ADD_I32_S	= 249,
    ATOMIC_RMW16_U_ADD_I64	= 250,
    ATOMIC_RMW16_U_ADD_I64_S	= 251,
    ATOMIC_RMW16_U_AND_I32	= 252,
    ATOMIC_RMW16_U_AND_I32_S	= 253,
    ATOMIC_RMW16_U_AND_I64	= 254,
    ATOMIC_RMW16_U_AND_I64_S	= 255,
    ATOMIC_RMW16_U_CMPXCHG_I32	= 256,
    ATOMIC_RMW16_U_CMPXCHG_I32_S	= 257,
    ATOMIC_RMW16_U_CMPXCHG_I64	= 258,
    ATOMIC_RMW16_U_CMPXCHG_I64_S	= 259,
    ATOMIC_RMW16_U_OR_I32	= 260,
    ATOMIC_RMW16_U_OR_I32_S	= 261,
    ATOMIC_RMW16_U_OR_I64	= 262,
    ATOMIC_RMW16_U_OR_I64_S	= 263,
    ATOMIC_RMW16_U_SUB_I32	= 264,
    ATOMIC_RMW16_U_SUB_I32_S	= 265,
    ATOMIC_RMW16_U_SUB_I64	= 266,
    ATOMIC_RMW16_U_SUB_I64_S	= 267,
    ATOMIC_RMW16_U_XCHG_I32	= 268,
    ATOMIC_RMW16_U_XCHG_I32_S	= 269,
    ATOMIC_RMW16_U_XCHG_I64	= 270,
    ATOMIC_RMW16_U_XCHG_I64_S	= 271,
    ATOMIC_RMW16_U_XOR_I32	= 272,
    ATOMIC_RMW16_U_XOR_I32_S	= 273,
    ATOMIC_RMW16_U_XOR_I64	= 274,
    ATOMIC_RMW16_U_XOR_I64_S	= 275,
    ATOMIC_RMW32_U_ADD_I64	= 276,
    ATOMIC_RMW32_U_ADD_I64_S	= 277,
    ATOMIC_RMW32_U_AND_I64	= 278,
    ATOMIC_RMW32_U_AND_I64_S	= 279,
    ATOMIC_RMW32_U_CMPXCHG_I64	= 280,
    ATOMIC_RMW32_U_CMPXCHG_I64_S	= 281,
    ATOMIC_RMW32_U_OR_I64	= 282,
    ATOMIC_RMW32_U_OR_I64_S	= 283,
    ATOMIC_RMW32_U_SUB_I64	= 284,
    ATOMIC_RMW32_U_SUB_I64_S	= 285,
    ATOMIC_RMW32_U_XCHG_I64	= 286,
    ATOMIC_RMW32_U_XCHG_I64_S	= 287,
    ATOMIC_RMW32_U_XOR_I64	= 288,
    ATOMIC_RMW32_U_XOR_I64_S	= 289,
    ATOMIC_RMW8_U_ADD_I32	= 290,
    ATOMIC_RMW8_U_ADD_I32_S	= 291,
    ATOMIC_RMW8_U_ADD_I64	= 292,
    ATOMIC_RMW8_U_ADD_I64_S	= 293,
    ATOMIC_RMW8_U_AND_I32	= 294,
    ATOMIC_RMW8_U_AND_I32_S	= 295,
    ATOMIC_RMW8_U_AND_I64	= 296,
    ATOMIC_RMW8_U_AND_I64_S	= 297,
    ATOMIC_RMW8_U_CMPXCHG_I32	= 298,
    ATOMIC_RMW8_U_CMPXCHG_I32_S	= 299,
    ATOMIC_RMW8_U_CMPXCHG_I64	= 300,
    ATOMIC_RMW8_U_CMPXCHG_I64_S	= 301,
    ATOMIC_RMW8_U_OR_I32	= 302,
    ATOMIC_RMW8_U_OR_I32_S	= 303,
    ATOMIC_RMW8_U_OR_I64	= 304,
    ATOMIC_RMW8_U_OR_I64_S	= 305,
    ATOMIC_RMW8_U_SUB_I32	= 306,
    ATOMIC_RMW8_U_SUB_I32_S	= 307,
    ATOMIC_RMW8_U_SUB_I64	= 308,
    ATOMIC_RMW8_U_SUB_I64_S	= 309,
    ATOMIC_RMW8_U_XCHG_I32	= 310,
    ATOMIC_RMW8_U_XCHG_I32_S	= 311,
    ATOMIC_RMW8_U_XCHG_I64	= 312,
    ATOMIC_RMW8_U_XCHG_I64_S	= 313,
    ATOMIC_RMW8_U_XOR_I32	= 314,
    ATOMIC_RMW8_U_XOR_I32_S	= 315,
    ATOMIC_RMW8_U_XOR_I64	= 316,
    ATOMIC_RMW8_U_XOR_I64_S	= 317,
    ATOMIC_RMW_ADD_I32	= 318,
    ATOMIC_RMW_ADD_I32_S	= 319,
    ATOMIC_RMW_ADD_I64	= 320,
    ATOMIC_RMW_ADD_I64_S	= 321,
    ATOMIC_RMW_AND_I32	= 322,
    ATOMIC_RMW_AND_I32_S	= 323,
    ATOMIC_RMW_AND_I64	= 324,
    ATOMIC_RMW_AND_I64_S	= 325,
    ATOMIC_RMW_CMPXCHG_I32	= 326,
    ATOMIC_RMW_CMPXCHG_I32_S	= 327,
    ATOMIC_RMW_CMPXCHG_I64	= 328,
    ATOMIC_RMW_CMPXCHG_I64_S	= 329,
    ATOMIC_RMW_OR_I32	= 330,
    ATOMIC_RMW_OR_I32_S	= 331,
    ATOMIC_RMW_OR_I64	= 332,
    ATOMIC_RMW_OR_I64_S	= 333,
    ATOMIC_RMW_SUB_I32	= 334,
    ATOMIC_RMW_SUB_I32_S	= 335,
    ATOMIC_RMW_SUB_I64	= 336,
    ATOMIC_RMW_SUB_I64_S	= 337,
    ATOMIC_RMW_XCHG_I32	= 338,
    ATOMIC_RMW_XCHG_I32_S	= 339,
    ATOMIC_RMW_XCHG_I64	= 340,
    ATOMIC_RMW_XCHG_I64_S	= 341,
    ATOMIC_RMW_XOR_I32	= 342,
    ATOMIC_RMW_XOR_I32_S	= 343,
    ATOMIC_RMW_XOR_I64	= 344,
    ATOMIC_RMW_XOR_I64_S	= 345,
    ATOMIC_STORE16_I32	= 346,
    ATOMIC_STORE16_I32_S	= 347,
    ATOMIC_STORE16_I64	= 348,
    ATOMIC_STORE16_I64_S	= 349,
    ATOMIC_STORE32_I64	= 350,
    ATOMIC_STORE32_I64_S	= 351,
    ATOMIC_STORE8_I32	= 352,
    ATOMIC_STORE8_I32_S	= 353,
    ATOMIC_STORE8_I64	= 354,
    ATOMIC_STORE8_I64_S	= 355,
    ATOMIC_STORE_I32	= 356,
    ATOMIC_STORE_I32_S	= 357,
    ATOMIC_STORE_I64	= 358,
    ATOMIC_STORE_I64_S	= 359,
    ATOMIC_WAIT_I32	= 360,
    ATOMIC_WAIT_I32_S	= 361,
    ATOMIC_WAIT_I64	= 362,
    ATOMIC_WAIT_I64_S	= 363,
    BITSELECT_v16i8	= 364,
    BITSELECT_v16i8_S	= 365,
    BITSELECT_v2f64	= 366,
    BITSELECT_v2f64_S	= 367,
    BITSELECT_v2i64	= 368,
    BITSELECT_v2i64_S	= 369,
    BITSELECT_v4f32	= 370,
    BITSELECT_v4f32_S	= 371,
    BITSELECT_v4i32	= 372,
    BITSELECT_v4i32_S	= 373,
    BITSELECT_v8i16	= 374,
    BITSELECT_v8i16_S	= 375,
    BLOCK	= 376,
    BLOCK_S	= 377,
    BR	= 378,
    BR_IF	= 379,
    BR_IF_S	= 380,
    BR_S	= 381,
    BR_TABLE_I32	= 382,
    BR_TABLE_I32_S	= 383,
    BR_TABLE_I64	= 384,
    BR_TABLE_I64_S	= 385,
    BR_UNLESS	= 386,
    BR_UNLESS_S	= 387,
    CALL_EXCEPT_REF	= 388,
    CALL_EXCEPT_REF_S	= 389,
    CALL_F32	= 390,
    CALL_F32_S	= 391,
    CALL_F64	= 392,
    CALL_F64_S	= 393,
    CALL_I32	= 394,
    CALL_I32_S	= 395,
    CALL_I64	= 396,
    CALL_I64_S	= 397,
    CALL_INDIRECT_EXCEPT_REF	= 398,
    CALL_INDIRECT_EXCEPT_REF_S	= 399,
    CALL_INDIRECT_F32	= 400,
    CALL_INDIRECT_F32_S	= 401,
    CALL_INDIRECT_F64	= 402,
    CALL_INDIRECT_F64_S	= 403,
    CALL_INDIRECT_I32	= 404,
    CALL_INDIRECT_I32_S	= 405,
    CALL_INDIRECT_I64	= 406,
    CALL_INDIRECT_I64_S	= 407,
    CALL_INDIRECT_VOID	= 408,
    CALL_INDIRECT_VOID_S	= 409,
    CALL_INDIRECT_v16i8	= 410,
    CALL_INDIRECT_v16i8_S	= 411,
    CALL_INDIRECT_v2f64	= 412,
    CALL_INDIRECT_v2f64_S	= 413,
    CALL_INDIRECT_v2i64	= 414,
    CALL_INDIRECT_v2i64_S	= 415,
    CALL_INDIRECT_v4f32	= 416,
    CALL_INDIRECT_v4f32_S	= 417,
    CALL_INDIRECT_v4i32	= 418,
    CALL_INDIRECT_v4i32_S	= 419,
    CALL_INDIRECT_v8i16	= 420,
    CALL_INDIRECT_v8i16_S	= 421,
    CALL_VOID	= 422,
    CALL_VOID_S	= 423,
    CALL_v16i8	= 424,
    CALL_v16i8_S	= 425,
    CALL_v2f64	= 426,
    CALL_v2f64_S	= 427,
    CALL_v2i64	= 428,
    CALL_v2i64_S	= 429,
    CALL_v4f32	= 430,
    CALL_v4f32_S	= 431,
    CALL_v4i32	= 432,
    CALL_v4i32_S	= 433,
    CALL_v8i16	= 434,
    CALL_v8i16_S	= 435,
    CATCHRET	= 436,
    CATCHRET_S	= 437,
    CATCH_ALL	= 438,
    CATCH_ALL_S	= 439,
    CATCH_I32	= 440,
    CATCH_I32_S	= 441,
    CATCH_I64	= 442,
    CATCH_I64_S	= 443,
    CEIL_F32	= 444,
    CEIL_F32_S	= 445,
    CEIL_F64	= 446,
    CEIL_F64_S	= 447,
    CLEANUPRET	= 448,
    CLEANUPRET_S	= 449,
    CLZ_I32	= 450,
    CLZ_I32_S	= 451,
    CLZ_I64	= 452,
    CLZ_I64_S	= 453,
    CONST_F32	= 454,
    CONST_F32_S	= 455,
    CONST_F64	= 456,
    CONST_F64_S	= 457,
    CONST_I32	= 458,
    CONST_I32_S	= 459,
    CONST_I64	= 460,
    CONST_I64_S	= 461,
    CONST_V128_v16i8	= 462,
    CONST_V128_v16i8_S	= 463,
    CONST_V128_v2f64	= 464,
    CONST_V128_v2f64_S	= 465,
    CONST_V128_v2i64	= 466,
    CONST_V128_v2i64_S	= 467,
    CONST_V128_v4f32	= 468,
    CONST_V128_v4f32_S	= 469,
    CONST_V128_v4i32	= 470,
    CONST_V128_v4i32_S	= 471,
    CONST_V128_v8i16	= 472,
    CONST_V128_v8i16_S	= 473,
    COPYSIGN_F32	= 474,
    COPYSIGN_F32_S	= 475,
    COPYSIGN_F64	= 476,
    COPYSIGN_F64_S	= 477,
    COPY_EXCEPT_REF	= 478,
    COPY_EXCEPT_REF_S	= 479,
    COPY_F32	= 480,
    COPY_F32_S	= 481,
    COPY_F64	= 482,
    COPY_F64_S	= 483,
    COPY_I32	= 484,
    COPY_I32_S	= 485,
    COPY_I64	= 486,
    COPY_I64_S	= 487,
    COPY_V128	= 488,
    COPY_V128_S	= 489,
    CTZ_I32	= 490,
    CTZ_I32_S	= 491,
    CTZ_I64	= 492,
    CTZ_I64_S	= 493,
    DIV_F32	= 494,
    DIV_F32_S	= 495,
    DIV_F64	= 496,
    DIV_F64_S	= 497,
    DIV_S_I32	= 498,
    DIV_S_I32_S	= 499,
    DIV_S_I64	= 500,
    DIV_S_I64_S	= 501,
    DIV_U_I32	= 502,
    DIV_U_I32_S	= 503,
    DIV_U_I64	= 504,
    DIV_U_I64_S	= 505,
    DIV_v2f64	= 506,
    DIV_v2f64_S	= 507,
    DIV_v4f32	= 508,
    DIV_v4f32_S	= 509,
    DROP_EXCEPT_REF	= 510,
    DROP_EXCEPT_REF_S	= 511,
    DROP_F32	= 512,
    DROP_F32_S	= 513,
    DROP_F64	= 514,
    DROP_F64_S	= 515,
    DROP_I32	= 516,
    DROP_I32_S	= 517,
    DROP_I64	= 518,
    DROP_I64_S	= 519,
    DROP_V128	= 520,
    DROP_V128_S	= 521,
    ELSE	= 522,
    ELSE_S	= 523,
    END_BLOCK	= 524,
    END_BLOCK_S	= 525,
    END_FUNCTION	= 526,
    END_FUNCTION_S	= 527,
    END_IF	= 528,
    END_IF_S	= 529,
    END_LOOP	= 530,
    END_LOOP_S	= 531,
    END_TRY	= 532,
    END_TRY_S	= 533,
    EQZ_I32	= 534,
    EQZ_I32_S	= 535,
    EQZ_I64	= 536,
    EQZ_I64_S	= 537,
    EQ_F32	= 538,
    EQ_F32_S	= 539,
    EQ_F64	= 540,
    EQ_F64_S	= 541,
    EQ_I32	= 542,
    EQ_I32_S	= 543,
    EQ_I64	= 544,
    EQ_I64_S	= 545,
    EQ_v16i8	= 546,
    EQ_v16i8_S	= 547,
    EQ_v2f64	= 548,
    EQ_v2f64_S	= 549,
    EQ_v4f32	= 550,
    EQ_v4f32_S	= 551,
    EQ_v4i32	= 552,
    EQ_v4i32_S	= 553,
    EQ_v8i16	= 554,
    EQ_v8i16_S	= 555,
    EXTRACT_LANE_v16i8_s	= 556,
    EXTRACT_LANE_v16i8_s_S	= 557,
    EXTRACT_LANE_v16i8_u	= 558,
    EXTRACT_LANE_v16i8_u_S	= 559,
    EXTRACT_LANE_v2f64	= 560,
    EXTRACT_LANE_v2f64_S	= 561,
    EXTRACT_LANE_v2i64	= 562,
    EXTRACT_LANE_v2i64_S	= 563,
    EXTRACT_LANE_v4f32	= 564,
    EXTRACT_LANE_v4f32_S	= 565,
    EXTRACT_LANE_v4i32	= 566,
    EXTRACT_LANE_v4i32_S	= 567,
    EXTRACT_LANE_v8i16_s	= 568,
    EXTRACT_LANE_v8i16_s_S	= 569,
    EXTRACT_LANE_v8i16_u	= 570,
    EXTRACT_LANE_v8i16_u_S	= 571,
    F32_CONVERT_S_I32	= 572,
    F32_CONVERT_S_I32_S	= 573,
    F32_CONVERT_S_I64	= 574,
    F32_CONVERT_S_I64_S	= 575,
    F32_CONVERT_U_I32	= 576,
    F32_CONVERT_U_I32_S	= 577,
    F32_CONVERT_U_I64	= 578,
    F32_CONVERT_U_I64_S	= 579,
    F32_DEMOTE_F64	= 580,
    F32_DEMOTE_F64_S	= 581,
    F32_REINTERPRET_I32	= 582,
    F32_REINTERPRET_I32_S	= 583,
    F64_CONVERT_S_I32	= 584,
    F64_CONVERT_S_I32_S	= 585,
    F64_CONVERT_S_I64	= 586,
    F64_CONVERT_S_I64_S	= 587,
    F64_CONVERT_U_I32	= 588,
    F64_CONVERT_U_I32_S	= 589,
    F64_CONVERT_U_I64	= 590,
    F64_CONVERT_U_I64_S	= 591,
    F64_PROMOTE_F32	= 592,
    F64_PROMOTE_F32_S	= 593,
    F64_REINTERPRET_I64	= 594,
    F64_REINTERPRET_I64_S	= 595,
    FALLTHROUGH_RETURN_EXCEPT_REF	= 596,
    FALLTHROUGH_RETURN_EXCEPT_REF_S	= 597,
    FALLTHROUGH_RETURN_F32	= 598,
    FALLTHROUGH_RETURN_F32_S	= 599,
    FALLTHROUGH_RETURN_F64	= 600,
    FALLTHROUGH_RETURN_F64_S	= 601,
    FALLTHROUGH_RETURN_I32	= 602,
    FALLTHROUGH_RETURN_I32_S	= 603,
    FALLTHROUGH_RETURN_I64	= 604,
    FALLTHROUGH_RETURN_I64_S	= 605,
    FALLTHROUGH_RETURN_VOID	= 606,
    FALLTHROUGH_RETURN_VOID_S	= 607,
    FALLTHROUGH_RETURN_v16i8	= 608,
    FALLTHROUGH_RETURN_v16i8_S	= 609,
    FALLTHROUGH_RETURN_v2f64	= 610,
    FALLTHROUGH_RETURN_v2f64_S	= 611,
    FALLTHROUGH_RETURN_v2i64	= 612,
    FALLTHROUGH_RETURN_v2i64_S	= 613,
    FALLTHROUGH_RETURN_v4f32	= 614,
    FALLTHROUGH_RETURN_v4f32_S	= 615,
    FALLTHROUGH_RETURN_v4i32	= 616,
    FALLTHROUGH_RETURN_v4i32_S	= 617,
    FALLTHROUGH_RETURN_v8i16	= 618,
    FALLTHROUGH_RETURN_v8i16_S	= 619,
    FLOOR_F32	= 620,
    FLOOR_F32_S	= 621,
    FLOOR_F64	= 622,
    FLOOR_F64_S	= 623,
    FP_TO_SINT_I32_F32	= 624,
    FP_TO_SINT_I32_F32_S	= 625,
    FP_TO_SINT_I32_F64	= 626,
    FP_TO_SINT_I32_F64_S	= 627,
    FP_TO_SINT_I64_F32	= 628,
    FP_TO_SINT_I64_F32_S	= 629,
    FP_TO_SINT_I64_F64	= 630,
    FP_TO_SINT_I64_F64_S	= 631,
    FP_TO_UINT_I32_F32	= 632,
    FP_TO_UINT_I32_F32_S	= 633,
    FP_TO_UINT_I32_F64	= 634,
    FP_TO_UINT_I32_F64_S	= 635,
    FP_TO_UINT_I64_F32	= 636,
    FP_TO_UINT_I64_F32_S	= 637,
    FP_TO_UINT_I64_F64	= 638,
    FP_TO_UINT_I64_F64_S	= 639,
    GE_F32	= 640,
    GE_F32_S	= 641,
    GE_F64	= 642,
    GE_F64_S	= 643,
    GE_S_I32	= 644,
    GE_S_I32_S	= 645,
    GE_S_I64	= 646,
    GE_S_I64_S	= 647,
    GE_S_v16i8	= 648,
    GE_S_v16i8_S	= 649,
    GE_S_v4i32	= 650,
    GE_S_v4i32_S	= 651,
    GE_S_v8i16	= 652,
    GE_S_v8i16_S	= 653,
    GE_U_I32	= 654,
    GE_U_I32_S	= 655,
    GE_U_I64	= 656,
    GE_U_I64_S	= 657,
    GE_U_v16i8	= 658,
    GE_U_v16i8_S	= 659,
    GE_U_v4i32	= 660,
    GE_U_v4i32_S	= 661,
    GE_U_v8i16	= 662,
    GE_U_v8i16_S	= 663,
    GE_v2f64	= 664,
    GE_v2f64_S	= 665,
    GE_v4f32	= 666,
    GE_v4f32_S	= 667,
    GLOBAL_GET_EXCEPT_REF	= 668,
    GLOBAL_GET_EXCEPT_REF_S	= 669,
    GLOBAL_GET_F32	= 670,
    GLOBAL_GET_F32_S	= 671,
    GLOBAL_GET_F64	= 672,
    GLOBAL_GET_F64_S	= 673,
    GLOBAL_GET_I32	= 674,
    GLOBAL_GET_I32_S	= 675,
    GLOBAL_GET_I64	= 676,
    GLOBAL_GET_I64_S	= 677,
    GLOBAL_GET_V128	= 678,
    GLOBAL_GET_V128_S	= 679,
    GLOBAL_SET_EXCEPT_REF	= 680,
    GLOBAL_SET_EXCEPT_REF_S	= 681,
    GLOBAL_SET_F32	= 682,
    GLOBAL_SET_F32_S	= 683,
    GLOBAL_SET_F64	= 684,
    GLOBAL_SET_F64_S	= 685,
    GLOBAL_SET_I32	= 686,
    GLOBAL_SET_I32_S	= 687,
    GLOBAL_SET_I64	= 688,
    GLOBAL_SET_I64_S	= 689,
    GLOBAL_SET_V128	= 690,
    GLOBAL_SET_V128_S	= 691,
    GT_F32	= 692,
    GT_F32_S	= 693,
    GT_F64	= 694,
    GT_F64_S	= 695,
    GT_S_I32	= 696,
    GT_S_I32_S	= 697,
    GT_S_I64	= 698,
    GT_S_I64_S	= 699,
    GT_S_v16i8	= 700,
    GT_S_v16i8_S	= 701,
    GT_S_v4i32	= 702,
    GT_S_v4i32_S	= 703,
    GT_S_v8i16	= 704,
    GT_S_v8i16_S	= 705,
    GT_U_I32	= 706,
    GT_U_I32_S	= 707,
    GT_U_I64	= 708,
    GT_U_I64_S	= 709,
    GT_U_v16i8	= 710,
    GT_U_v16i8_S	= 711,
    GT_U_v4i32	= 712,
    GT_U_v4i32_S	= 713,
    GT_U_v8i16	= 714,
    GT_U_v8i16_S	= 715,
    GT_v2f64	= 716,
    GT_v2f64_S	= 717,
    GT_v4f32	= 718,
    GT_v4f32_S	= 719,
    I32_EXTEND16_S_I32	= 720,
    I32_EXTEND16_S_I32_S	= 721,
    I32_EXTEND8_S_I32	= 722,
    I32_EXTEND8_S_I32_S	= 723,
    I32_REINTERPRET_F32	= 724,
    I32_REINTERPRET_F32_S	= 725,
    I32_TRUNC_S_F32	= 726,
    I32_TRUNC_S_F32_S	= 727,
    I32_TRUNC_S_F64	= 728,
    I32_TRUNC_S_F64_S	= 729,
    I32_TRUNC_S_SAT_F32	= 730,
    I32_TRUNC_S_SAT_F32_S	= 731,
    I32_TRUNC_S_SAT_F64	= 732,
    I32_TRUNC_S_SAT_F64_S	= 733,
    I32_TRUNC_U_F32	= 734,
    I32_TRUNC_U_F32_S	= 735,
    I32_TRUNC_U_F64	= 736,
    I32_TRUNC_U_F64_S	= 737,
    I32_TRUNC_U_SAT_F32	= 738,
    I32_TRUNC_U_SAT_F32_S	= 739,
    I32_TRUNC_U_SAT_F64	= 740,
    I32_TRUNC_U_SAT_F64_S	= 741,
    I32_WRAP_I64	= 742,
    I32_WRAP_I64_S	= 743,
    I64_EXTEND16_S_I64	= 744,
    I64_EXTEND16_S_I64_S	= 745,
    I64_EXTEND32_S_I64	= 746,
    I64_EXTEND32_S_I64_S	= 747,
    I64_EXTEND8_S_I64	= 748,
    I64_EXTEND8_S_I64_S	= 749,
    I64_EXTEND_S_I32	= 750,
    I64_EXTEND_S_I32_S	= 751,
    I64_EXTEND_U_I32	= 752,
    I64_EXTEND_U_I32_S	= 753,
    I64_REINTERPRET_F64	= 754,
    I64_REINTERPRET_F64_S	= 755,
    I64_TRUNC_S_F32	= 756,
    I64_TRUNC_S_F32_S	= 757,
    I64_TRUNC_S_F64	= 758,
    I64_TRUNC_S_F64_S	= 759,
    I64_TRUNC_S_SAT_F32	= 760,
    I64_TRUNC_S_SAT_F32_S	= 761,
    I64_TRUNC_S_SAT_F64	= 762,
    I64_TRUNC_S_SAT_F64_S	= 763,
    I64_TRUNC_U_F32	= 764,
    I64_TRUNC_U_F32_S	= 765,
    I64_TRUNC_U_F64	= 766,
    I64_TRUNC_U_F64_S	= 767,
    I64_TRUNC_U_SAT_F32	= 768,
    I64_TRUNC_U_SAT_F32_S	= 769,
    I64_TRUNC_U_SAT_F64	= 770,
    I64_TRUNC_U_SAT_F64_S	= 771,
    IF	= 772,
    IF_S	= 773,
    LE_F32	= 774,
    LE_F32_S	= 775,
    LE_F64	= 776,
    LE_F64_S	= 777,
    LE_S_I32	= 778,
    LE_S_I32_S	= 779,
    LE_S_I64	= 780,
    LE_S_I64_S	= 781,
    LE_S_v16i8	= 782,
    LE_S_v16i8_S	= 783,
    LE_S_v4i32	= 784,
    LE_S_v4i32_S	= 785,
    LE_S_v8i16	= 786,
    LE_S_v8i16_S	= 787,
    LE_U_I32	= 788,
    LE_U_I32_S	= 789,
    LE_U_I64	= 790,
    LE_U_I64_S	= 791,
    LE_U_v16i8	= 792,
    LE_U_v16i8_S	= 793,
    LE_U_v4i32	= 794,
    LE_U_v4i32_S	= 795,
    LE_U_v8i16	= 796,
    LE_U_v8i16_S	= 797,
    LE_v2f64	= 798,
    LE_v2f64_S	= 799,
    LE_v4f32	= 800,
    LE_v4f32_S	= 801,
    LOAD16_S_I32	= 802,
    LOAD16_S_I32_S	= 803,
    LOAD16_S_I64	= 804,
    LOAD16_S_I64_S	= 805,
    LOAD16_U_I32	= 806,
    LOAD16_U_I32_S	= 807,
    LOAD16_U_I64	= 808,
    LOAD16_U_I64_S	= 809,
    LOAD32_S_I64	= 810,
    LOAD32_S_I64_S	= 811,
    LOAD32_U_I64	= 812,
    LOAD32_U_I64_S	= 813,
    LOAD8_S_I32	= 814,
    LOAD8_S_I32_S	= 815,
    LOAD8_S_I64	= 816,
    LOAD8_S_I64_S	= 817,
    LOAD8_U_I32	= 818,
    LOAD8_U_I32_S	= 819,
    LOAD8_U_I64	= 820,
    LOAD8_U_I64_S	= 821,
    LOAD_F32	= 822,
    LOAD_F32_S	= 823,
    LOAD_F64	= 824,
    LOAD_F64_S	= 825,
    LOAD_I32	= 826,
    LOAD_I32_S	= 827,
    LOAD_I64	= 828,
    LOAD_I64_S	= 829,
    LOAD_v16i8	= 830,
    LOAD_v16i8_S	= 831,
    LOAD_v2f64	= 832,
    LOAD_v2f64_S	= 833,
    LOAD_v2i64	= 834,
    LOAD_v2i64_S	= 835,
    LOAD_v4f32	= 836,
    LOAD_v4f32_S	= 837,
    LOAD_v4i32	= 838,
    LOAD_v4i32_S	= 839,
    LOAD_v8i16	= 840,
    LOAD_v8i16_S	= 841,
    LOCAL_GET_EXCEPT_REF	= 842,
    LOCAL_GET_EXCEPT_REF_S	= 843,
    LOCAL_GET_F32	= 844,
    LOCAL_GET_F32_S	= 845,
    LOCAL_GET_F64	= 846,
    LOCAL_GET_F64_S	= 847,
    LOCAL_GET_I32	= 848,
    LOCAL_GET_I32_S	= 849,
    LOCAL_GET_I64	= 850,
    LOCAL_GET_I64_S	= 851,
    LOCAL_GET_V128	= 852,
    LOCAL_GET_V128_S	= 853,
    LOCAL_SET_EXCEPT_REF	= 854,
    LOCAL_SET_EXCEPT_REF_S	= 855,
    LOCAL_SET_F32	= 856,
    LOCAL_SET_F32_S	= 857,
    LOCAL_SET_F64	= 858,
    LOCAL_SET_F64_S	= 859,
    LOCAL_SET_I32	= 860,
    LOCAL_SET_I32_S	= 861,
    LOCAL_SET_I64	= 862,
    LOCAL_SET_I64_S	= 863,
    LOCAL_SET_V128	= 864,
    LOCAL_SET_V128_S	= 865,
    LOCAL_TEE_EXCEPT_REF	= 866,
    LOCAL_TEE_EXCEPT_REF_S	= 867,
    LOCAL_TEE_F32	= 868,
    LOCAL_TEE_F32_S	= 869,
    LOCAL_TEE_F64	= 870,
    LOCAL_TEE_F64_S	= 871,
    LOCAL_TEE_I32	= 872,
    LOCAL_TEE_I32_S	= 873,
    LOCAL_TEE_I64	= 874,
    LOCAL_TEE_I64_S	= 875,
    LOCAL_TEE_V128	= 876,
    LOCAL_TEE_V128_S	= 877,
    LOOP	= 878,
    LOOP_S	= 879,
    LT_F32	= 880,
    LT_F32_S	= 881,
    LT_F64	= 882,
    LT_F64_S	= 883,
    LT_S_I32	= 884,
    LT_S_I32_S	= 885,
    LT_S_I64	= 886,
    LT_S_I64_S	= 887,
    LT_S_v16i8	= 888,
    LT_S_v16i8_S	= 889,
    LT_S_v4i32	= 890,
    LT_S_v4i32_S	= 891,
    LT_S_v8i16	= 892,
    LT_S_v8i16_S	= 893,
    LT_U_I32	= 894,
    LT_U_I32_S	= 895,
    LT_U_I64	= 896,
    LT_U_I64_S	= 897,
    LT_U_v16i8	= 898,
    LT_U_v16i8_S	= 899,
    LT_U_v4i32	= 900,
    LT_U_v4i32_S	= 901,
    LT_U_v8i16	= 902,
    LT_U_v8i16_S	= 903,
    LT_v2f64	= 904,
    LT_v2f64_S	= 905,
    LT_v4f32	= 906,
    LT_v4f32_S	= 907,
    MAX_F32	= 908,
    MAX_F32_S	= 909,
    MAX_F64	= 910,
    MAX_F64_S	= 911,
    MAX_v2f64	= 912,
    MAX_v2f64_S	= 913,
    MAX_v4f32	= 914,
    MAX_v4f32_S	= 915,
    MEMORY_GROW_I32	= 916,
    MEMORY_GROW_I32_S	= 917,
    MEMORY_SIZE_I32	= 918,
    MEMORY_SIZE_I32_S	= 919,
    MIN_F32	= 920,
    MIN_F32_S	= 921,
    MIN_F64	= 922,
    MIN_F64_S	= 923,
    MIN_v2f64	= 924,
    MIN_v2f64_S	= 925,
    MIN_v4f32	= 926,
    MIN_v4f32_S	= 927,
    MUL_F32	= 928,
    MUL_F32_S	= 929,
    MUL_F64	= 930,
    MUL_F64_S	= 931,
    MUL_I32	= 932,
    MUL_I32_S	= 933,
    MUL_I64	= 934,
    MUL_I64_S	= 935,
    MUL_v16i8	= 936,
    MUL_v16i8_S	= 937,
    MUL_v2f64	= 938,
    MUL_v2f64_S	= 939,
    MUL_v4f32	= 940,
    MUL_v4f32_S	= 941,
    MUL_v4i32	= 942,
    MUL_v4i32_S	= 943,
    MUL_v8i16	= 944,
    MUL_v8i16_S	= 945,
    NEAREST_F32	= 946,
    NEAREST_F32_S	= 947,
    NEAREST_F64	= 948,
    NEAREST_F64_S	= 949,
    NEG_F32	= 950,
    NEG_F32_S	= 951,
    NEG_F64	= 952,
    NEG_F64_S	= 953,
    NEG_v16i8	= 954,
    NEG_v16i8_S	= 955,
    NEG_v2f64	= 956,
    NEG_v2f64_S	= 957,
    NEG_v2i64	= 958,
    NEG_v2i64_S	= 959,
    NEG_v4f32	= 960,
    NEG_v4f32_S	= 961,
    NEG_v4i32	= 962,
    NEG_v4i32_S	= 963,
    NEG_v8i16	= 964,
    NEG_v8i16_S	= 965,
    NE_F32	= 966,
    NE_F32_S	= 967,
    NE_F64	= 968,
    NE_F64_S	= 969,
    NE_I32	= 970,
    NE_I32_S	= 971,
    NE_I64	= 972,
    NE_I64_S	= 973,
    NE_v16i8	= 974,
    NE_v16i8_S	= 975,
    NE_v2f64	= 976,
    NE_v2f64_S	= 977,
    NE_v4f32	= 978,
    NE_v4f32_S	= 979,
    NE_v4i32	= 980,
    NE_v4i32_S	= 981,
    NE_v8i16	= 982,
    NE_v8i16_S	= 983,
    NOP	= 984,
    NOP_S	= 985,
    NOT_v16i8	= 986,
    NOT_v16i8_S	= 987,
    NOT_v2i64	= 988,
    NOT_v2i64_S	= 989,
    NOT_v4i32	= 990,
    NOT_v4i32_S	= 991,
    NOT_v8i16	= 992,
    NOT_v8i16_S	= 993,
    OR_I32	= 994,
    OR_I32_S	= 995,
    OR_I64	= 996,
    OR_I64_S	= 997,
    OR_v16i8	= 998,
    OR_v16i8_S	= 999,
    OR_v2i64	= 1000,
    OR_v2i64_S	= 1001,
    OR_v4i32	= 1002,
    OR_v4i32_S	= 1003,
    OR_v8i16	= 1004,
    OR_v8i16_S	= 1005,
    PCALL_INDIRECT_EXCEPT_REF	= 1006,
    PCALL_INDIRECT_EXCEPT_REF_S	= 1007,
    PCALL_INDIRECT_F32	= 1008,
    PCALL_INDIRECT_F32_S	= 1009,
    PCALL_INDIRECT_F64	= 1010,
    PCALL_INDIRECT_F64_S	= 1011,
    PCALL_INDIRECT_I32	= 1012,
    PCALL_INDIRECT_I32_S	= 1013,
    PCALL_INDIRECT_I64	= 1014,
    PCALL_INDIRECT_I64_S	= 1015,
    PCALL_INDIRECT_VOID	= 1016,
    PCALL_INDIRECT_VOID_S	= 1017,
    PCALL_INDIRECT_v16i8	= 1018,
    PCALL_INDIRECT_v16i8_S	= 1019,
    PCALL_INDIRECT_v2f64	= 1020,
    PCALL_INDIRECT_v2f64_S	= 1021,
    PCALL_INDIRECT_v2i64	= 1022,
    PCALL_INDIRECT_v2i64_S	= 1023,
    PCALL_INDIRECT_v4f32	= 1024,
    PCALL_INDIRECT_v4f32_S	= 1025,
    PCALL_INDIRECT_v4i32	= 1026,
    PCALL_INDIRECT_v4i32_S	= 1027,
    PCALL_INDIRECT_v8i16	= 1028,
    PCALL_INDIRECT_v8i16_S	= 1029,
    POPCNT_I32	= 1030,
    POPCNT_I32_S	= 1031,
    POPCNT_I64	= 1032,
    POPCNT_I64_S	= 1033,
    REM_S_I32	= 1034,
    REM_S_I32_S	= 1035,
    REM_S_I64	= 1036,
    REM_S_I64_S	= 1037,
    REM_U_I32	= 1038,
    REM_U_I32_S	= 1039,
    REM_U_I64	= 1040,
    REM_U_I64_S	= 1041,
    REPLACE_LANE_v16i8	= 1042,
    REPLACE_LANE_v16i8_S	= 1043,
    REPLACE_LANE_v2f64	= 1044,
    REPLACE_LANE_v2f64_S	= 1045,
    REPLACE_LANE_v2i64	= 1046,
    REPLACE_LANE_v2i64_S	= 1047,
    REPLACE_LANE_v4f32	= 1048,
    REPLACE_LANE_v4f32_S	= 1049,
    REPLACE_LANE_v4i32	= 1050,
    REPLACE_LANE_v4i32_S	= 1051,
    REPLACE_LANE_v8i16	= 1052,
    REPLACE_LANE_v8i16_S	= 1053,
    RETHROW	= 1054,
    RETHROW_S	= 1055,
    RETHROW_TO_CALLER	= 1056,
    RETHROW_TO_CALLER_S	= 1057,
    RETURN_EXCEPT_REF	= 1058,
    RETURN_EXCEPT_REF_S	= 1059,
    RETURN_F32	= 1060,
    RETURN_F32_S	= 1061,
    RETURN_F64	= 1062,
    RETURN_F64_S	= 1063,
    RETURN_I32	= 1064,
    RETURN_I32_S	= 1065,
    RETURN_I64	= 1066,
    RETURN_I64_S	= 1067,
    RETURN_VOID	= 1068,
    RETURN_VOID_S	= 1069,
    RETURN_v16i8	= 1070,
    RETURN_v16i8_S	= 1071,
    RETURN_v2f64	= 1072,
    RETURN_v2f64_S	= 1073,
    RETURN_v2i64	= 1074,
    RETURN_v2i64_S	= 1075,
    RETURN_v4f32	= 1076,
    RETURN_v4f32_S	= 1077,
    RETURN_v4i32	= 1078,
    RETURN_v4i32_S	= 1079,
    RETURN_v8i16	= 1080,
    RETURN_v8i16_S	= 1081,
    ROTL_I32	= 1082,
    ROTL_I32_S	= 1083,
    ROTL_I64	= 1084,
    ROTL_I64_S	= 1085,
    ROTR_I32	= 1086,
    ROTR_I32_S	= 1087,
    ROTR_I64	= 1088,
    ROTR_I64_S	= 1089,
    SELECT_EXCEPT_REF	= 1090,
    SELECT_EXCEPT_REF_S	= 1091,
    SELECT_F32	= 1092,
    SELECT_F32_S	= 1093,
    SELECT_F64	= 1094,
    SELECT_F64_S	= 1095,
    SELECT_I32	= 1096,
    SELECT_I32_S	= 1097,
    SELECT_I64	= 1098,
    SELECT_I64_S	= 1099,
    SHL_I32	= 1100,
    SHL_I32_S	= 1101,
    SHL_I64	= 1102,
    SHL_I64_S	= 1103,
    SHL_v16i8	= 1104,
    SHL_v16i8_S	= 1105,
    SHL_v2i64	= 1106,
    SHL_v2i64_S	= 1107,
    SHL_v4i32	= 1108,
    SHL_v4i32_S	= 1109,
    SHL_v8i16	= 1110,
    SHL_v8i16_S	= 1111,
    SHR_S_I32	= 1112,
    SHR_S_I32_S	= 1113,
    SHR_S_I64	= 1114,
    SHR_S_I64_S	= 1115,
    SHR_S_v16i8	= 1116,
    SHR_S_v16i8_S	= 1117,
    SHR_S_v2i64	= 1118,
    SHR_S_v2i64_S	= 1119,
    SHR_S_v4i32	= 1120,
    SHR_S_v4i32_S	= 1121,
    SHR_S_v8i16	= 1122,
    SHR_S_v8i16_S	= 1123,
    SHR_U_I32	= 1124,
    SHR_U_I32_S	= 1125,
    SHR_U_I64	= 1126,
    SHR_U_I64_S	= 1127,
    SHR_U_v16i8	= 1128,
    SHR_U_v16i8_S	= 1129,
    SHR_U_v2i64	= 1130,
    SHR_U_v2i64_S	= 1131,
    SHR_U_v4i32	= 1132,
    SHR_U_v4i32_S	= 1133,
    SHR_U_v8i16	= 1134,
    SHR_U_v8i16_S	= 1135,
    SHUFFLE	= 1136,
    SHUFFLE_S	= 1137,
    SPLAT_v16i8	= 1138,
    SPLAT_v16i8_S	= 1139,
    SPLAT_v2f64	= 1140,
    SPLAT_v2f64_S	= 1141,
    SPLAT_v2i64	= 1142,
    SPLAT_v2i64_S	= 1143,
    SPLAT_v4f32	= 1144,
    SPLAT_v4f32_S	= 1145,
    SPLAT_v4i32	= 1146,
    SPLAT_v4i32_S	= 1147,
    SPLAT_v8i16	= 1148,
    SPLAT_v8i16_S	= 1149,
    SQRT_F32	= 1150,
    SQRT_F32_S	= 1151,
    SQRT_F64	= 1152,
    SQRT_F64_S	= 1153,
    SQRT_v2f64	= 1154,
    SQRT_v2f64_S	= 1155,
    SQRT_v4f32	= 1156,
    SQRT_v4f32_S	= 1157,
    STORE16_I32	= 1158,
    STORE16_I32_S	= 1159,
    STORE16_I64	= 1160,
    STORE16_I64_S	= 1161,
    STORE32_I64	= 1162,
    STORE32_I64_S	= 1163,
    STORE8_I32	= 1164,
    STORE8_I32_S	= 1165,
    STORE8_I64	= 1166,
    STORE8_I64_S	= 1167,
    STORE_F32	= 1168,
    STORE_F32_S	= 1169,
    STORE_F64	= 1170,
    STORE_F64_S	= 1171,
    STORE_I32	= 1172,
    STORE_I32_S	= 1173,
    STORE_I64	= 1174,
    STORE_I64_S	= 1175,
    STORE_v16i8	= 1176,
    STORE_v16i8_S	= 1177,
    STORE_v2f64	= 1178,
    STORE_v2f64_S	= 1179,
    STORE_v2i64	= 1180,
    STORE_v2i64_S	= 1181,
    STORE_v4f32	= 1182,
    STORE_v4f32_S	= 1183,
    STORE_v4i32	= 1184,
    STORE_v4i32_S	= 1185,
    STORE_v8i16	= 1186,
    STORE_v8i16_S	= 1187,
    SUB_F32	= 1188,
    SUB_F32_S	= 1189,
    SUB_F64	= 1190,
    SUB_F64_S	= 1191,
    SUB_I32	= 1192,
    SUB_I32_S	= 1193,
    SUB_I64	= 1194,
    SUB_I64_S	= 1195,
    SUB_SAT_S_v16i8	= 1196,
    SUB_SAT_S_v16i8_S	= 1197,
    SUB_SAT_S_v8i16	= 1198,
    SUB_SAT_S_v8i16_S	= 1199,
    SUB_SAT_U_v16i8	= 1200,
    SUB_SAT_U_v16i8_S	= 1201,
    SUB_SAT_U_v8i16	= 1202,
    SUB_SAT_U_v8i16_S	= 1203,
    SUB_v16i8	= 1204,
    SUB_v16i8_S	= 1205,
    SUB_v2f64	= 1206,
    SUB_v2f64_S	= 1207,
    SUB_v2i64	= 1208,
    SUB_v2i64_S	= 1209,
    SUB_v4f32	= 1210,
    SUB_v4f32_S	= 1211,
    SUB_v4i32	= 1212,
    SUB_v4i32_S	= 1213,
    SUB_v8i16	= 1214,
    SUB_v8i16_S	= 1215,
    TEE_EXCEPT_REF	= 1216,
    TEE_EXCEPT_REF_S	= 1217,
    TEE_F32	= 1218,
    TEE_F32_S	= 1219,
    TEE_F64	= 1220,
    TEE_F64_S	= 1221,
    TEE_I32	= 1222,
    TEE_I32_S	= 1223,
    TEE_I64	= 1224,
    TEE_I64_S	= 1225,
    TEE_V128	= 1226,
    TEE_V128_S	= 1227,
    THROW_I32	= 1228,
    THROW_I32_S	= 1229,
    THROW_I64	= 1230,
    THROW_I64_S	= 1231,
    TRUNC_F32	= 1232,
    TRUNC_F32_S	= 1233,
    TRUNC_F64	= 1234,
    TRUNC_F64_S	= 1235,
    TRY	= 1236,
    TRY_S	= 1237,
    UNREACHABLE	= 1238,
    UNREACHABLE_S	= 1239,
    XOR_I32	= 1240,
    XOR_I32_S	= 1241,
    XOR_I64	= 1242,
    XOR_I64_S	= 1243,
    XOR_v16i8	= 1244,
    XOR_v16i8_S	= 1245,
    XOR_v2i64	= 1246,
    XOR_v2i64_S	= 1247,
    XOR_v4i32	= 1248,
    XOR_v4i32_S	= 1249,
    XOR_v8i16	= 1250,
    XOR_v8i16_S	= 1251,
    fp_to_sint_v2i64_v2f64	= 1252,
    fp_to_sint_v2i64_v2f64_S	= 1253,
    fp_to_sint_v4i32_v4f32	= 1254,
    fp_to_sint_v4i32_v4f32_S	= 1255,
    fp_to_uint_v2i64_v2f64	= 1256,
    fp_to_uint_v2i64_v2f64_S	= 1257,
    fp_to_uint_v4i32_v4f32	= 1258,
    fp_to_uint_v4i32_v4f32_S	= 1259,
    sint_to_fp_v2f64_v2i64	= 1260,
    sint_to_fp_v2f64_v2i64_S	= 1261,
    sint_to_fp_v4f32_v4i32	= 1262,
    sint_to_fp_v4f32_v4i32_S	= 1263,
    uint_to_fp_v2f64_v2i64	= 1264,
    uint_to_fp_v2f64_v2i64_S	= 1265,
    uint_to_fp_v4f32_v4i32	= 1266,
    uint_to_fp_v4f32_v4i32_S	= 1267,
    INSTRUCTION_LIST_END = 1268
  };

} // end WebAssembly namespace
} // end llvm namespace
#endif // GET_INSTRINFO_ENUM

#ifdef GET_INSTRINFO_SCHED_ENUM
#undef GET_INSTRINFO_SCHED_ENUM
namespace llvm {

namespace WebAssembly {
namespace Sched {
  enum {
    NoInstrModel	= 0,
    SCHED_LIST_END = 1
  };
} // end Sched namespace
} // end WebAssembly namespace
} // end llvm namespace
#endif // GET_INSTRINFO_SCHED_ENUM

#ifdef GET_INSTRINFO_MC_DESC
#undef GET_INSTRINFO_MC_DESC
namespace llvm {

static const MCPhysReg ImplicitList1[] = { WebAssembly::ARGUMENTS, 0 };
static const MCPhysReg ImplicitList2[] = { WebAssembly::SP32, WebAssembly::SP64, 0 };
static const MCPhysReg ImplicitList3[] = { WebAssembly::VALUE_STACK, 0 };

static const MCOperandInfo OperandInfo2[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo3[] = { { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo4[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo5[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo6[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo7[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo8[] = { { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo9[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo10[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo11[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo12[] = { { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo13[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, };
static const MCOperandInfo OperandInfo14[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, };
static const MCOperandInfo OperandInfo15[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo16[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo17[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, };
static const MCOperandInfo OperandInfo18[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo19[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, };
static const MCOperandInfo OperandInfo20[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_2, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, };
static const MCOperandInfo OperandInfo21[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, };
static const MCOperandInfo OperandInfo22[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, };
static const MCOperandInfo OperandInfo23[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, };
static const MCOperandInfo OperandInfo24[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, };
static const MCOperandInfo OperandInfo25[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, };
static const MCOperandInfo OperandInfo26[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, };
static const MCOperandInfo OperandInfo27[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo28[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_2, 0 }, };
static const MCOperandInfo OperandInfo29[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_2, 0 }, };
static const MCOperandInfo OperandInfo30[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_2, 0 }, };
static const MCOperandInfo OperandInfo31[] = { { WebAssembly::F32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::F32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo32[] = { { WebAssembly::F64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::F64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo33[] = { { WebAssembly::V128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::V128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo34[] = { { WebAssembly::F32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::F32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::F32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo35[] = { { WebAssembly::F64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::F64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::F64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo36[] = { { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo37[] = { { WebAssembly::I64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::I64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::I64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo38[] = { { WebAssembly::V128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::V128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::V128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo39[] = { { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::V128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo40[] = { { WebAssembly::EXCEPT_REFRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo41[] = { { WebAssembly::F32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo42[] = { { WebAssembly::F64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo43[] = { { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo44[] = { { WebAssembly::I64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo45[] = { { WebAssembly::V128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo46[] = { { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, WebAssembly::OPERAND_P2ALIGN, 0 }, { -1, 0, WebAssembly::OPERAND_OFFSET32, 0 }, { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo47[] = { { -1, 0, WebAssembly::OPERAND_P2ALIGN, 0 }, { -1, 0, WebAssembly::OPERAND_OFFSET32, 0 }, };
static const MCOperandInfo OperandInfo48[] = { { WebAssembly::I64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, WebAssembly::OPERAND_P2ALIGN, 0 }, { -1, 0, WebAssembly::OPERAND_OFFSET32, 0 }, { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo49[] = { { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, WebAssembly::OPERAND_P2ALIGN, 0 }, { -1, 0, WebAssembly::OPERAND_OFFSET32, 0 }, { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo50[] = { { WebAssembly::I64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, WebAssembly::OPERAND_P2ALIGN, 0 }, { -1, 0, WebAssembly::OPERAND_OFFSET32, 0 }, { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::I64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo51[] = { { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, WebAssembly::OPERAND_P2ALIGN, 0 }, { -1, 0, WebAssembly::OPERAND_OFFSET32, 0 }, { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo52[] = { { WebAssembly::I64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, WebAssembly::OPERAND_P2ALIGN, 0 }, { -1, 0, WebAssembly::OPERAND_OFFSET32, 0 }, { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::I64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::I64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo53[] = { { -1, 0, WebAssembly::OPERAND_P2ALIGN, 0 }, { -1, 0, WebAssembly::OPERAND_OFFSET32, 0 }, { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo54[] = { { -1, 0, WebAssembly::OPERAND_P2ALIGN, 0 }, { -1, 0, WebAssembly::OPERAND_OFFSET32, 0 }, { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::I64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo55[] = { { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, WebAssembly::OPERAND_P2ALIGN, 0 }, { -1, 0, WebAssembly::OPERAND_OFFSET32, 0 }, { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::I64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo56[] = { { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, WebAssembly::OPERAND_P2ALIGN, 0 }, { -1, 0, WebAssembly::OPERAND_OFFSET32, 0 }, { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::I64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::I64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo57[] = { { WebAssembly::V128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::V128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::V128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::V128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo58[] = { { -1, 0, WebAssembly::OPERAND_SIGNATURE, 0 }, };
static const MCOperandInfo OperandInfo59[] = { { -1, 0, WebAssembly::OPERAND_BASIC_BLOCK, 0 }, };
static const MCOperandInfo OperandInfo60[] = { { -1, 0, WebAssembly::OPERAND_BASIC_BLOCK, 0 }, { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo61[] = { { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo62[] = { { -1, 0, WebAssembly::OPERAND_BRLIST, 0 }, };
static const MCOperandInfo OperandInfo63[] = { { WebAssembly::I64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo64[] = { { WebAssembly::EXCEPT_REFRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, WebAssembly::OPERAND_FUNCTION32, 0 }, };
static const MCOperandInfo OperandInfo65[] = { { -1, 0, WebAssembly::OPERAND_FUNCTION32, 0 }, };
static const MCOperandInfo OperandInfo66[] = { { WebAssembly::F32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, WebAssembly::OPERAND_FUNCTION32, 0 }, };
static const MCOperandInfo OperandInfo67[] = { { WebAssembly::F64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, WebAssembly::OPERAND_FUNCTION32, 0 }, };
static const MCOperandInfo OperandInfo68[] = { { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, WebAssembly::OPERAND_FUNCTION32, 0 }, };
static const MCOperandInfo OperandInfo69[] = { { WebAssembly::I64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, WebAssembly::OPERAND_FUNCTION32, 0 }, };
static const MCOperandInfo OperandInfo70[] = { { WebAssembly::EXCEPT_REFRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, WebAssembly::OPERAND_TYPEINDEX, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo71[] = { { -1, 0, WebAssembly::OPERAND_TYPEINDEX, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo72[] = { { WebAssembly::F32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, WebAssembly::OPERAND_TYPEINDEX, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo73[] = { { WebAssembly::F64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, WebAssembly::OPERAND_TYPEINDEX, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo74[] = { { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, WebAssembly::OPERAND_TYPEINDEX, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo75[] = { { WebAssembly::I64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, WebAssembly::OPERAND_TYPEINDEX, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo76[] = { { WebAssembly::V128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, WebAssembly::OPERAND_TYPEINDEX, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo77[] = { { WebAssembly::V128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, WebAssembly::OPERAND_FUNCTION32, 0 }, };
static const MCOperandInfo OperandInfo78[] = { { -1, 0, WebAssembly::OPERAND_BASIC_BLOCK, 0 }, { -1, 0, WebAssembly::OPERAND_BASIC_BLOCK, 0 }, };
static const MCOperandInfo OperandInfo79[] = { { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo80[] = { { WebAssembly::I64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::I64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo81[] = { { WebAssembly::F32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, WebAssembly::OPERAND_F32IMM, 0 }, };
static const MCOperandInfo OperandInfo82[] = { { -1, 0, WebAssembly::OPERAND_F32IMM, 0 }, };
static const MCOperandInfo OperandInfo83[] = { { WebAssembly::F64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, WebAssembly::OPERAND_F64IMM, 0 }, };
static const MCOperandInfo OperandInfo84[] = { { -1, 0, WebAssembly::OPERAND_F64IMM, 0 }, };
static const MCOperandInfo OperandInfo85[] = { { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, WebAssembly::OPERAND_I32IMM, 0 }, };
static const MCOperandInfo OperandInfo86[] = { { -1, 0, WebAssembly::OPERAND_I32IMM, 0 }, };
static const MCOperandInfo OperandInfo87[] = { { WebAssembly::I64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, WebAssembly::OPERAND_I64IMM, 0 }, };
static const MCOperandInfo OperandInfo88[] = { { -1, 0, WebAssembly::OPERAND_I64IMM, 0 }, };
static const MCOperandInfo OperandInfo89[] = { { WebAssembly::V128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I8IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I8IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I8IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I8IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I8IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I8IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I8IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I8IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I8IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I8IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I8IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I8IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I8IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I8IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I8IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I8IMM, 0 }, };
static const MCOperandInfo OperandInfo90[] = { { -1, 0, WebAssembly::OPERAND_VEC_I8IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I8IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I8IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I8IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I8IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I8IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I8IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I8IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I8IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I8IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I8IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I8IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I8IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I8IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I8IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I8IMM, 0 }, };
static const MCOperandInfo OperandInfo91[] = { { WebAssembly::V128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, WebAssembly::OPERAND_F64IMM, 0 }, { -1, 0, WebAssembly::OPERAND_F64IMM, 0 }, };
static const MCOperandInfo OperandInfo92[] = { { -1, 0, WebAssembly::OPERAND_F64IMM, 0 }, { -1, 0, WebAssembly::OPERAND_F64IMM, 0 }, };
static const MCOperandInfo OperandInfo93[] = { { WebAssembly::V128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I64IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I64IMM, 0 }, };
static const MCOperandInfo OperandInfo94[] = { { -1, 0, WebAssembly::OPERAND_VEC_I64IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I64IMM, 0 }, };
static const MCOperandInfo OperandInfo95[] = { { WebAssembly::V128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, WebAssembly::OPERAND_F32IMM, 0 }, { -1, 0, WebAssembly::OPERAND_F32IMM, 0 }, { -1, 0, WebAssembly::OPERAND_F32IMM, 0 }, { -1, 0, WebAssembly::OPERAND_F32IMM, 0 }, };
static const MCOperandInfo OperandInfo96[] = { { -1, 0, WebAssembly::OPERAND_F32IMM, 0 }, { -1, 0, WebAssembly::OPERAND_F32IMM, 0 }, { -1, 0, WebAssembly::OPERAND_F32IMM, 0 }, { -1, 0, WebAssembly::OPERAND_F32IMM, 0 }, };
static const MCOperandInfo OperandInfo97[] = { { WebAssembly::V128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I32IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I32IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I32IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I32IMM, 0 }, };
static const MCOperandInfo OperandInfo98[] = { { -1, 0, WebAssembly::OPERAND_VEC_I32IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I32IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I32IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I32IMM, 0 }, };
static const MCOperandInfo OperandInfo99[] = { { WebAssembly::V128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I16IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I16IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I16IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I16IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I16IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I16IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I16IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I16IMM, 0 }, };
static const MCOperandInfo OperandInfo100[] = { { -1, 0, WebAssembly::OPERAND_VEC_I16IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I16IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I16IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I16IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I16IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I16IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I16IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I16IMM, 0 }, };
static const MCOperandInfo OperandInfo101[] = { { WebAssembly::EXCEPT_REFRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::EXCEPT_REFRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo102[] = { { WebAssembly::EXCEPT_REFRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo103[] = { { WebAssembly::F32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo104[] = { { WebAssembly::F64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo105[] = { { WebAssembly::V128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo106[] = { { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::I64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo107[] = { { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::F32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::F32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo108[] = { { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::F64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::F64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo109[] = { { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::I64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::I64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo110[] = { { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::V128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I8IMM, 0 }, };
static const MCOperandInfo OperandInfo111[] = { { -1, 0, WebAssembly::OPERAND_VEC_I8IMM, 0 }, };
static const MCOperandInfo OperandInfo112[] = { { WebAssembly::F64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::V128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I8IMM, 0 }, };
static const MCOperandInfo OperandInfo113[] = { { WebAssembly::I64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::V128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I8IMM, 0 }, };
static const MCOperandInfo OperandInfo114[] = { { WebAssembly::F32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::V128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I8IMM, 0 }, };
static const MCOperandInfo OperandInfo115[] = { { WebAssembly::F32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo116[] = { { WebAssembly::F32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::I64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo117[] = { { WebAssembly::F32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::F64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo118[] = { { WebAssembly::F64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo119[] = { { WebAssembly::F64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::I64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo120[] = { { WebAssembly::F64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::F32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo121[] = { { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::F32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo122[] = { { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::F64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo123[] = { { WebAssembly::I64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::F32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo124[] = { { WebAssembly::I64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::F64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo125[] = { { WebAssembly::EXCEPT_REFRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, WebAssembly::OPERAND_GLOBAL, 0 }, };
static const MCOperandInfo OperandInfo126[] = { { -1, 0, WebAssembly::OPERAND_GLOBAL, 0 }, };
static const MCOperandInfo OperandInfo127[] = { { WebAssembly::F32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, WebAssembly::OPERAND_GLOBAL, 0 }, };
static const MCOperandInfo OperandInfo128[] = { { WebAssembly::F64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, WebAssembly::OPERAND_GLOBAL, 0 }, };
static const MCOperandInfo OperandInfo129[] = { { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, WebAssembly::OPERAND_GLOBAL, 0 }, };
static const MCOperandInfo OperandInfo130[] = { { WebAssembly::I64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, WebAssembly::OPERAND_GLOBAL, 0 }, };
static const MCOperandInfo OperandInfo131[] = { { WebAssembly::V128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, WebAssembly::OPERAND_GLOBAL, 0 }, };
static const MCOperandInfo OperandInfo132[] = { { -1, 0, WebAssembly::OPERAND_GLOBAL, 0 }, { WebAssembly::EXCEPT_REFRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo133[] = { { -1, 0, WebAssembly::OPERAND_GLOBAL, 0 }, { WebAssembly::F32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo134[] = { { -1, 0, WebAssembly::OPERAND_GLOBAL, 0 }, { WebAssembly::F64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo135[] = { { -1, 0, WebAssembly::OPERAND_GLOBAL, 0 }, { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo136[] = { { -1, 0, WebAssembly::OPERAND_GLOBAL, 0 }, { WebAssembly::I64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo137[] = { { -1, 0, WebAssembly::OPERAND_GLOBAL, 0 }, { WebAssembly::V128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo138[] = { { WebAssembly::I64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo139[] = { { -1, 0, WebAssembly::OPERAND_SIGNATURE, 0 }, { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo140[] = { { WebAssembly::F32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, WebAssembly::OPERAND_P2ALIGN, 0 }, { -1, 0, WebAssembly::OPERAND_OFFSET32, 0 }, { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo141[] = { { WebAssembly::F64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, WebAssembly::OPERAND_P2ALIGN, 0 }, { -1, 0, WebAssembly::OPERAND_OFFSET32, 0 }, { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo142[] = { { WebAssembly::V128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, WebAssembly::OPERAND_P2ALIGN, 0 }, { -1, 0, WebAssembly::OPERAND_OFFSET32, 0 }, { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo143[] = { { WebAssembly::EXCEPT_REFRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, WebAssembly::OPERAND_LOCAL, 0 }, };
static const MCOperandInfo OperandInfo144[] = { { -1, 0, WebAssembly::OPERAND_LOCAL, 0 }, };
static const MCOperandInfo OperandInfo145[] = { { WebAssembly::F32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, WebAssembly::OPERAND_LOCAL, 0 }, };
static const MCOperandInfo OperandInfo146[] = { { WebAssembly::F64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, WebAssembly::OPERAND_LOCAL, 0 }, };
static const MCOperandInfo OperandInfo147[] = { { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, WebAssembly::OPERAND_LOCAL, 0 }, };
static const MCOperandInfo OperandInfo148[] = { { WebAssembly::I64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, WebAssembly::OPERAND_LOCAL, 0 }, };
static const MCOperandInfo OperandInfo149[] = { { WebAssembly::V128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, WebAssembly::OPERAND_LOCAL, 0 }, };
static const MCOperandInfo OperandInfo150[] = { { -1, 0, WebAssembly::OPERAND_LOCAL, 0 }, { WebAssembly::EXCEPT_REFRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo151[] = { { -1, 0, WebAssembly::OPERAND_LOCAL, 0 }, { WebAssembly::F32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo152[] = { { -1, 0, WebAssembly::OPERAND_LOCAL, 0 }, { WebAssembly::F64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo153[] = { { -1, 0, WebAssembly::OPERAND_LOCAL, 0 }, { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo154[] = { { -1, 0, WebAssembly::OPERAND_LOCAL, 0 }, { WebAssembly::I64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo155[] = { { -1, 0, WebAssembly::OPERAND_LOCAL, 0 }, { WebAssembly::V128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo156[] = { { WebAssembly::EXCEPT_REFRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, WebAssembly::OPERAND_LOCAL, 0 }, { WebAssembly::EXCEPT_REFRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo157[] = { { WebAssembly::F32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, WebAssembly::OPERAND_LOCAL, 0 }, { WebAssembly::F32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo158[] = { { WebAssembly::F64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, WebAssembly::OPERAND_LOCAL, 0 }, { WebAssembly::F64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo159[] = { { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, WebAssembly::OPERAND_LOCAL, 0 }, { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo160[] = { { WebAssembly::I64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, WebAssembly::OPERAND_LOCAL, 0 }, { WebAssembly::I64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo161[] = { { WebAssembly::V128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, WebAssembly::OPERAND_LOCAL, 0 }, { WebAssembly::V128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo162[] = { { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo163[] = { { WebAssembly::EXCEPT_REFRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo164[] = { { WebAssembly::V128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo165[] = { { WebAssembly::V128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::V128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I8IMM, 0 }, { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo166[] = { { WebAssembly::V128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::V128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I8IMM, 0 }, { WebAssembly::F64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo167[] = { { WebAssembly::V128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::V128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I8IMM, 0 }, { WebAssembly::I64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo168[] = { { WebAssembly::V128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::V128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I8IMM, 0 }, { WebAssembly::F32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo169[] = { { WebAssembly::EXCEPT_REFRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::EXCEPT_REFRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::EXCEPT_REFRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo170[] = { { WebAssembly::F32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::F32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::F32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo171[] = { { WebAssembly::F64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::F64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::F64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo172[] = { { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo173[] = { { WebAssembly::I64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::I64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::I64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo174[] = { { WebAssembly::V128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::V128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo175[] = { { WebAssembly::V128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::V128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::V128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I8IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I8IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I8IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I8IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I8IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I8IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I8IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I8IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I8IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I8IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I8IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I8IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I8IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I8IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I8IMM, 0 }, { -1, 0, WebAssembly::OPERAND_VEC_I8IMM, 0 }, };
static const MCOperandInfo OperandInfo176[] = { { WebAssembly::V128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::F64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo177[] = { { WebAssembly::V128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::I64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo178[] = { { WebAssembly::V128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::F32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo179[] = { { -1, 0, WebAssembly::OPERAND_P2ALIGN, 0 }, { -1, 0, WebAssembly::OPERAND_OFFSET32, 0 }, { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::F32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo180[] = { { -1, 0, WebAssembly::OPERAND_P2ALIGN, 0 }, { -1, 0, WebAssembly::OPERAND_OFFSET32, 0 }, { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::F64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo181[] = { { -1, 0, WebAssembly::OPERAND_P2ALIGN, 0 }, { -1, 0, WebAssembly::OPERAND_OFFSET32, 0 }, { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::V128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo182[] = { { WebAssembly::EXCEPT_REFRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::EXCEPT_REFRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { WebAssembly::EXCEPT_REFRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo183[] = { { -1, 0, WebAssembly::OPERAND_EVENT, 0 }, { WebAssembly::I32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo184[] = { { -1, 0, WebAssembly::OPERAND_EVENT, 0 }, };
static const MCOperandInfo OperandInfo185[] = { { -1, 0, WebAssembly::OPERAND_EVENT, 0 }, { WebAssembly::I64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };

extern const MCInstrDesc WebAssemblyInsts[] = {
  { 0,	1,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo2, -1 ,nullptr },  // Inst #0 = PHI
  { 1,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #1 = INLINEASM
  { 2,	1,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::NotDuplicable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo3, -1 ,nullptr },  // Inst #2 = CFI_INSTRUCTION
  { 3,	1,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::NotDuplicable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo3, -1 ,nullptr },  // Inst #3 = EH_LABEL
  { 4,	1,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::NotDuplicable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo3, -1 ,nullptr },  // Inst #4 = GC_LABEL
  { 5,	1,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::NotDuplicable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo3, -1 ,nullptr },  // Inst #5 = ANNOTATION_LABEL
  { 6,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #6 = KILL
  { 7,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo4, -1 ,nullptr },  // Inst #7 = EXTRACT_SUBREG
  { 8,	4,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo5, -1 ,nullptr },  // Inst #8 = INSERT_SUBREG
  { 9,	1,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo2, -1 ,nullptr },  // Inst #9 = IMPLICIT_DEF
  { 10,	4,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo6, -1 ,nullptr },  // Inst #10 = SUBREG_TO_REG
  { 11,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo4, -1 ,nullptr },  // Inst #11 = COPY_TO_REGCLASS
  { 12,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #12 = DBG_VALUE
  { 13,	1,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo2, -1 ,nullptr },  // Inst #13 = DBG_LABEL
  { 14,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo7, -1 ,nullptr },  // Inst #14 = REG_SEQUENCE
  { 15,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo7, -1 ,nullptr },  // Inst #15 = COPY
  { 16,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #16 = BUNDLE
  { 17,	1,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo3, -1 ,nullptr },  // Inst #17 = LIFETIME_START
  { 18,	1,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo3, -1 ,nullptr },  // Inst #18 = LIFETIME_END
  { 19,	2,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Call)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo8, -1 ,nullptr },  // Inst #19 = STACKMAP
  { 20,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #20 = FENTRY_CALL
  { 21,	6,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Call)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo9, -1 ,nullptr },  // Inst #21 = PATCHPOINT
  { 22,	1,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo10, -1 ,nullptr },  // Inst #22 = LOAD_STACK_GUARD
  { 23,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Call)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #23 = STATEPOINT
  { 24,	2,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo11, -1 ,nullptr },  // Inst #24 = LOCAL_ESCAPE
  { 25,	1,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo2, -1 ,nullptr },  // Inst #25 = FAULTING_OP
  { 26,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #26 = PATCHABLE_OP
  { 27,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #27 = PATCHABLE_FUNCTION_ENTER
  { 28,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Return)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #28 = PATCHABLE_RET
  { 29,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #29 = PATCHABLE_FUNCTION_EXIT
  { 30,	0,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Return)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #30 = PATCHABLE_TAIL_CALL
  { 31,	2,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Call)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo11, -1 ,nullptr },  // Inst #31 = PATCHABLE_EVENT_CALL
  { 32,	3,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Call)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo12, -1 ,nullptr },  // Inst #32 = PATCHABLE_TYPED_EVENT_CALL
  { 33,	1,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo2, -1 ,nullptr },  // Inst #33 = ICALL_BRANCH_FUNNEL
  { 34,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #34 = G_ADD
  { 35,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #35 = G_SUB
  { 36,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #36 = G_MUL
  { 37,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #37 = G_SDIV
  { 38,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #38 = G_UDIV
  { 39,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #39 = G_SREM
  { 40,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #40 = G_UREM
  { 41,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #41 = G_AND
  { 42,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #42 = G_OR
  { 43,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #43 = G_XOR
  { 44,	1,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo14, -1 ,nullptr },  // Inst #44 = G_IMPLICIT_DEF
  { 45,	1,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo14, -1 ,nullptr },  // Inst #45 = G_PHI
  { 46,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo15, -1 ,nullptr },  // Inst #46 = G_FRAME_INDEX
  { 47,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo15, -1 ,nullptr },  // Inst #47 = G_GLOBAL_VALUE
  { 48,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo16, -1 ,nullptr },  // Inst #48 = G_EXTRACT
  { 49,	2,	2,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #49 = G_UNMERGE_VALUES
  { 50,	4,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo18, -1 ,nullptr },  // Inst #50 = G_INSERT
  { 51,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #51 = G_MERGE_VALUES
  { 52,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #52 = G_BUILD_VECTOR
  { 53,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #53 = G_BUILD_VECTOR_TRUNC
  { 54,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #54 = G_CONCAT_VECTORS
  { 55,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #55 = G_PTRTOINT
  { 56,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #56 = G_INTTOPTR
  { 57,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #57 = G_BITCAST
  { 58,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo19, -1 ,nullptr },  // Inst #58 = G_INTRINSIC_TRUNC
  { 59,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo19, -1 ,nullptr },  // Inst #59 = G_INTRINSIC_ROUND
  { 60,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #60 = G_LOAD
  { 61,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #61 = G_SEXTLOAD
  { 62,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #62 = G_ZEXTLOAD
  { 63,	2,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #63 = G_STORE
  { 64,	5,	2,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo20, -1 ,nullptr },  // Inst #64 = G_ATOMIC_CMPXCHG_WITH_SUCCESS
  { 65,	4,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo21, -1 ,nullptr },  // Inst #65 = G_ATOMIC_CMPXCHG
  { 66,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #66 = G_ATOMICRMW_XCHG
  { 67,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #67 = G_ATOMICRMW_ADD
  { 68,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #68 = G_ATOMICRMW_SUB
  { 69,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #69 = G_ATOMICRMW_AND
  { 70,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #70 = G_ATOMICRMW_NAND
  { 71,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #71 = G_ATOMICRMW_OR
  { 72,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #72 = G_ATOMICRMW_XOR
  { 73,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #73 = G_ATOMICRMW_MAX
  { 74,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #74 = G_ATOMICRMW_MIN
  { 75,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #75 = G_ATOMICRMW_UMAX
  { 76,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #76 = G_ATOMICRMW_UMIN
  { 77,	2,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo15, -1 ,nullptr },  // Inst #77 = G_BRCOND
  { 78,	1,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo14, -1 ,nullptr },  // Inst #78 = G_BRINDIRECT
  { 79,	1,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo2, -1 ,nullptr },  // Inst #79 = G_INTRINSIC
  { 80,	1,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo2, -1 ,nullptr },  // Inst #80 = G_INTRINSIC_W_SIDE_EFFECTS
  { 81,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #81 = G_ANYEXT
  { 82,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #82 = G_TRUNC
  { 83,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo15, -1 ,nullptr },  // Inst #83 = G_CONSTANT
  { 84,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo15, -1 ,nullptr },  // Inst #84 = G_FCONSTANT
  { 85,	1,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo14, -1 ,nullptr },  // Inst #85 = G_VASTART
  { 86,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo16, -1 ,nullptr },  // Inst #86 = G_VAARG
  { 87,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #87 = G_SEXT
  { 88,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #88 = G_ZEXT
  { 89,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #89 = G_SHL
  { 90,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #90 = G_LSHR
  { 91,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #91 = G_ASHR
  { 92,	4,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo23, -1 ,nullptr },  // Inst #92 = G_ICMP
  { 93,	4,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo23, -1 ,nullptr },  // Inst #93 = G_FCMP
  { 94,	4,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo21, -1 ,nullptr },  // Inst #94 = G_SELECT
  { 95,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo21, -1 ,nullptr },  // Inst #95 = G_UADDO
  { 96,	5,	2,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo24, -1 ,nullptr },  // Inst #96 = G_UADDE
  { 97,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo21, -1 ,nullptr },  // Inst #97 = G_USUBO
  { 98,	5,	2,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo24, -1 ,nullptr },  // Inst #98 = G_USUBE
  { 99,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo21, -1 ,nullptr },  // Inst #99 = G_SADDO
  { 100,	5,	2,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo24, -1 ,nullptr },  // Inst #100 = G_SADDE
  { 101,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo21, -1 ,nullptr },  // Inst #101 = G_SSUBO
  { 102,	5,	2,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo24, -1 ,nullptr },  // Inst #102 = G_SSUBE
  { 103,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo21, -1 ,nullptr },  // Inst #103 = G_UMULO
  { 104,	4,	2,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo21, -1 ,nullptr },  // Inst #104 = G_SMULO
  { 105,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #105 = G_UMULH
  { 106,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #106 = G_SMULH
  { 107,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #107 = G_FADD
  { 108,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #108 = G_FSUB
  { 109,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #109 = G_FMUL
  { 110,	4,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo25, -1 ,nullptr },  // Inst #110 = G_FMA
  { 111,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #111 = G_FDIV
  { 112,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #112 = G_FREM
  { 113,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #113 = G_FPOW
  { 114,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo19, -1 ,nullptr },  // Inst #114 = G_FEXP
  { 115,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo19, -1 ,nullptr },  // Inst #115 = G_FEXP2
  { 116,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo19, -1 ,nullptr },  // Inst #116 = G_FLOG
  { 117,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo19, -1 ,nullptr },  // Inst #117 = G_FLOG2
  { 118,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo19, -1 ,nullptr },  // Inst #118 = G_FLOG10
  { 119,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo19, -1 ,nullptr },  // Inst #119 = G_FNEG
  { 120,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #120 = G_FPEXT
  { 121,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #121 = G_FPTRUNC
  { 122,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #122 = G_FPTOSI
  { 123,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #123 = G_FPTOUI
  { 124,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #124 = G_SITOFP
  { 125,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #125 = G_UITOFP
  { 126,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo19, -1 ,nullptr },  // Inst #126 = G_FABS
  { 127,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo26, -1 ,nullptr },  // Inst #127 = G_GEP
  { 128,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo27, -1 ,nullptr },  // Inst #128 = G_PTR_MASK
  { 129,	1,	0,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo2, -1 ,nullptr },  // Inst #129 = G_BR
  { 130,	4,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo28, -1 ,nullptr },  // Inst #130 = G_INSERT_VECTOR_ELT
  { 131,	3,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo29, -1 ,nullptr },  // Inst #131 = G_EXTRACT_VECTOR_ELT
  { 132,	4,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo30, -1 ,nullptr },  // Inst #132 = G_SHUFFLE_VECTOR
  { 133,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo19, -1 ,nullptr },  // Inst #133 = G_CTTZ
  { 134,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo19, -1 ,nullptr },  // Inst #134 = G_CTTZ_ZERO_UNDEF
  { 135,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo19, -1 ,nullptr },  // Inst #135 = G_CTLZ
  { 136,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo19, -1 ,nullptr },  // Inst #136 = G_CTLZ_ZERO_UNDEF
  { 137,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo19, -1 ,nullptr },  // Inst #137 = G_CTPOP
  { 138,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo19, -1 ,nullptr },  // Inst #138 = G_BSWAP
  { 139,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo19, -1 ,nullptr },  // Inst #139 = G_FCEIL
  { 140,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #140 = G_ADDRSPACE_CAST
  { 141,	2,	1,	0,	0,	0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, nullptr, OperandInfo15, -1 ,nullptr },  // Inst #141 = G_BLOCK_ADDR
  { 142,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo31, -1 ,nullptr },  // Inst #142 = ABS_F32
  { 143,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #143 = ABS_F32_S
  { 144,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo32, -1 ,nullptr },  // Inst #144 = ABS_F64
  { 145,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #145 = ABS_F64_S
  { 146,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo33, -1 ,nullptr },  // Inst #146 = ABS_v2f64
  { 147,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #147 = ABS_v2f64_S
  { 148,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo33, -1 ,nullptr },  // Inst #148 = ABS_v4f32
  { 149,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #149 = ABS_v4f32_S
  { 150,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo34, -1 ,nullptr },  // Inst #150 = ADD_F32
  { 151,	0,	0,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #151 = ADD_F32_S
  { 152,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo35, -1 ,nullptr },  // Inst #152 = ADD_F64
  { 153,	0,	0,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #153 = ADD_F64_S
  { 154,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo36, -1 ,nullptr },  // Inst #154 = ADD_I32
  { 155,	0,	0,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #155 = ADD_I32_S
  { 156,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo37, -1 ,nullptr },  // Inst #156 = ADD_I64
  { 157,	0,	0,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #157 = ADD_I64_S
  { 158,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #158 = ADD_SAT_S_v16i8
  { 159,	0,	0,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #159 = ADD_SAT_S_v16i8_S
  { 160,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #160 = ADD_SAT_S_v8i16
  { 161,	0,	0,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #161 = ADD_SAT_S_v8i16_S
  { 162,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #162 = ADD_SAT_U_v16i8
  { 163,	0,	0,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #163 = ADD_SAT_U_v16i8_S
  { 164,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #164 = ADD_SAT_U_v8i16
  { 165,	0,	0,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #165 = ADD_SAT_U_v8i16_S
  { 166,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #166 = ADD_v16i8
  { 167,	0,	0,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #167 = ADD_v16i8_S
  { 168,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #168 = ADD_v2f64
  { 169,	0,	0,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #169 = ADD_v2f64_S
  { 170,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #170 = ADD_v2i64
  { 171,	0,	0,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #171 = ADD_v2i64_S
  { 172,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #172 = ADD_v4f32
  { 173,	0,	0,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #173 = ADD_v4f32_S
  { 174,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #174 = ADD_v4i32
  { 175,	0,	0,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #175 = ADD_v4i32_S
  { 176,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #176 = ADD_v8i16
  { 177,	0,	0,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #177 = ADD_v8i16_S
  { 178,	2,	0,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList2, OperandInfo8, -1 ,nullptr },  // Inst #178 = ADJCALLSTACKDOWN
  { 179,	2,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList2, OperandInfo8, -1 ,nullptr },  // Inst #179 = ADJCALLSTACKDOWN_S
  { 180,	2,	0,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList2, OperandInfo8, -1 ,nullptr },  // Inst #180 = ADJCALLSTACKUP
  { 181,	2,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList2, OperandInfo8, -1 ,nullptr },  // Inst #181 = ADJCALLSTACKUP_S
  { 182,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo39, -1 ,nullptr },  // Inst #182 = ALLTRUE_v16i8
  { 183,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #183 = ALLTRUE_v16i8_S
  { 184,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo39, -1 ,nullptr },  // Inst #184 = ALLTRUE_v2i64
  { 185,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #185 = ALLTRUE_v2i64_S
  { 186,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo39, -1 ,nullptr },  // Inst #186 = ALLTRUE_v4i32
  { 187,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #187 = ALLTRUE_v4i32_S
  { 188,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo39, -1 ,nullptr },  // Inst #188 = ALLTRUE_v8i16
  { 189,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #189 = ALLTRUE_v8i16_S
  { 190,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo36, -1 ,nullptr },  // Inst #190 = AND_I32
  { 191,	0,	0,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #191 = AND_I32_S
  { 192,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo37, -1 ,nullptr },  // Inst #192 = AND_I64
  { 193,	0,	0,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #193 = AND_I64_S
  { 194,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #194 = AND_v16i8
  { 195,	0,	0,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #195 = AND_v16i8_S
  { 196,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #196 = AND_v2i64
  { 197,	0,	0,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #197 = AND_v2i64_S
  { 198,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #198 = AND_v4i32
  { 199,	0,	0,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #199 = AND_v4i32_S
  { 200,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #200 = AND_v8i16
  { 201,	0,	0,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #201 = AND_v8i16_S
  { 202,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo39, -1 ,nullptr },  // Inst #202 = ANYTRUE_v16i8
  { 203,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #203 = ANYTRUE_v16i8_S
  { 204,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo39, -1 ,nullptr },  // Inst #204 = ANYTRUE_v2i64
  { 205,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #205 = ANYTRUE_v2i64_S
  { 206,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo39, -1 ,nullptr },  // Inst #206 = ANYTRUE_v4i32
  { 207,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #207 = ANYTRUE_v4i32_S
  { 208,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo39, -1 ,nullptr },  // Inst #208 = ANYTRUE_v8i16
  { 209,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #209 = ANYTRUE_v8i16_S
  { 210,	2,	1,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList1, nullptr, OperandInfo40, -1 ,nullptr },  // Inst #210 = ARGUMENT_ExceptRef
  { 211,	1,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList1, nullptr, OperandInfo3, -1 ,nullptr },  // Inst #211 = ARGUMENT_ExceptRef_S
  { 212,	2,	1,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList1, nullptr, OperandInfo41, -1 ,nullptr },  // Inst #212 = ARGUMENT_f32
  { 213,	1,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList1, nullptr, OperandInfo3, -1 ,nullptr },  // Inst #213 = ARGUMENT_f32_S
  { 214,	2,	1,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList1, nullptr, OperandInfo42, -1 ,nullptr },  // Inst #214 = ARGUMENT_f64
  { 215,	1,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList1, nullptr, OperandInfo3, -1 ,nullptr },  // Inst #215 = ARGUMENT_f64_S
  { 216,	2,	1,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList1, nullptr, OperandInfo43, -1 ,nullptr },  // Inst #216 = ARGUMENT_i32
  { 217,	1,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList1, nullptr, OperandInfo3, -1 ,nullptr },  // Inst #217 = ARGUMENT_i32_S
  { 218,	2,	1,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList1, nullptr, OperandInfo44, -1 ,nullptr },  // Inst #218 = ARGUMENT_i64
  { 219,	1,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList1, nullptr, OperandInfo3, -1 ,nullptr },  // Inst #219 = ARGUMENT_i64_S
  { 220,	2,	1,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList1, nullptr, OperandInfo45, -1 ,nullptr },  // Inst #220 = ARGUMENT_v16i8
  { 221,	1,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList1, nullptr, OperandInfo3, -1 ,nullptr },  // Inst #221 = ARGUMENT_v16i8_S
  { 222,	2,	1,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList1, nullptr, OperandInfo45, -1 ,nullptr },  // Inst #222 = ARGUMENT_v2f64
  { 223,	1,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList1, nullptr, OperandInfo3, -1 ,nullptr },  // Inst #223 = ARGUMENT_v2f64_S
  { 224,	2,	1,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList1, nullptr, OperandInfo45, -1 ,nullptr },  // Inst #224 = ARGUMENT_v2i64
  { 225,	1,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList1, nullptr, OperandInfo3, -1 ,nullptr },  // Inst #225 = ARGUMENT_v2i64_S
  { 226,	2,	1,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList1, nullptr, OperandInfo45, -1 ,nullptr },  // Inst #226 = ARGUMENT_v4f32
  { 227,	1,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList1, nullptr, OperandInfo3, -1 ,nullptr },  // Inst #227 = ARGUMENT_v4f32_S
  { 228,	2,	1,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList1, nullptr, OperandInfo45, -1 ,nullptr },  // Inst #228 = ARGUMENT_v4i32
  { 229,	1,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList1, nullptr, OperandInfo3, -1 ,nullptr },  // Inst #229 = ARGUMENT_v4i32_S
  { 230,	2,	1,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList1, nullptr, OperandInfo45, -1 ,nullptr },  // Inst #230 = ARGUMENT_v8i16
  { 231,	1,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList1, nullptr, OperandInfo3, -1 ,nullptr },  // Inst #231 = ARGUMENT_v8i16_S
  { 232,	4,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo46, -1 ,nullptr },  // Inst #232 = ATOMIC_LOAD16_U_I32
  { 233,	2,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #233 = ATOMIC_LOAD16_U_I32_S
  { 234,	4,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo48, -1 ,nullptr },  // Inst #234 = ATOMIC_LOAD16_U_I64
  { 235,	2,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #235 = ATOMIC_LOAD16_U_I64_S
  { 236,	4,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo48, -1 ,nullptr },  // Inst #236 = ATOMIC_LOAD32_U_I64
  { 237,	2,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #237 = ATOMIC_LOAD32_U_I64_S
  { 238,	4,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo46, -1 ,nullptr },  // Inst #238 = ATOMIC_LOAD8_U_I32
  { 239,	2,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #239 = ATOMIC_LOAD8_U_I32_S
  { 240,	4,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo48, -1 ,nullptr },  // Inst #240 = ATOMIC_LOAD8_U_I64
  { 241,	2,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #241 = ATOMIC_LOAD8_U_I64_S
  { 242,	4,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo46, -1 ,nullptr },  // Inst #242 = ATOMIC_LOAD_I32
  { 243,	2,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #243 = ATOMIC_LOAD_I32_S
  { 244,	4,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo48, -1 ,nullptr },  // Inst #244 = ATOMIC_LOAD_I64
  { 245,	2,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #245 = ATOMIC_LOAD_I64_S
  { 246,	5,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo49, -1 ,nullptr },  // Inst #246 = ATOMIC_NOTIFY
  { 247,	2,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #247 = ATOMIC_NOTIFY_S
  { 248,	5,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo49, -1 ,nullptr },  // Inst #248 = ATOMIC_RMW16_U_ADD_I32
  { 249,	2,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #249 = ATOMIC_RMW16_U_ADD_I32_S
  { 250,	5,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo50, -1 ,nullptr },  // Inst #250 = ATOMIC_RMW16_U_ADD_I64
  { 251,	2,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #251 = ATOMIC_RMW16_U_ADD_I64_S
  { 252,	5,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo49, -1 ,nullptr },  // Inst #252 = ATOMIC_RMW16_U_AND_I32
  { 253,	2,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #253 = ATOMIC_RMW16_U_AND_I32_S
  { 254,	5,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo50, -1 ,nullptr },  // Inst #254 = ATOMIC_RMW16_U_AND_I64
  { 255,	2,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #255 = ATOMIC_RMW16_U_AND_I64_S
  { 256,	6,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo51, -1 ,nullptr },  // Inst #256 = ATOMIC_RMW16_U_CMPXCHG_I32
  { 257,	2,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #257 = ATOMIC_RMW16_U_CMPXCHG_I32_S
  { 258,	6,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo52, -1 ,nullptr },  // Inst #258 = ATOMIC_RMW16_U_CMPXCHG_I64
  { 259,	2,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #259 = ATOMIC_RMW16_U_CMPXCHG_I64_S
  { 260,	5,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo49, -1 ,nullptr },  // Inst #260 = ATOMIC_RMW16_U_OR_I32
  { 261,	2,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #261 = ATOMIC_RMW16_U_OR_I32_S
  { 262,	5,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo50, -1 ,nullptr },  // Inst #262 = ATOMIC_RMW16_U_OR_I64
  { 263,	2,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #263 = ATOMIC_RMW16_U_OR_I64_S
  { 264,	5,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo49, -1 ,nullptr },  // Inst #264 = ATOMIC_RMW16_U_SUB_I32
  { 265,	2,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #265 = ATOMIC_RMW16_U_SUB_I32_S
  { 266,	5,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo50, -1 ,nullptr },  // Inst #266 = ATOMIC_RMW16_U_SUB_I64
  { 267,	2,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #267 = ATOMIC_RMW16_U_SUB_I64_S
  { 268,	5,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo49, -1 ,nullptr },  // Inst #268 = ATOMIC_RMW16_U_XCHG_I32
  { 269,	2,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #269 = ATOMIC_RMW16_U_XCHG_I32_S
  { 270,	5,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo50, -1 ,nullptr },  // Inst #270 = ATOMIC_RMW16_U_XCHG_I64
  { 271,	2,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #271 = ATOMIC_RMW16_U_XCHG_I64_S
  { 272,	5,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo49, -1 ,nullptr },  // Inst #272 = ATOMIC_RMW16_U_XOR_I32
  { 273,	2,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #273 = ATOMIC_RMW16_U_XOR_I32_S
  { 274,	5,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo50, -1 ,nullptr },  // Inst #274 = ATOMIC_RMW16_U_XOR_I64
  { 275,	2,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #275 = ATOMIC_RMW16_U_XOR_I64_S
  { 276,	5,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo50, -1 ,nullptr },  // Inst #276 = ATOMIC_RMW32_U_ADD_I64
  { 277,	2,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #277 = ATOMIC_RMW32_U_ADD_I64_S
  { 278,	5,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo50, -1 ,nullptr },  // Inst #278 = ATOMIC_RMW32_U_AND_I64
  { 279,	2,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #279 = ATOMIC_RMW32_U_AND_I64_S
  { 280,	6,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo52, -1 ,nullptr },  // Inst #280 = ATOMIC_RMW32_U_CMPXCHG_I64
  { 281,	2,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #281 = ATOMIC_RMW32_U_CMPXCHG_I64_S
  { 282,	5,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo50, -1 ,nullptr },  // Inst #282 = ATOMIC_RMW32_U_OR_I64
  { 283,	2,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #283 = ATOMIC_RMW32_U_OR_I64_S
  { 284,	5,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo50, -1 ,nullptr },  // Inst #284 = ATOMIC_RMW32_U_SUB_I64
  { 285,	2,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #285 = ATOMIC_RMW32_U_SUB_I64_S
  { 286,	5,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo50, -1 ,nullptr },  // Inst #286 = ATOMIC_RMW32_U_XCHG_I64
  { 287,	2,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #287 = ATOMIC_RMW32_U_XCHG_I64_S
  { 288,	5,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo50, -1 ,nullptr },  // Inst #288 = ATOMIC_RMW32_U_XOR_I64
  { 289,	2,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #289 = ATOMIC_RMW32_U_XOR_I64_S
  { 290,	5,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo49, -1 ,nullptr },  // Inst #290 = ATOMIC_RMW8_U_ADD_I32
  { 291,	2,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #291 = ATOMIC_RMW8_U_ADD_I32_S
  { 292,	5,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo50, -1 ,nullptr },  // Inst #292 = ATOMIC_RMW8_U_ADD_I64
  { 293,	2,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #293 = ATOMIC_RMW8_U_ADD_I64_S
  { 294,	5,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo49, -1 ,nullptr },  // Inst #294 = ATOMIC_RMW8_U_AND_I32
  { 295,	2,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #295 = ATOMIC_RMW8_U_AND_I32_S
  { 296,	5,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo50, -1 ,nullptr },  // Inst #296 = ATOMIC_RMW8_U_AND_I64
  { 297,	2,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #297 = ATOMIC_RMW8_U_AND_I64_S
  { 298,	6,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo51, -1 ,nullptr },  // Inst #298 = ATOMIC_RMW8_U_CMPXCHG_I32
  { 299,	2,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #299 = ATOMIC_RMW8_U_CMPXCHG_I32_S
  { 300,	6,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo52, -1 ,nullptr },  // Inst #300 = ATOMIC_RMW8_U_CMPXCHG_I64
  { 301,	2,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #301 = ATOMIC_RMW8_U_CMPXCHG_I64_S
  { 302,	5,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo49, -1 ,nullptr },  // Inst #302 = ATOMIC_RMW8_U_OR_I32
  { 303,	2,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #303 = ATOMIC_RMW8_U_OR_I32_S
  { 304,	5,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo50, -1 ,nullptr },  // Inst #304 = ATOMIC_RMW8_U_OR_I64
  { 305,	2,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #305 = ATOMIC_RMW8_U_OR_I64_S
  { 306,	5,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo49, -1 ,nullptr },  // Inst #306 = ATOMIC_RMW8_U_SUB_I32
  { 307,	2,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #307 = ATOMIC_RMW8_U_SUB_I32_S
  { 308,	5,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo50, -1 ,nullptr },  // Inst #308 = ATOMIC_RMW8_U_SUB_I64
  { 309,	2,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #309 = ATOMIC_RMW8_U_SUB_I64_S
  { 310,	5,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo49, -1 ,nullptr },  // Inst #310 = ATOMIC_RMW8_U_XCHG_I32
  { 311,	2,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #311 = ATOMIC_RMW8_U_XCHG_I32_S
  { 312,	5,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo50, -1 ,nullptr },  // Inst #312 = ATOMIC_RMW8_U_XCHG_I64
  { 313,	2,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #313 = ATOMIC_RMW8_U_XCHG_I64_S
  { 314,	5,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo49, -1 ,nullptr },  // Inst #314 = ATOMIC_RMW8_U_XOR_I32
  { 315,	2,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #315 = ATOMIC_RMW8_U_XOR_I32_S
  { 316,	5,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo50, -1 ,nullptr },  // Inst #316 = ATOMIC_RMW8_U_XOR_I64
  { 317,	2,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #317 = ATOMIC_RMW8_U_XOR_I64_S
  { 318,	5,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo49, -1 ,nullptr },  // Inst #318 = ATOMIC_RMW_ADD_I32
  { 319,	2,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #319 = ATOMIC_RMW_ADD_I32_S
  { 320,	5,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo50, -1 ,nullptr },  // Inst #320 = ATOMIC_RMW_ADD_I64
  { 321,	2,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #321 = ATOMIC_RMW_ADD_I64_S
  { 322,	5,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo49, -1 ,nullptr },  // Inst #322 = ATOMIC_RMW_AND_I32
  { 323,	2,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #323 = ATOMIC_RMW_AND_I32_S
  { 324,	5,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo50, -1 ,nullptr },  // Inst #324 = ATOMIC_RMW_AND_I64
  { 325,	2,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #325 = ATOMIC_RMW_AND_I64_S
  { 326,	6,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo51, -1 ,nullptr },  // Inst #326 = ATOMIC_RMW_CMPXCHG_I32
  { 327,	2,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #327 = ATOMIC_RMW_CMPXCHG_I32_S
  { 328,	6,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo52, -1 ,nullptr },  // Inst #328 = ATOMIC_RMW_CMPXCHG_I64
  { 329,	2,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #329 = ATOMIC_RMW_CMPXCHG_I64_S
  { 330,	5,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo49, -1 ,nullptr },  // Inst #330 = ATOMIC_RMW_OR_I32
  { 331,	2,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #331 = ATOMIC_RMW_OR_I32_S
  { 332,	5,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo50, -1 ,nullptr },  // Inst #332 = ATOMIC_RMW_OR_I64
  { 333,	2,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #333 = ATOMIC_RMW_OR_I64_S
  { 334,	5,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo49, -1 ,nullptr },  // Inst #334 = ATOMIC_RMW_SUB_I32
  { 335,	2,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #335 = ATOMIC_RMW_SUB_I32_S
  { 336,	5,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo50, -1 ,nullptr },  // Inst #336 = ATOMIC_RMW_SUB_I64
  { 337,	2,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #337 = ATOMIC_RMW_SUB_I64_S
  { 338,	5,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo49, -1 ,nullptr },  // Inst #338 = ATOMIC_RMW_XCHG_I32
  { 339,	2,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #339 = ATOMIC_RMW_XCHG_I32_S
  { 340,	5,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo50, -1 ,nullptr },  // Inst #340 = ATOMIC_RMW_XCHG_I64
  { 341,	2,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #341 = ATOMIC_RMW_XCHG_I64_S
  { 342,	5,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo49, -1 ,nullptr },  // Inst #342 = ATOMIC_RMW_XOR_I32
  { 343,	2,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #343 = ATOMIC_RMW_XOR_I32_S
  { 344,	5,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo50, -1 ,nullptr },  // Inst #344 = ATOMIC_RMW_XOR_I64
  { 345,	2,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #345 = ATOMIC_RMW_XOR_I64_S
  { 346,	4,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo53, -1 ,nullptr },  // Inst #346 = ATOMIC_STORE16_I32
  { 347,	2,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #347 = ATOMIC_STORE16_I32_S
  { 348,	4,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo54, -1 ,nullptr },  // Inst #348 = ATOMIC_STORE16_I64
  { 349,	2,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #349 = ATOMIC_STORE16_I64_S
  { 350,	4,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo54, -1 ,nullptr },  // Inst #350 = ATOMIC_STORE32_I64
  { 351,	2,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #351 = ATOMIC_STORE32_I64_S
  { 352,	4,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo53, -1 ,nullptr },  // Inst #352 = ATOMIC_STORE8_I32
  { 353,	2,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #353 = ATOMIC_STORE8_I32_S
  { 354,	4,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo54, -1 ,nullptr },  // Inst #354 = ATOMIC_STORE8_I64
  { 355,	2,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #355 = ATOMIC_STORE8_I64_S
  { 356,	4,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo53, -1 ,nullptr },  // Inst #356 = ATOMIC_STORE_I32
  { 357,	2,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #357 = ATOMIC_STORE_I32_S
  { 358,	4,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo54, -1 ,nullptr },  // Inst #358 = ATOMIC_STORE_I64
  { 359,	2,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #359 = ATOMIC_STORE_I64_S
  { 360,	6,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo55, -1 ,nullptr },  // Inst #360 = ATOMIC_WAIT_I32
  { 361,	2,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #361 = ATOMIC_WAIT_I32_S
  { 362,	6,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo56, -1 ,nullptr },  // Inst #362 = ATOMIC_WAIT_I64
  { 363,	2,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #363 = ATOMIC_WAIT_I64_S
  { 364,	4,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo57, -1 ,nullptr },  // Inst #364 = BITSELECT_v16i8
  { 365,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #365 = BITSELECT_v16i8_S
  { 366,	4,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo57, -1 ,nullptr },  // Inst #366 = BITSELECT_v2f64
  { 367,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #367 = BITSELECT_v2f64_S
  { 368,	4,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo57, -1 ,nullptr },  // Inst #368 = BITSELECT_v2i64
  { 369,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #369 = BITSELECT_v2i64_S
  { 370,	4,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo57, -1 ,nullptr },  // Inst #370 = BITSELECT_v4f32
  { 371,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #371 = BITSELECT_v4f32_S
  { 372,	4,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo57, -1 ,nullptr },  // Inst #372 = BITSELECT_v4i32
  { 373,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #373 = BITSELECT_v4i32_S
  { 374,	4,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo57, -1 ,nullptr },  // Inst #374 = BITSELECT_v8i16
  { 375,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #375 = BITSELECT_v8i16_S
  { 376,	1,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList3, ImplicitList3, OperandInfo58, -1 ,nullptr },  // Inst #376 = BLOCK
  { 377,	1,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList3, ImplicitList3, OperandInfo58, -1 ,nullptr },  // Inst #377 = BLOCK_S
  { 378,	1,	0,	0,	0,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo59, -1 ,nullptr },  // Inst #378 = BR
  { 379,	2,	0,	0,	0,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo60, -1 ,nullptr },  // Inst #379 = BR_IF
  { 380,	1,	0,	0,	0,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo59, -1 ,nullptr },  // Inst #380 = BR_IF_S
  { 381,	1,	0,	0,	0,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo59, -1 ,nullptr },  // Inst #381 = BR_S
  { 382,	1,	0,	0,	0,	0|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo61, -1 ,nullptr },  // Inst #382 = BR_TABLE_I32
  { 383,	1,	0,	0,	0,	0|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo62, -1 ,nullptr },  // Inst #383 = BR_TABLE_I32_S
  { 384,	1,	0,	0,	0,	0|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo63, -1 ,nullptr },  // Inst #384 = BR_TABLE_I64
  { 385,	1,	0,	0,	0,	0|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo62, -1 ,nullptr },  // Inst #385 = BR_TABLE_I64_S
  { 386,	2,	0,	0,	0,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo60, -1 ,nullptr },  // Inst #386 = BR_UNLESS
  { 387,	1,	0,	0,	0,	0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo59, -1 ,nullptr },  // Inst #387 = BR_UNLESS_S
  { 388,	2,	1,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo64, -1 ,nullptr },  // Inst #388 = CALL_EXCEPT_REF
  { 389,	1,	0,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo65, -1 ,nullptr },  // Inst #389 = CALL_EXCEPT_REF_S
  { 390,	2,	1,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo66, -1 ,nullptr },  // Inst #390 = CALL_F32
  { 391,	1,	0,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo65, -1 ,nullptr },  // Inst #391 = CALL_F32_S
  { 392,	2,	1,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo67, -1 ,nullptr },  // Inst #392 = CALL_F64
  { 393,	1,	0,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo65, -1 ,nullptr },  // Inst #393 = CALL_F64_S
  { 394,	2,	1,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo68, -1 ,nullptr },  // Inst #394 = CALL_I32
  { 395,	1,	0,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo65, -1 ,nullptr },  // Inst #395 = CALL_I32_S
  { 396,	2,	1,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo69, -1 ,nullptr },  // Inst #396 = CALL_I64
  { 397,	1,	0,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo65, -1 ,nullptr },  // Inst #397 = CALL_I64_S
  { 398,	3,	1,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo70, -1 ,nullptr },  // Inst #398 = CALL_INDIRECT_EXCEPT_REF
  { 399,	2,	0,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo71, -1 ,nullptr },  // Inst #399 = CALL_INDIRECT_EXCEPT_REF_S
  { 400,	3,	1,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo72, -1 ,nullptr },  // Inst #400 = CALL_INDIRECT_F32
  { 401,	2,	0,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo71, -1 ,nullptr },  // Inst #401 = CALL_INDIRECT_F32_S
  { 402,	3,	1,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo73, -1 ,nullptr },  // Inst #402 = CALL_INDIRECT_F64
  { 403,	2,	0,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo71, -1 ,nullptr },  // Inst #403 = CALL_INDIRECT_F64_S
  { 404,	3,	1,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo74, -1 ,nullptr },  // Inst #404 = CALL_INDIRECT_I32
  { 405,	2,	0,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo71, -1 ,nullptr },  // Inst #405 = CALL_INDIRECT_I32_S
  { 406,	3,	1,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo75, -1 ,nullptr },  // Inst #406 = CALL_INDIRECT_I64
  { 407,	2,	0,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo71, -1 ,nullptr },  // Inst #407 = CALL_INDIRECT_I64_S
  { 408,	2,	0,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo71, -1 ,nullptr },  // Inst #408 = CALL_INDIRECT_VOID
  { 409,	2,	0,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo71, -1 ,nullptr },  // Inst #409 = CALL_INDIRECT_VOID_S
  { 410,	3,	1,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo76, -1 ,nullptr },  // Inst #410 = CALL_INDIRECT_v16i8
  { 411,	2,	0,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo71, -1 ,nullptr },  // Inst #411 = CALL_INDIRECT_v16i8_S
  { 412,	3,	1,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo76, -1 ,nullptr },  // Inst #412 = CALL_INDIRECT_v2f64
  { 413,	2,	0,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo71, -1 ,nullptr },  // Inst #413 = CALL_INDIRECT_v2f64_S
  { 414,	3,	1,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo76, -1 ,nullptr },  // Inst #414 = CALL_INDIRECT_v2i64
  { 415,	2,	0,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo71, -1 ,nullptr },  // Inst #415 = CALL_INDIRECT_v2i64_S
  { 416,	3,	1,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo76, -1 ,nullptr },  // Inst #416 = CALL_INDIRECT_v4f32
  { 417,	2,	0,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo71, -1 ,nullptr },  // Inst #417 = CALL_INDIRECT_v4f32_S
  { 418,	3,	1,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo76, -1 ,nullptr },  // Inst #418 = CALL_INDIRECT_v4i32
  { 419,	2,	0,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo71, -1 ,nullptr },  // Inst #419 = CALL_INDIRECT_v4i32_S
  { 420,	3,	1,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo76, -1 ,nullptr },  // Inst #420 = CALL_INDIRECT_v8i16
  { 421,	2,	0,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo71, -1 ,nullptr },  // Inst #421 = CALL_INDIRECT_v8i16_S
  { 422,	1,	0,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo65, -1 ,nullptr },  // Inst #422 = CALL_VOID
  { 423,	1,	0,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo65, -1 ,nullptr },  // Inst #423 = CALL_VOID_S
  { 424,	2,	1,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo77, -1 ,nullptr },  // Inst #424 = CALL_v16i8
  { 425,	1,	0,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo65, -1 ,nullptr },  // Inst #425 = CALL_v16i8_S
  { 426,	2,	1,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo77, -1 ,nullptr },  // Inst #426 = CALL_v2f64
  { 427,	1,	0,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo65, -1 ,nullptr },  // Inst #427 = CALL_v2f64_S
  { 428,	2,	1,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo77, -1 ,nullptr },  // Inst #428 = CALL_v2i64
  { 429,	1,	0,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo65, -1 ,nullptr },  // Inst #429 = CALL_v2i64_S
  { 430,	2,	1,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo77, -1 ,nullptr },  // Inst #430 = CALL_v4f32
  { 431,	1,	0,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo65, -1 ,nullptr },  // Inst #431 = CALL_v4f32_S
  { 432,	2,	1,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo77, -1 ,nullptr },  // Inst #432 = CALL_v4i32
  { 433,	1,	0,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo65, -1 ,nullptr },  // Inst #433 = CALL_v4i32_S
  { 434,	2,	1,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo77, -1 ,nullptr },  // Inst #434 = CALL_v8i16
  { 435,	1,	0,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo65, -1 ,nullptr },  // Inst #435 = CALL_v8i16_S
  { 436,	2,	0,	0,	0,	0|(1ULL<<MCID::EHScopeReturn)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo78, -1 ,nullptr },  // Inst #436 = CATCHRET
  { 437,	2,	0,	0,	0,	0|(1ULL<<MCID::EHScopeReturn)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo78, -1 ,nullptr },  // Inst #437 = CATCHRET_S
  { 438,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #438 = CATCH_ALL
  { 439,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #439 = CATCH_ALL_S
  { 440,	2,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo43, -1 ,nullptr },  // Inst #440 = CATCH_I32
  { 441,	1,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo3, -1 ,nullptr },  // Inst #441 = CATCH_I32_S
  { 442,	2,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo44, -1 ,nullptr },  // Inst #442 = CATCH_I64
  { 443,	1,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo3, -1 ,nullptr },  // Inst #443 = CATCH_I64_S
  { 444,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo31, -1 ,nullptr },  // Inst #444 = CEIL_F32
  { 445,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #445 = CEIL_F32_S
  { 446,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo32, -1 ,nullptr },  // Inst #446 = CEIL_F64
  { 447,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #447 = CEIL_F64_S
  { 448,	0,	0,	0,	0,	0|(1ULL<<MCID::EHScopeReturn)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #448 = CLEANUPRET
  { 449,	0,	0,	0,	0,	0|(1ULL<<MCID::EHScopeReturn)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #449 = CLEANUPRET_S
  { 450,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo79, -1 ,nullptr },  // Inst #450 = CLZ_I32
  { 451,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #451 = CLZ_I32_S
  { 452,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo80, -1 ,nullptr },  // Inst #452 = CLZ_I64
  { 453,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #453 = CLZ_I64_S
  { 454,	2,	1,	0,	0,	0|(1ULL<<MCID::MoveImm)|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo81, -1 ,nullptr },  // Inst #454 = CONST_F32
  { 455,	1,	0,	0,	0,	0|(1ULL<<MCID::MoveImm)|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo82, -1 ,nullptr },  // Inst #455 = CONST_F32_S
  { 456,	2,	1,	0,	0,	0|(1ULL<<MCID::MoveImm)|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo83, -1 ,nullptr },  // Inst #456 = CONST_F64
  { 457,	1,	0,	0,	0,	0|(1ULL<<MCID::MoveImm)|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo84, -1 ,nullptr },  // Inst #457 = CONST_F64_S
  { 458,	2,	1,	0,	0,	0|(1ULL<<MCID::MoveImm)|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo85, -1 ,nullptr },  // Inst #458 = CONST_I32
  { 459,	1,	0,	0,	0,	0|(1ULL<<MCID::MoveImm)|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo86, -1 ,nullptr },  // Inst #459 = CONST_I32_S
  { 460,	2,	1,	0,	0,	0|(1ULL<<MCID::MoveImm)|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo87, -1 ,nullptr },  // Inst #460 = CONST_I64
  { 461,	1,	0,	0,	0,	0|(1ULL<<MCID::MoveImm)|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo88, -1 ,nullptr },  // Inst #461 = CONST_I64_S
  { 462,	17,	1,	0,	0,	0|(1ULL<<MCID::MoveImm)|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo89, -1 ,nullptr },  // Inst #462 = CONST_V128_v16i8
  { 463,	16,	0,	0,	0,	0|(1ULL<<MCID::MoveImm)|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo90, -1 ,nullptr },  // Inst #463 = CONST_V128_v16i8_S
  { 464,	3,	1,	0,	0,	0|(1ULL<<MCID::MoveImm)|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo91, -1 ,nullptr },  // Inst #464 = CONST_V128_v2f64
  { 465,	2,	0,	0,	0,	0|(1ULL<<MCID::MoveImm)|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo92, -1 ,nullptr },  // Inst #465 = CONST_V128_v2f64_S
  { 466,	3,	1,	0,	0,	0|(1ULL<<MCID::MoveImm)|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo93, -1 ,nullptr },  // Inst #466 = CONST_V128_v2i64
  { 467,	2,	0,	0,	0,	0|(1ULL<<MCID::MoveImm)|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo94, -1 ,nullptr },  // Inst #467 = CONST_V128_v2i64_S
  { 468,	5,	1,	0,	0,	0|(1ULL<<MCID::MoveImm)|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo95, -1 ,nullptr },  // Inst #468 = CONST_V128_v4f32
  { 469,	4,	0,	0,	0,	0|(1ULL<<MCID::MoveImm)|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo96, -1 ,nullptr },  // Inst #469 = CONST_V128_v4f32_S
  { 470,	5,	1,	0,	0,	0|(1ULL<<MCID::MoveImm)|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo97, -1 ,nullptr },  // Inst #470 = CONST_V128_v4i32
  { 471,	4,	0,	0,	0,	0|(1ULL<<MCID::MoveImm)|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo98, -1 ,nullptr },  // Inst #471 = CONST_V128_v4i32_S
  { 472,	9,	1,	0,	0,	0|(1ULL<<MCID::MoveImm)|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo99, -1 ,nullptr },  // Inst #472 = CONST_V128_v8i16
  { 473,	8,	0,	0,	0,	0|(1ULL<<MCID::MoveImm)|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo100, -1 ,nullptr },  // Inst #473 = CONST_V128_v8i16_S
  { 474,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo34, -1 ,nullptr },  // Inst #474 = COPYSIGN_F32
  { 475,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #475 = COPYSIGN_F32_S
  { 476,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo35, -1 ,nullptr },  // Inst #476 = COPYSIGN_F64
  { 477,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #477 = COPYSIGN_F64_S
  { 478,	2,	1,	0,	0,	0|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo101, -1 ,nullptr },  // Inst #478 = COPY_EXCEPT_REF
  { 479,	0,	0,	0,	0,	0|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #479 = COPY_EXCEPT_REF_S
  { 480,	2,	1,	0,	0,	0|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo31, -1 ,nullptr },  // Inst #480 = COPY_F32
  { 481,	0,	0,	0,	0,	0|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #481 = COPY_F32_S
  { 482,	2,	1,	0,	0,	0|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo32, -1 ,nullptr },  // Inst #482 = COPY_F64
  { 483,	0,	0,	0,	0,	0|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #483 = COPY_F64_S
  { 484,	2,	1,	0,	0,	0|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo79, -1 ,nullptr },  // Inst #484 = COPY_I32
  { 485,	0,	0,	0,	0,	0|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #485 = COPY_I32_S
  { 486,	2,	1,	0,	0,	0|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo80, -1 ,nullptr },  // Inst #486 = COPY_I64
  { 487,	0,	0,	0,	0,	0|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #487 = COPY_I64_S
  { 488,	2,	1,	0,	0,	0|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo33, -1 ,nullptr },  // Inst #488 = COPY_V128
  { 489,	0,	0,	0,	0,	0|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #489 = COPY_V128_S
  { 490,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo79, -1 ,nullptr },  // Inst #490 = CTZ_I32
  { 491,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #491 = CTZ_I32_S
  { 492,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo80, -1 ,nullptr },  // Inst #492 = CTZ_I64
  { 493,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #493 = CTZ_I64_S
  { 494,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo34, -1 ,nullptr },  // Inst #494 = DIV_F32
  { 495,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #495 = DIV_F32_S
  { 496,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo35, -1 ,nullptr },  // Inst #496 = DIV_F64
  { 497,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #497 = DIV_F64_S
  { 498,	3,	1,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo36, -1 ,nullptr },  // Inst #498 = DIV_S_I32
  { 499,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #499 = DIV_S_I32_S
  { 500,	3,	1,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo37, -1 ,nullptr },  // Inst #500 = DIV_S_I64
  { 501,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #501 = DIV_S_I64_S
  { 502,	3,	1,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo36, -1 ,nullptr },  // Inst #502 = DIV_U_I32
  { 503,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #503 = DIV_U_I32_S
  { 504,	3,	1,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo37, -1 ,nullptr },  // Inst #504 = DIV_U_I64
  { 505,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #505 = DIV_U_I64_S
  { 506,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #506 = DIV_v2f64
  { 507,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #507 = DIV_v2f64_S
  { 508,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #508 = DIV_v4f32
  { 509,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #509 = DIV_v4f32_S
  { 510,	1,	0,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo102, -1 ,nullptr },  // Inst #510 = DROP_EXCEPT_REF
  { 511,	0,	0,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #511 = DROP_EXCEPT_REF_S
  { 512,	1,	0,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo103, -1 ,nullptr },  // Inst #512 = DROP_F32
  { 513,	0,	0,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #513 = DROP_F32_S
  { 514,	1,	0,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo104, -1 ,nullptr },  // Inst #514 = DROP_F64
  { 515,	0,	0,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #515 = DROP_F64_S
  { 516,	1,	0,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo61, -1 ,nullptr },  // Inst #516 = DROP_I32
  { 517,	0,	0,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #517 = DROP_I32_S
  { 518,	1,	0,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo63, -1 ,nullptr },  // Inst #518 = DROP_I64
  { 519,	0,	0,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #519 = DROP_I64_S
  { 520,	1,	0,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo105, -1 ,nullptr },  // Inst #520 = DROP_V128
  { 521,	0,	0,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #521 = DROP_V128_S
  { 522,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList3, ImplicitList3, nullptr, -1 ,nullptr },  // Inst #522 = ELSE
  { 523,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList3, ImplicitList3, nullptr, -1 ,nullptr },  // Inst #523 = ELSE_S
  { 524,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList3, ImplicitList3, nullptr, -1 ,nullptr },  // Inst #524 = END_BLOCK
  { 525,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList3, ImplicitList3, nullptr, -1 ,nullptr },  // Inst #525 = END_BLOCK_S
  { 526,	0,	0,	0,	0,	0|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList3, ImplicitList3, nullptr, -1 ,nullptr },  // Inst #526 = END_FUNCTION
  { 527,	0,	0,	0,	0,	0|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList3, ImplicitList3, nullptr, -1 ,nullptr },  // Inst #527 = END_FUNCTION_S
  { 528,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList3, ImplicitList3, nullptr, -1 ,nullptr },  // Inst #528 = END_IF
  { 529,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList3, ImplicitList3, nullptr, -1 ,nullptr },  // Inst #529 = END_IF_S
  { 530,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList3, ImplicitList3, nullptr, -1 ,nullptr },  // Inst #530 = END_LOOP
  { 531,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList3, ImplicitList3, nullptr, -1 ,nullptr },  // Inst #531 = END_LOOP_S
  { 532,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList3, ImplicitList3, nullptr, -1 ,nullptr },  // Inst #532 = END_TRY
  { 533,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList3, ImplicitList3, nullptr, -1 ,nullptr },  // Inst #533 = END_TRY_S
  { 534,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo79, -1 ,nullptr },  // Inst #534 = EQZ_I32
  { 535,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #535 = EQZ_I32_S
  { 536,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo106, -1 ,nullptr },  // Inst #536 = EQZ_I64
  { 537,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #537 = EQZ_I64_S
  { 538,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo107, -1 ,nullptr },  // Inst #538 = EQ_F32
  { 539,	0,	0,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #539 = EQ_F32_S
  { 540,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo108, -1 ,nullptr },  // Inst #540 = EQ_F64
  { 541,	0,	0,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #541 = EQ_F64_S
  { 542,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo36, -1 ,nullptr },  // Inst #542 = EQ_I32
  { 543,	0,	0,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #543 = EQ_I32_S
  { 544,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo109, -1 ,nullptr },  // Inst #544 = EQ_I64
  { 545,	0,	0,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #545 = EQ_I64_S
  { 546,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #546 = EQ_v16i8
  { 547,	0,	0,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #547 = EQ_v16i8_S
  { 548,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #548 = EQ_v2f64
  { 549,	0,	0,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #549 = EQ_v2f64_S
  { 550,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #550 = EQ_v4f32
  { 551,	0,	0,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #551 = EQ_v4f32_S
  { 552,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #552 = EQ_v4i32
  { 553,	0,	0,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #553 = EQ_v4i32_S
  { 554,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #554 = EQ_v8i16
  { 555,	0,	0,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #555 = EQ_v8i16_S
  { 556,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo110, -1 ,nullptr },  // Inst #556 = EXTRACT_LANE_v16i8_s
  { 557,	1,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo111, -1 ,nullptr },  // Inst #557 = EXTRACT_LANE_v16i8_s_S
  { 558,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo110, -1 ,nullptr },  // Inst #558 = EXTRACT_LANE_v16i8_u
  { 559,	1,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo111, -1 ,nullptr },  // Inst #559 = EXTRACT_LANE_v16i8_u_S
  { 560,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo112, -1 ,nullptr },  // Inst #560 = EXTRACT_LANE_v2f64
  { 561,	1,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo111, -1 ,nullptr },  // Inst #561 = EXTRACT_LANE_v2f64_S
  { 562,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo113, -1 ,nullptr },  // Inst #562 = EXTRACT_LANE_v2i64
  { 563,	1,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo111, -1 ,nullptr },  // Inst #563 = EXTRACT_LANE_v2i64_S
  { 564,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo114, -1 ,nullptr },  // Inst #564 = EXTRACT_LANE_v4f32
  { 565,	1,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo111, -1 ,nullptr },  // Inst #565 = EXTRACT_LANE_v4f32_S
  { 566,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo110, -1 ,nullptr },  // Inst #566 = EXTRACT_LANE_v4i32
  { 567,	1,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo111, -1 ,nullptr },  // Inst #567 = EXTRACT_LANE_v4i32_S
  { 568,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo110, -1 ,nullptr },  // Inst #568 = EXTRACT_LANE_v8i16_s
  { 569,	1,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo111, -1 ,nullptr },  // Inst #569 = EXTRACT_LANE_v8i16_s_S
  { 570,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo110, -1 ,nullptr },  // Inst #570 = EXTRACT_LANE_v8i16_u
  { 571,	1,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo111, -1 ,nullptr },  // Inst #571 = EXTRACT_LANE_v8i16_u_S
  { 572,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo115, -1 ,nullptr },  // Inst #572 = F32_CONVERT_S_I32
  { 573,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #573 = F32_CONVERT_S_I32_S
  { 574,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo116, -1 ,nullptr },  // Inst #574 = F32_CONVERT_S_I64
  { 575,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #575 = F32_CONVERT_S_I64_S
  { 576,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo115, -1 ,nullptr },  // Inst #576 = F32_CONVERT_U_I32
  { 577,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #577 = F32_CONVERT_U_I32_S
  { 578,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo116, -1 ,nullptr },  // Inst #578 = F32_CONVERT_U_I64
  { 579,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #579 = F32_CONVERT_U_I64_S
  { 580,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo117, -1 ,nullptr },  // Inst #580 = F32_DEMOTE_F64
  { 581,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #581 = F32_DEMOTE_F64_S
  { 582,	2,	1,	0,	0,	0|(1ULL<<MCID::Bitcast)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo115, -1 ,nullptr },  // Inst #582 = F32_REINTERPRET_I32
  { 583,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #583 = F32_REINTERPRET_I32_S
  { 584,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo118, -1 ,nullptr },  // Inst #584 = F64_CONVERT_S_I32
  { 585,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #585 = F64_CONVERT_S_I32_S
  { 586,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo119, -1 ,nullptr },  // Inst #586 = F64_CONVERT_S_I64
  { 587,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #587 = F64_CONVERT_S_I64_S
  { 588,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo118, -1 ,nullptr },  // Inst #588 = F64_CONVERT_U_I32
  { 589,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #589 = F64_CONVERT_U_I32_S
  { 590,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo119, -1 ,nullptr },  // Inst #590 = F64_CONVERT_U_I64
  { 591,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #591 = F64_CONVERT_U_I64_S
  { 592,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo120, -1 ,nullptr },  // Inst #592 = F64_PROMOTE_F32
  { 593,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #593 = F64_PROMOTE_F32_S
  { 594,	2,	1,	0,	0,	0|(1ULL<<MCID::Bitcast)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo119, -1 ,nullptr },  // Inst #594 = F64_REINTERPRET_I64
  { 595,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #595 = F64_REINTERPRET_I64_S
  { 596,	1,	0,	0,	0,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo102, -1 ,nullptr },  // Inst #596 = FALLTHROUGH_RETURN_EXCEPT_REF
  { 597,	0,	0,	0,	0,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #597 = FALLTHROUGH_RETURN_EXCEPT_REF_S
  { 598,	1,	0,	0,	0,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo103, -1 ,nullptr },  // Inst #598 = FALLTHROUGH_RETURN_F32
  { 599,	0,	0,	0,	0,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #599 = FALLTHROUGH_RETURN_F32_S
  { 600,	1,	0,	0,	0,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo104, -1 ,nullptr },  // Inst #600 = FALLTHROUGH_RETURN_F64
  { 601,	0,	0,	0,	0,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #601 = FALLTHROUGH_RETURN_F64_S
  { 602,	1,	0,	0,	0,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo61, -1 ,nullptr },  // Inst #602 = FALLTHROUGH_RETURN_I32
  { 603,	0,	0,	0,	0,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #603 = FALLTHROUGH_RETURN_I32_S
  { 604,	1,	0,	0,	0,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo63, -1 ,nullptr },  // Inst #604 = FALLTHROUGH_RETURN_I64
  { 605,	0,	0,	0,	0,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #605 = FALLTHROUGH_RETURN_I64_S
  { 606,	0,	0,	0,	0,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #606 = FALLTHROUGH_RETURN_VOID
  { 607,	0,	0,	0,	0,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #607 = FALLTHROUGH_RETURN_VOID_S
  { 608,	1,	0,	0,	0,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo105, -1 ,nullptr },  // Inst #608 = FALLTHROUGH_RETURN_v16i8
  { 609,	0,	0,	0,	0,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #609 = FALLTHROUGH_RETURN_v16i8_S
  { 610,	1,	0,	0,	0,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo105, -1 ,nullptr },  // Inst #610 = FALLTHROUGH_RETURN_v2f64
  { 611,	0,	0,	0,	0,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #611 = FALLTHROUGH_RETURN_v2f64_S
  { 612,	1,	0,	0,	0,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo105, -1 ,nullptr },  // Inst #612 = FALLTHROUGH_RETURN_v2i64
  { 613,	0,	0,	0,	0,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #613 = FALLTHROUGH_RETURN_v2i64_S
  { 614,	1,	0,	0,	0,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo105, -1 ,nullptr },  // Inst #614 = FALLTHROUGH_RETURN_v4f32
  { 615,	0,	0,	0,	0,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #615 = FALLTHROUGH_RETURN_v4f32_S
  { 616,	1,	0,	0,	0,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo105, -1 ,nullptr },  // Inst #616 = FALLTHROUGH_RETURN_v4i32
  { 617,	0,	0,	0,	0,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #617 = FALLTHROUGH_RETURN_v4i32_S
  { 618,	1,	0,	0,	0,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo105, -1 ,nullptr },  // Inst #618 = FALLTHROUGH_RETURN_v8i16
  { 619,	0,	0,	0,	0,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #619 = FALLTHROUGH_RETURN_v8i16_S
  { 620,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo31, -1 ,nullptr },  // Inst #620 = FLOOR_F32
  { 621,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #621 = FLOOR_F32_S
  { 622,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo32, -1 ,nullptr },  // Inst #622 = FLOOR_F64
  { 623,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #623 = FLOOR_F64_S
  { 624,	2,	1,	0,	0,	0|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo121, -1 ,nullptr },  // Inst #624 = FP_TO_SINT_I32_F32
  { 625,	0,	0,	0,	0,	0|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #625 = FP_TO_SINT_I32_F32_S
  { 626,	2,	1,	0,	0,	0|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo122, -1 ,nullptr },  // Inst #626 = FP_TO_SINT_I32_F64
  { 627,	0,	0,	0,	0,	0|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #627 = FP_TO_SINT_I32_F64_S
  { 628,	2,	1,	0,	0,	0|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo123, -1 ,nullptr },  // Inst #628 = FP_TO_SINT_I64_F32
  { 629,	0,	0,	0,	0,	0|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #629 = FP_TO_SINT_I64_F32_S
  { 630,	2,	1,	0,	0,	0|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo124, -1 ,nullptr },  // Inst #630 = FP_TO_SINT_I64_F64
  { 631,	0,	0,	0,	0,	0|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #631 = FP_TO_SINT_I64_F64_S
  { 632,	2,	1,	0,	0,	0|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo121, -1 ,nullptr },  // Inst #632 = FP_TO_UINT_I32_F32
  { 633,	0,	0,	0,	0,	0|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #633 = FP_TO_UINT_I32_F32_S
  { 634,	2,	1,	0,	0,	0|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo122, -1 ,nullptr },  // Inst #634 = FP_TO_UINT_I32_F64
  { 635,	0,	0,	0,	0,	0|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #635 = FP_TO_UINT_I32_F64_S
  { 636,	2,	1,	0,	0,	0|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo123, -1 ,nullptr },  // Inst #636 = FP_TO_UINT_I64_F32
  { 637,	0,	0,	0,	0,	0|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #637 = FP_TO_UINT_I64_F32_S
  { 638,	2,	1,	0,	0,	0|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo124, -1 ,nullptr },  // Inst #638 = FP_TO_UINT_I64_F64
  { 639,	0,	0,	0,	0,	0|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #639 = FP_TO_UINT_I64_F64_S
  { 640,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo107, -1 ,nullptr },  // Inst #640 = GE_F32
  { 641,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #641 = GE_F32_S
  { 642,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo108, -1 ,nullptr },  // Inst #642 = GE_F64
  { 643,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #643 = GE_F64_S
  { 644,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo36, -1 ,nullptr },  // Inst #644 = GE_S_I32
  { 645,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #645 = GE_S_I32_S
  { 646,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo109, -1 ,nullptr },  // Inst #646 = GE_S_I64
  { 647,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #647 = GE_S_I64_S
  { 648,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #648 = GE_S_v16i8
  { 649,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #649 = GE_S_v16i8_S
  { 650,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #650 = GE_S_v4i32
  { 651,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #651 = GE_S_v4i32_S
  { 652,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #652 = GE_S_v8i16
  { 653,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #653 = GE_S_v8i16_S
  { 654,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo36, -1 ,nullptr },  // Inst #654 = GE_U_I32
  { 655,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #655 = GE_U_I32_S
  { 656,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo109, -1 ,nullptr },  // Inst #656 = GE_U_I64
  { 657,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #657 = GE_U_I64_S
  { 658,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #658 = GE_U_v16i8
  { 659,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #659 = GE_U_v16i8_S
  { 660,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #660 = GE_U_v4i32
  { 661,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #661 = GE_U_v4i32_S
  { 662,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #662 = GE_U_v8i16
  { 663,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #663 = GE_U_v8i16_S
  { 664,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #664 = GE_v2f64
  { 665,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #665 = GE_v2f64_S
  { 666,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #666 = GE_v4f32
  { 667,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #667 = GE_v4f32_S
  { 668,	2,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo125, -1 ,nullptr },  // Inst #668 = GLOBAL_GET_EXCEPT_REF
  { 669,	1,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo126, -1 ,nullptr },  // Inst #669 = GLOBAL_GET_EXCEPT_REF_S
  { 670,	2,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo127, -1 ,nullptr },  // Inst #670 = GLOBAL_GET_F32
  { 671,	1,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo126, -1 ,nullptr },  // Inst #671 = GLOBAL_GET_F32_S
  { 672,	2,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo128, -1 ,nullptr },  // Inst #672 = GLOBAL_GET_F64
  { 673,	1,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo126, -1 ,nullptr },  // Inst #673 = GLOBAL_GET_F64_S
  { 674,	2,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo129, -1 ,nullptr },  // Inst #674 = GLOBAL_GET_I32
  { 675,	1,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo126, -1 ,nullptr },  // Inst #675 = GLOBAL_GET_I32_S
  { 676,	2,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo130, -1 ,nullptr },  // Inst #676 = GLOBAL_GET_I64
  { 677,	1,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo126, -1 ,nullptr },  // Inst #677 = GLOBAL_GET_I64_S
  { 678,	2,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo131, -1 ,nullptr },  // Inst #678 = GLOBAL_GET_V128
  { 679,	1,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo126, -1 ,nullptr },  // Inst #679 = GLOBAL_GET_V128_S
  { 680,	2,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo132, -1 ,nullptr },  // Inst #680 = GLOBAL_SET_EXCEPT_REF
  { 681,	1,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo126, -1 ,nullptr },  // Inst #681 = GLOBAL_SET_EXCEPT_REF_S
  { 682,	2,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo133, -1 ,nullptr },  // Inst #682 = GLOBAL_SET_F32
  { 683,	1,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo126, -1 ,nullptr },  // Inst #683 = GLOBAL_SET_F32_S
  { 684,	2,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo134, -1 ,nullptr },  // Inst #684 = GLOBAL_SET_F64
  { 685,	1,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo126, -1 ,nullptr },  // Inst #685 = GLOBAL_SET_F64_S
  { 686,	2,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo135, -1 ,nullptr },  // Inst #686 = GLOBAL_SET_I32
  { 687,	1,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo126, -1 ,nullptr },  // Inst #687 = GLOBAL_SET_I32_S
  { 688,	2,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo136, -1 ,nullptr },  // Inst #688 = GLOBAL_SET_I64
  { 689,	1,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo126, -1 ,nullptr },  // Inst #689 = GLOBAL_SET_I64_S
  { 690,	2,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo137, -1 ,nullptr },  // Inst #690 = GLOBAL_SET_V128
  { 691,	1,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo126, -1 ,nullptr },  // Inst #691 = GLOBAL_SET_V128_S
  { 692,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo107, -1 ,nullptr },  // Inst #692 = GT_F32
  { 693,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #693 = GT_F32_S
  { 694,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo108, -1 ,nullptr },  // Inst #694 = GT_F64
  { 695,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #695 = GT_F64_S
  { 696,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo36, -1 ,nullptr },  // Inst #696 = GT_S_I32
  { 697,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #697 = GT_S_I32_S
  { 698,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo109, -1 ,nullptr },  // Inst #698 = GT_S_I64
  { 699,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #699 = GT_S_I64_S
  { 700,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #700 = GT_S_v16i8
  { 701,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #701 = GT_S_v16i8_S
  { 702,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #702 = GT_S_v4i32
  { 703,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #703 = GT_S_v4i32_S
  { 704,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #704 = GT_S_v8i16
  { 705,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #705 = GT_S_v8i16_S
  { 706,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo36, -1 ,nullptr },  // Inst #706 = GT_U_I32
  { 707,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #707 = GT_U_I32_S
  { 708,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo109, -1 ,nullptr },  // Inst #708 = GT_U_I64
  { 709,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #709 = GT_U_I64_S
  { 710,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #710 = GT_U_v16i8
  { 711,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #711 = GT_U_v16i8_S
  { 712,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #712 = GT_U_v4i32
  { 713,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #713 = GT_U_v4i32_S
  { 714,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #714 = GT_U_v8i16
  { 715,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #715 = GT_U_v8i16_S
  { 716,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #716 = GT_v2f64
  { 717,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #717 = GT_v2f64_S
  { 718,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #718 = GT_v4f32
  { 719,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #719 = GT_v4f32_S
  { 720,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo79, -1 ,nullptr },  // Inst #720 = I32_EXTEND16_S_I32
  { 721,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #721 = I32_EXTEND16_S_I32_S
  { 722,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo79, -1 ,nullptr },  // Inst #722 = I32_EXTEND8_S_I32
  { 723,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #723 = I32_EXTEND8_S_I32_S
  { 724,	2,	1,	0,	0,	0|(1ULL<<MCID::Bitcast)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo121, -1 ,nullptr },  // Inst #724 = I32_REINTERPRET_F32
  { 725,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #725 = I32_REINTERPRET_F32_S
  { 726,	2,	1,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo121, -1 ,nullptr },  // Inst #726 = I32_TRUNC_S_F32
  { 727,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #727 = I32_TRUNC_S_F32_S
  { 728,	2,	1,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo122, -1 ,nullptr },  // Inst #728 = I32_TRUNC_S_F64
  { 729,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #729 = I32_TRUNC_S_F64_S
  { 730,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo121, -1 ,nullptr },  // Inst #730 = I32_TRUNC_S_SAT_F32
  { 731,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #731 = I32_TRUNC_S_SAT_F32_S
  { 732,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo122, -1 ,nullptr },  // Inst #732 = I32_TRUNC_S_SAT_F64
  { 733,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #733 = I32_TRUNC_S_SAT_F64_S
  { 734,	2,	1,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo121, -1 ,nullptr },  // Inst #734 = I32_TRUNC_U_F32
  { 735,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #735 = I32_TRUNC_U_F32_S
  { 736,	2,	1,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo122, -1 ,nullptr },  // Inst #736 = I32_TRUNC_U_F64
  { 737,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #737 = I32_TRUNC_U_F64_S
  { 738,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo121, -1 ,nullptr },  // Inst #738 = I32_TRUNC_U_SAT_F32
  { 739,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #739 = I32_TRUNC_U_SAT_F32_S
  { 740,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo122, -1 ,nullptr },  // Inst #740 = I32_TRUNC_U_SAT_F64
  { 741,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #741 = I32_TRUNC_U_SAT_F64_S
  { 742,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo106, -1 ,nullptr },  // Inst #742 = I32_WRAP_I64
  { 743,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #743 = I32_WRAP_I64_S
  { 744,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo80, -1 ,nullptr },  // Inst #744 = I64_EXTEND16_S_I64
  { 745,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #745 = I64_EXTEND16_S_I64_S
  { 746,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo80, -1 ,nullptr },  // Inst #746 = I64_EXTEND32_S_I64
  { 747,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #747 = I64_EXTEND32_S_I64_S
  { 748,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo80, -1 ,nullptr },  // Inst #748 = I64_EXTEND8_S_I64
  { 749,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #749 = I64_EXTEND8_S_I64_S
  { 750,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo138, -1 ,nullptr },  // Inst #750 = I64_EXTEND_S_I32
  { 751,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #751 = I64_EXTEND_S_I32_S
  { 752,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo138, -1 ,nullptr },  // Inst #752 = I64_EXTEND_U_I32
  { 753,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #753 = I64_EXTEND_U_I32_S
  { 754,	2,	1,	0,	0,	0|(1ULL<<MCID::Bitcast)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo124, -1 ,nullptr },  // Inst #754 = I64_REINTERPRET_F64
  { 755,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #755 = I64_REINTERPRET_F64_S
  { 756,	2,	1,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo123, -1 ,nullptr },  // Inst #756 = I64_TRUNC_S_F32
  { 757,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #757 = I64_TRUNC_S_F32_S
  { 758,	2,	1,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo124, -1 ,nullptr },  // Inst #758 = I64_TRUNC_S_F64
  { 759,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #759 = I64_TRUNC_S_F64_S
  { 760,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo123, -1 ,nullptr },  // Inst #760 = I64_TRUNC_S_SAT_F32
  { 761,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #761 = I64_TRUNC_S_SAT_F32_S
  { 762,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo124, -1 ,nullptr },  // Inst #762 = I64_TRUNC_S_SAT_F64
  { 763,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #763 = I64_TRUNC_S_SAT_F64_S
  { 764,	2,	1,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo123, -1 ,nullptr },  // Inst #764 = I64_TRUNC_U_F32
  { 765,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #765 = I64_TRUNC_U_F32_S
  { 766,	2,	1,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo124, -1 ,nullptr },  // Inst #766 = I64_TRUNC_U_F64
  { 767,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #767 = I64_TRUNC_U_F64_S
  { 768,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo123, -1 ,nullptr },  // Inst #768 = I64_TRUNC_U_SAT_F32
  { 769,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #769 = I64_TRUNC_U_SAT_F32_S
  { 770,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo124, -1 ,nullptr },  // Inst #770 = I64_TRUNC_U_SAT_F64
  { 771,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #771 = I64_TRUNC_U_SAT_F64_S
  { 772,	2,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList3, ImplicitList3, OperandInfo139, -1 ,nullptr },  // Inst #772 = IF
  { 773,	1,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList3, ImplicitList3, OperandInfo58, -1 ,nullptr },  // Inst #773 = IF_S
  { 774,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo107, -1 ,nullptr },  // Inst #774 = LE_F32
  { 775,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #775 = LE_F32_S
  { 776,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo108, -1 ,nullptr },  // Inst #776 = LE_F64
  { 777,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #777 = LE_F64_S
  { 778,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo36, -1 ,nullptr },  // Inst #778 = LE_S_I32
  { 779,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #779 = LE_S_I32_S
  { 780,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo109, -1 ,nullptr },  // Inst #780 = LE_S_I64
  { 781,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #781 = LE_S_I64_S
  { 782,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #782 = LE_S_v16i8
  { 783,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #783 = LE_S_v16i8_S
  { 784,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #784 = LE_S_v4i32
  { 785,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #785 = LE_S_v4i32_S
  { 786,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #786 = LE_S_v8i16
  { 787,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #787 = LE_S_v8i16_S
  { 788,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo36, -1 ,nullptr },  // Inst #788 = LE_U_I32
  { 789,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #789 = LE_U_I32_S
  { 790,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo109, -1 ,nullptr },  // Inst #790 = LE_U_I64
  { 791,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #791 = LE_U_I64_S
  { 792,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #792 = LE_U_v16i8
  { 793,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #793 = LE_U_v16i8_S
  { 794,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #794 = LE_U_v4i32
  { 795,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #795 = LE_U_v4i32_S
  { 796,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #796 = LE_U_v8i16
  { 797,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #797 = LE_U_v8i16_S
  { 798,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #798 = LE_v2f64
  { 799,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #799 = LE_v2f64_S
  { 800,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #800 = LE_v4f32
  { 801,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #801 = LE_v4f32_S
  { 802,	4,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo46, -1 ,nullptr },  // Inst #802 = LOAD16_S_I32
  { 803,	2,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #803 = LOAD16_S_I32_S
  { 804,	4,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo48, -1 ,nullptr },  // Inst #804 = LOAD16_S_I64
  { 805,	2,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #805 = LOAD16_S_I64_S
  { 806,	4,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo46, -1 ,nullptr },  // Inst #806 = LOAD16_U_I32
  { 807,	2,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #807 = LOAD16_U_I32_S
  { 808,	4,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo48, -1 ,nullptr },  // Inst #808 = LOAD16_U_I64
  { 809,	2,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #809 = LOAD16_U_I64_S
  { 810,	4,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo48, -1 ,nullptr },  // Inst #810 = LOAD32_S_I64
  { 811,	2,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #811 = LOAD32_S_I64_S
  { 812,	4,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo48, -1 ,nullptr },  // Inst #812 = LOAD32_U_I64
  { 813,	2,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #813 = LOAD32_U_I64_S
  { 814,	4,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo46, -1 ,nullptr },  // Inst #814 = LOAD8_S_I32
  { 815,	2,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #815 = LOAD8_S_I32_S
  { 816,	4,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo48, -1 ,nullptr },  // Inst #816 = LOAD8_S_I64
  { 817,	2,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #817 = LOAD8_S_I64_S
  { 818,	4,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo46, -1 ,nullptr },  // Inst #818 = LOAD8_U_I32
  { 819,	2,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #819 = LOAD8_U_I32_S
  { 820,	4,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo48, -1 ,nullptr },  // Inst #820 = LOAD8_U_I64
  { 821,	2,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #821 = LOAD8_U_I64_S
  { 822,	4,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo140, -1 ,nullptr },  // Inst #822 = LOAD_F32
  { 823,	2,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #823 = LOAD_F32_S
  { 824,	4,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo141, -1 ,nullptr },  // Inst #824 = LOAD_F64
  { 825,	2,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #825 = LOAD_F64_S
  { 826,	4,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo46, -1 ,nullptr },  // Inst #826 = LOAD_I32
  { 827,	2,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #827 = LOAD_I32_S
  { 828,	4,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo48, -1 ,nullptr },  // Inst #828 = LOAD_I64
  { 829,	2,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #829 = LOAD_I64_S
  { 830,	4,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo142, -1 ,nullptr },  // Inst #830 = LOAD_v16i8
  { 831,	2,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #831 = LOAD_v16i8_S
  { 832,	4,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo142, -1 ,nullptr },  // Inst #832 = LOAD_v2f64
  { 833,	2,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #833 = LOAD_v2f64_S
  { 834,	4,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo142, -1 ,nullptr },  // Inst #834 = LOAD_v2i64
  { 835,	2,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #835 = LOAD_v2i64_S
  { 836,	4,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo142, -1 ,nullptr },  // Inst #836 = LOAD_v4f32
  { 837,	2,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #837 = LOAD_v4f32_S
  { 838,	4,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo142, -1 ,nullptr },  // Inst #838 = LOAD_v4i32
  { 839,	2,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #839 = LOAD_v4i32_S
  { 840,	4,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo142, -1 ,nullptr },  // Inst #840 = LOAD_v8i16
  { 841,	2,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #841 = LOAD_v8i16_S
  { 842,	2,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo143, -1 ,nullptr },  // Inst #842 = LOCAL_GET_EXCEPT_REF
  { 843,	1,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo144, -1 ,nullptr },  // Inst #843 = LOCAL_GET_EXCEPT_REF_S
  { 844,	2,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo145, -1 ,nullptr },  // Inst #844 = LOCAL_GET_F32
  { 845,	1,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo144, -1 ,nullptr },  // Inst #845 = LOCAL_GET_F32_S
  { 846,	2,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo146, -1 ,nullptr },  // Inst #846 = LOCAL_GET_F64
  { 847,	1,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo144, -1 ,nullptr },  // Inst #847 = LOCAL_GET_F64_S
  { 848,	2,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo147, -1 ,nullptr },  // Inst #848 = LOCAL_GET_I32
  { 849,	1,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo144, -1 ,nullptr },  // Inst #849 = LOCAL_GET_I32_S
  { 850,	2,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo148, -1 ,nullptr },  // Inst #850 = LOCAL_GET_I64
  { 851,	1,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo144, -1 ,nullptr },  // Inst #851 = LOCAL_GET_I64_S
  { 852,	2,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo149, -1 ,nullptr },  // Inst #852 = LOCAL_GET_V128
  { 853,	1,	0,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo144, -1 ,nullptr },  // Inst #853 = LOCAL_GET_V128_S
  { 854,	2,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo150, -1 ,nullptr },  // Inst #854 = LOCAL_SET_EXCEPT_REF
  { 855,	1,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo144, -1 ,nullptr },  // Inst #855 = LOCAL_SET_EXCEPT_REF_S
  { 856,	2,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo151, -1 ,nullptr },  // Inst #856 = LOCAL_SET_F32
  { 857,	1,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo144, -1 ,nullptr },  // Inst #857 = LOCAL_SET_F32_S
  { 858,	2,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo152, -1 ,nullptr },  // Inst #858 = LOCAL_SET_F64
  { 859,	1,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo144, -1 ,nullptr },  // Inst #859 = LOCAL_SET_F64_S
  { 860,	2,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo153, -1 ,nullptr },  // Inst #860 = LOCAL_SET_I32
  { 861,	1,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo144, -1 ,nullptr },  // Inst #861 = LOCAL_SET_I32_S
  { 862,	2,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo154, -1 ,nullptr },  // Inst #862 = LOCAL_SET_I64
  { 863,	1,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo144, -1 ,nullptr },  // Inst #863 = LOCAL_SET_I64_S
  { 864,	2,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo155, -1 ,nullptr },  // Inst #864 = LOCAL_SET_V128
  { 865,	1,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo144, -1 ,nullptr },  // Inst #865 = LOCAL_SET_V128_S
  { 866,	3,	1,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo156, -1 ,nullptr },  // Inst #866 = LOCAL_TEE_EXCEPT_REF
  { 867,	1,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo144, -1 ,nullptr },  // Inst #867 = LOCAL_TEE_EXCEPT_REF_S
  { 868,	3,	1,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo157, -1 ,nullptr },  // Inst #868 = LOCAL_TEE_F32
  { 869,	1,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo144, -1 ,nullptr },  // Inst #869 = LOCAL_TEE_F32_S
  { 870,	3,	1,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo158, -1 ,nullptr },  // Inst #870 = LOCAL_TEE_F64
  { 871,	1,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo144, -1 ,nullptr },  // Inst #871 = LOCAL_TEE_F64_S
  { 872,	3,	1,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo159, -1 ,nullptr },  // Inst #872 = LOCAL_TEE_I32
  { 873,	1,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo144, -1 ,nullptr },  // Inst #873 = LOCAL_TEE_I32_S
  { 874,	3,	1,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo160, -1 ,nullptr },  // Inst #874 = LOCAL_TEE_I64
  { 875,	1,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo144, -1 ,nullptr },  // Inst #875 = LOCAL_TEE_I64_S
  { 876,	3,	1,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo161, -1 ,nullptr },  // Inst #876 = LOCAL_TEE_V128
  { 877,	1,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo144, -1 ,nullptr },  // Inst #877 = LOCAL_TEE_V128_S
  { 878,	1,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList3, ImplicitList3, OperandInfo58, -1 ,nullptr },  // Inst #878 = LOOP
  { 879,	1,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList3, ImplicitList3, OperandInfo58, -1 ,nullptr },  // Inst #879 = LOOP_S
  { 880,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo107, -1 ,nullptr },  // Inst #880 = LT_F32
  { 881,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #881 = LT_F32_S
  { 882,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo108, -1 ,nullptr },  // Inst #882 = LT_F64
  { 883,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #883 = LT_F64_S
  { 884,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo36, -1 ,nullptr },  // Inst #884 = LT_S_I32
  { 885,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #885 = LT_S_I32_S
  { 886,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo109, -1 ,nullptr },  // Inst #886 = LT_S_I64
  { 887,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #887 = LT_S_I64_S
  { 888,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #888 = LT_S_v16i8
  { 889,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #889 = LT_S_v16i8_S
  { 890,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #890 = LT_S_v4i32
  { 891,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #891 = LT_S_v4i32_S
  { 892,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #892 = LT_S_v8i16
  { 893,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #893 = LT_S_v8i16_S
  { 894,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo36, -1 ,nullptr },  // Inst #894 = LT_U_I32
  { 895,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #895 = LT_U_I32_S
  { 896,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo109, -1 ,nullptr },  // Inst #896 = LT_U_I64
  { 897,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #897 = LT_U_I64_S
  { 898,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #898 = LT_U_v16i8
  { 899,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #899 = LT_U_v16i8_S
  { 900,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #900 = LT_U_v4i32
  { 901,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #901 = LT_U_v4i32_S
  { 902,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #902 = LT_U_v8i16
  { 903,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #903 = LT_U_v8i16_S
  { 904,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #904 = LT_v2f64
  { 905,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #905 = LT_v2f64_S
  { 906,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #906 = LT_v4f32
  { 907,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #907 = LT_v4f32_S
  { 908,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo34, -1 ,nullptr },  // Inst #908 = MAX_F32
  { 909,	0,	0,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #909 = MAX_F32_S
  { 910,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo35, -1 ,nullptr },  // Inst #910 = MAX_F64
  { 911,	0,	0,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #911 = MAX_F64_S
  { 912,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #912 = MAX_v2f64
  { 913,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #913 = MAX_v2f64_S
  { 914,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #914 = MAX_v4f32
  { 915,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #915 = MAX_v4f32_S
  { 916,	3,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo162, -1 ,nullptr },  // Inst #916 = MEMORY_GROW_I32
  { 917,	1,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo3, -1 ,nullptr },  // Inst #917 = MEMORY_GROW_I32_S
  { 918,	2,	1,	0,	0,	0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo43, -1 ,nullptr },  // Inst #918 = MEMORY_SIZE_I32
  { 919,	1,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo3, -1 ,nullptr },  // Inst #919 = MEMORY_SIZE_I32_S
  { 920,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo34, -1 ,nullptr },  // Inst #920 = MIN_F32
  { 921,	0,	0,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #921 = MIN_F32_S
  { 922,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo35, -1 ,nullptr },  // Inst #922 = MIN_F64
  { 923,	0,	0,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #923 = MIN_F64_S
  { 924,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #924 = MIN_v2f64
  { 925,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #925 = MIN_v2f64_S
  { 926,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #926 = MIN_v4f32
  { 927,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #927 = MIN_v4f32_S
  { 928,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo34, -1 ,nullptr },  // Inst #928 = MUL_F32
  { 929,	0,	0,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #929 = MUL_F32_S
  { 930,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo35, -1 ,nullptr },  // Inst #930 = MUL_F64
  { 931,	0,	0,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #931 = MUL_F64_S
  { 932,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo36, -1 ,nullptr },  // Inst #932 = MUL_I32
  { 933,	0,	0,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #933 = MUL_I32_S
  { 934,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo37, -1 ,nullptr },  // Inst #934 = MUL_I64
  { 935,	0,	0,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #935 = MUL_I64_S
  { 936,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #936 = MUL_v16i8
  { 937,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #937 = MUL_v16i8_S
  { 938,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #938 = MUL_v2f64
  { 939,	0,	0,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #939 = MUL_v2f64_S
  { 940,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #940 = MUL_v4f32
  { 941,	0,	0,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #941 = MUL_v4f32_S
  { 942,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #942 = MUL_v4i32
  { 943,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #943 = MUL_v4i32_S
  { 944,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #944 = MUL_v8i16
  { 945,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #945 = MUL_v8i16_S
  { 946,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo31, -1 ,nullptr },  // Inst #946 = NEAREST_F32
  { 947,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #947 = NEAREST_F32_S
  { 948,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo32, -1 ,nullptr },  // Inst #948 = NEAREST_F64
  { 949,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #949 = NEAREST_F64_S
  { 950,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo31, -1 ,nullptr },  // Inst #950 = NEG_F32
  { 951,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #951 = NEG_F32_S
  { 952,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo32, -1 ,nullptr },  // Inst #952 = NEG_F64
  { 953,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #953 = NEG_F64_S
  { 954,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo33, -1 ,nullptr },  // Inst #954 = NEG_v16i8
  { 955,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #955 = NEG_v16i8_S
  { 956,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo33, -1 ,nullptr },  // Inst #956 = NEG_v2f64
  { 957,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #957 = NEG_v2f64_S
  { 958,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo33, -1 ,nullptr },  // Inst #958 = NEG_v2i64
  { 959,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #959 = NEG_v2i64_S
  { 960,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo33, -1 ,nullptr },  // Inst #960 = NEG_v4f32
  { 961,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #961 = NEG_v4f32_S
  { 962,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo33, -1 ,nullptr },  // Inst #962 = NEG_v4i32
  { 963,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #963 = NEG_v4i32_S
  { 964,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo33, -1 ,nullptr },  // Inst #964 = NEG_v8i16
  { 965,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #965 = NEG_v8i16_S
  { 966,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo107, -1 ,nullptr },  // Inst #966 = NE_F32
  { 967,	0,	0,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #967 = NE_F32_S
  { 968,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo108, -1 ,nullptr },  // Inst #968 = NE_F64
  { 969,	0,	0,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #969 = NE_F64_S
  { 970,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo36, -1 ,nullptr },  // Inst #970 = NE_I32
  { 971,	0,	0,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #971 = NE_I32_S
  { 972,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo109, -1 ,nullptr },  // Inst #972 = NE_I64
  { 973,	0,	0,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #973 = NE_I64_S
  { 974,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #974 = NE_v16i8
  { 975,	0,	0,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #975 = NE_v16i8_S
  { 976,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #976 = NE_v2f64
  { 977,	0,	0,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #977 = NE_v2f64_S
  { 978,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #978 = NE_v4f32
  { 979,	0,	0,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #979 = NE_v4f32_S
  { 980,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #980 = NE_v4i32
  { 981,	0,	0,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #981 = NE_v4i32_S
  { 982,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #982 = NE_v8i16
  { 983,	0,	0,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #983 = NE_v8i16_S
  { 984,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #984 = NOP
  { 985,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #985 = NOP_S
  { 986,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo33, -1 ,nullptr },  // Inst #986 = NOT_v16i8
  { 987,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #987 = NOT_v16i8_S
  { 988,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo33, -1 ,nullptr },  // Inst #988 = NOT_v2i64
  { 989,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #989 = NOT_v2i64_S
  { 990,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo33, -1 ,nullptr },  // Inst #990 = NOT_v4i32
  { 991,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #991 = NOT_v4i32_S
  { 992,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo33, -1 ,nullptr },  // Inst #992 = NOT_v8i16
  { 993,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #993 = NOT_v8i16_S
  { 994,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo36, -1 ,nullptr },  // Inst #994 = OR_I32
  { 995,	0,	0,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #995 = OR_I32_S
  { 996,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo37, -1 ,nullptr },  // Inst #996 = OR_I64
  { 997,	0,	0,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #997 = OR_I64_S
  { 998,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #998 = OR_v16i8
  { 999,	0,	0,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #999 = OR_v16i8_S
  { 1000,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #1000 = OR_v2i64
  { 1001,	0,	0,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1001 = OR_v2i64_S
  { 1002,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #1002 = OR_v4i32
  { 1003,	0,	0,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1003 = OR_v4i32_S
  { 1004,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #1004 = OR_v8i16
  { 1005,	0,	0,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1005 = OR_v8i16_S
  { 1006,	2,	1,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo163, -1 ,nullptr },  // Inst #1006 = PCALL_INDIRECT_EXCEPT_REF
  { 1007,	1,	0,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo61, -1 ,nullptr },  // Inst #1007 = PCALL_INDIRECT_EXCEPT_REF_S
  { 1008,	2,	1,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo115, -1 ,nullptr },  // Inst #1008 = PCALL_INDIRECT_F32
  { 1009,	1,	0,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo61, -1 ,nullptr },  // Inst #1009 = PCALL_INDIRECT_F32_S
  { 1010,	2,	1,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo118, -1 ,nullptr },  // Inst #1010 = PCALL_INDIRECT_F64
  { 1011,	1,	0,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo61, -1 ,nullptr },  // Inst #1011 = PCALL_INDIRECT_F64_S
  { 1012,	2,	1,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo79, -1 ,nullptr },  // Inst #1012 = PCALL_INDIRECT_I32
  { 1013,	1,	0,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo61, -1 ,nullptr },  // Inst #1013 = PCALL_INDIRECT_I32_S
  { 1014,	2,	1,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo138, -1 ,nullptr },  // Inst #1014 = PCALL_INDIRECT_I64
  { 1015,	1,	0,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo61, -1 ,nullptr },  // Inst #1015 = PCALL_INDIRECT_I64_S
  { 1016,	1,	0,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo61, -1 ,nullptr },  // Inst #1016 = PCALL_INDIRECT_VOID
  { 1017,	1,	0,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo61, -1 ,nullptr },  // Inst #1017 = PCALL_INDIRECT_VOID_S
  { 1018,	2,	1,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo164, -1 ,nullptr },  // Inst #1018 = PCALL_INDIRECT_v16i8
  { 1019,	1,	0,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo61, -1 ,nullptr },  // Inst #1019 = PCALL_INDIRECT_v16i8_S
  { 1020,	2,	1,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo164, -1 ,nullptr },  // Inst #1020 = PCALL_INDIRECT_v2f64
  { 1021,	1,	0,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo61, -1 ,nullptr },  // Inst #1021 = PCALL_INDIRECT_v2f64_S
  { 1022,	2,	1,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo164, -1 ,nullptr },  // Inst #1022 = PCALL_INDIRECT_v2i64
  { 1023,	1,	0,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo61, -1 ,nullptr },  // Inst #1023 = PCALL_INDIRECT_v2i64_S
  { 1024,	2,	1,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo164, -1 ,nullptr },  // Inst #1024 = PCALL_INDIRECT_v4f32
  { 1025,	1,	0,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo61, -1 ,nullptr },  // Inst #1025 = PCALL_INDIRECT_v4f32_S
  { 1026,	2,	1,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo164, -1 ,nullptr },  // Inst #1026 = PCALL_INDIRECT_v4i32
  { 1027,	1,	0,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo61, -1 ,nullptr },  // Inst #1027 = PCALL_INDIRECT_v4i32_S
  { 1028,	2,	1,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo164, -1 ,nullptr },  // Inst #1028 = PCALL_INDIRECT_v8i16
  { 1029,	1,	0,	0,	0,	0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList2, ImplicitList1, OperandInfo61, -1 ,nullptr },  // Inst #1029 = PCALL_INDIRECT_v8i16_S
  { 1030,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo79, -1 ,nullptr },  // Inst #1030 = POPCNT_I32
  { 1031,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1031 = POPCNT_I32_S
  { 1032,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo80, -1 ,nullptr },  // Inst #1032 = POPCNT_I64
  { 1033,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1033 = POPCNT_I64_S
  { 1034,	3,	1,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo36, -1 ,nullptr },  // Inst #1034 = REM_S_I32
  { 1035,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1035 = REM_S_I32_S
  { 1036,	3,	1,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo37, -1 ,nullptr },  // Inst #1036 = REM_S_I64
  { 1037,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1037 = REM_S_I64_S
  { 1038,	3,	1,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo36, -1 ,nullptr },  // Inst #1038 = REM_U_I32
  { 1039,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1039 = REM_U_I32_S
  { 1040,	3,	1,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo37, -1 ,nullptr },  // Inst #1040 = REM_U_I64
  { 1041,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1041 = REM_U_I64_S
  { 1042,	4,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo165, -1 ,nullptr },  // Inst #1042 = REPLACE_LANE_v16i8
  { 1043,	1,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo111, -1 ,nullptr },  // Inst #1043 = REPLACE_LANE_v16i8_S
  { 1044,	4,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo166, -1 ,nullptr },  // Inst #1044 = REPLACE_LANE_v2f64
  { 1045,	1,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo111, -1 ,nullptr },  // Inst #1045 = REPLACE_LANE_v2f64_S
  { 1046,	4,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo167, -1 ,nullptr },  // Inst #1046 = REPLACE_LANE_v2i64
  { 1047,	1,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo111, -1 ,nullptr },  // Inst #1047 = REPLACE_LANE_v2i64_S
  { 1048,	4,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo168, -1 ,nullptr },  // Inst #1048 = REPLACE_LANE_v4f32
  { 1049,	1,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo111, -1 ,nullptr },  // Inst #1049 = REPLACE_LANE_v4f32_S
  { 1050,	4,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo165, -1 ,nullptr },  // Inst #1050 = REPLACE_LANE_v4i32
  { 1051,	1,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo111, -1 ,nullptr },  // Inst #1051 = REPLACE_LANE_v4i32_S
  { 1052,	4,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo165, -1 ,nullptr },  // Inst #1052 = REPLACE_LANE_v8i16
  { 1053,	1,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo111, -1 ,nullptr },  // Inst #1053 = REPLACE_LANE_v8i16_S
  { 1054,	1,	0,	0,	0,	0|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo59, -1 ,nullptr },  // Inst #1054 = RETHROW
  { 1055,	1,	0,	0,	0,	0|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo59, -1 ,nullptr },  // Inst #1055 = RETHROW_S
  { 1056,	0,	0,	0,	0,	0|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1056 = RETHROW_TO_CALLER
  { 1057,	0,	0,	0,	0,	0|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1057 = RETHROW_TO_CALLER_S
  { 1058,	1,	0,	0,	0,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo102, -1 ,nullptr },  // Inst #1058 = RETURN_EXCEPT_REF
  { 1059,	0,	0,	0,	0,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1059 = RETURN_EXCEPT_REF_S
  { 1060,	1,	0,	0,	0,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo103, -1 ,nullptr },  // Inst #1060 = RETURN_F32
  { 1061,	0,	0,	0,	0,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1061 = RETURN_F32_S
  { 1062,	1,	0,	0,	0,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo104, -1 ,nullptr },  // Inst #1062 = RETURN_F64
  { 1063,	0,	0,	0,	0,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1063 = RETURN_F64_S
  { 1064,	1,	0,	0,	0,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo61, -1 ,nullptr },  // Inst #1064 = RETURN_I32
  { 1065,	0,	0,	0,	0,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1065 = RETURN_I32_S
  { 1066,	1,	0,	0,	0,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo63, -1 ,nullptr },  // Inst #1066 = RETURN_I64
  { 1067,	0,	0,	0,	0,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1067 = RETURN_I64_S
  { 1068,	0,	0,	0,	0,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1068 = RETURN_VOID
  { 1069,	0,	0,	0,	0,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1069 = RETURN_VOID_S
  { 1070,	1,	0,	0,	0,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo105, -1 ,nullptr },  // Inst #1070 = RETURN_v16i8
  { 1071,	0,	0,	0,	0,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1071 = RETURN_v16i8_S
  { 1072,	1,	0,	0,	0,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo105, -1 ,nullptr },  // Inst #1072 = RETURN_v2f64
  { 1073,	0,	0,	0,	0,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1073 = RETURN_v2f64_S
  { 1074,	1,	0,	0,	0,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo105, -1 ,nullptr },  // Inst #1074 = RETURN_v2i64
  { 1075,	0,	0,	0,	0,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1075 = RETURN_v2i64_S
  { 1076,	1,	0,	0,	0,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo105, -1 ,nullptr },  // Inst #1076 = RETURN_v4f32
  { 1077,	0,	0,	0,	0,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1077 = RETURN_v4f32_S
  { 1078,	1,	0,	0,	0,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo105, -1 ,nullptr },  // Inst #1078 = RETURN_v4i32
  { 1079,	0,	0,	0,	0,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1079 = RETURN_v4i32_S
  { 1080,	1,	0,	0,	0,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo105, -1 ,nullptr },  // Inst #1080 = RETURN_v8i16
  { 1081,	0,	0,	0,	0,	0|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1081 = RETURN_v8i16_S
  { 1082,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo36, -1 ,nullptr },  // Inst #1082 = ROTL_I32
  { 1083,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1083 = ROTL_I32_S
  { 1084,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo37, -1 ,nullptr },  // Inst #1084 = ROTL_I64
  { 1085,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1085 = ROTL_I64_S
  { 1086,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo36, -1 ,nullptr },  // Inst #1086 = ROTR_I32
  { 1087,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1087 = ROTR_I32_S
  { 1088,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo37, -1 ,nullptr },  // Inst #1088 = ROTR_I64
  { 1089,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1089 = ROTR_I64_S
  { 1090,	4,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo169, -1 ,nullptr },  // Inst #1090 = SELECT_EXCEPT_REF
  { 1091,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1091 = SELECT_EXCEPT_REF_S
  { 1092,	4,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo170, -1 ,nullptr },  // Inst #1092 = SELECT_F32
  { 1093,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1093 = SELECT_F32_S
  { 1094,	4,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo171, -1 ,nullptr },  // Inst #1094 = SELECT_F64
  { 1095,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1095 = SELECT_F64_S
  { 1096,	4,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo172, -1 ,nullptr },  // Inst #1096 = SELECT_I32
  { 1097,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1097 = SELECT_I32_S
  { 1098,	4,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo173, -1 ,nullptr },  // Inst #1098 = SELECT_I64
  { 1099,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1099 = SELECT_I64_S
  { 1100,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo36, -1 ,nullptr },  // Inst #1100 = SHL_I32
  { 1101,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1101 = SHL_I32_S
  { 1102,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo37, -1 ,nullptr },  // Inst #1102 = SHL_I64
  { 1103,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1103 = SHL_I64_S
  { 1104,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo174, -1 ,nullptr },  // Inst #1104 = SHL_v16i8
  { 1105,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1105 = SHL_v16i8_S
  { 1106,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo174, -1 ,nullptr },  // Inst #1106 = SHL_v2i64
  { 1107,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1107 = SHL_v2i64_S
  { 1108,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo174, -1 ,nullptr },  // Inst #1108 = SHL_v4i32
  { 1109,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1109 = SHL_v4i32_S
  { 1110,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo174, -1 ,nullptr },  // Inst #1110 = SHL_v8i16
  { 1111,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1111 = SHL_v8i16_S
  { 1112,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo36, -1 ,nullptr },  // Inst #1112 = SHR_S_I32
  { 1113,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1113 = SHR_S_I32_S
  { 1114,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo37, -1 ,nullptr },  // Inst #1114 = SHR_S_I64
  { 1115,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1115 = SHR_S_I64_S
  { 1116,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo174, -1 ,nullptr },  // Inst #1116 = SHR_S_v16i8
  { 1117,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1117 = SHR_S_v16i8_S
  { 1118,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo174, -1 ,nullptr },  // Inst #1118 = SHR_S_v2i64
  { 1119,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1119 = SHR_S_v2i64_S
  { 1120,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo174, -1 ,nullptr },  // Inst #1120 = SHR_S_v4i32
  { 1121,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1121 = SHR_S_v4i32_S
  { 1122,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo174, -1 ,nullptr },  // Inst #1122 = SHR_S_v8i16
  { 1123,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1123 = SHR_S_v8i16_S
  { 1124,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo36, -1 ,nullptr },  // Inst #1124 = SHR_U_I32
  { 1125,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1125 = SHR_U_I32_S
  { 1126,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo37, -1 ,nullptr },  // Inst #1126 = SHR_U_I64
  { 1127,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1127 = SHR_U_I64_S
  { 1128,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo174, -1 ,nullptr },  // Inst #1128 = SHR_U_v16i8
  { 1129,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1129 = SHR_U_v16i8_S
  { 1130,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo174, -1 ,nullptr },  // Inst #1130 = SHR_U_v2i64
  { 1131,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1131 = SHR_U_v2i64_S
  { 1132,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo174, -1 ,nullptr },  // Inst #1132 = SHR_U_v4i32
  { 1133,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1133 = SHR_U_v4i32_S
  { 1134,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo174, -1 ,nullptr },  // Inst #1134 = SHR_U_v8i16
  { 1135,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1135 = SHR_U_v8i16_S
  { 1136,	19,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo175, -1 ,nullptr },  // Inst #1136 = SHUFFLE
  { 1137,	16,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo90, -1 ,nullptr },  // Inst #1137 = SHUFFLE_S
  { 1138,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo164, -1 ,nullptr },  // Inst #1138 = SPLAT_v16i8
  { 1139,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1139 = SPLAT_v16i8_S
  { 1140,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo176, -1 ,nullptr },  // Inst #1140 = SPLAT_v2f64
  { 1141,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1141 = SPLAT_v2f64_S
  { 1142,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo177, -1 ,nullptr },  // Inst #1142 = SPLAT_v2i64
  { 1143,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1143 = SPLAT_v2i64_S
  { 1144,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo178, -1 ,nullptr },  // Inst #1144 = SPLAT_v4f32
  { 1145,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1145 = SPLAT_v4f32_S
  { 1146,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo164, -1 ,nullptr },  // Inst #1146 = SPLAT_v4i32
  { 1147,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1147 = SPLAT_v4i32_S
  { 1148,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo164, -1 ,nullptr },  // Inst #1148 = SPLAT_v8i16
  { 1149,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1149 = SPLAT_v8i16_S
  { 1150,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo31, -1 ,nullptr },  // Inst #1150 = SQRT_F32
  { 1151,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1151 = SQRT_F32_S
  { 1152,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo32, -1 ,nullptr },  // Inst #1152 = SQRT_F64
  { 1153,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1153 = SQRT_F64_S
  { 1154,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo33, -1 ,nullptr },  // Inst #1154 = SQRT_v2f64
  { 1155,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1155 = SQRT_v2f64_S
  { 1156,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo33, -1 ,nullptr },  // Inst #1156 = SQRT_v4f32
  { 1157,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1157 = SQRT_v4f32_S
  { 1158,	4,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo53, -1 ,nullptr },  // Inst #1158 = STORE16_I32
  { 1159,	2,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #1159 = STORE16_I32_S
  { 1160,	4,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo54, -1 ,nullptr },  // Inst #1160 = STORE16_I64
  { 1161,	2,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #1161 = STORE16_I64_S
  { 1162,	4,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo54, -1 ,nullptr },  // Inst #1162 = STORE32_I64
  { 1163,	2,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #1163 = STORE32_I64_S
  { 1164,	4,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo53, -1 ,nullptr },  // Inst #1164 = STORE8_I32
  { 1165,	2,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #1165 = STORE8_I32_S
  { 1166,	4,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo54, -1 ,nullptr },  // Inst #1166 = STORE8_I64
  { 1167,	2,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #1167 = STORE8_I64_S
  { 1168,	4,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo179, -1 ,nullptr },  // Inst #1168 = STORE_F32
  { 1169,	2,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #1169 = STORE_F32_S
  { 1170,	4,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo180, -1 ,nullptr },  // Inst #1170 = STORE_F64
  { 1171,	2,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #1171 = STORE_F64_S
  { 1172,	4,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo53, -1 ,nullptr },  // Inst #1172 = STORE_I32
  { 1173,	2,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #1173 = STORE_I32_S
  { 1174,	4,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo54, -1 ,nullptr },  // Inst #1174 = STORE_I64
  { 1175,	2,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #1175 = STORE_I64_S
  { 1176,	4,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo181, -1 ,nullptr },  // Inst #1176 = STORE_v16i8
  { 1177,	2,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #1177 = STORE_v16i8_S
  { 1178,	4,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo181, -1 ,nullptr },  // Inst #1178 = STORE_v2f64
  { 1179,	2,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #1179 = STORE_v2f64_S
  { 1180,	4,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo181, -1 ,nullptr },  // Inst #1180 = STORE_v2i64
  { 1181,	2,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #1181 = STORE_v2i64_S
  { 1182,	4,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo181, -1 ,nullptr },  // Inst #1182 = STORE_v4f32
  { 1183,	2,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #1183 = STORE_v4f32_S
  { 1184,	4,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo181, -1 ,nullptr },  // Inst #1184 = STORE_v4i32
  { 1185,	2,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #1185 = STORE_v4i32_S
  { 1186,	4,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo181, -1 ,nullptr },  // Inst #1186 = STORE_v8i16
  { 1187,	2,	0,	0,	0,	0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo47, -1 ,nullptr },  // Inst #1187 = STORE_v8i16_S
  { 1188,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo34, -1 ,nullptr },  // Inst #1188 = SUB_F32
  { 1189,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1189 = SUB_F32_S
  { 1190,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo35, -1 ,nullptr },  // Inst #1190 = SUB_F64
  { 1191,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1191 = SUB_F64_S
  { 1192,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo36, -1 ,nullptr },  // Inst #1192 = SUB_I32
  { 1193,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1193 = SUB_I32_S
  { 1194,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo37, -1 ,nullptr },  // Inst #1194 = SUB_I64
  { 1195,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1195 = SUB_I64_S
  { 1196,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #1196 = SUB_SAT_S_v16i8
  { 1197,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1197 = SUB_SAT_S_v16i8_S
  { 1198,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #1198 = SUB_SAT_S_v8i16
  { 1199,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1199 = SUB_SAT_S_v8i16_S
  { 1200,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #1200 = SUB_SAT_U_v16i8
  { 1201,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1201 = SUB_SAT_U_v16i8_S
  { 1202,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #1202 = SUB_SAT_U_v8i16
  { 1203,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1203 = SUB_SAT_U_v8i16_S
  { 1204,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #1204 = SUB_v16i8
  { 1205,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1205 = SUB_v16i8_S
  { 1206,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #1206 = SUB_v2f64
  { 1207,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1207 = SUB_v2f64_S
  { 1208,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #1208 = SUB_v2i64
  { 1209,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1209 = SUB_v2i64_S
  { 1210,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #1210 = SUB_v4f32
  { 1211,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1211 = SUB_v4f32_S
  { 1212,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #1212 = SUB_v4i32
  { 1213,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1213 = SUB_v4i32_S
  { 1214,	3,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #1214 = SUB_v8i16
  { 1215,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1215 = SUB_v8i16_S
  { 1216,	3,	2,	0,	0,	0|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo182, -1 ,nullptr },  // Inst #1216 = TEE_EXCEPT_REF
  { 1217,	0,	0,	0,	0,	0|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1217 = TEE_EXCEPT_REF_S
  { 1218,	3,	2,	0,	0,	0|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo34, -1 ,nullptr },  // Inst #1218 = TEE_F32
  { 1219,	0,	0,	0,	0,	0|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1219 = TEE_F32_S
  { 1220,	3,	2,	0,	0,	0|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo35, -1 ,nullptr },  // Inst #1220 = TEE_F64
  { 1221,	0,	0,	0,	0,	0|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1221 = TEE_F64_S
  { 1222,	3,	2,	0,	0,	0|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo36, -1 ,nullptr },  // Inst #1222 = TEE_I32
  { 1223,	0,	0,	0,	0,	0|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1223 = TEE_I32_S
  { 1224,	3,	2,	0,	0,	0|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo37, -1 ,nullptr },  // Inst #1224 = TEE_I64
  { 1225,	0,	0,	0,	0,	0|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1225 = TEE_I64_S
  { 1226,	3,	2,	0,	0,	0|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #1226 = TEE_V128
  { 1227,	0,	0,	0,	0,	0|(1ULL<<MCID::CheapAsAMove)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1227 = TEE_V128_S
  { 1228,	2,	0,	0,	0,	0|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo183, -1 ,nullptr },  // Inst #1228 = THROW_I32
  { 1229,	1,	0,	0,	0,	0|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo184, -1 ,nullptr },  // Inst #1229 = THROW_I32_S
  { 1230,	2,	0,	0,	0,	0|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo185, -1 ,nullptr },  // Inst #1230 = THROW_I64
  { 1231,	1,	0,	0,	0,	0|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo184, -1 ,nullptr },  // Inst #1231 = THROW_I64_S
  { 1232,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo31, -1 ,nullptr },  // Inst #1232 = TRUNC_F32
  { 1233,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1233 = TRUNC_F32_S
  { 1234,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo32, -1 ,nullptr },  // Inst #1234 = TRUNC_F64
  { 1235,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1235 = TRUNC_F64_S
  { 1236,	1,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList3, ImplicitList3, OperandInfo58, -1 ,nullptr },  // Inst #1236 = TRY
  { 1237,	1,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, ImplicitList3, ImplicitList3, OperandInfo58, -1 ,nullptr },  // Inst #1237 = TRY_S
  { 1238,	0,	0,	0,	0,	0|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1238 = UNREACHABLE
  { 1239,	0,	0,	0,	0,	0|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1239 = UNREACHABLE_S
  { 1240,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo36, -1 ,nullptr },  // Inst #1240 = XOR_I32
  { 1241,	0,	0,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1241 = XOR_I32_S
  { 1242,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo37, -1 ,nullptr },  // Inst #1242 = XOR_I64
  { 1243,	0,	0,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1243 = XOR_I64_S
  { 1244,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #1244 = XOR_v16i8
  { 1245,	0,	0,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1245 = XOR_v16i8_S
  { 1246,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #1246 = XOR_v2i64
  { 1247,	0,	0,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1247 = XOR_v2i64_S
  { 1248,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #1248 = XOR_v4i32
  { 1249,	0,	0,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1249 = XOR_v4i32_S
  { 1250,	3,	1,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo38, -1 ,nullptr },  // Inst #1250 = XOR_v8i16
  { 1251,	0,	0,	0,	0,	0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1251 = XOR_v8i16_S
  { 1252,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo33, -1 ,nullptr },  // Inst #1252 = fp_to_sint_v2i64_v2f64
  { 1253,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1253 = fp_to_sint_v2i64_v2f64_S
  { 1254,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo33, -1 ,nullptr },  // Inst #1254 = fp_to_sint_v4i32_v4f32
  { 1255,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1255 = fp_to_sint_v4i32_v4f32_S
  { 1256,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo33, -1 ,nullptr },  // Inst #1256 = fp_to_uint_v2i64_v2f64
  { 1257,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1257 = fp_to_uint_v2i64_v2f64_S
  { 1258,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo33, -1 ,nullptr },  // Inst #1258 = fp_to_uint_v4i32_v4f32
  { 1259,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1259 = fp_to_uint_v4i32_v4f32_S
  { 1260,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo33, -1 ,nullptr },  // Inst #1260 = sint_to_fp_v2f64_v2i64
  { 1261,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1261 = sint_to_fp_v2f64_v2i64_S
  { 1262,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo33, -1 ,nullptr },  // Inst #1262 = sint_to_fp_v4f32_v4i32
  { 1263,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1263 = sint_to_fp_v4f32_v4i32_S
  { 1264,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo33, -1 ,nullptr },  // Inst #1264 = uint_to_fp_v2f64_v2i64
  { 1265,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1265 = uint_to_fp_v2f64_v2i64_S
  { 1266,	2,	1,	0,	0,	0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, OperandInfo33, -1 ,nullptr },  // Inst #1266 = uint_to_fp_v4f32_v4i32
  { 1267,	0,	0,	0,	0,	0|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList1, nullptr, -1 ,nullptr },  // Inst #1267 = uint_to_fp_v4f32_v4i32_S
};

extern const char WebAssemblyInstrNameData[] = {
  /* 0 */ 'G', '_', 'F', 'L', 'O', 'G', '1', '0', 0,
  /* 9 */ 'F', 'P', '_', 'T', 'O', '_', 'S', 'I', 'N', 'T', '_', 'I', '3', '2', '_', 'F', '3', '2', 0,
  /* 28 */ 'F', 'P', '_', 'T', 'O', '_', 'U', 'I', 'N', 'T', '_', 'I', '3', '2', '_', 'F', '3', '2', 0,
  /* 47 */ 'F', 'P', '_', 'T', 'O', '_', 'S', 'I', 'N', 'T', '_', 'I', '6', '4', '_', 'F', '3', '2', 0,
  /* 66 */ 'F', 'P', '_', 'T', 'O', '_', 'U', 'I', 'N', 'T', '_', 'I', '6', '4', '_', 'F', '3', '2', 0,
  /* 85 */ 'S', 'U', 'B', '_', 'F', '3', '2', 0,
  /* 93 */ 'T', 'R', 'U', 'N', 'C', '_', 'F', '3', '2', 0,
  /* 103 */ 'L', 'O', 'A', 'D', '_', 'F', '3', '2', 0,
  /* 112 */ 'A', 'D', 'D', '_', 'F', '3', '2', 0,
  /* 120 */ 'L', 'O', 'C', 'A', 'L', '_', 'T', 'E', 'E', '_', 'F', '3', '2', 0,
  /* 134 */ 'G', 'E', '_', 'F', '3', '2', 0,
  /* 141 */ 'L', 'E', '_', 'F', '3', '2', 0,
  /* 148 */ 'N', 'E', '_', 'F', '3', '2', 0,
  /* 155 */ 'S', 'T', 'O', 'R', 'E', '_', 'F', '3', '2', 0,
  /* 165 */ 'F', '6', '4', '_', 'P', 'R', 'O', 'M', 'O', 'T', 'E', '_', 'F', '3', '2', 0,
  /* 181 */ 'N', 'E', 'G', '_', 'F', '3', '2', 0,
  /* 189 */ 'C', 'E', 'I', 'L', '_', 'F', '3', '2', 0,
  /* 198 */ 'C', 'A', 'L', 'L', '_', 'F', '3', '2', 0,
  /* 207 */ 'M', 'U', 'L', '_', 'F', '3', '2', 0,
  /* 215 */ 'C', 'O', 'P', 'Y', 'S', 'I', 'G', 'N', '_', 'F', '3', '2', 0,
  /* 228 */ 'M', 'I', 'N', '_', 'F', '3', '2', 0,
  /* 236 */ 'F', 'A', 'L', 'L', 'T', 'H', 'R', 'O', 'U', 'G', 'H', '_', 'R', 'E', 'T', 'U', 'R', 'N', '_', 'F', '3', '2', 0,
  /* 259 */ 'D', 'R', 'O', 'P', '_', 'F', '3', '2', 0,
  /* 268 */ 'E', 'Q', '_', 'F', '3', '2', 0,
  /* 275 */ 'F', 'L', 'O', 'O', 'R', '_', 'F', '3', '2', 0,
  /* 285 */ 'A', 'B', 'S', '_', 'F', '3', '2', 0,
  /* 293 */ 'I', '3', '2', '_', 'T', 'R', 'U', 'N', 'C', '_', 'S', '_', 'F', '3', '2', 0,
  /* 309 */ 'I', '6', '4', '_', 'T', 'R', 'U', 'N', 'C', '_', 'S', '_', 'F', '3', '2', 0,
  /* 325 */ 'I', '3', '2', '_', 'T', 'R', 'U', 'N', 'C', '_', 'S', '_', 'S', 'A', 'T', '_', 'F', '3', '2', 0,
  /* 345 */ 'I', '6', '4', '_', 'T', 'R', 'U', 'N', 'C', '_', 'S', '_', 'S', 'A', 'T', '_', 'F', '3', '2', 0,
  /* 365 */ 'I', '3', '2', '_', 'T', 'R', 'U', 'N', 'C', '_', 'U', '_', 'S', 'A', 'T', '_', 'F', '3', '2', 0,
  /* 385 */ 'I', '6', '4', '_', 'T', 'R', 'U', 'N', 'C', '_', 'U', '_', 'S', 'A', 'T', '_', 'F', '3', '2', 0,
  /* 405 */ 'S', 'E', 'L', 'E', 'C', 'T', '_', 'F', '3', '2', 0,
  /* 416 */ 'P', 'C', 'A', 'L', 'L', '_', 'I', 'N', 'D', 'I', 'R', 'E', 'C', 'T', '_', 'F', '3', '2', 0,
  /* 435 */ 'G', 'L', 'O', 'B', 'A', 'L', '_', 'G', 'E', 'T', '_', 'F', '3', '2', 0,
  /* 450 */ 'L', 'O', 'C', 'A', 'L', '_', 'G', 'E', 'T', '_', 'F', '3', '2', 0,
  /* 464 */ 'I', '3', '2', '_', 'R', 'E', 'I', 'N', 'T', 'E', 'R', 'P', 'R', 'E', 'T', '_', 'F', '3', '2', 0,
  /* 484 */ 'G', 'L', 'O', 'B', 'A', 'L', '_', 'S', 'E', 'T', '_', 'F', '3', '2', 0,
  /* 499 */ 'L', 'O', 'C', 'A', 'L', '_', 'S', 'E', 'T', '_', 'F', '3', '2', 0,
  /* 513 */ 'G', 'T', '_', 'F', '3', '2', 0,
  /* 520 */ 'L', 'T', '_', 'F', '3', '2', 0,
  /* 527 */ 'S', 'Q', 'R', 'T', '_', 'F', '3', '2', 0,
  /* 536 */ 'N', 'E', 'A', 'R', 'E', 'S', 'T', '_', 'F', '3', '2', 0,
  /* 548 */ 'C', 'O', 'N', 'S', 'T', '_', 'F', '3', '2', 0,
  /* 558 */ 'I', '3', '2', '_', 'T', 'R', 'U', 'N', 'C', '_', 'U', '_', 'F', '3', '2', 0,
  /* 574 */ 'I', '6', '4', '_', 'T', 'R', 'U', 'N', 'C', '_', 'U', '_', 'F', '3', '2', 0,
  /* 590 */ 'D', 'I', 'V', '_', 'F', '3', '2', 0,
  /* 598 */ 'M', 'A', 'X', '_', 'F', '3', '2', 0,
  /* 606 */ 'C', 'O', 'P', 'Y', '_', 'F', '3', '2', 0,
  /* 615 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'S', 'T', 'O', 'R', 'E', '1', '6', '_', 'I', '3', '2', 0,
  /* 634 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'S', 'T', 'O', 'R', 'E', '8', '_', 'I', '3', '2', 0,
  /* 652 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '1', '6', '_', 'U', '_', 'S', 'U', 'B', '_', 'I', '3', '2', 0,
  /* 675 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '8', '_', 'U', '_', 'S', 'U', 'B', '_', 'I', '3', '2', 0,
  /* 697 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '_', 'S', 'U', 'B', '_', 'I', '3', '2', 0,
  /* 716 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'I', '3', '2', 0,
  /* 732 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '1', '6', '_', 'U', '_', 'A', 'D', 'D', '_', 'I', '3', '2', 0,
  /* 755 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '8', '_', 'U', '_', 'A', 'D', 'D', '_', 'I', '3', '2', 0,
  /* 777 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '_', 'A', 'D', 'D', '_', 'I', '3', '2', 0,
  /* 796 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '1', '6', '_', 'U', '_', 'A', 'N', 'D', '_', 'I', '3', '2', 0,
  /* 819 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '8', '_', 'U', '_', 'A', 'N', 'D', '_', 'I', '3', '2', 0,
  /* 841 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '_', 'A', 'N', 'D', '_', 'I', '3', '2', 0,
  /* 860 */ 'L', 'O', 'C', 'A', 'L', '_', 'T', 'E', 'E', '_', 'I', '3', '2', 0,
  /* 874 */ 'B', 'R', '_', 'T', 'A', 'B', 'L', 'E', '_', 'I', '3', '2', 0,
  /* 887 */ 'N', 'E', '_', 'I', '3', '2', 0,
  /* 894 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'S', 'T', 'O', 'R', 'E', '_', 'I', '3', '2', 0,
  /* 911 */ 'M', 'E', 'M', 'O', 'R', 'Y', '_', 'S', 'I', 'Z', 'E', '_', 'I', '3', '2', 0,
  /* 927 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '1', '6', '_', 'U', '_', 'C', 'M', 'P', 'X', 'C', 'H', 'G', '_', 'I', '3', '2', 0,
  /* 954 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '8', '_', 'U', '_', 'C', 'M', 'P', 'X', 'C', 'H', 'G', '_', 'I', '3', '2', 0,
  /* 980 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '_', 'C', 'M', 'P', 'X', 'C', 'H', 'G', '_', 'I', '3', '2', 0,
  /* 1003 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '1', '6', '_', 'U', '_', 'X', 'C', 'H', 'G', '_', 'I', '3', '2', 0,
  /* 1027 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '8', '_', 'U', '_', 'X', 'C', 'H', 'G', '_', 'I', '3', '2', 0,
  /* 1050 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '_', 'X', 'C', 'H', 'G', '_', 'I', '3', '2', 0,
  /* 1070 */ 'C', 'A', 'T', 'C', 'H', '_', 'I', '3', '2', 0,
  /* 1080 */ 'S', 'H', 'L', '_', 'I', '3', '2', 0,
  /* 1088 */ 'C', 'A', 'L', 'L', '_', 'I', '3', '2', 0,
  /* 1097 */ 'R', 'O', 'T', 'L', '_', 'I', '3', '2', 0,
  /* 1106 */ 'M', 'U', 'L', '_', 'I', '3', '2', 0,
  /* 1114 */ 'F', 'A', 'L', 'L', 'T', 'H', 'R', 'O', 'U', 'G', 'H', '_', 'R', 'E', 'T', 'U', 'R', 'N', '_', 'I', '3', '2', 0,
  /* 1137 */ 'D', 'R', 'O', 'P', '_', 'I', '3', '2', 0,
  /* 1146 */ 'E', 'Q', '_', 'I', '3', '2', 0,
  /* 1153 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '1', '6', '_', 'U', '_', 'X', 'O', 'R', '_', 'I', '3', '2', 0,
  /* 1176 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '8', '_', 'U', '_', 'X', 'O', 'R', '_', 'I', '3', '2', 0,
  /* 1198 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '_', 'X', 'O', 'R', '_', 'I', '3', '2', 0,
  /* 1217 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '1', '6', '_', 'U', '_', 'O', 'R', '_', 'I', '3', '2', 0,
  /* 1239 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '8', '_', 'U', '_', 'O', 'R', '_', 'I', '3', '2', 0,
  /* 1260 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '_', 'O', 'R', '_', 'I', '3', '2', 0,
  /* 1278 */ 'R', 'O', 'T', 'R', '_', 'I', '3', '2', 0,
  /* 1287 */ 'L', 'O', 'A', 'D', '1', '6', '_', 'S', '_', 'I', '3', '2', 0,
  /* 1300 */ 'I', '3', '2', '_', 'E', 'X', 'T', 'E', 'N', 'D', '1', '6', '_', 'S', '_', 'I', '3', '2', 0,
  /* 1319 */ 'L', 'O', 'A', 'D', '8', '_', 'S', '_', 'I', '3', '2', 0,
  /* 1331 */ 'I', '3', '2', '_', 'E', 'X', 'T', 'E', 'N', 'D', '8', '_', 'S', '_', 'I', '3', '2', 0,
  /* 1349 */ 'I', '6', '4', '_', 'E', 'X', 'T', 'E', 'N', 'D', '_', 'S', '_', 'I', '3', '2', 0,
  /* 1366 */ 'G', 'E', '_', 'S', '_', 'I', '3', '2', 0,
  /* 1375 */ 'L', 'E', '_', 'S', '_', 'I', '3', '2', 0,
  /* 1384 */ 'R', 'E', 'M', '_', 'S', '_', 'I', '3', '2', 0,
  /* 1394 */ 'S', 'H', 'R', '_', 'S', '_', 'I', '3', '2', 0,
  /* 1404 */ 'G', 'T', '_', 'S', '_', 'I', '3', '2', 0,
  /* 1413 */ 'L', 'T', '_', 'S', '_', 'I', '3', '2', 0,
  /* 1422 */ 'F', '3', '2', '_', 'C', 'O', 'N', 'V', 'E', 'R', 'T', '_', 'S', '_', 'I', '3', '2', 0,
  /* 1440 */ 'F', '6', '4', '_', 'C', 'O', 'N', 'V', 'E', 'R', 'T', '_', 'S', '_', 'I', '3', '2', 0,
  /* 1458 */ 'D', 'I', 'V', '_', 'S', '_', 'I', '3', '2', 0,
  /* 1468 */ 'S', 'E', 'L', 'E', 'C', 'T', '_', 'I', '3', '2', 0,
  /* 1479 */ 'P', 'C', 'A', 'L', 'L', '_', 'I', 'N', 'D', 'I', 'R', 'E', 'C', 'T', '_', 'I', '3', '2', 0,
  /* 1498 */ 'G', 'L', 'O', 'B', 'A', 'L', '_', 'G', 'E', 'T', '_', 'I', '3', '2', 0,
  /* 1513 */ 'L', 'O', 'C', 'A', 'L', '_', 'G', 'E', 'T', '_', 'I', '3', '2', 0,
  /* 1527 */ 'F', '3', '2', '_', 'R', 'E', 'I', 'N', 'T', 'E', 'R', 'P', 'R', 'E', 'T', '_', 'I', '3', '2', 0,
  /* 1547 */ 'G', 'L', 'O', 'B', 'A', 'L', '_', 'S', 'E', 'T', '_', 'I', '3', '2', 0,
  /* 1562 */ 'L', 'O', 'C', 'A', 'L', '_', 'S', 'E', 'T', '_', 'I', '3', '2', 0,
  /* 1576 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'W', 'A', 'I', 'T', '_', 'I', '3', '2', 0,
  /* 1592 */ 'P', 'O', 'P', 'C', 'N', 'T', '_', 'I', '3', '2', 0,
  /* 1603 */ 'C', 'O', 'N', 'S', 'T', '_', 'I', '3', '2', 0,
  /* 1613 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '1', '6', '_', 'U', '_', 'I', '3', '2', 0,
  /* 1633 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '8', '_', 'U', '_', 'I', '3', '2', 0,
  /* 1652 */ 'I', '6', '4', '_', 'E', 'X', 'T', 'E', 'N', 'D', '_', 'U', '_', 'I', '3', '2', 0,
  /* 1669 */ 'G', 'E', '_', 'U', '_', 'I', '3', '2', 0,
  /* 1678 */ 'L', 'E', '_', 'U', '_', 'I', '3', '2', 0,
  /* 1687 */ 'R', 'E', 'M', '_', 'U', '_', 'I', '3', '2', 0,
  /* 1697 */ 'S', 'H', 'R', '_', 'U', '_', 'I', '3', '2', 0,
  /* 1707 */ 'G', 'T', '_', 'U', '_', 'I', '3', '2', 0,
  /* 1716 */ 'L', 'T', '_', 'U', '_', 'I', '3', '2', 0,
  /* 1725 */ 'F', '3', '2', '_', 'C', 'O', 'N', 'V', 'E', 'R', 'T', '_', 'U', '_', 'I', '3', '2', 0,
  /* 1743 */ 'F', '6', '4', '_', 'C', 'O', 'N', 'V', 'E', 'R', 'T', '_', 'U', '_', 'I', '3', '2', 0,
  /* 1761 */ 'D', 'I', 'V', '_', 'U', '_', 'I', '3', '2', 0,
  /* 1771 */ 'M', 'E', 'M', 'O', 'R', 'Y', '_', 'G', 'R', 'O', 'W', '_', 'I', '3', '2', 0,
  /* 1787 */ 'T', 'H', 'R', 'O', 'W', '_', 'I', '3', '2', 0,
  /* 1797 */ 'C', 'O', 'P', 'Y', '_', 'I', '3', '2', 0,
  /* 1806 */ 'C', 'L', 'Z', '_', 'I', '3', '2', 0,
  /* 1814 */ 'E', 'Q', 'Z', '_', 'I', '3', '2', 0,
  /* 1822 */ 'C', 'T', 'Z', '_', 'I', '3', '2', 0,
  /* 1830 */ 'f', 'p', '_', 't', 'o', '_', 's', 'i', 'n', 't', '_', 'v', '4', 'i', '3', '2', '_', 'v', '4', 'f', '3', '2', 0,
  /* 1853 */ 'f', 'p', '_', 't', 'o', '_', 'u', 'i', 'n', 't', '_', 'v', '4', 'i', '3', '2', '_', 'v', '4', 'f', '3', '2', 0,
  /* 1876 */ 'C', 'O', 'N', 'S', 'T', '_', 'V', '1', '2', '8', '_', 'v', '4', 'f', '3', '2', 0,
  /* 1893 */ 'S', 'U', 'B', '_', 'v', '4', 'f', '3', '2', 0,
  /* 1903 */ 'L', 'O', 'A', 'D', '_', 'v', '4', 'f', '3', '2', 0,
  /* 1914 */ 'A', 'D', 'D', '_', 'v', '4', 'f', '3', '2', 0,
  /* 1924 */ 'G', 'E', '_', 'v', '4', 'f', '3', '2', 0,
  /* 1933 */ 'L', 'E', '_', 'v', '4', 'f', '3', '2', 0,
  /* 1942 */ 'R', 'E', 'P', 'L', 'A', 'C', 'E', '_', 'L', 'A', 'N', 'E', '_', 'v', '4', 'f', '3', '2', 0,
  /* 1961 */ 'E', 'X', 'T', 'R', 'A', 'C', 'T', '_', 'L', 'A', 'N', 'E', '_', 'v', '4', 'f', '3', '2', 0,
  /* 1980 */ 'S', 'T', 'O', 'R', 'E', '_', 'v', '4', 'f', '3', '2', 0,
  /* 1992 */ 'N', 'E', 'G', '_', 'v', '4', 'f', '3', '2', 0,
  /* 2002 */ 'C', 'A', 'L', 'L', '_', 'v', '4', 'f', '3', '2', 0,
  /* 2013 */ 'M', 'U', 'L', '_', 'v', '4', 'f', '3', '2', 0,
  /* 2023 */ 'M', 'I', 'N', '_', 'v', '4', 'f', '3', '2', 0,
  /* 2033 */ 'F', 'A', 'L', 'L', 'T', 'H', 'R', 'O', 'U', 'G', 'H', '_', 'R', 'E', 'T', 'U', 'R', 'N', '_', 'v', '4', 'f', '3', '2', 0,
  /* 2058 */ 'E', 'Q', '_', 'v', '4', 'f', '3', '2', 0,
  /* 2067 */ 'A', 'B', 'S', '_', 'v', '4', 'f', '3', '2', 0,
  /* 2077 */ 'S', 'P', 'L', 'A', 'T', '_', 'v', '4', 'f', '3', '2', 0,
  /* 2089 */ 'B', 'I', 'T', 'S', 'E', 'L', 'E', 'C', 'T', '_', 'v', '4', 'f', '3', '2', 0,
  /* 2105 */ 'P', 'C', 'A', 'L', 'L', '_', 'I', 'N', 'D', 'I', 'R', 'E', 'C', 'T', '_', 'v', '4', 'f', '3', '2', 0,
  /* 2126 */ 'G', 'T', '_', 'v', '4', 'f', '3', '2', 0,
  /* 2135 */ 'L', 'T', '_', 'v', '4', 'f', '3', '2', 0,
  /* 2144 */ 'A', 'R', 'G', 'U', 'M', 'E', 'N', 'T', '_', 'v', '4', 'f', '3', '2', 0,
  /* 2159 */ 'S', 'Q', 'R', 'T', '_', 'v', '4', 'f', '3', '2', 0,
  /* 2170 */ 'D', 'I', 'V', '_', 'v', '4', 'f', '3', '2', 0,
  /* 2180 */ 'M', 'A', 'X', '_', 'v', '4', 'f', '3', '2', 0,
  /* 2190 */ 'A', 'R', 'G', 'U', 'M', 'E', 'N', 'T', '_', 'f', '3', '2', 0,
  /* 2203 */ 's', 'i', 'n', 't', '_', 't', 'o', '_', 'f', 'p', '_', 'v', '4', 'f', '3', '2', '_', 'v', '4', 'i', '3', '2', 0,
  /* 2226 */ 'u', 'i', 'n', 't', '_', 't', 'o', '_', 'f', 'p', '_', 'v', '4', 'f', '3', '2', '_', 'v', '4', 'i', '3', '2', 0,
  /* 2249 */ 'C', 'O', 'N', 'S', 'T', '_', 'V', '1', '2', '8', '_', 'v', '4', 'i', '3', '2', 0,
  /* 2266 */ 'S', 'U', 'B', '_', 'v', '4', 'i', '3', '2', 0,
  /* 2276 */ 'L', 'O', 'A', 'D', '_', 'v', '4', 'i', '3', '2', 0,
  /* 2287 */ 'A', 'D', 'D', '_', 'v', '4', 'i', '3', '2', 0,
  /* 2297 */ 'A', 'N', 'D', '_', 'v', '4', 'i', '3', '2', 0,
  /* 2307 */ 'R', 'E', 'P', 'L', 'A', 'C', 'E', '_', 'L', 'A', 'N', 'E', '_', 'v', '4', 'i', '3', '2', 0,
  /* 2326 */ 'E', 'X', 'T', 'R', 'A', 'C', 'T', '_', 'L', 'A', 'N', 'E', '_', 'v', '4', 'i', '3', '2', 0,
  /* 2345 */ 'S', 'T', 'O', 'R', 'E', '_', 'v', '4', 'i', '3', '2', 0,
  /* 2357 */ 'A', 'L', 'L', 'T', 'R', 'U', 'E', '_', 'v', '4', 'i', '3', '2', 0,
  /* 2371 */ 'A', 'N', 'Y', 'T', 'R', 'U', 'E', '_', 'v', '4', 'i', '3', '2', 0,
  /* 2385 */ 'N', 'E', 'G', '_', 'v', '4', 'i', '3', '2', 0,
  /* 2395 */ 'S', 'H', 'L', '_', 'v', '4', 'i', '3', '2', 0,
  /* 2405 */ 'C', 'A', 'L', 'L', '_', 'v', '4', 'i', '3', '2', 0,
  /* 2416 */ 'M', 'U', 'L', '_', 'v', '4', 'i', '3', '2', 0,
  /* 2426 */ 'F', 'A', 'L', 'L', 'T', 'H', 'R', 'O', 'U', 'G', 'H', '_', 'R', 'E', 'T', 'U', 'R', 'N', '_', 'v', '4', 'i', '3', '2', 0,
  /* 2451 */ 'E', 'Q', '_', 'v', '4', 'i', '3', '2', 0,
  /* 2460 */ 'X', 'O', 'R', '_', 'v', '4', 'i', '3', '2', 0,
  /* 2470 */ 'G', 'E', '_', 'S', '_', 'v', '4', 'i', '3', '2', 0,
  /* 2481 */ 'L', 'E', '_', 'S', '_', 'v', '4', 'i', '3', '2', 0,
  /* 2492 */ 'S', 'H', 'R', '_', 'S', '_', 'v', '4', 'i', '3', '2', 0,
  /* 2504 */ 'G', 'T', '_', 'S', '_', 'v', '4', 'i', '3', '2', 0,
  /* 2515 */ 'L', 'T', '_', 'S', '_', 'v', '4', 'i', '3', '2', 0,
  /* 2526 */ 'S', 'P', 'L', 'A', 'T', '_', 'v', '4', 'i', '3', '2', 0,
  /* 2538 */ 'B', 'I', 'T', 'S', 'E', 'L', 'E', 'C', 'T', '_', 'v', '4', 'i', '3', '2', 0,
  /* 2554 */ 'P', 'C', 'A', 'L', 'L', '_', 'I', 'N', 'D', 'I', 'R', 'E', 'C', 'T', '_', 'v', '4', 'i', '3', '2', 0,
  /* 2575 */ 'A', 'R', 'G', 'U', 'M', 'E', 'N', 'T', '_', 'v', '4', 'i', '3', '2', 0,
  /* 2590 */ 'N', 'O', 'T', '_', 'v', '4', 'i', '3', '2', 0,
  /* 2600 */ 'G', 'E', '_', 'U', '_', 'v', '4', 'i', '3', '2', 0,
  /* 2611 */ 'L', 'E', '_', 'U', '_', 'v', '4', 'i', '3', '2', 0,
  /* 2622 */ 'S', 'H', 'R', '_', 'U', '_', 'v', '4', 'i', '3', '2', 0,
  /* 2634 */ 'G', 'T', '_', 'U', '_', 'v', '4', 'i', '3', '2', 0,
  /* 2645 */ 'L', 'T', '_', 'U', '_', 'v', '4', 'i', '3', '2', 0,
  /* 2656 */ 'A', 'R', 'G', 'U', 'M', 'E', 'N', 'T', '_', 'i', '3', '2', 0,
  /* 2669 */ 'G', '_', 'F', 'L', 'O', 'G', '2', 0,
  /* 2677 */ 'G', '_', 'F', 'E', 'X', 'P', '2', 0,
  /* 2685 */ 'F', 'P', '_', 'T', 'O', '_', 'S', 'I', 'N', 'T', '_', 'I', '3', '2', '_', 'F', '6', '4', 0,
  /* 2704 */ 'F', 'P', '_', 'T', 'O', '_', 'U', 'I', 'N', 'T', '_', 'I', '3', '2', '_', 'F', '6', '4', 0,
  /* 2723 */ 'F', 'P', '_', 'T', 'O', '_', 'S', 'I', 'N', 'T', '_', 'I', '6', '4', '_', 'F', '6', '4', 0,
  /* 2742 */ 'F', 'P', '_', 'T', 'O', '_', 'U', 'I', 'N', 'T', '_', 'I', '6', '4', '_', 'F', '6', '4', 0,
  /* 2761 */ 'S', 'U', 'B', '_', 'F', '6', '4', 0,
  /* 2769 */ 'T', 'R', 'U', 'N', 'C', '_', 'F', '6', '4', 0,
  /* 2779 */ 'L', 'O', 'A', 'D', '_', 'F', '6', '4', 0,
  /* 2788 */ 'A', 'D', 'D', '_', 'F', '6', '4', 0,
  /* 2796 */ 'L', 'O', 'C', 'A', 'L', '_', 'T', 'E', 'E', '_', 'F', '6', '4', 0,
  /* 2810 */ 'G', 'E', '_', 'F', '6', '4', 0,
  /* 2817 */ 'L', 'E', '_', 'F', '6', '4', 0,
  /* 2824 */ 'N', 'E', '_', 'F', '6', '4', 0,
  /* 2831 */ 'S', 'T', 'O', 'R', 'E', '_', 'F', '6', '4', 0,
  /* 2841 */ 'F', '3', '2', '_', 'D', 'E', 'M', 'O', 'T', 'E', '_', 'F', '6', '4', 0,
  /* 2856 */ 'N', 'E', 'G', '_', 'F', '6', '4', 0,
  /* 2864 */ 'C', 'E', 'I', 'L', '_', 'F', '6', '4', 0,
  /* 2873 */ 'C', 'A', 'L', 'L', '_', 'F', '6', '4', 0,
  /* 2882 */ 'M', 'U', 'L', '_', 'F', '6', '4', 0,
  /* 2890 */ 'C', 'O', 'P', 'Y', 'S', 'I', 'G', 'N', '_', 'F', '6', '4', 0,
  /* 2903 */ 'M', 'I', 'N', '_', 'F', '6', '4', 0,
  /* 2911 */ 'F', 'A', 'L', 'L', 'T', 'H', 'R', 'O', 'U', 'G', 'H', '_', 'R', 'E', 'T', 'U', 'R', 'N', '_', 'F', '6', '4', 0,
  /* 2934 */ 'D', 'R', 'O', 'P', '_', 'F', '6', '4', 0,
  /* 2943 */ 'E', 'Q', '_', 'F', '6', '4', 0,
  /* 2950 */ 'F', 'L', 'O', 'O', 'R', '_', 'F', '6', '4', 0,
  /* 2960 */ 'A', 'B', 'S', '_', 'F', '6', '4', 0,
  /* 2968 */ 'I', '3', '2', '_', 'T', 'R', 'U', 'N', 'C', '_', 'S', '_', 'F', '6', '4', 0,
  /* 2984 */ 'I', '6', '4', '_', 'T', 'R', 'U', 'N', 'C', '_', 'S', '_', 'F', '6', '4', 0,
  /* 3000 */ 'I', '3', '2', '_', 'T', 'R', 'U', 'N', 'C', '_', 'S', '_', 'S', 'A', 'T', '_', 'F', '6', '4', 0,
  /* 3020 */ 'I', '6', '4', '_', 'T', 'R', 'U', 'N', 'C', '_', 'S', '_', 'S', 'A', 'T', '_', 'F', '6', '4', 0,
  /* 3040 */ 'I', '3', '2', '_', 'T', 'R', 'U', 'N', 'C', '_', 'U', '_', 'S', 'A', 'T', '_', 'F', '6', '4', 0,
  /* 3060 */ 'I', '6', '4', '_', 'T', 'R', 'U', 'N', 'C', '_', 'U', '_', 'S', 'A', 'T', '_', 'F', '6', '4', 0,
  /* 3080 */ 'S', 'E', 'L', 'E', 'C', 'T', '_', 'F', '6', '4', 0,
  /* 3091 */ 'P', 'C', 'A', 'L', 'L', '_', 'I', 'N', 'D', 'I', 'R', 'E', 'C', 'T', '_', 'F', '6', '4', 0,
  /* 3110 */ 'G', 'L', 'O', 'B', 'A', 'L', '_', 'G', 'E', 'T', '_', 'F', '6', '4', 0,
  /* 3125 */ 'L', 'O', 'C', 'A', 'L', '_', 'G', 'E', 'T', '_', 'F', '6', '4', 0,
  /* 3139 */ 'I', '6', '4', '_', 'R', 'E', 'I', 'N', 'T', 'E', 'R', 'P', 'R', 'E', 'T', '_', 'F', '6', '4', 0,
  /* 3159 */ 'G', 'L', 'O', 'B', 'A', 'L', '_', 'S', 'E', 'T', '_', 'F', '6', '4', 0,
  /* 3174 */ 'L', 'O', 'C', 'A', 'L', '_', 'S', 'E', 'T', '_', 'F', '6', '4', 0,
  /* 3188 */ 'G', 'T', '_', 'F', '6', '4', 0,
  /* 3195 */ 'L', 'T', '_', 'F', '6', '4', 0,
  /* 3202 */ 'S', 'Q', 'R', 'T', '_', 'F', '6', '4', 0,
  /* 3211 */ 'N', 'E', 'A', 'R', 'E', 'S', 'T', '_', 'F', '6', '4', 0,
  /* 3223 */ 'C', 'O', 'N', 'S', 'T', '_', 'F', '6', '4', 0,
  /* 3233 */ 'I', '3', '2', '_', 'T', 'R', 'U', 'N', 'C', '_', 'U', '_', 'F', '6', '4', 0,
  /* 3249 */ 'I', '6', '4', '_', 'T', 'R', 'U', 'N', 'C', '_', 'U', '_', 'F', '6', '4', 0,
  /* 3265 */ 'D', 'I', 'V', '_', 'F', '6', '4', 0,
  /* 3273 */ 'M', 'A', 'X', '_', 'F', '6', '4', 0,
  /* 3281 */ 'C', 'O', 'P', 'Y', '_', 'F', '6', '4', 0,
  /* 3290 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'S', 'T', 'O', 'R', 'E', '3', '2', '_', 'I', '6', '4', 0,
  /* 3309 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'S', 'T', 'O', 'R', 'E', '1', '6', '_', 'I', '6', '4', 0,
  /* 3328 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'S', 'T', 'O', 'R', 'E', '8', '_', 'I', '6', '4', 0,
  /* 3346 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '3', '2', '_', 'U', '_', 'S', 'U', 'B', '_', 'I', '6', '4', 0,
  /* 3369 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '1', '6', '_', 'U', '_', 'S', 'U', 'B', '_', 'I', '6', '4', 0,
  /* 3392 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '8', '_', 'U', '_', 'S', 'U', 'B', '_', 'I', '6', '4', 0,
  /* 3414 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '_', 'S', 'U', 'B', '_', 'I', '6', '4', 0,
  /* 3433 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'I', '6', '4', 0,
  /* 3449 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '3', '2', '_', 'U', '_', 'A', 'D', 'D', '_', 'I', '6', '4', 0,
  /* 3472 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '1', '6', '_', 'U', '_', 'A', 'D', 'D', '_', 'I', '6', '4', 0,
  /* 3495 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '8', '_', 'U', '_', 'A', 'D', 'D', '_', 'I', '6', '4', 0,
  /* 3517 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '_', 'A', 'D', 'D', '_', 'I', '6', '4', 0,
  /* 3536 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '3', '2', '_', 'U', '_', 'A', 'N', 'D', '_', 'I', '6', '4', 0,
  /* 3559 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '1', '6', '_', 'U', '_', 'A', 'N', 'D', '_', 'I', '6', '4', 0,
  /* 3582 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '8', '_', 'U', '_', 'A', 'N', 'D', '_', 'I', '6', '4', 0,
  /* 3604 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '_', 'A', 'N', 'D', '_', 'I', '6', '4', 0,
  /* 3623 */ 'L', 'O', 'C', 'A', 'L', '_', 'T', 'E', 'E', '_', 'I', '6', '4', 0,
  /* 3637 */ 'B', 'R', '_', 'T', 'A', 'B', 'L', 'E', '_', 'I', '6', '4', 0,
  /* 3650 */ 'N', 'E', '_', 'I', '6', '4', 0,
  /* 3657 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'S', 'T', 'O', 'R', 'E', '_', 'I', '6', '4', 0,
  /* 3674 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '3', '2', '_', 'U', '_', 'C', 'M', 'P', 'X', 'C', 'H', 'G', '_', 'I', '6', '4', 0,
  /* 3701 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '1', '6', '_', 'U', '_', 'C', 'M', 'P', 'X', 'C', 'H', 'G', '_', 'I', '6', '4', 0,
  /* 3728 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '8', '_', 'U', '_', 'C', 'M', 'P', 'X', 'C', 'H', 'G', '_', 'I', '6', '4', 0,
  /* 3754 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '_', 'C', 'M', 'P', 'X', 'C', 'H', 'G', '_', 'I', '6', '4', 0,
  /* 3777 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '3', '2', '_', 'U', '_', 'X', 'C', 'H', 'G', '_', 'I', '6', '4', 0,
  /* 3801 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '1', '6', '_', 'U', '_', 'X', 'C', 'H', 'G', '_', 'I', '6', '4', 0,
  /* 3825 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '8', '_', 'U', '_', 'X', 'C', 'H', 'G', '_', 'I', '6', '4', 0,
  /* 3848 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '_', 'X', 'C', 'H', 'G', '_', 'I', '6', '4', 0,
  /* 3868 */ 'C', 'A', 'T', 'C', 'H', '_', 'I', '6', '4', 0,
  /* 3878 */ 'S', 'H', 'L', '_', 'I', '6', '4', 0,
  /* 3886 */ 'C', 'A', 'L', 'L', '_', 'I', '6', '4', 0,
  /* 3895 */ 'R', 'O', 'T', 'L', '_', 'I', '6', '4', 0,
  /* 3904 */ 'M', 'U', 'L', '_', 'I', '6', '4', 0,
  /* 3912 */ 'F', 'A', 'L', 'L', 'T', 'H', 'R', 'O', 'U', 'G', 'H', '_', 'R', 'E', 'T', 'U', 'R', 'N', '_', 'I', '6', '4', 0,
  /* 3935 */ 'I', '3', '2', '_', 'W', 'R', 'A', 'P', '_', 'I', '6', '4', 0,
  /* 3948 */ 'D', 'R', 'O', 'P', '_', 'I', '6', '4', 0,
  /* 3957 */ 'E', 'Q', '_', 'I', '6', '4', 0,
  /* 3964 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '3', '2', '_', 'U', '_', 'X', 'O', 'R', '_', 'I', '6', '4', 0,
  /* 3987 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '1', '6', '_', 'U', '_', 'X', 'O', 'R', '_', 'I', '6', '4', 0,
  /* 4010 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '8', '_', 'U', '_', 'X', 'O', 'R', '_', 'I', '6', '4', 0,
  /* 4032 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '_', 'X', 'O', 'R', '_', 'I', '6', '4', 0,
  /* 4051 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '3', '2', '_', 'U', '_', 'O', 'R', '_', 'I', '6', '4', 0,
  /* 4073 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '1', '6', '_', 'U', '_', 'O', 'R', '_', 'I', '6', '4', 0,
  /* 4095 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '8', '_', 'U', '_', 'O', 'R', '_', 'I', '6', '4', 0,
  /* 4116 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '_', 'O', 'R', '_', 'I', '6', '4', 0,
  /* 4134 */ 'R', 'O', 'T', 'R', '_', 'I', '6', '4', 0,
  /* 4143 */ 'L', 'O', 'A', 'D', '3', '2', '_', 'S', '_', 'I', '6', '4', 0,
  /* 4156 */ 'I', '6', '4', '_', 'E', 'X', 'T', 'E', 'N', 'D', '3', '2', '_', 'S', '_', 'I', '6', '4', 0,
  /* 4175 */ 'L', 'O', 'A', 'D', '1', '6', '_', 'S', '_', 'I', '6', '4', 0,
  /* 4188 */ 'I', '6', '4', '_', 'E', 'X', 'T', 'E', 'N', 'D', '1', '6', '_', 'S', '_', 'I', '6', '4', 0,
  /* 4207 */ 'L', 'O', 'A', 'D', '8', '_', 'S', '_', 'I', '6', '4', 0,
  /* 4219 */ 'I', '6', '4', '_', 'E', 'X', 'T', 'E', 'N', 'D', '8', '_', 'S', '_', 'I', '6', '4', 0,
  /* 4237 */ 'G', 'E', '_', 'S', '_', 'I', '6', '4', 0,
  /* 4246 */ 'L', 'E', '_', 'S', '_', 'I', '6', '4', 0,
  /* 4255 */ 'R', 'E', 'M', '_', 'S', '_', 'I', '6', '4', 0,
  /* 4265 */ 'S', 'H', 'R', '_', 'S', '_', 'I', '6', '4', 0,
  /* 4275 */ 'G', 'T', '_', 'S', '_', 'I', '6', '4', 0,
  /* 4284 */ 'L', 'T', '_', 'S', '_', 'I', '6', '4', 0,
  /* 4293 */ 'F', '3', '2', '_', 'C', 'O', 'N', 'V', 'E', 'R', 'T', '_', 'S', '_', 'I', '6', '4', 0,
  /* 4311 */ 'F', '6', '4', '_', 'C', 'O', 'N', 'V', 'E', 'R', 'T', '_', 'S', '_', 'I', '6', '4', 0,
  /* 4329 */ 'D', 'I', 'V', '_', 'S', '_', 'I', '6', '4', 0,
  /* 4339 */ 'S', 'E', 'L', 'E', 'C', 'T', '_', 'I', '6', '4', 0,
  /* 4350 */ 'P', 'C', 'A', 'L', 'L', '_', 'I', 'N', 'D', 'I', 'R', 'E', 'C', 'T', '_', 'I', '6', '4', 0,
  /* 4369 */ 'G', 'L', 'O', 'B', 'A', 'L', '_', 'G', 'E', 'T', '_', 'I', '6', '4', 0,
  /* 4384 */ 'L', 'O', 'C', 'A', 'L', '_', 'G', 'E', 'T', '_', 'I', '6', '4', 0,
  /* 4398 */ 'F', '6', '4', '_', 'R', 'E', 'I', 'N', 'T', 'E', 'R', 'P', 'R', 'E', 'T', '_', 'I', '6', '4', 0,
  /* 4418 */ 'G', 'L', 'O', 'B', 'A', 'L', '_', 'S', 'E', 'T', '_', 'I', '6', '4', 0,
  /* 4433 */ 'L', 'O', 'C', 'A', 'L', '_', 'S', 'E', 'T', '_', 'I', '6', '4', 0,
  /* 4447 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'W', 'A', 'I', 'T', '_', 'I', '6', '4', 0,
  /* 4463 */ 'P', 'O', 'P', 'C', 'N', 'T', '_', 'I', '6', '4', 0,
  /* 4474 */ 'C', 'O', 'N', 'S', 'T', '_', 'I', '6', '4', 0,
  /* 4484 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '3', '2', '_', 'U', '_', 'I', '6', '4', 0,
  /* 4504 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '1', '6', '_', 'U', '_', 'I', '6', '4', 0,
  /* 4524 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '8', '_', 'U', '_', 'I', '6', '4', 0,
  /* 4543 */ 'G', 'E', '_', 'U', '_', 'I', '6', '4', 0,
  /* 4552 */ 'L', 'E', '_', 'U', '_', 'I', '6', '4', 0,
  /* 4561 */ 'R', 'E', 'M', '_', 'U', '_', 'I', '6', '4', 0,
  /* 4571 */ 'S', 'H', 'R', '_', 'U', '_', 'I', '6', '4', 0,
  /* 4581 */ 'G', 'T', '_', 'U', '_', 'I', '6', '4', 0,
  /* 4590 */ 'L', 'T', '_', 'U', '_', 'I', '6', '4', 0,
  /* 4599 */ 'F', '3', '2', '_', 'C', 'O', 'N', 'V', 'E', 'R', 'T', '_', 'U', '_', 'I', '6', '4', 0,
  /* 4617 */ 'F', '6', '4', '_', 'C', 'O', 'N', 'V', 'E', 'R', 'T', '_', 'U', '_', 'I', '6', '4', 0,
  /* 4635 */ 'D', 'I', 'V', '_', 'U', '_', 'I', '6', '4', 0,
  /* 4645 */ 'T', 'H', 'R', 'O', 'W', '_', 'I', '6', '4', 0,
  /* 4655 */ 'C', 'O', 'P', 'Y', '_', 'I', '6', '4', 0,
  /* 4664 */ 'C', 'L', 'Z', '_', 'I', '6', '4', 0,
  /* 4672 */ 'E', 'Q', 'Z', '_', 'I', '6', '4', 0,
  /* 4680 */ 'C', 'T', 'Z', '_', 'I', '6', '4', 0,
  /* 4688 */ 'f', 'p', '_', 't', 'o', '_', 's', 'i', 'n', 't', '_', 'v', '2', 'i', '6', '4', '_', 'v', '2', 'f', '6', '4', 0,
  /* 4711 */ 'f', 'p', '_', 't', 'o', '_', 'u', 'i', 'n', 't', '_', 'v', '2', 'i', '6', '4', '_', 'v', '2', 'f', '6', '4', 0,
  /* 4734 */ 'C', 'O', 'N', 'S', 'T', '_', 'V', '1', '2', '8', '_', 'v', '2', 'f', '6', '4', 0,
  /* 4751 */ 'S', 'U', 'B', '_', 'v', '2', 'f', '6', '4', 0,
  /* 4761 */ 'L', 'O', 'A', 'D', '_', 'v', '2', 'f', '6', '4', 0,
  /* 4772 */ 'A', 'D', 'D', '_', 'v', '2', 'f', '6', '4', 0,
  /* 4782 */ 'G', 'E', '_', 'v', '2', 'f', '6', '4', 0,
  /* 4791 */ 'L', 'E', '_', 'v', '2', 'f', '6', '4', 0,
  /* 4800 */ 'R', 'E', 'P', 'L', 'A', 'C', 'E', '_', 'L', 'A', 'N', 'E', '_', 'v', '2', 'f', '6', '4', 0,
  /* 4819 */ 'E', 'X', 'T', 'R', 'A', 'C', 'T', '_', 'L', 'A', 'N', 'E', '_', 'v', '2', 'f', '6', '4', 0,
  /* 4838 */ 'S', 'T', 'O', 'R', 'E', '_', 'v', '2', 'f', '6', '4', 0,
  /* 4850 */ 'N', 'E', 'G', '_', 'v', '2', 'f', '6', '4', 0,
  /* 4860 */ 'C', 'A', 'L', 'L', '_', 'v', '2', 'f', '6', '4', 0,
  /* 4871 */ 'M', 'U', 'L', '_', 'v', '2', 'f', '6', '4', 0,
  /* 4881 */ 'M', 'I', 'N', '_', 'v', '2', 'f', '6', '4', 0,
  /* 4891 */ 'F', 'A', 'L', 'L', 'T', 'H', 'R', 'O', 'U', 'G', 'H', '_', 'R', 'E', 'T', 'U', 'R', 'N', '_', 'v', '2', 'f', '6', '4', 0,
  /* 4916 */ 'E', 'Q', '_', 'v', '2', 'f', '6', '4', 0,
  /* 4925 */ 'A', 'B', 'S', '_', 'v', '2', 'f', '6', '4', 0,
  /* 4935 */ 'S', 'P', 'L', 'A', 'T', '_', 'v', '2', 'f', '6', '4', 0,
  /* 4947 */ 'B', 'I', 'T', 'S', 'E', 'L', 'E', 'C', 'T', '_', 'v', '2', 'f', '6', '4', 0,
  /* 4963 */ 'P', 'C', 'A', 'L', 'L', '_', 'I', 'N', 'D', 'I', 'R', 'E', 'C', 'T', '_', 'v', '2', 'f', '6', '4', 0,
  /* 4984 */ 'G', 'T', '_', 'v', '2', 'f', '6', '4', 0,
  /* 4993 */ 'L', 'T', '_', 'v', '2', 'f', '6', '4', 0,
  /* 5002 */ 'A', 'R', 'G', 'U', 'M', 'E', 'N', 'T', '_', 'v', '2', 'f', '6', '4', 0,
  /* 5017 */ 'S', 'Q', 'R', 'T', '_', 'v', '2', 'f', '6', '4', 0,
  /* 5028 */ 'D', 'I', 'V', '_', 'v', '2', 'f', '6', '4', 0,
  /* 5038 */ 'M', 'A', 'X', '_', 'v', '2', 'f', '6', '4', 0,
  /* 5048 */ 'A', 'R', 'G', 'U', 'M', 'E', 'N', 'T', '_', 'f', '6', '4', 0,
  /* 5061 */ 's', 'i', 'n', 't', '_', 't', 'o', '_', 'f', 'p', '_', 'v', '2', 'f', '6', '4', '_', 'v', '2', 'i', '6', '4', 0,
  /* 5084 */ 'u', 'i', 'n', 't', '_', 't', 'o', '_', 'f', 'p', '_', 'v', '2', 'f', '6', '4', '_', 'v', '2', 'i', '6', '4', 0,
  /* 5107 */ 'C', 'O', 'N', 'S', 'T', '_', 'V', '1', '2', '8', '_', 'v', '2', 'i', '6', '4', 0,
  /* 5124 */ 'S', 'U', 'B', '_', 'v', '2', 'i', '6', '4', 0,
  /* 5134 */ 'L', 'O', 'A', 'D', '_', 'v', '2', 'i', '6', '4', 0,
  /* 5145 */ 'A', 'D', 'D', '_', 'v', '2', 'i', '6', '4', 0,
  /* 5155 */ 'A', 'N', 'D', '_', 'v', '2', 'i', '6', '4', 0,
  /* 5165 */ 'R', 'E', 'P', 'L', 'A', 'C', 'E', '_', 'L', 'A', 'N', 'E', '_', 'v', '2', 'i', '6', '4', 0,
  /* 5184 */ 'E', 'X', 'T', 'R', 'A', 'C', 'T', '_', 'L', 'A', 'N', 'E', '_', 'v', '2', 'i', '6', '4', 0,
  /* 5203 */ 'S', 'T', 'O', 'R', 'E', '_', 'v', '2', 'i', '6', '4', 0,
  /* 5215 */ 'A', 'L', 'L', 'T', 'R', 'U', 'E', '_', 'v', '2', 'i', '6', '4', 0,
  /* 5229 */ 'A', 'N', 'Y', 'T', 'R', 'U', 'E', '_', 'v', '2', 'i', '6', '4', 0,
  /* 5243 */ 'N', 'E', 'G', '_', 'v', '2', 'i', '6', '4', 0,
  /* 5253 */ 'S', 'H', 'L', '_', 'v', '2', 'i', '6', '4', 0,
  /* 5263 */ 'C', 'A', 'L', 'L', '_', 'v', '2', 'i', '6', '4', 0,
  /* 5274 */ 'F', 'A', 'L', 'L', 'T', 'H', 'R', 'O', 'U', 'G', 'H', '_', 'R', 'E', 'T', 'U', 'R', 'N', '_', 'v', '2', 'i', '6', '4', 0,
  /* 5299 */ 'X', 'O', 'R', '_', 'v', '2', 'i', '6', '4', 0,
  /* 5309 */ 'S', 'H', 'R', '_', 'S', '_', 'v', '2', 'i', '6', '4', 0,
  /* 5321 */ 'S', 'P', 'L', 'A', 'T', '_', 'v', '2', 'i', '6', '4', 0,
  /* 5333 */ 'B', 'I', 'T', 'S', 'E', 'L', 'E', 'C', 'T', '_', 'v', '2', 'i', '6', '4', 0,
  /* 5349 */ 'P', 'C', 'A', 'L', 'L', '_', 'I', 'N', 'D', 'I', 'R', 'E', 'C', 'T', '_', 'v', '2', 'i', '6', '4', 0,
  /* 5370 */ 'A', 'R', 'G', 'U', 'M', 'E', 'N', 'T', '_', 'v', '2', 'i', '6', '4', 0,
  /* 5385 */ 'N', 'O', 'T', '_', 'v', '2', 'i', '6', '4', 0,
  /* 5395 */ 'S', 'H', 'R', '_', 'U', '_', 'v', '2', 'i', '6', '4', 0,
  /* 5407 */ 'A', 'R', 'G', 'U', 'M', 'E', 'N', 'T', '_', 'i', '6', '4', 0,
  /* 5420 */ 'C', 'O', 'N', 'S', 'T', '_', 'V', '1', '2', '8', '_', 'v', '8', 'i', '1', '6', 0,
  /* 5437 */ 'S', 'U', 'B', '_', 'v', '8', 'i', '1', '6', 0,
  /* 5447 */ 'L', 'O', 'A', 'D', '_', 'v', '8', 'i', '1', '6', 0,
  /* 5458 */ 'A', 'D', 'D', '_', 'v', '8', 'i', '1', '6', 0,
  /* 5468 */ 'A', 'N', 'D', '_', 'v', '8', 'i', '1', '6', 0,
  /* 5478 */ 'R', 'E', 'P', 'L', 'A', 'C', 'E', '_', 'L', 'A', 'N', 'E', '_', 'v', '8', 'i', '1', '6', 0,
  /* 5497 */ 'S', 'T', 'O', 'R', 'E', '_', 'v', '8', 'i', '1', '6', 0,
  /* 5509 */ 'A', 'L', 'L', 'T', 'R', 'U', 'E', '_', 'v', '8', 'i', '1', '6', 0,
  /* 5523 */ 'A', 'N', 'Y', 'T', 'R', 'U', 'E', '_', 'v', '8', 'i', '1', '6', 0,
  /* 5537 */ 'N', 'E', 'G', '_', 'v', '8', 'i', '1', '6', 0,
  /* 5547 */ 'S', 'H', 'L', '_', 'v', '8', 'i', '1', '6', 0,
  /* 5557 */ 'C', 'A', 'L', 'L', '_', 'v', '8', 'i', '1', '6', 0,
  /* 5568 */ 'M', 'U', 'L', '_', 'v', '8', 'i', '1', '6', 0,
  /* 5578 */ 'F', 'A', 'L', 'L', 'T', 'H', 'R', 'O', 'U', 'G', 'H', '_', 'R', 'E', 'T', 'U', 'R', 'N', '_', 'v', '8', 'i', '1', '6', 0,
  /* 5603 */ 'E', 'Q', '_', 'v', '8', 'i', '1', '6', 0,
  /* 5612 */ 'X', 'O', 'R', '_', 'v', '8', 'i', '1', '6', 0,
  /* 5622 */ 'G', 'E', '_', 'S', '_', 'v', '8', 'i', '1', '6', 0,
  /* 5633 */ 'L', 'E', '_', 'S', '_', 'v', '8', 'i', '1', '6', 0,
  /* 5644 */ 'S', 'H', 'R', '_', 'S', '_', 'v', '8', 'i', '1', '6', 0,
  /* 5656 */ 'S', 'U', 'B', '_', 'S', 'A', 'T', '_', 'S', '_', 'v', '8', 'i', '1', '6', 0,
  /* 5672 */ 'A', 'D', 'D', '_', 'S', 'A', 'T', '_', 'S', '_', 'v', '8', 'i', '1', '6', 0,
  /* 5688 */ 'G', 'T', '_', 'S', '_', 'v', '8', 'i', '1', '6', 0,
  /* 5699 */ 'L', 'T', '_', 'S', '_', 'v', '8', 'i', '1', '6', 0,
  /* 5710 */ 'S', 'P', 'L', 'A', 'T', '_', 'v', '8', 'i', '1', '6', 0,
  /* 5722 */ 'B', 'I', 'T', 'S', 'E', 'L', 'E', 'C', 'T', '_', 'v', '8', 'i', '1', '6', 0,
  /* 5738 */ 'P', 'C', 'A', 'L', 'L', '_', 'I', 'N', 'D', 'I', 'R', 'E', 'C', 'T', '_', 'v', '8', 'i', '1', '6', 0,
  /* 5759 */ 'A', 'R', 'G', 'U', 'M', 'E', 'N', 'T', '_', 'v', '8', 'i', '1', '6', 0,
  /* 5774 */ 'N', 'O', 'T', '_', 'v', '8', 'i', '1', '6', 0,
  /* 5784 */ 'G', 'E', '_', 'U', '_', 'v', '8', 'i', '1', '6', 0,
  /* 5795 */ 'L', 'E', '_', 'U', '_', 'v', '8', 'i', '1', '6', 0,
  /* 5806 */ 'S', 'H', 'R', '_', 'U', '_', 'v', '8', 'i', '1', '6', 0,
  /* 5818 */ 'S', 'U', 'B', '_', 'S', 'A', 'T', '_', 'U', '_', 'v', '8', 'i', '1', '6', 0,
  /* 5834 */ 'A', 'D', 'D', '_', 'S', 'A', 'T', '_', 'U', '_', 'v', '8', 'i', '1', '6', 0,
  /* 5850 */ 'G', 'T', '_', 'U', '_', 'v', '8', 'i', '1', '6', 0,
  /* 5861 */ 'L', 'T', '_', 'U', '_', 'v', '8', 'i', '1', '6', 0,
  /* 5872 */ 'L', 'O', 'C', 'A', 'L', '_', 'T', 'E', 'E', '_', 'V', '1', '2', '8', 0,
  /* 5887 */ 'D', 'R', 'O', 'P', '_', 'V', '1', '2', '8', 0,
  /* 5897 */ 'G', 'L', 'O', 'B', 'A', 'L', '_', 'G', 'E', 'T', '_', 'V', '1', '2', '8', 0,
  /* 5913 */ 'L', 'O', 'C', 'A', 'L', '_', 'G', 'E', 'T', '_', 'V', '1', '2', '8', 0,
  /* 5928 */ 'G', 'L', 'O', 'B', 'A', 'L', '_', 'S', 'E', 'T', '_', 'V', '1', '2', '8', 0,
  /* 5944 */ 'L', 'O', 'C', 'A', 'L', '_', 'S', 'E', 'T', '_', 'V', '1', '2', '8', 0,
  /* 5959 */ 'C', 'O', 'P', 'Y', '_', 'V', '1', '2', '8', 0,
  /* 5969 */ 'C', 'O', 'N', 'S', 'T', '_', 'V', '1', '2', '8', '_', 'v', '1', '6', 'i', '8', 0,
  /* 5986 */ 'S', 'U', 'B', '_', 'v', '1', '6', 'i', '8', 0,
  /* 5996 */ 'L', 'O', 'A', 'D', '_', 'v', '1', '6', 'i', '8', 0,
  /* 6007 */ 'A', 'D', 'D', '_', 'v', '1', '6', 'i', '8', 0,
  /* 6017 */ 'A', 'N', 'D', '_', 'v', '1', '6', 'i', '8', 0,
  /* 6027 */ 'R', 'E', 'P', 'L', 'A', 'C', 'E', '_', 'L', 'A', 'N', 'E', '_', 'v', '1', '6', 'i', '8', 0,
  /* 6046 */ 'S', 'T', 'O', 'R', 'E', '_', 'v', '1', '6', 'i', '8', 0,
  /* 6058 */ 'A', 'L', 'L', 'T', 'R', 'U', 'E', '_', 'v', '1', '6', 'i', '8', 0,
  /* 6072 */ 'A', 'N', 'Y', 'T', 'R', 'U', 'E', '_', 'v', '1', '6', 'i', '8', 0,
  /* 6086 */ 'N', 'E', 'G', '_', 'v', '1', '6', 'i', '8', 0,
  /* 6096 */ 'S', 'H', 'L', '_', 'v', '1', '6', 'i', '8', 0,
  /* 6106 */ 'C', 'A', 'L', 'L', '_', 'v', '1', '6', 'i', '8', 0,
  /* 6117 */ 'M', 'U', 'L', '_', 'v', '1', '6', 'i', '8', 0,
  /* 6127 */ 'F', 'A', 'L', 'L', 'T', 'H', 'R', 'O', 'U', 'G', 'H', '_', 'R', 'E', 'T', 'U', 'R', 'N', '_', 'v', '1', '6', 'i', '8', 0,
  /* 6152 */ 'E', 'Q', '_', 'v', '1', '6', 'i', '8', 0,
  /* 6161 */ 'X', 'O', 'R', '_', 'v', '1', '6', 'i', '8', 0,
  /* 6171 */ 'G', 'E', '_', 'S', '_', 'v', '1', '6', 'i', '8', 0,
  /* 6182 */ 'L', 'E', '_', 'S', '_', 'v', '1', '6', 'i', '8', 0,
  /* 6193 */ 'S', 'H', 'R', '_', 'S', '_', 'v', '1', '6', 'i', '8', 0,
  /* 6205 */ 'S', 'U', 'B', '_', 'S', 'A', 'T', '_', 'S', '_', 'v', '1', '6', 'i', '8', 0,
  /* 6221 */ 'A', 'D', 'D', '_', 'S', 'A', 'T', '_', 'S', '_', 'v', '1', '6', 'i', '8', 0,
  /* 6237 */ 'G', 'T', '_', 'S', '_', 'v', '1', '6', 'i', '8', 0,
  /* 6248 */ 'L', 'T', '_', 'S', '_', 'v', '1', '6', 'i', '8', 0,
  /* 6259 */ 'S', 'P', 'L', 'A', 'T', '_', 'v', '1', '6', 'i', '8', 0,
  /* 6271 */ 'B', 'I', 'T', 'S', 'E', 'L', 'E', 'C', 'T', '_', 'v', '1', '6', 'i', '8', 0,
  /* 6287 */ 'P', 'C', 'A', 'L', 'L', '_', 'I', 'N', 'D', 'I', 'R', 'E', 'C', 'T', '_', 'v', '1', '6', 'i', '8', 0,
  /* 6308 */ 'A', 'R', 'G', 'U', 'M', 'E', 'N', 'T', '_', 'v', '1', '6', 'i', '8', 0,
  /* 6323 */ 'N', 'O', 'T', '_', 'v', '1', '6', 'i', '8', 0,
  /* 6333 */ 'G', 'E', '_', 'U', '_', 'v', '1', '6', 'i', '8', 0,
  /* 6344 */ 'L', 'E', '_', 'U', '_', 'v', '1', '6', 'i', '8', 0,
  /* 6355 */ 'S', 'H', 'R', '_', 'U', '_', 'v', '1', '6', 'i', '8', 0,
  /* 6367 */ 'S', 'U', 'B', '_', 'S', 'A', 'T', '_', 'U', '_', 'v', '1', '6', 'i', '8', 0,
  /* 6383 */ 'A', 'D', 'D', '_', 'S', 'A', 'T', '_', 'U', '_', 'v', '1', '6', 'i', '8', 0,
  /* 6399 */ 'G', 'T', '_', 'U', '_', 'v', '1', '6', 'i', '8', 0,
  /* 6410 */ 'L', 'T', '_', 'U', '_', 'v', '1', '6', 'i', '8', 0,
  /* 6421 */ 'G', '_', 'F', 'M', 'A', 0,
  /* 6427 */ 'G', '_', 'F', 'S', 'U', 'B', 0,
  /* 6434 */ 'G', '_', 'S', 'U', 'B', 0,
  /* 6440 */ 'G', '_', 'A', 'T', 'O', 'M', 'I', 'C', 'R', 'M', 'W', '_', 'S', 'U', 'B', 0,
  /* 6456 */ 'G', '_', 'I', 'N', 'T', 'R', 'I', 'N', 'S', 'I', 'C', 0,
  /* 6468 */ 'G', '_', 'F', 'P', 'T', 'R', 'U', 'N', 'C', 0,
  /* 6478 */ 'G', '_', 'I', 'N', 'T', 'R', 'I', 'N', 'S', 'I', 'C', '_', 'T', 'R', 'U', 'N', 'C', 0,
  /* 6496 */ 'G', '_', 'T', 'R', 'U', 'N', 'C', 0,
  /* 6504 */ 'G', '_', 'B', 'U', 'I', 'L', 'D', '_', 'V', 'E', 'C', 'T', 'O', 'R', '_', 'T', 'R', 'U', 'N', 'C', 0,
  /* 6525 */ 'G', '_', 'S', 'E', 'X', 'T', 'L', 'O', 'A', 'D', 0,
  /* 6536 */ 'G', '_', 'Z', 'E', 'X', 'T', 'L', 'O', 'A', 'D', 0,
  /* 6547 */ 'G', '_', 'L', 'O', 'A', 'D', 0,
  /* 6554 */ 'G', '_', 'F', 'A', 'D', 'D', 0,
  /* 6561 */ 'G', '_', 'A', 'D', 'D', 0,
  /* 6567 */ 'G', '_', 'A', 'T', 'O', 'M', 'I', 'C', 'R', 'M', 'W', '_', 'A', 'D', 'D', 0,
  /* 6583 */ 'C', 'A', 'L', 'L', '_', 'V', 'O', 'I', 'D', 0,
  /* 6593 */ 'F', 'A', 'L', 'L', 'T', 'H', 'R', 'O', 'U', 'G', 'H', '_', 'R', 'E', 'T', 'U', 'R', 'N', '_', 'V', 'O', 'I', 'D', 0,
  /* 6617 */ 'P', 'C', 'A', 'L', 'L', '_', 'I', 'N', 'D', 'I', 'R', 'E', 'C', 'T', '_', 'V', 'O', 'I', 'D', 0,
  /* 6637 */ 'G', '_', 'A', 'T', 'O', 'M', 'I', 'C', 'R', 'M', 'W', '_', 'N', 'A', 'N', 'D', 0,
  /* 6654 */ 'G', '_', 'A', 'N', 'D', 0,
  /* 6660 */ 'G', '_', 'A', 'T', 'O', 'M', 'I', 'C', 'R', 'M', 'W', '_', 'A', 'N', 'D', 0,
  /* 6676 */ 'L', 'I', 'F', 'E', 'T', 'I', 'M', 'E', '_', 'E', 'N', 'D', 0,
  /* 6689 */ 'G', '_', 'B', 'R', 'C', 'O', 'N', 'D', 0,
  /* 6698 */ 'G', '_', 'I', 'N', 'T', 'R', 'I', 'N', 'S', 'I', 'C', '_', 'R', 'O', 'U', 'N', 'D', 0,
  /* 6716 */ 'L', 'O', 'A', 'D', '_', 'S', 'T', 'A', 'C', 'K', '_', 'G', 'U', 'A', 'R', 'D', 0,
  /* 6733 */ 'G', '_', 'S', 'S', 'U', 'B', 'E', 0,
  /* 6741 */ 'G', '_', 'U', 'S', 'U', 'B', 'E', 0,
  /* 6749 */ 'R', 'E', 'G', '_', 'S', 'E', 'Q', 'U', 'E', 'N', 'C', 'E', 0,
  /* 6762 */ 'G', '_', 'S', 'A', 'D', 'D', 'E', 0,
  /* 6770 */ 'G', '_', 'U', 'A', 'D', 'D', 'E', 0,
  /* 6778 */ 'U', 'N', 'R', 'E', 'A', 'C', 'H', 'A', 'B', 'L', 'E', 0,
  /* 6790 */ 'B', 'U', 'N', 'D', 'L', 'E', 0,
  /* 6797 */ 'S', 'H', 'U', 'F', 'F', 'L', 'E', 0,
  /* 6805 */ 'L', 'O', 'C', 'A', 'L', '_', 'E', 'S', 'C', 'A', 'P', 'E', 0,
  /* 6818 */ 'G', '_', 'S', 'T', 'O', 'R', 'E', 0,
  /* 6826 */ 'E', 'L', 'S', 'E', 0,
  /* 6831 */ 'D', 'B', 'G', '_', 'V', 'A', 'L', 'U', 'E', 0,
  /* 6841 */ 'G', '_', 'G', 'L', 'O', 'B', 'A', 'L', '_', 'V', 'A', 'L', 'U', 'E', 0,
  /* 6856 */ 'G', '_', 'C', 'T', 'L', 'Z', '_', 'Z', 'E', 'R', 'O', '_', 'U', 'N', 'D', 'E', 'F', 0,
  /* 6874 */ 'G', '_', 'C', 'T', 'T', 'Z', '_', 'Z', 'E', 'R', 'O', '_', 'U', 'N', 'D', 'E', 'F', 0,
  /* 6892 */ 'G', '_', 'I', 'M', 'P', 'L', 'I', 'C', 'I', 'T', '_', 'D', 'E', 'F', 0,
  /* 6907 */ 'L', 'O', 'C', 'A', 'L', '_', 'T', 'E', 'E', '_', 'E', 'X', 'C', 'E', 'P', 'T', '_', 'R', 'E', 'F', 0,
  /* 6928 */ 'C', 'A', 'L', 'L', '_', 'E', 'X', 'C', 'E', 'P', 'T', '_', 'R', 'E', 'F', 0,
  /* 6944 */ 'F', 'A', 'L', 'L', 'T', 'H', 'R', 'O', 'U', 'G', 'H', '_', 'R', 'E', 'T', 'U', 'R', 'N', '_', 'E', 'X', 'C', 'E', 'P', 'T', '_', 'R', 'E', 'F', 0,
  /* 6974 */ 'D', 'R', 'O', 'P', '_', 'E', 'X', 'C', 'E', 'P', 'T', '_', 'R', 'E', 'F', 0,
  /* 6990 */ 'S', 'E', 'L', 'E', 'C', 'T', '_', 'E', 'X', 'C', 'E', 'P', 'T', '_', 'R', 'E', 'F', 0,
  /* 7008 */ 'P', 'C', 'A', 'L', 'L', '_', 'I', 'N', 'D', 'I', 'R', 'E', 'C', 'T', '_', 'E', 'X', 'C', 'E', 'P', 'T', '_', 'R', 'E', 'F', 0,
  /* 7034 */ 'G', 'L', 'O', 'B', 'A', 'L', '_', 'G', 'E', 'T', '_', 'E', 'X', 'C', 'E', 'P', 'T', '_', 'R', 'E', 'F', 0,
  /* 7056 */ 'L', 'O', 'C', 'A', 'L', '_', 'G', 'E', 'T', '_', 'E', 'X', 'C', 'E', 'P', 'T', '_', 'R', 'E', 'F', 0,
  /* 7077 */ 'G', 'L', 'O', 'B', 'A', 'L', '_', 'S', 'E', 'T', '_', 'E', 'X', 'C', 'E', 'P', 'T', '_', 'R', 'E', 'F', 0,
  /* 7099 */ 'L', 'O', 'C', 'A', 'L', '_', 'S', 'E', 'T', '_', 'E', 'X', 'C', 'E', 'P', 'T', '_', 'R', 'E', 'F', 0,
  /* 7120 */ 'C', 'O', 'P', 'Y', '_', 'E', 'X', 'C', 'E', 'P', 'T', '_', 'R', 'E', 'F', 0,
  /* 7136 */ 'E', 'N', 'D', '_', 'I', 'F', 0,
  /* 7143 */ 'B', 'R', '_', 'I', 'F', 0,
  /* 7149 */ 'G', '_', 'F', 'N', 'E', 'G', 0,
  /* 7156 */ 'E', 'X', 'T', 'R', 'A', 'C', 'T', '_', 'S', 'U', 'B', 'R', 'E', 'G', 0,
  /* 7171 */ 'I', 'N', 'S', 'E', 'R', 'T', '_', 'S', 'U', 'B', 'R', 'E', 'G', 0,
  /* 7185 */ 'S', 'U', 'B', 'R', 'E', 'G', '_', 'T', 'O', '_', 'R', 'E', 'G', 0,
  /* 7199 */ 'G', '_', 'A', 'T', 'O', 'M', 'I', 'C', '_', 'C', 'M', 'P', 'X', 'C', 'H', 'G', 0,
  /* 7216 */ 'G', '_', 'A', 'T', 'O', 'M', 'I', 'C', 'R', 'M', 'W', '_', 'X', 'C', 'H', 'G', 0,
  /* 7233 */ 'G', '_', 'F', 'L', 'O', 'G', 0,
  /* 7240 */ 'G', '_', 'V', 'A', 'A', 'R', 'G', 0,
  /* 7248 */ 'G', '_', 'S', 'M', 'U', 'L', 'H', 0,
  /* 7256 */ 'G', '_', 'U', 'M', 'U', 'L', 'H', 0,
  /* 7264 */ 'G', '_', 'P', 'H', 'I', 0,
  /* 7270 */ 'G', '_', 'F', 'P', 'T', 'O', 'S', 'I', 0,
  /* 7279 */ 'G', '_', 'F', 'P', 'T', 'O', 'U', 'I', 0,
  /* 7288 */ 'E', 'N', 'D', '_', 'B', 'L', 'O', 'C', 'K', 0,
  /* 7298 */ 'G', '_', 'P', 'T', 'R', '_', 'M', 'A', 'S', 'K', 0,
  /* 7309 */ 'G', 'C', '_', 'L', 'A', 'B', 'E', 'L', 0,
  /* 7318 */ 'D', 'B', 'G', '_', 'L', 'A', 'B', 'E', 'L', 0,
  /* 7328 */ 'E', 'H', '_', 'L', 'A', 'B', 'E', 'L', 0,
  /* 7337 */ 'A', 'N', 'N', 'O', 'T', 'A', 'T', 'I', 'O', 'N', '_', 'L', 'A', 'B', 'E', 'L', 0,
  /* 7354 */ 'I', 'C', 'A', 'L', 'L', '_', 'B', 'R', 'A', 'N', 'C', 'H', '_', 'F', 'U', 'N', 'N', 'E', 'L', 0,
  /* 7374 */ 'G', '_', 'S', 'H', 'L', 0,
  /* 7380 */ 'G', '_', 'F', 'C', 'E', 'I', 'L', 0,
  /* 7388 */ 'P', 'A', 'T', 'C', 'H', 'A', 'B', 'L', 'E', '_', 'T', 'A', 'I', 'L', '_', 'C', 'A', 'L', 'L', 0,
  /* 7408 */ 'P', 'A', 'T', 'C', 'H', 'A', 'B', 'L', 'E', '_', 'T', 'Y', 'P', 'E', 'D', '_', 'E', 'V', 'E', 'N', 'T', '_', 'C', 'A', 'L', 'L', 0,
  /* 7435 */ 'P', 'A', 'T', 'C', 'H', 'A', 'B', 'L', 'E', '_', 'E', 'V', 'E', 'N', 'T', '_', 'C', 'A', 'L', 'L', 0,
  /* 7456 */ 'F', 'E', 'N', 'T', 'R', 'Y', '_', 'C', 'A', 'L', 'L', 0,
  /* 7468 */ 'C', 'A', 'T', 'C', 'H', '_', 'A', 'L', 'L', 0,
  /* 7478 */ 'K', 'I', 'L', 'L', 0,
  /* 7483 */ 'G', '_', 'F', 'M', 'U', 'L', 0,
  /* 7490 */ 'G', '_', 'M', 'U', 'L', 0,
  /* 7496 */ 'G', '_', 'F', 'R', 'E', 'M', 0,
  /* 7503 */ 'G', '_', 'S', 'R', 'E', 'M', 0,
  /* 7510 */ 'G', '_', 'U', 'R', 'E', 'M', 0,
  /* 7517 */ 'I', 'N', 'L', 'I', 'N', 'E', 'A', 'S', 'M', 0,
  /* 7527 */ 'G', '_', 'A', 'T', 'O', 'M', 'I', 'C', 'R', 'M', 'W', '_', 'U', 'M', 'I', 'N', 0,
  /* 7544 */ 'G', '_', 'A', 'T', 'O', 'M', 'I', 'C', 'R', 'M', 'W', '_', 'M', 'I', 'N', 0,
  /* 7560 */ 'E', 'N', 'D', '_', 'F', 'U', 'N', 'C', 'T', 'I', 'O', 'N', 0,
  /* 7573 */ 'C', 'F', 'I', '_', 'I', 'N', 'S', 'T', 'R', 'U', 'C', 'T', 'I', 'O', 'N', 0,
  /* 7589 */ 'A', 'D', 'J', 'C', 'A', 'L', 'L', 'S', 'T', 'A', 'C', 'K', 'D', 'O', 'W', 'N', 0,
  /* 7606 */ 'G', '_', 'S', 'S', 'U', 'B', 'O', 0,
  /* 7614 */ 'G', '_', 'U', 'S', 'U', 'B', 'O', 0,
  /* 7622 */ 'G', '_', 'S', 'A', 'D', 'D', 'O', 0,
  /* 7630 */ 'G', '_', 'U', 'A', 'D', 'D', 'O', 0,
  /* 7638 */ 'G', '_', 'S', 'M', 'U', 'L', 'O', 0,
  /* 7646 */ 'G', '_', 'U', 'M', 'U', 'L', 'O', 0,
  /* 7654 */ 'S', 'T', 'A', 'C', 'K', 'M', 'A', 'P', 0,
  /* 7663 */ 'G', '_', 'B', 'S', 'W', 'A', 'P', 0,
  /* 7671 */ 'G', '_', 'G', 'E', 'P', 0,
  /* 7677 */ 'G', '_', 'S', 'I', 'T', 'O', 'F', 'P', 0,
  /* 7686 */ 'G', '_', 'U', 'I', 'T', 'O', 'F', 'P', 0,
  /* 7695 */ 'G', '_', 'F', 'C', 'M', 'P', 0,
  /* 7702 */ 'G', '_', 'I', 'C', 'M', 'P', 0,
  /* 7709 */ 'N', 'O', 'P', 0,
  /* 7713 */ 'E', 'N', 'D', '_', 'L', 'O', 'O', 'P', 0,
  /* 7722 */ 'G', '_', 'C', 'T', 'P', 'O', 'P', 0,
  /* 7730 */ 'P', 'A', 'T', 'C', 'H', 'A', 'B', 'L', 'E', '_', 'O', 'P', 0,
  /* 7743 */ 'F', 'A', 'U', 'L', 'T', 'I', 'N', 'G', '_', 'O', 'P', 0,
  /* 7755 */ 'A', 'D', 'J', 'C', 'A', 'L', 'L', 'S', 'T', 'A', 'C', 'K', 'U', 'P', 0,
  /* 7770 */ 'G', '_', 'F', 'E', 'X', 'P', 0,
  /* 7777 */ 'G', '_', 'B', 'R', 0,
  /* 7782 */ 'G', '_', 'B', 'L', 'O', 'C', 'K', '_', 'A', 'D', 'D', 'R', 0,
  /* 7795 */ 'R', 'E', 'T', 'H', 'R', 'O', 'W', '_', 'T', 'O', '_', 'C', 'A', 'L', 'L', 'E', 'R', 0,
  /* 7813 */ 'P', 'A', 'T', 'C', 'H', 'A', 'B', 'L', 'E', '_', 'F', 'U', 'N', 'C', 'T', 'I', 'O', 'N', '_', 'E', 'N', 'T', 'E', 'R', 0,
  /* 7838 */ 'G', '_', 'A', 'S', 'H', 'R', 0,
  /* 7845 */ 'G', '_', 'L', 'S', 'H', 'R', 0,
  /* 7852 */ 'G', '_', 'B', 'U', 'I', 'L', 'D', '_', 'V', 'E', 'C', 'T', 'O', 'R', 0,
  /* 7867 */ 'G', '_', 'S', 'H', 'U', 'F', 'F', 'L', 'E', '_', 'V', 'E', 'C', 'T', 'O', 'R', 0,
  /* 7884 */ 'G', '_', 'X', 'O', 'R', 0,
  /* 7890 */ 'G', '_', 'A', 'T', 'O', 'M', 'I', 'C', 'R', 'M', 'W', '_', 'X', 'O', 'R', 0,
  /* 7906 */ 'G', '_', 'O', 'R', 0,
  /* 7911 */ 'G', '_', 'A', 'T', 'O', 'M', 'I', 'C', 'R', 'M', 'W', '_', 'O', 'R', 0,
  /* 7926 */ 'G', '_', 'I', 'N', 'T', 'T', 'O', 'P', 'T', 'R', 0,
  /* 7937 */ 'G', '_', 'F', 'A', 'B', 'S', 0,
  /* 7944 */ 'G', '_', 'U', 'N', 'M', 'E', 'R', 'G', 'E', '_', 'V', 'A', 'L', 'U', 'E', 'S', 0,
  /* 7961 */ 'G', '_', 'M', 'E', 'R', 'G', 'E', '_', 'V', 'A', 'L', 'U', 'E', 'S', 0,
  /* 7976 */ 'G', '_', 'C', 'O', 'N', 'C', 'A', 'T', '_', 'V', 'E', 'C', 'T', 'O', 'R', 'S', 0,
  /* 7993 */ 'C', 'O', 'P', 'Y', '_', 'T', 'O', '_', 'R', 'E', 'G', 'C', 'L', 'A', 'S', 'S', 0,
  /* 8010 */ 'G', '_', 'A', 'T', 'O', 'M', 'I', 'C', '_', 'C', 'M', 'P', 'X', 'C', 'H', 'G', '_', 'W', 'I', 'T', 'H', '_', 'S', 'U', 'C', 'C', 'E', 'S', 'S', 0,
  /* 8040 */ 'B', 'R', '_', 'U', 'N', 'L', 'E', 'S', 'S', 0,
  /* 8050 */ 'G', '_', 'I', 'N', 'T', 'R', 'I', 'N', 'S', 'I', 'C', '_', 'W', '_', 'S', 'I', 'D', 'E', '_', 'E', 'F', 'F', 'E', 'C', 'T', 'S', 0,
  /* 8077 */ 'F', 'P', '_', 'T', 'O', '_', 'S', 'I', 'N', 'T', '_', 'I', '3', '2', '_', 'F', '3', '2', '_', 'S', 0,
  /* 8098 */ 'F', 'P', '_', 'T', 'O', '_', 'U', 'I', 'N', 'T', '_', 'I', '3', '2', '_', 'F', '3', '2', '_', 'S', 0,
  /* 8119 */ 'F', 'P', '_', 'T', 'O', '_', 'S', 'I', 'N', 'T', '_', 'I', '6', '4', '_', 'F', '3', '2', '_', 'S', 0,
  /* 8140 */ 'F', 'P', '_', 'T', 'O', '_', 'U', 'I', 'N', 'T', '_', 'I', '6', '4', '_', 'F', '3', '2', '_', 'S', 0,
  /* 8161 */ 'S', 'U', 'B', '_', 'F', '3', '2', '_', 'S', 0,
  /* 8171 */ 'T', 'R', 'U', 'N', 'C', '_', 'F', '3', '2', '_', 'S', 0,
  /* 8183 */ 'L', 'O', 'A', 'D', '_', 'F', '3', '2', '_', 'S', 0,
  /* 8194 */ 'A', 'D', 'D', '_', 'F', '3', '2', '_', 'S', 0,
  /* 8204 */ 'L', 'O', 'C', 'A', 'L', '_', 'T', 'E', 'E', '_', 'F', '3', '2', '_', 'S', 0,
  /* 8220 */ 'G', 'E', '_', 'F', '3', '2', '_', 'S', 0,
  /* 8229 */ 'L', 'E', '_', 'F', '3', '2', '_', 'S', 0,
  /* 8238 */ 'N', 'E', '_', 'F', '3', '2', '_', 'S', 0,
  /* 8247 */ 'S', 'T', 'O', 'R', 'E', '_', 'F', '3', '2', '_', 'S', 0,
  /* 8259 */ 'F', '6', '4', '_', 'P', 'R', 'O', 'M', 'O', 'T', 'E', '_', 'F', '3', '2', '_', 'S', 0,
  /* 8277 */ 'N', 'E', 'G', '_', 'F', '3', '2', '_', 'S', 0,
  /* 8287 */ 'C', 'E', 'I', 'L', '_', 'F', '3', '2', '_', 'S', 0,
  /* 8298 */ 'C', 'A', 'L', 'L', '_', 'F', '3', '2', '_', 'S', 0,
  /* 8309 */ 'M', 'U', 'L', '_', 'F', '3', '2', '_', 'S', 0,
  /* 8319 */ 'C', 'O', 'P', 'Y', 'S', 'I', 'G', 'N', '_', 'F', '3', '2', '_', 'S', 0,
  /* 8334 */ 'M', 'I', 'N', '_', 'F', '3', '2', '_', 'S', 0,
  /* 8344 */ 'F', 'A', 'L', 'L', 'T', 'H', 'R', 'O', 'U', 'G', 'H', '_', 'R', 'E', 'T', 'U', 'R', 'N', '_', 'F', '3', '2', '_', 'S', 0,
  /* 8369 */ 'D', 'R', 'O', 'P', '_', 'F', '3', '2', '_', 'S', 0,
  /* 8380 */ 'E', 'Q', '_', 'F', '3', '2', '_', 'S', 0,
  /* 8389 */ 'F', 'L', 'O', 'O', 'R', '_', 'F', '3', '2', '_', 'S', 0,
  /* 8401 */ 'A', 'B', 'S', '_', 'F', '3', '2', '_', 'S', 0,
  /* 8411 */ 'I', '3', '2', '_', 'T', 'R', 'U', 'N', 'C', '_', 'S', '_', 'F', '3', '2', '_', 'S', 0,
  /* 8429 */ 'I', '6', '4', '_', 'T', 'R', 'U', 'N', 'C', '_', 'S', '_', 'F', '3', '2', '_', 'S', 0,
  /* 8447 */ 'I', '3', '2', '_', 'T', 'R', 'U', 'N', 'C', '_', 'S', '_', 'S', 'A', 'T', '_', 'F', '3', '2', '_', 'S', 0,
  /* 8469 */ 'I', '6', '4', '_', 'T', 'R', 'U', 'N', 'C', '_', 'S', '_', 'S', 'A', 'T', '_', 'F', '3', '2', '_', 'S', 0,
  /* 8491 */ 'I', '3', '2', '_', 'T', 'R', 'U', 'N', 'C', '_', 'U', '_', 'S', 'A', 'T', '_', 'F', '3', '2', '_', 'S', 0,
  /* 8513 */ 'I', '6', '4', '_', 'T', 'R', 'U', 'N', 'C', '_', 'U', '_', 'S', 'A', 'T', '_', 'F', '3', '2', '_', 'S', 0,
  /* 8535 */ 'S', 'E', 'L', 'E', 'C', 'T', '_', 'F', '3', '2', '_', 'S', 0,
  /* 8548 */ 'P', 'C', 'A', 'L', 'L', '_', 'I', 'N', 'D', 'I', 'R', 'E', 'C', 'T', '_', 'F', '3', '2', '_', 'S', 0,
  /* 8569 */ 'G', 'L', 'O', 'B', 'A', 'L', '_', 'G', 'E', 'T', '_', 'F', '3', '2', '_', 'S', 0,
  /* 8586 */ 'L', 'O', 'C', 'A', 'L', '_', 'G', 'E', 'T', '_', 'F', '3', '2', '_', 'S', 0,
  /* 8602 */ 'I', '3', '2', '_', 'R', 'E', 'I', 'N', 'T', 'E', 'R', 'P', 'R', 'E', 'T', '_', 'F', '3', '2', '_', 'S', 0,
  /* 8624 */ 'G', 'L', 'O', 'B', 'A', 'L', '_', 'S', 'E', 'T', '_', 'F', '3', '2', '_', 'S', 0,
  /* 8641 */ 'L', 'O', 'C', 'A', 'L', '_', 'S', 'E', 'T', '_', 'F', '3', '2', '_', 'S', 0,
  /* 8657 */ 'G', 'T', '_', 'F', '3', '2', '_', 'S', 0,
  /* 8666 */ 'L', 'T', '_', 'F', '3', '2', '_', 'S', 0,
  /* 8675 */ 'S', 'Q', 'R', 'T', '_', 'F', '3', '2', '_', 'S', 0,
  /* 8686 */ 'N', 'E', 'A', 'R', 'E', 'S', 'T', '_', 'F', '3', '2', '_', 'S', 0,
  /* 8700 */ 'C', 'O', 'N', 'S', 'T', '_', 'F', '3', '2', '_', 'S', 0,
  /* 8712 */ 'I', '3', '2', '_', 'T', 'R', 'U', 'N', 'C', '_', 'U', '_', 'F', '3', '2', '_', 'S', 0,
  /* 8730 */ 'I', '6', '4', '_', 'T', 'R', 'U', 'N', 'C', '_', 'U', '_', 'F', '3', '2', '_', 'S', 0,
  /* 8748 */ 'D', 'I', 'V', '_', 'F', '3', '2', '_', 'S', 0,
  /* 8758 */ 'M', 'A', 'X', '_', 'F', '3', '2', '_', 'S', 0,
  /* 8768 */ 'C', 'O', 'P', 'Y', '_', 'F', '3', '2', '_', 'S', 0,
  /* 8779 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'S', 'T', 'O', 'R', 'E', '1', '6', '_', 'I', '3', '2', '_', 'S', 0,
  /* 8800 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'S', 'T', 'O', 'R', 'E', '8', '_', 'I', '3', '2', '_', 'S', 0,
  /* 8820 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '1', '6', '_', 'U', '_', 'S', 'U', 'B', '_', 'I', '3', '2', '_', 'S', 0,
  /* 8845 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '8', '_', 'U', '_', 'S', 'U', 'B', '_', 'I', '3', '2', '_', 'S', 0,
  /* 8869 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '_', 'S', 'U', 'B', '_', 'I', '3', '2', '_', 'S', 0,
  /* 8890 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'I', '3', '2', '_', 'S', 0,
  /* 8908 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '1', '6', '_', 'U', '_', 'A', 'D', 'D', '_', 'I', '3', '2', '_', 'S', 0,
  /* 8933 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '8', '_', 'U', '_', 'A', 'D', 'D', '_', 'I', '3', '2', '_', 'S', 0,
  /* 8957 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '_', 'A', 'D', 'D', '_', 'I', '3', '2', '_', 'S', 0,
  /* 8978 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '1', '6', '_', 'U', '_', 'A', 'N', 'D', '_', 'I', '3', '2', '_', 'S', 0,
  /* 9003 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '8', '_', 'U', '_', 'A', 'N', 'D', '_', 'I', '3', '2', '_', 'S', 0,
  /* 9027 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '_', 'A', 'N', 'D', '_', 'I', '3', '2', '_', 'S', 0,
  /* 9048 */ 'L', 'O', 'C', 'A', 'L', '_', 'T', 'E', 'E', '_', 'I', '3', '2', '_', 'S', 0,
  /* 9064 */ 'B', 'R', '_', 'T', 'A', 'B', 'L', 'E', '_', 'I', '3', '2', '_', 'S', 0,
  /* 9079 */ 'N', 'E', '_', 'I', '3', '2', '_', 'S', 0,
  /* 9088 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'S', 'T', 'O', 'R', 'E', '_', 'I', '3', '2', '_', 'S', 0,
  /* 9107 */ 'M', 'E', 'M', 'O', 'R', 'Y', '_', 'S', 'I', 'Z', 'E', '_', 'I', '3', '2', '_', 'S', 0,
  /* 9125 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '1', '6', '_', 'U', '_', 'C', 'M', 'P', 'X', 'C', 'H', 'G', '_', 'I', '3', '2', '_', 'S', 0,
  /* 9154 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '8', '_', 'U', '_', 'C', 'M', 'P', 'X', 'C', 'H', 'G', '_', 'I', '3', '2', '_', 'S', 0,
  /* 9182 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '_', 'C', 'M', 'P', 'X', 'C', 'H', 'G', '_', 'I', '3', '2', '_', 'S', 0,
  /* 9207 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '1', '6', '_', 'U', '_', 'X', 'C', 'H', 'G', '_', 'I', '3', '2', '_', 'S', 0,
  /* 9233 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '8', '_', 'U', '_', 'X', 'C', 'H', 'G', '_', 'I', '3', '2', '_', 'S', 0,
  /* 9258 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '_', 'X', 'C', 'H', 'G', '_', 'I', '3', '2', '_', 'S', 0,
  /* 9280 */ 'C', 'A', 'T', 'C', 'H', '_', 'I', '3', '2', '_', 'S', 0,
  /* 9292 */ 'S', 'H', 'L', '_', 'I', '3', '2', '_', 'S', 0,
  /* 9302 */ 'C', 'A', 'L', 'L', '_', 'I', '3', '2', '_', 'S', 0,
  /* 9313 */ 'R', 'O', 'T', 'L', '_', 'I', '3', '2', '_', 'S', 0,
  /* 9324 */ 'M', 'U', 'L', '_', 'I', '3', '2', '_', 'S', 0,
  /* 9334 */ 'F', 'A', 'L', 'L', 'T', 'H', 'R', 'O', 'U', 'G', 'H', '_', 'R', 'E', 'T', 'U', 'R', 'N', '_', 'I', '3', '2', '_', 'S', 0,
  /* 9359 */ 'D', 'R', 'O', 'P', '_', 'I', '3', '2', '_', 'S', 0,
  /* 9370 */ 'E', 'Q', '_', 'I', '3', '2', '_', 'S', 0,
  /* 9379 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '1', '6', '_', 'U', '_', 'X', 'O', 'R', '_', 'I', '3', '2', '_', 'S', 0,
  /* 9404 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '8', '_', 'U', '_', 'X', 'O', 'R', '_', 'I', '3', '2', '_', 'S', 0,
  /* 9428 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '_', 'X', 'O', 'R', '_', 'I', '3', '2', '_', 'S', 0,
  /* 9449 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '1', '6', '_', 'U', '_', 'O', 'R', '_', 'I', '3', '2', '_', 'S', 0,
  /* 9473 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '8', '_', 'U', '_', 'O', 'R', '_', 'I', '3', '2', '_', 'S', 0,
  /* 9496 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '_', 'O', 'R', '_', 'I', '3', '2', '_', 'S', 0,
  /* 9516 */ 'R', 'O', 'T', 'R', '_', 'I', '3', '2', '_', 'S', 0,
  /* 9527 */ 'L', 'O', 'A', 'D', '1', '6', '_', 'S', '_', 'I', '3', '2', '_', 'S', 0,
  /* 9542 */ 'I', '3', '2', '_', 'E', 'X', 'T', 'E', 'N', 'D', '1', '6', '_', 'S', '_', 'I', '3', '2', '_', 'S', 0,
  /* 9563 */ 'L', 'O', 'A', 'D', '8', '_', 'S', '_', 'I', '3', '2', '_', 'S', 0,
  /* 9577 */ 'I', '3', '2', '_', 'E', 'X', 'T', 'E', 'N', 'D', '8', '_', 'S', '_', 'I', '3', '2', '_', 'S', 0,
  /* 9597 */ 'I', '6', '4', '_', 'E', 'X', 'T', 'E', 'N', 'D', '_', 'S', '_', 'I', '3', '2', '_', 'S', 0,
  /* 9616 */ 'G', 'E', '_', 'S', '_', 'I', '3', '2', '_', 'S', 0,
  /* 9627 */ 'L', 'E', '_', 'S', '_', 'I', '3', '2', '_', 'S', 0,
  /* 9638 */ 'R', 'E', 'M', '_', 'S', '_', 'I', '3', '2', '_', 'S', 0,
  /* 9650 */ 'S', 'H', 'R', '_', 'S', '_', 'I', '3', '2', '_', 'S', 0,
  /* 9662 */ 'G', 'T', '_', 'S', '_', 'I', '3', '2', '_', 'S', 0,
  /* 9673 */ 'L', 'T', '_', 'S', '_', 'I', '3', '2', '_', 'S', 0,
  /* 9684 */ 'F', '3', '2', '_', 'C', 'O', 'N', 'V', 'E', 'R', 'T', '_', 'S', '_', 'I', '3', '2', '_', 'S', 0,
  /* 9704 */ 'F', '6', '4', '_', 'C', 'O', 'N', 'V', 'E', 'R', 'T', '_', 'S', '_', 'I', '3', '2', '_', 'S', 0,
  /* 9724 */ 'D', 'I', 'V', '_', 'S', '_', 'I', '3', '2', '_', 'S', 0,
  /* 9736 */ 'S', 'E', 'L', 'E', 'C', 'T', '_', 'I', '3', '2', '_', 'S', 0,
  /* 9749 */ 'P', 'C', 'A', 'L', 'L', '_', 'I', 'N', 'D', 'I', 'R', 'E', 'C', 'T', '_', 'I', '3', '2', '_', 'S', 0,
  /* 9770 */ 'G', 'L', 'O', 'B', 'A', 'L', '_', 'G', 'E', 'T', '_', 'I', '3', '2', '_', 'S', 0,
  /* 9787 */ 'L', 'O', 'C', 'A', 'L', '_', 'G', 'E', 'T', '_', 'I', '3', '2', '_', 'S', 0,
  /* 9803 */ 'F', '3', '2', '_', 'R', 'E', 'I', 'N', 'T', 'E', 'R', 'P', 'R', 'E', 'T', '_', 'I', '3', '2', '_', 'S', 0,
  /* 9825 */ 'G', 'L', 'O', 'B', 'A', 'L', '_', 'S', 'E', 'T', '_', 'I', '3', '2', '_', 'S', 0,
  /* 9842 */ 'L', 'O', 'C', 'A', 'L', '_', 'S', 'E', 'T', '_', 'I', '3', '2', '_', 'S', 0,
  /* 9858 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'W', 'A', 'I', 'T', '_', 'I', '3', '2', '_', 'S', 0,
  /* 9876 */ 'P', 'O', 'P', 'C', 'N', 'T', '_', 'I', '3', '2', '_', 'S', 0,
  /* 9889 */ 'C', 'O', 'N', 'S', 'T', '_', 'I', '3', '2', '_', 'S', 0,
  /* 9901 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '1', '6', '_', 'U', '_', 'I', '3', '2', '_', 'S', 0,
  /* 9923 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '8', '_', 'U', '_', 'I', '3', '2', '_', 'S', 0,
  /* 9944 */ 'I', '6', '4', '_', 'E', 'X', 'T', 'E', 'N', 'D', '_', 'U', '_', 'I', '3', '2', '_', 'S', 0,
  /* 9963 */ 'G', 'E', '_', 'U', '_', 'I', '3', '2', '_', 'S', 0,
  /* 9974 */ 'L', 'E', '_', 'U', '_', 'I', '3', '2', '_', 'S', 0,
  /* 9985 */ 'R', 'E', 'M', '_', 'U', '_', 'I', '3', '2', '_', 'S', 0,
  /* 9997 */ 'S', 'H', 'R', '_', 'U', '_', 'I', '3', '2', '_', 'S', 0,
  /* 10009 */ 'G', 'T', '_', 'U', '_', 'I', '3', '2', '_', 'S', 0,
  /* 10020 */ 'L', 'T', '_', 'U', '_', 'I', '3', '2', '_', 'S', 0,
  /* 10031 */ 'F', '3', '2', '_', 'C', 'O', 'N', 'V', 'E', 'R', 'T', '_', 'U', '_', 'I', '3', '2', '_', 'S', 0,
  /* 10051 */ 'F', '6', '4', '_', 'C', 'O', 'N', 'V', 'E', 'R', 'T', '_', 'U', '_', 'I', '3', '2', '_', 'S', 0,
  /* 10071 */ 'D', 'I', 'V', '_', 'U', '_', 'I', '3', '2', '_', 'S', 0,
  /* 10083 */ 'M', 'E', 'M', 'O', 'R', 'Y', '_', 'G', 'R', 'O', 'W', '_', 'I', '3', '2', '_', 'S', 0,
  /* 10101 */ 'T', 'H', 'R', 'O', 'W', '_', 'I', '3', '2', '_', 'S', 0,
  /* 10113 */ 'C', 'O', 'P', 'Y', '_', 'I', '3', '2', '_', 'S', 0,
  /* 10124 */ 'C', 'L', 'Z', '_', 'I', '3', '2', '_', 'S', 0,
  /* 10134 */ 'E', 'Q', 'Z', '_', 'I', '3', '2', '_', 'S', 0,
  /* 10144 */ 'C', 'T', 'Z', '_', 'I', '3', '2', '_', 'S', 0,
  /* 10154 */ 'f', 'p', '_', 't', 'o', '_', 's', 'i', 'n', 't', '_', 'v', '4', 'i', '3', '2', '_', 'v', '4', 'f', '3', '2', '_', 'S', 0,
  /* 10179 */ 'f', 'p', '_', 't', 'o', '_', 'u', 'i', 'n', 't', '_', 'v', '4', 'i', '3', '2', '_', 'v', '4', 'f', '3', '2', '_', 'S', 0,
  /* 10204 */ 'C', 'O', 'N', 'S', 'T', '_', 'V', '1', '2', '8', '_', 'v', '4', 'f', '3', '2', '_', 'S', 0,
  /* 10223 */ 'S', 'U', 'B', '_', 'v', '4', 'f', '3', '2', '_', 'S', 0,
  /* 10235 */ 'L', 'O', 'A', 'D', '_', 'v', '4', 'f', '3', '2', '_', 'S', 0,
  /* 10248 */ 'A', 'D', 'D', '_', 'v', '4', 'f', '3', '2', '_', 'S', 0,
  /* 10260 */ 'G', 'E', '_', 'v', '4', 'f', '3', '2', '_', 'S', 0,
  /* 10271 */ 'L', 'E', '_', 'v', '4', 'f', '3', '2', '_', 'S', 0,
  /* 10282 */ 'R', 'E', 'P', 'L', 'A', 'C', 'E', '_', 'L', 'A', 'N', 'E', '_', 'v', '4', 'f', '3', '2', '_', 'S', 0,
  /* 10303 */ 'E', 'X', 'T', 'R', 'A', 'C', 'T', '_', 'L', 'A', 'N', 'E', '_', 'v', '4', 'f', '3', '2', '_', 'S', 0,
  /* 10324 */ 'S', 'T', 'O', 'R', 'E', '_', 'v', '4', 'f', '3', '2', '_', 'S', 0,
  /* 10338 */ 'N', 'E', 'G', '_', 'v', '4', 'f', '3', '2', '_', 'S', 0,
  /* 10350 */ 'C', 'A', 'L', 'L', '_', 'v', '4', 'f', '3', '2', '_', 'S', 0,
  /* 10363 */ 'M', 'U', 'L', '_', 'v', '4', 'f', '3', '2', '_', 'S', 0,
  /* 10375 */ 'M', 'I', 'N', '_', 'v', '4', 'f', '3', '2', '_', 'S', 0,
  /* 10387 */ 'F', 'A', 'L', 'L', 'T', 'H', 'R', 'O', 'U', 'G', 'H', '_', 'R', 'E', 'T', 'U', 'R', 'N', '_', 'v', '4', 'f', '3', '2', '_', 'S', 0,
  /* 10414 */ 'E', 'Q', '_', 'v', '4', 'f', '3', '2', '_', 'S', 0,
  /* 10425 */ 'A', 'B', 'S', '_', 'v', '4', 'f', '3', '2', '_', 'S', 0,
  /* 10437 */ 'S', 'P', 'L', 'A', 'T', '_', 'v', '4', 'f', '3', '2', '_', 'S', 0,
  /* 10451 */ 'B', 'I', 'T', 'S', 'E', 'L', 'E', 'C', 'T', '_', 'v', '4', 'f', '3', '2', '_', 'S', 0,
  /* 10469 */ 'P', 'C', 'A', 'L', 'L', '_', 'I', 'N', 'D', 'I', 'R', 'E', 'C', 'T', '_', 'v', '4', 'f', '3', '2', '_', 'S', 0,
  /* 10492 */ 'G', 'T', '_', 'v', '4', 'f', '3', '2', '_', 'S', 0,
  /* 10503 */ 'L', 'T', '_', 'v', '4', 'f', '3', '2', '_', 'S', 0,
  /* 10514 */ 'A', 'R', 'G', 'U', 'M', 'E', 'N', 'T', '_', 'v', '4', 'f', '3', '2', '_', 'S', 0,
  /* 10531 */ 'S', 'Q', 'R', 'T', '_', 'v', '4', 'f', '3', '2', '_', 'S', 0,
  /* 10544 */ 'D', 'I', 'V', '_', 'v', '4', 'f', '3', '2', '_', 'S', 0,
  /* 10556 */ 'M', 'A', 'X', '_', 'v', '4', 'f', '3', '2', '_', 'S', 0,
  /* 10568 */ 'A', 'R', 'G', 'U', 'M', 'E', 'N', 'T', '_', 'f', '3', '2', '_', 'S', 0,
  /* 10583 */ 's', 'i', 'n', 't', '_', 't', 'o', '_', 'f', 'p', '_', 'v', '4', 'f', '3', '2', '_', 'v', '4', 'i', '3', '2', '_', 'S', 0,
  /* 10608 */ 'u', 'i', 'n', 't', '_', 't', 'o', '_', 'f', 'p', '_', 'v', '4', 'f', '3', '2', '_', 'v', '4', 'i', '3', '2', '_', 'S', 0,
  /* 10633 */ 'C', 'O', 'N', 'S', 'T', '_', 'V', '1', '2', '8', '_', 'v', '4', 'i', '3', '2', '_', 'S', 0,
  /* 10652 */ 'S', 'U', 'B', '_', 'v', '4', 'i', '3', '2', '_', 'S', 0,
  /* 10664 */ 'L', 'O', 'A', 'D', '_', 'v', '4', 'i', '3', '2', '_', 'S', 0,
  /* 10677 */ 'A', 'D', 'D', '_', 'v', '4', 'i', '3', '2', '_', 'S', 0,
  /* 10689 */ 'A', 'N', 'D', '_', 'v', '4', 'i', '3', '2', '_', 'S', 0,
  /* 10701 */ 'R', 'E', 'P', 'L', 'A', 'C', 'E', '_', 'L', 'A', 'N', 'E', '_', 'v', '4', 'i', '3', '2', '_', 'S', 0,
  /* 10722 */ 'E', 'X', 'T', 'R', 'A', 'C', 'T', '_', 'L', 'A', 'N', 'E', '_', 'v', '4', 'i', '3', '2', '_', 'S', 0,
  /* 10743 */ 'S', 'T', 'O', 'R', 'E', '_', 'v', '4', 'i', '3', '2', '_', 'S', 0,
  /* 10757 */ 'A', 'L', 'L', 'T', 'R', 'U', 'E', '_', 'v', '4', 'i', '3', '2', '_', 'S', 0,
  /* 10773 */ 'A', 'N', 'Y', 'T', 'R', 'U', 'E', '_', 'v', '4', 'i', '3', '2', '_', 'S', 0,
  /* 10789 */ 'N', 'E', 'G', '_', 'v', '4', 'i', '3', '2', '_', 'S', 0,
  /* 10801 */ 'S', 'H', 'L', '_', 'v', '4', 'i', '3', '2', '_', 'S', 0,
  /* 10813 */ 'C', 'A', 'L', 'L', '_', 'v', '4', 'i', '3', '2', '_', 'S', 0,
  /* 10826 */ 'M', 'U', 'L', '_', 'v', '4', 'i', '3', '2', '_', 'S', 0,
  /* 10838 */ 'F', 'A', 'L', 'L', 'T', 'H', 'R', 'O', 'U', 'G', 'H', '_', 'R', 'E', 'T', 'U', 'R', 'N', '_', 'v', '4', 'i', '3', '2', '_', 'S', 0,
  /* 10865 */ 'E', 'Q', '_', 'v', '4', 'i', '3', '2', '_', 'S', 0,
  /* 10876 */ 'X', 'O', 'R', '_', 'v', '4', 'i', '3', '2', '_', 'S', 0,
  /* 10888 */ 'G', 'E', '_', 'S', '_', 'v', '4', 'i', '3', '2', '_', 'S', 0,
  /* 10901 */ 'L', 'E', '_', 'S', '_', 'v', '4', 'i', '3', '2', '_', 'S', 0,
  /* 10914 */ 'S', 'H', 'R', '_', 'S', '_', 'v', '4', 'i', '3', '2', '_', 'S', 0,
  /* 10928 */ 'G', 'T', '_', 'S', '_', 'v', '4', 'i', '3', '2', '_', 'S', 0,
  /* 10941 */ 'L', 'T', '_', 'S', '_', 'v', '4', 'i', '3', '2', '_', 'S', 0,
  /* 10954 */ 'S', 'P', 'L', 'A', 'T', '_', 'v', '4', 'i', '3', '2', '_', 'S', 0,
  /* 10968 */ 'B', 'I', 'T', 'S', 'E', 'L', 'E', 'C', 'T', '_', 'v', '4', 'i', '3', '2', '_', 'S', 0,
  /* 10986 */ 'P', 'C', 'A', 'L', 'L', '_', 'I', 'N', 'D', 'I', 'R', 'E', 'C', 'T', '_', 'v', '4', 'i', '3', '2', '_', 'S', 0,
  /* 11009 */ 'A', 'R', 'G', 'U', 'M', 'E', 'N', 'T', '_', 'v', '4', 'i', '3', '2', '_', 'S', 0,
  /* 11026 */ 'N', 'O', 'T', '_', 'v', '4', 'i', '3', '2', '_', 'S', 0,
  /* 11038 */ 'G', 'E', '_', 'U', '_', 'v', '4', 'i', '3', '2', '_', 'S', 0,
  /* 11051 */ 'L', 'E', '_', 'U', '_', 'v', '4', 'i', '3', '2', '_', 'S', 0,
  /* 11064 */ 'S', 'H', 'R', '_', 'U', '_', 'v', '4', 'i', '3', '2', '_', 'S', 0,
  /* 11078 */ 'G', 'T', '_', 'U', '_', 'v', '4', 'i', '3', '2', '_', 'S', 0,
  /* 11091 */ 'L', 'T', '_', 'U', '_', 'v', '4', 'i', '3', '2', '_', 'S', 0,
  /* 11104 */ 'A', 'R', 'G', 'U', 'M', 'E', 'N', 'T', '_', 'i', '3', '2', '_', 'S', 0,
  /* 11119 */ 'F', 'P', '_', 'T', 'O', '_', 'S', 'I', 'N', 'T', '_', 'I', '3', '2', '_', 'F', '6', '4', '_', 'S', 0,
  /* 11140 */ 'F', 'P', '_', 'T', 'O', '_', 'U', 'I', 'N', 'T', '_', 'I', '3', '2', '_', 'F', '6', '4', '_', 'S', 0,
  /* 11161 */ 'F', 'P', '_', 'T', 'O', '_', 'S', 'I', 'N', 'T', '_', 'I', '6', '4', '_', 'F', '6', '4', '_', 'S', 0,
  /* 11182 */ 'F', 'P', '_', 'T', 'O', '_', 'U', 'I', 'N', 'T', '_', 'I', '6', '4', '_', 'F', '6', '4', '_', 'S', 0,
  /* 11203 */ 'S', 'U', 'B', '_', 'F', '6', '4', '_', 'S', 0,
  /* 11213 */ 'T', 'R', 'U', 'N', 'C', '_', 'F', '6', '4', '_', 'S', 0,
  /* 11225 */ 'L', 'O', 'A', 'D', '_', 'F', '6', '4', '_', 'S', 0,
  /* 11236 */ 'A', 'D', 'D', '_', 'F', '6', '4', '_', 'S', 0,
  /* 11246 */ 'L', 'O', 'C', 'A', 'L', '_', 'T', 'E', 'E', '_', 'F', '6', '4', '_', 'S', 0,
  /* 11262 */ 'G', 'E', '_', 'F', '6', '4', '_', 'S', 0,
  /* 11271 */ 'L', 'E', '_', 'F', '6', '4', '_', 'S', 0,
  /* 11280 */ 'N', 'E', '_', 'F', '6', '4', '_', 'S', 0,
  /* 11289 */ 'S', 'T', 'O', 'R', 'E', '_', 'F', '6', '4', '_', 'S', 0,
  /* 11301 */ 'F', '3', '2', '_', 'D', 'E', 'M', 'O', 'T', 'E', '_', 'F', '6', '4', '_', 'S', 0,
  /* 11318 */ 'N', 'E', 'G', '_', 'F', '6', '4', '_', 'S', 0,
  /* 11328 */ 'C', 'E', 'I', 'L', '_', 'F', '6', '4', '_', 'S', 0,
  /* 11339 */ 'C', 'A', 'L', 'L', '_', 'F', '6', '4', '_', 'S', 0,
  /* 11350 */ 'M', 'U', 'L', '_', 'F', '6', '4', '_', 'S', 0,
  /* 11360 */ 'C', 'O', 'P', 'Y', 'S', 'I', 'G', 'N', '_', 'F', '6', '4', '_', 'S', 0,
  /* 11375 */ 'M', 'I', 'N', '_', 'F', '6', '4', '_', 'S', 0,
  /* 11385 */ 'F', 'A', 'L', 'L', 'T', 'H', 'R', 'O', 'U', 'G', 'H', '_', 'R', 'E', 'T', 'U', 'R', 'N', '_', 'F', '6', '4', '_', 'S', 0,
  /* 11410 */ 'D', 'R', 'O', 'P', '_', 'F', '6', '4', '_', 'S', 0,
  /* 11421 */ 'E', 'Q', '_', 'F', '6', '4', '_', 'S', 0,
  /* 11430 */ 'F', 'L', 'O', 'O', 'R', '_', 'F', '6', '4', '_', 'S', 0,
  /* 11442 */ 'A', 'B', 'S', '_', 'F', '6', '4', '_', 'S', 0,
  /* 11452 */ 'I', '3', '2', '_', 'T', 'R', 'U', 'N', 'C', '_', 'S', '_', 'F', '6', '4', '_', 'S', 0,
  /* 11470 */ 'I', '6', '4', '_', 'T', 'R', 'U', 'N', 'C', '_', 'S', '_', 'F', '6', '4', '_', 'S', 0,
  /* 11488 */ 'I', '3', '2', '_', 'T', 'R', 'U', 'N', 'C', '_', 'S', '_', 'S', 'A', 'T', '_', 'F', '6', '4', '_', 'S', 0,
  /* 11510 */ 'I', '6', '4', '_', 'T', 'R', 'U', 'N', 'C', '_', 'S', '_', 'S', 'A', 'T', '_', 'F', '6', '4', '_', 'S', 0,
  /* 11532 */ 'I', '3', '2', '_', 'T', 'R', 'U', 'N', 'C', '_', 'U', '_', 'S', 'A', 'T', '_', 'F', '6', '4', '_', 'S', 0,
  /* 11554 */ 'I', '6', '4', '_', 'T', 'R', 'U', 'N', 'C', '_', 'U', '_', 'S', 'A', 'T', '_', 'F', '6', '4', '_', 'S', 0,
  /* 11576 */ 'S', 'E', 'L', 'E', 'C', 'T', '_', 'F', '6', '4', '_', 'S', 0,
  /* 11589 */ 'P', 'C', 'A', 'L', 'L', '_', 'I', 'N', 'D', 'I', 'R', 'E', 'C', 'T', '_', 'F', '6', '4', '_', 'S', 0,
  /* 11610 */ 'G', 'L', 'O', 'B', 'A', 'L', '_', 'G', 'E', 'T', '_', 'F', '6', '4', '_', 'S', 0,
  /* 11627 */ 'L', 'O', 'C', 'A', 'L', '_', 'G', 'E', 'T', '_', 'F', '6', '4', '_', 'S', 0,
  /* 11643 */ 'I', '6', '4', '_', 'R', 'E', 'I', 'N', 'T', 'E', 'R', 'P', 'R', 'E', 'T', '_', 'F', '6', '4', '_', 'S', 0,
  /* 11665 */ 'G', 'L', 'O', 'B', 'A', 'L', '_', 'S', 'E', 'T', '_', 'F', '6', '4', '_', 'S', 0,
  /* 11682 */ 'L', 'O', 'C', 'A', 'L', '_', 'S', 'E', 'T', '_', 'F', '6', '4', '_', 'S', 0,
  /* 11698 */ 'G', 'T', '_', 'F', '6', '4', '_', 'S', 0,
  /* 11707 */ 'L', 'T', '_', 'F', '6', '4', '_', 'S', 0,
  /* 11716 */ 'S', 'Q', 'R', 'T', '_', 'F', '6', '4', '_', 'S', 0,
  /* 11727 */ 'N', 'E', 'A', 'R', 'E', 'S', 'T', '_', 'F', '6', '4', '_', 'S', 0,
  /* 11741 */ 'C', 'O', 'N', 'S', 'T', '_', 'F', '6', '4', '_', 'S', 0,
  /* 11753 */ 'I', '3', '2', '_', 'T', 'R', 'U', 'N', 'C', '_', 'U', '_', 'F', '6', '4', '_', 'S', 0,
  /* 11771 */ 'I', '6', '4', '_', 'T', 'R', 'U', 'N', 'C', '_', 'U', '_', 'F', '6', '4', '_', 'S', 0,
  /* 11789 */ 'D', 'I', 'V', '_', 'F', '6', '4', '_', 'S', 0,
  /* 11799 */ 'M', 'A', 'X', '_', 'F', '6', '4', '_', 'S', 0,
  /* 11809 */ 'C', 'O', 'P', 'Y', '_', 'F', '6', '4', '_', 'S', 0,
  /* 11820 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'S', 'T', 'O', 'R', 'E', '3', '2', '_', 'I', '6', '4', '_', 'S', 0,
  /* 11841 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'S', 'T', 'O', 'R', 'E', '1', '6', '_', 'I', '6', '4', '_', 'S', 0,
  /* 11862 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'S', 'T', 'O', 'R', 'E', '8', '_', 'I', '6', '4', '_', 'S', 0,
  /* 11882 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '3', '2', '_', 'U', '_', 'S', 'U', 'B', '_', 'I', '6', '4', '_', 'S', 0,
  /* 11907 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '1', '6', '_', 'U', '_', 'S', 'U', 'B', '_', 'I', '6', '4', '_', 'S', 0,
  /* 11932 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '8', '_', 'U', '_', 'S', 'U', 'B', '_', 'I', '6', '4', '_', 'S', 0,
  /* 11956 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '_', 'S', 'U', 'B', '_', 'I', '6', '4', '_', 'S', 0,
  /* 11977 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '_', 'I', '6', '4', '_', 'S', 0,
  /* 11995 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '3', '2', '_', 'U', '_', 'A', 'D', 'D', '_', 'I', '6', '4', '_', 'S', 0,
  /* 12020 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '1', '6', '_', 'U', '_', 'A', 'D', 'D', '_', 'I', '6', '4', '_', 'S', 0,
  /* 12045 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '8', '_', 'U', '_', 'A', 'D', 'D', '_', 'I', '6', '4', '_', 'S', 0,
  /* 12069 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '_', 'A', 'D', 'D', '_', 'I', '6', '4', '_', 'S', 0,
  /* 12090 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '3', '2', '_', 'U', '_', 'A', 'N', 'D', '_', 'I', '6', '4', '_', 'S', 0,
  /* 12115 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '1', '6', '_', 'U', '_', 'A', 'N', 'D', '_', 'I', '6', '4', '_', 'S', 0,
  /* 12140 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '8', '_', 'U', '_', 'A', 'N', 'D', '_', 'I', '6', '4', '_', 'S', 0,
  /* 12164 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '_', 'A', 'N', 'D', '_', 'I', '6', '4', '_', 'S', 0,
  /* 12185 */ 'L', 'O', 'C', 'A', 'L', '_', 'T', 'E', 'E', '_', 'I', '6', '4', '_', 'S', 0,
  /* 12201 */ 'B', 'R', '_', 'T', 'A', 'B', 'L', 'E', '_', 'I', '6', '4', '_', 'S', 0,
  /* 12216 */ 'N', 'E', '_', 'I', '6', '4', '_', 'S', 0,
  /* 12225 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'S', 'T', 'O', 'R', 'E', '_', 'I', '6', '4', '_', 'S', 0,
  /* 12244 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '3', '2', '_', 'U', '_', 'C', 'M', 'P', 'X', 'C', 'H', 'G', '_', 'I', '6', '4', '_', 'S', 0,
  /* 12273 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '1', '6', '_', 'U', '_', 'C', 'M', 'P', 'X', 'C', 'H', 'G', '_', 'I', '6', '4', '_', 'S', 0,
  /* 12302 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '8', '_', 'U', '_', 'C', 'M', 'P', 'X', 'C', 'H', 'G', '_', 'I', '6', '4', '_', 'S', 0,
  /* 12330 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '_', 'C', 'M', 'P', 'X', 'C', 'H', 'G', '_', 'I', '6', '4', '_', 'S', 0,
  /* 12355 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '3', '2', '_', 'U', '_', 'X', 'C', 'H', 'G', '_', 'I', '6', '4', '_', 'S', 0,
  /* 12381 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '1', '6', '_', 'U', '_', 'X', 'C', 'H', 'G', '_', 'I', '6', '4', '_', 'S', 0,
  /* 12407 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '8', '_', 'U', '_', 'X', 'C', 'H', 'G', '_', 'I', '6', '4', '_', 'S', 0,
  /* 12432 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '_', 'X', 'C', 'H', 'G', '_', 'I', '6', '4', '_', 'S', 0,
  /* 12454 */ 'C', 'A', 'T', 'C', 'H', '_', 'I', '6', '4', '_', 'S', 0,
  /* 12466 */ 'S', 'H', 'L', '_', 'I', '6', '4', '_', 'S', 0,
  /* 12476 */ 'C', 'A', 'L', 'L', '_', 'I', '6', '4', '_', 'S', 0,
  /* 12487 */ 'R', 'O', 'T', 'L', '_', 'I', '6', '4', '_', 'S', 0,
  /* 12498 */ 'M', 'U', 'L', '_', 'I', '6', '4', '_', 'S', 0,
  /* 12508 */ 'F', 'A', 'L', 'L', 'T', 'H', 'R', 'O', 'U', 'G', 'H', '_', 'R', 'E', 'T', 'U', 'R', 'N', '_', 'I', '6', '4', '_', 'S', 0,
  /* 12533 */ 'I', '3', '2', '_', 'W', 'R', 'A', 'P', '_', 'I', '6', '4', '_', 'S', 0,
  /* 12548 */ 'D', 'R', 'O', 'P', '_', 'I', '6', '4', '_', 'S', 0,
  /* 12559 */ 'E', 'Q', '_', 'I', '6', '4', '_', 'S', 0,
  /* 12568 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '3', '2', '_', 'U', '_', 'X', 'O', 'R', '_', 'I', '6', '4', '_', 'S', 0,
  /* 12593 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '1', '6', '_', 'U', '_', 'X', 'O', 'R', '_', 'I', '6', '4', '_', 'S', 0,
  /* 12618 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '8', '_', 'U', '_', 'X', 'O', 'R', '_', 'I', '6', '4', '_', 'S', 0,
  /* 12642 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '_', 'X', 'O', 'R', '_', 'I', '6', '4', '_', 'S', 0,
  /* 12663 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '3', '2', '_', 'U', '_', 'O', 'R', '_', 'I', '6', '4', '_', 'S', 0,
  /* 12687 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '1', '6', '_', 'U', '_', 'O', 'R', '_', 'I', '6', '4', '_', 'S', 0,
  /* 12711 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '8', '_', 'U', '_', 'O', 'R', '_', 'I', '6', '4', '_', 'S', 0,
  /* 12734 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'R', 'M', 'W', '_', 'O', 'R', '_', 'I', '6', '4', '_', 'S', 0,
  /* 12754 */ 'R', 'O', 'T', 'R', '_', 'I', '6', '4', '_', 'S', 0,
  /* 12765 */ 'L', 'O', 'A', 'D', '3', '2', '_', 'S', '_', 'I', '6', '4', '_', 'S', 0,
  /* 12780 */ 'I', '6', '4', '_', 'E', 'X', 'T', 'E', 'N', 'D', '3', '2', '_', 'S', '_', 'I', '6', '4', '_', 'S', 0,
  /* 12801 */ 'L', 'O', 'A', 'D', '1', '6', '_', 'S', '_', 'I', '6', '4', '_', 'S', 0,
  /* 12816 */ 'I', '6', '4', '_', 'E', 'X', 'T', 'E', 'N', 'D', '1', '6', '_', 'S', '_', 'I', '6', '4', '_', 'S', 0,
  /* 12837 */ 'L', 'O', 'A', 'D', '8', '_', 'S', '_', 'I', '6', '4', '_', 'S', 0,
  /* 12851 */ 'I', '6', '4', '_', 'E', 'X', 'T', 'E', 'N', 'D', '8', '_', 'S', '_', 'I', '6', '4', '_', 'S', 0,
  /* 12871 */ 'G', 'E', '_', 'S', '_', 'I', '6', '4', '_', 'S', 0,
  /* 12882 */ 'L', 'E', '_', 'S', '_', 'I', '6', '4', '_', 'S', 0,
  /* 12893 */ 'R', 'E', 'M', '_', 'S', '_', 'I', '6', '4', '_', 'S', 0,
  /* 12905 */ 'S', 'H', 'R', '_', 'S', '_', 'I', '6', '4', '_', 'S', 0,
  /* 12917 */ 'G', 'T', '_', 'S', '_', 'I', '6', '4', '_', 'S', 0,
  /* 12928 */ 'L', 'T', '_', 'S', '_', 'I', '6', '4', '_', 'S', 0,
  /* 12939 */ 'F', '3', '2', '_', 'C', 'O', 'N', 'V', 'E', 'R', 'T', '_', 'S', '_', 'I', '6', '4', '_', 'S', 0,
  /* 12959 */ 'F', '6', '4', '_', 'C', 'O', 'N', 'V', 'E', 'R', 'T', '_', 'S', '_', 'I', '6', '4', '_', 'S', 0,
  /* 12979 */ 'D', 'I', 'V', '_', 'S', '_', 'I', '6', '4', '_', 'S', 0,
  /* 12991 */ 'S', 'E', 'L', 'E', 'C', 'T', '_', 'I', '6', '4', '_', 'S', 0,
  /* 13004 */ 'P', 'C', 'A', 'L', 'L', '_', 'I', 'N', 'D', 'I', 'R', 'E', 'C', 'T', '_', 'I', '6', '4', '_', 'S', 0,
  /* 13025 */ 'G', 'L', 'O', 'B', 'A', 'L', '_', 'G', 'E', 'T', '_', 'I', '6', '4', '_', 'S', 0,
  /* 13042 */ 'L', 'O', 'C', 'A', 'L', '_', 'G', 'E', 'T', '_', 'I', '6', '4', '_', 'S', 0,
  /* 13058 */ 'F', '6', '4', '_', 'R', 'E', 'I', 'N', 'T', 'E', 'R', 'P', 'R', 'E', 'T', '_', 'I', '6', '4', '_', 'S', 0,
  /* 13080 */ 'G', 'L', 'O', 'B', 'A', 'L', '_', 'S', 'E', 'T', '_', 'I', '6', '4', '_', 'S', 0,
  /* 13097 */ 'L', 'O', 'C', 'A', 'L', '_', 'S', 'E', 'T', '_', 'I', '6', '4', '_', 'S', 0,
  /* 13113 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'W', 'A', 'I', 'T', '_', 'I', '6', '4', '_', 'S', 0,
  /* 13131 */ 'P', 'O', 'P', 'C', 'N', 'T', '_', 'I', '6', '4', '_', 'S', 0,
  /* 13144 */ 'C', 'O', 'N', 'S', 'T', '_', 'I', '6', '4', '_', 'S', 0,
  /* 13156 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '3', '2', '_', 'U', '_', 'I', '6', '4', '_', 'S', 0,
  /* 13178 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '1', '6', '_', 'U', '_', 'I', '6', '4', '_', 'S', 0,
  /* 13200 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'L', 'O', 'A', 'D', '8', '_', 'U', '_', 'I', '6', '4', '_', 'S', 0,
  /* 13221 */ 'G', 'E', '_', 'U', '_', 'I', '6', '4', '_', 'S', 0,
  /* 13232 */ 'L', 'E', '_', 'U', '_', 'I', '6', '4', '_', 'S', 0,
  /* 13243 */ 'R', 'E', 'M', '_', 'U', '_', 'I', '6', '4', '_', 'S', 0,
  /* 13255 */ 'S', 'H', 'R', '_', 'U', '_', 'I', '6', '4', '_', 'S', 0,
  /* 13267 */ 'G', 'T', '_', 'U', '_', 'I', '6', '4', '_', 'S', 0,
  /* 13278 */ 'L', 'T', '_', 'U', '_', 'I', '6', '4', '_', 'S', 0,
  /* 13289 */ 'F', '3', '2', '_', 'C', 'O', 'N', 'V', 'E', 'R', 'T', '_', 'U', '_', 'I', '6', '4', '_', 'S', 0,
  /* 13309 */ 'F', '6', '4', '_', 'C', 'O', 'N', 'V', 'E', 'R', 'T', '_', 'U', '_', 'I', '6', '4', '_', 'S', 0,
  /* 13329 */ 'D', 'I', 'V', '_', 'U', '_', 'I', '6', '4', '_', 'S', 0,
  /* 13341 */ 'T', 'H', 'R', 'O', 'W', '_', 'I', '6', '4', '_', 'S', 0,
  /* 13353 */ 'C', 'O', 'P', 'Y', '_', 'I', '6', '4', '_', 'S', 0,
  /* 13364 */ 'C', 'L', 'Z', '_', 'I', '6', '4', '_', 'S', 0,
  /* 13374 */ 'E', 'Q', 'Z', '_', 'I', '6', '4', '_', 'S', 0,
  /* 13384 */ 'C', 'T', 'Z', '_', 'I', '6', '4', '_', 'S', 0,
  /* 13394 */ 'f', 'p', '_', 't', 'o', '_', 's', 'i', 'n', 't', '_', 'v', '2', 'i', '6', '4', '_', 'v', '2', 'f', '6', '4', '_', 'S', 0,
  /* 13419 */ 'f', 'p', '_', 't', 'o', '_', 'u', 'i', 'n', 't', '_', 'v', '2', 'i', '6', '4', '_', 'v', '2', 'f', '6', '4', '_', 'S', 0,
  /* 13444 */ 'C', 'O', 'N', 'S', 'T', '_', 'V', '1', '2', '8', '_', 'v', '2', 'f', '6', '4', '_', 'S', 0,
  /* 13463 */ 'S', 'U', 'B', '_', 'v', '2', 'f', '6', '4', '_', 'S', 0,
  /* 13475 */ 'L', 'O', 'A', 'D', '_', 'v', '2', 'f', '6', '4', '_', 'S', 0,
  /* 13488 */ 'A', 'D', 'D', '_', 'v', '2', 'f', '6', '4', '_', 'S', 0,
  /* 13500 */ 'G', 'E', '_', 'v', '2', 'f', '6', '4', '_', 'S', 0,
  /* 13511 */ 'L', 'E', '_', 'v', '2', 'f', '6', '4', '_', 'S', 0,
  /* 13522 */ 'R', 'E', 'P', 'L', 'A', 'C', 'E', '_', 'L', 'A', 'N', 'E', '_', 'v', '2', 'f', '6', '4', '_', 'S', 0,
  /* 13543 */ 'E', 'X', 'T', 'R', 'A', 'C', 'T', '_', 'L', 'A', 'N', 'E', '_', 'v', '2', 'f', '6', '4', '_', 'S', 0,
  /* 13564 */ 'S', 'T', 'O', 'R', 'E', '_', 'v', '2', 'f', '6', '4', '_', 'S', 0,
  /* 13578 */ 'N', 'E', 'G', '_', 'v', '2', 'f', '6', '4', '_', 'S', 0,
  /* 13590 */ 'C', 'A', 'L', 'L', '_', 'v', '2', 'f', '6', '4', '_', 'S', 0,
  /* 13603 */ 'M', 'U', 'L', '_', 'v', '2', 'f', '6', '4', '_', 'S', 0,
  /* 13615 */ 'M', 'I', 'N', '_', 'v', '2', 'f', '6', '4', '_', 'S', 0,
  /* 13627 */ 'F', 'A', 'L', 'L', 'T', 'H', 'R', 'O', 'U', 'G', 'H', '_', 'R', 'E', 'T', 'U', 'R', 'N', '_', 'v', '2', 'f', '6', '4', '_', 'S', 0,
  /* 13654 */ 'E', 'Q', '_', 'v', '2', 'f', '6', '4', '_', 'S', 0,
  /* 13665 */ 'A', 'B', 'S', '_', 'v', '2', 'f', '6', '4', '_', 'S', 0,
  /* 13677 */ 'S', 'P', 'L', 'A', 'T', '_', 'v', '2', 'f', '6', '4', '_', 'S', 0,
  /* 13691 */ 'B', 'I', 'T', 'S', 'E', 'L', 'E', 'C', 'T', '_', 'v', '2', 'f', '6', '4', '_', 'S', 0,
  /* 13709 */ 'P', 'C', 'A', 'L', 'L', '_', 'I', 'N', 'D', 'I', 'R', 'E', 'C', 'T', '_', 'v', '2', 'f', '6', '4', '_', 'S', 0,
  /* 13732 */ 'G', 'T', '_', 'v', '2', 'f', '6', '4', '_', 'S', 0,
  /* 13743 */ 'L', 'T', '_', 'v', '2', 'f', '6', '4', '_', 'S', 0,
  /* 13754 */ 'A', 'R', 'G', 'U', 'M', 'E', 'N', 'T', '_', 'v', '2', 'f', '6', '4', '_', 'S', 0,
  /* 13771 */ 'S', 'Q', 'R', 'T', '_', 'v', '2', 'f', '6', '4', '_', 'S', 0,
  /* 13784 */ 'D', 'I', 'V', '_', 'v', '2', 'f', '6', '4', '_', 'S', 0,
  /* 13796 */ 'M', 'A', 'X', '_', 'v', '2', 'f', '6', '4', '_', 'S', 0,
  /* 13808 */ 'A', 'R', 'G', 'U', 'M', 'E', 'N', 'T', '_', 'f', '6', '4', '_', 'S', 0,
  /* 13823 */ 's', 'i', 'n', 't', '_', 't', 'o', '_', 'f', 'p', '_', 'v', '2', 'f', '6', '4', '_', 'v', '2', 'i', '6', '4', '_', 'S', 0,
  /* 13848 */ 'u', 'i', 'n', 't', '_', 't', 'o', '_', 'f', 'p', '_', 'v', '2', 'f', '6', '4', '_', 'v', '2', 'i', '6', '4', '_', 'S', 0,
  /* 13873 */ 'C', 'O', 'N', 'S', 'T', '_', 'V', '1', '2', '8', '_', 'v', '2', 'i', '6', '4', '_', 'S', 0,
  /* 13892 */ 'S', 'U', 'B', '_', 'v', '2', 'i', '6', '4', '_', 'S', 0,
  /* 13904 */ 'L', 'O', 'A', 'D', '_', 'v', '2', 'i', '6', '4', '_', 'S', 0,
  /* 13917 */ 'A', 'D', 'D', '_', 'v', '2', 'i', '6', '4', '_', 'S', 0,
  /* 13929 */ 'A', 'N', 'D', '_', 'v', '2', 'i', '6', '4', '_', 'S', 0,
  /* 13941 */ 'R', 'E', 'P', 'L', 'A', 'C', 'E', '_', 'L', 'A', 'N', 'E', '_', 'v', '2', 'i', '6', '4', '_', 'S', 0,
  /* 13962 */ 'E', 'X', 'T', 'R', 'A', 'C', 'T', '_', 'L', 'A', 'N', 'E', '_', 'v', '2', 'i', '6', '4', '_', 'S', 0,
  /* 13983 */ 'S', 'T', 'O', 'R', 'E', '_', 'v', '2', 'i', '6', '4', '_', 'S', 0,
  /* 13997 */ 'A', 'L', 'L', 'T', 'R', 'U', 'E', '_', 'v', '2', 'i', '6', '4', '_', 'S', 0,
  /* 14013 */ 'A', 'N', 'Y', 'T', 'R', 'U', 'E', '_', 'v', '2', 'i', '6', '4', '_', 'S', 0,
  /* 14029 */ 'N', 'E', 'G', '_', 'v', '2', 'i', '6', '4', '_', 'S', 0,
  /* 14041 */ 'S', 'H', 'L', '_', 'v', '2', 'i', '6', '4', '_', 'S', 0,
  /* 14053 */ 'C', 'A', 'L', 'L', '_', 'v', '2', 'i', '6', '4', '_', 'S', 0,
  /* 14066 */ 'F', 'A', 'L', 'L', 'T', 'H', 'R', 'O', 'U', 'G', 'H', '_', 'R', 'E', 'T', 'U', 'R', 'N', '_', 'v', '2', 'i', '6', '4', '_', 'S', 0,
  /* 14093 */ 'X', 'O', 'R', '_', 'v', '2', 'i', '6', '4', '_', 'S', 0,
  /* 14105 */ 'S', 'H', 'R', '_', 'S', '_', 'v', '2', 'i', '6', '4', '_', 'S', 0,
  /* 14119 */ 'S', 'P', 'L', 'A', 'T', '_', 'v', '2', 'i', '6', '4', '_', 'S', 0,
  /* 14133 */ 'B', 'I', 'T', 'S', 'E', 'L', 'E', 'C', 'T', '_', 'v', '2', 'i', '6', '4', '_', 'S', 0,
  /* 14151 */ 'P', 'C', 'A', 'L', 'L', '_', 'I', 'N', 'D', 'I', 'R', 'E', 'C', 'T', '_', 'v', '2', 'i', '6', '4', '_', 'S', 0,
  /* 14174 */ 'A', 'R', 'G', 'U', 'M', 'E', 'N', 'T', '_', 'v', '2', 'i', '6', '4', '_', 'S', 0,
  /* 14191 */ 'N', 'O', 'T', '_', 'v', '2', 'i', '6', '4', '_', 'S', 0,
  /* 14203 */ 'S', 'H', 'R', '_', 'U', '_', 'v', '2', 'i', '6', '4', '_', 'S', 0,
  /* 14217 */ 'A', 'R', 'G', 'U', 'M', 'E', 'N', 'T', '_', 'i', '6', '4', '_', 'S', 0,
  /* 14232 */ 'C', 'O', 'N', 'S', 'T', '_', 'V', '1', '2', '8', '_', 'v', '8', 'i', '1', '6', '_', 'S', 0,
  /* 14251 */ 'S', 'U', 'B', '_', 'v', '8', 'i', '1', '6', '_', 'S', 0,
  /* 14263 */ 'L', 'O', 'A', 'D', '_', 'v', '8', 'i', '1', '6', '_', 'S', 0,
  /* 14276 */ 'A', 'D', 'D', '_', 'v', '8', 'i', '1', '6', '_', 'S', 0,
  /* 14288 */ 'A', 'N', 'D', '_', 'v', '8', 'i', '1', '6', '_', 'S', 0,
  /* 14300 */ 'R', 'E', 'P', 'L', 'A', 'C', 'E', '_', 'L', 'A', 'N', 'E', '_', 'v', '8', 'i', '1', '6', '_', 'S', 0,
  /* 14321 */ 'S', 'T', 'O', 'R', 'E', '_', 'v', '8', 'i', '1', '6', '_', 'S', 0,
  /* 14335 */ 'A', 'L', 'L', 'T', 'R', 'U', 'E', '_', 'v', '8', 'i', '1', '6', '_', 'S', 0,
  /* 14351 */ 'A', 'N', 'Y', 'T', 'R', 'U', 'E', '_', 'v', '8', 'i', '1', '6', '_', 'S', 0,
  /* 14367 */ 'N', 'E', 'G', '_', 'v', '8', 'i', '1', '6', '_', 'S', 0,
  /* 14379 */ 'S', 'H', 'L', '_', 'v', '8', 'i', '1', '6', '_', 'S', 0,
  /* 14391 */ 'C', 'A', 'L', 'L', '_', 'v', '8', 'i', '1', '6', '_', 'S', 0,
  /* 14404 */ 'M', 'U', 'L', '_', 'v', '8', 'i', '1', '6', '_', 'S', 0,
  /* 14416 */ 'F', 'A', 'L', 'L', 'T', 'H', 'R', 'O', 'U', 'G', 'H', '_', 'R', 'E', 'T', 'U', 'R', 'N', '_', 'v', '8', 'i', '1', '6', '_', 'S', 0,
  /* 14443 */ 'E', 'Q', '_', 'v', '8', 'i', '1', '6', '_', 'S', 0,
  /* 14454 */ 'X', 'O', 'R', '_', 'v', '8', 'i', '1', '6', '_', 'S', 0,
  /* 14466 */ 'G', 'E', '_', 'S', '_', 'v', '8', 'i', '1', '6', '_', 'S', 0,
  /* 14479 */ 'L', 'E', '_', 'S', '_', 'v', '8', 'i', '1', '6', '_', 'S', 0,
  /* 14492 */ 'S', 'H', 'R', '_', 'S', '_', 'v', '8', 'i', '1', '6', '_', 'S', 0,
  /* 14506 */ 'S', 'U', 'B', '_', 'S', 'A', 'T', '_', 'S', '_', 'v', '8', 'i', '1', '6', '_', 'S', 0,
  /* 14524 */ 'A', 'D', 'D', '_', 'S', 'A', 'T', '_', 'S', '_', 'v', '8', 'i', '1', '6', '_', 'S', 0,
  /* 14542 */ 'G', 'T', '_', 'S', '_', 'v', '8', 'i', '1', '6', '_', 'S', 0,
  /* 14555 */ 'L', 'T', '_', 'S', '_', 'v', '8', 'i', '1', '6', '_', 'S', 0,
  /* 14568 */ 'S', 'P', 'L', 'A', 'T', '_', 'v', '8', 'i', '1', '6', '_', 'S', 0,
  /* 14582 */ 'B', 'I', 'T', 'S', 'E', 'L', 'E', 'C', 'T', '_', 'v', '8', 'i', '1', '6', '_', 'S', 0,
  /* 14600 */ 'P', 'C', 'A', 'L', 'L', '_', 'I', 'N', 'D', 'I', 'R', 'E', 'C', 'T', '_', 'v', '8', 'i', '1', '6', '_', 'S', 0,
  /* 14623 */ 'A', 'R', 'G', 'U', 'M', 'E', 'N', 'T', '_', 'v', '8', 'i', '1', '6', '_', 'S', 0,
  /* 14640 */ 'N', 'O', 'T', '_', 'v', '8', 'i', '1', '6', '_', 'S', 0,
  /* 14652 */ 'G', 'E', '_', 'U', '_', 'v', '8', 'i', '1', '6', '_', 'S', 0,
  /* 14665 */ 'L', 'E', '_', 'U', '_', 'v', '8', 'i', '1', '6', '_', 'S', 0,
  /* 14678 */ 'S', 'H', 'R', '_', 'U', '_', 'v', '8', 'i', '1', '6', '_', 'S', 0,
  /* 14692 */ 'S', 'U', 'B', '_', 'S', 'A', 'T', '_', 'U', '_', 'v', '8', 'i', '1', '6', '_', 'S', 0,
  /* 14710 */ 'A', 'D', 'D', '_', 'S', 'A', 'T', '_', 'U', '_', 'v', '8', 'i', '1', '6', '_', 'S', 0,
  /* 14728 */ 'G', 'T', '_', 'U', '_', 'v', '8', 'i', '1', '6', '_', 'S', 0,
  /* 14741 */ 'L', 'T', '_', 'U', '_', 'v', '8', 'i', '1', '6', '_', 'S', 0,
  /* 14754 */ 'L', 'O', 'C', 'A', 'L', '_', 'T', 'E', 'E', '_', 'V', '1', '2', '8', '_', 'S', 0,
  /* 14771 */ 'D', 'R', 'O', 'P', '_', 'V', '1', '2', '8', '_', 'S', 0,
  /* 14783 */ 'G', 'L', 'O', 'B', 'A', 'L', '_', 'G', 'E', 'T', '_', 'V', '1', '2', '8', '_', 'S', 0,
  /* 14801 */ 'L', 'O', 'C', 'A', 'L', '_', 'G', 'E', 'T', '_', 'V', '1', '2', '8', '_', 'S', 0,
  /* 14818 */ 'G', 'L', 'O', 'B', 'A', 'L', '_', 'S', 'E', 'T', '_', 'V', '1', '2', '8', '_', 'S', 0,
  /* 14836 */ 'L', 'O', 'C', 'A', 'L', '_', 'S', 'E', 'T', '_', 'V', '1', '2', '8', '_', 'S', 0,
  /* 14853 */ 'C', 'O', 'P', 'Y', '_', 'V', '1', '2', '8', '_', 'S', 0,
  /* 14865 */ 'C', 'O', 'N', 'S', 'T', '_', 'V', '1', '2', '8', '_', 'v', '1', '6', 'i', '8', '_', 'S', 0,
  /* 14884 */ 'S', 'U', 'B', '_', 'v', '1', '6', 'i', '8', '_', 'S', 0,
  /* 14896 */ 'L', 'O', 'A', 'D', '_', 'v', '1', '6', 'i', '8', '_', 'S', 0,
  /* 14909 */ 'A', 'D', 'D', '_', 'v', '1', '6', 'i', '8', '_', 'S', 0,
  /* 14921 */ 'A', 'N', 'D', '_', 'v', '1', '6', 'i', '8', '_', 'S', 0,
  /* 14933 */ 'R', 'E', 'P', 'L', 'A', 'C', 'E', '_', 'L', 'A', 'N', 'E', '_', 'v', '1', '6', 'i', '8', '_', 'S', 0,
  /* 14954 */ 'S', 'T', 'O', 'R', 'E', '_', 'v', '1', '6', 'i', '8', '_', 'S', 0,
  /* 14968 */ 'A', 'L', 'L', 'T', 'R', 'U', 'E', '_', 'v', '1', '6', 'i', '8', '_', 'S', 0,
  /* 14984 */ 'A', 'N', 'Y', 'T', 'R', 'U', 'E', '_', 'v', '1', '6', 'i', '8', '_', 'S', 0,
  /* 15000 */ 'N', 'E', 'G', '_', 'v', '1', '6', 'i', '8', '_', 'S', 0,
  /* 15012 */ 'S', 'H', 'L', '_', 'v', '1', '6', 'i', '8', '_', 'S', 0,
  /* 15024 */ 'C', 'A', 'L', 'L', '_', 'v', '1', '6', 'i', '8', '_', 'S', 0,
  /* 15037 */ 'M', 'U', 'L', '_', 'v', '1', '6', 'i', '8', '_', 'S', 0,
  /* 15049 */ 'F', 'A', 'L', 'L', 'T', 'H', 'R', 'O', 'U', 'G', 'H', '_', 'R', 'E', 'T', 'U', 'R', 'N', '_', 'v', '1', '6', 'i', '8', '_', 'S', 0,
  /* 15076 */ 'E', 'Q', '_', 'v', '1', '6', 'i', '8', '_', 'S', 0,
  /* 15087 */ 'X', 'O', 'R', '_', 'v', '1', '6', 'i', '8', '_', 'S', 0,
  /* 15099 */ 'G', 'E', '_', 'S', '_', 'v', '1', '6', 'i', '8', '_', 'S', 0,
  /* 15112 */ 'L', 'E', '_', 'S', '_', 'v', '1', '6', 'i', '8', '_', 'S', 0,
  /* 15125 */ 'S', 'H', 'R', '_', 'S', '_', 'v', '1', '6', 'i', '8', '_', 'S', 0,
  /* 15139 */ 'S', 'U', 'B', '_', 'S', 'A', 'T', '_', 'S', '_', 'v', '1', '6', 'i', '8', '_', 'S', 0,
  /* 15157 */ 'A', 'D', 'D', '_', 'S', 'A', 'T', '_', 'S', '_', 'v', '1', '6', 'i', '8', '_', 'S', 0,
  /* 15175 */ 'G', 'T', '_', 'S', '_', 'v', '1', '6', 'i', '8', '_', 'S', 0,
  /* 15188 */ 'L', 'T', '_', 'S', '_', 'v', '1', '6', 'i', '8', '_', 'S', 0,
  /* 15201 */ 'S', 'P', 'L', 'A', 'T', '_', 'v', '1', '6', 'i', '8', '_', 'S', 0,
  /* 15215 */ 'B', 'I', 'T', 'S', 'E', 'L', 'E', 'C', 'T', '_', 'v', '1', '6', 'i', '8', '_', 'S', 0,
  /* 15233 */ 'P', 'C', 'A', 'L', 'L', '_', 'I', 'N', 'D', 'I', 'R', 'E', 'C', 'T', '_', 'v', '1', '6', 'i', '8', '_', 'S', 0,
  /* 15256 */ 'A', 'R', 'G', 'U', 'M', 'E', 'N', 'T', '_', 'v', '1', '6', 'i', '8', '_', 'S', 0,
  /* 15273 */ 'N', 'O', 'T', '_', 'v', '1', '6', 'i', '8', '_', 'S', 0,
  /* 15285 */ 'G', 'E', '_', 'U', '_', 'v', '1', '6', 'i', '8', '_', 'S', 0,
  /* 15298 */ 'L', 'E', '_', 'U', '_', 'v', '1', '6', 'i', '8', '_', 'S', 0,
  /* 15311 */ 'S', 'H', 'R', '_', 'U', '_', 'v', '1', '6', 'i', '8', '_', 'S', 0,
  /* 15325 */ 'S', 'U', 'B', '_', 'S', 'A', 'T', '_', 'U', '_', 'v', '1', '6', 'i', '8', '_', 'S', 0,
  /* 15343 */ 'A', 'D', 'D', '_', 'S', 'A', 'T', '_', 'U', '_', 'v', '1', '6', 'i', '8', '_', 'S', 0,
  /* 15361 */ 'G', 'T', '_', 'U', '_', 'v', '1', '6', 'i', '8', '_', 'S', 0,
  /* 15374 */ 'L', 'T', '_', 'U', '_', 'v', '1', '6', 'i', '8', '_', 'S', 0,
  /* 15387 */ 'C', 'A', 'L', 'L', '_', 'V', 'O', 'I', 'D', '_', 'S', 0,
  /* 15399 */ 'F', 'A', 'L', 'L', 'T', 'H', 'R', 'O', 'U', 'G', 'H', '_', 'R', 'E', 'T', 'U', 'R', 'N', '_', 'V', 'O', 'I', 'D', '_', 'S', 0,
  /* 15425 */ 'P', 'C', 'A', 'L', 'L', '_', 'I', 'N', 'D', 'I', 'R', 'E', 'C', 'T', '_', 'V', 'O', 'I', 'D', '_', 'S', 0,
  /* 15447 */ 'U', 'N', 'R', 'E', 'A', 'C', 'H', 'A', 'B', 'L', 'E', '_', 'S', 0,
  /* 15461 */ 'S', 'H', 'U', 'F', 'F', 'L', 'E', '_', 'S', 0,
  /* 15471 */ 'E', 'L', 'S', 'E', '_', 'S', 0,
  /* 15478 */ 'L', 'O', 'C', 'A', 'L', '_', 'T', 'E', 'E', '_', 'E', 'X', 'C', 'E', 'P', 'T', '_', 'R', 'E', 'F', '_', 'S', 0,
  /* 15501 */ 'C', 'A', 'L', 'L', '_', 'E', 'X', 'C', 'E', 'P', 'T', '_', 'R', 'E', 'F', '_', 'S', 0,
  /* 15519 */ 'F', 'A', 'L', 'L', 'T', 'H', 'R', 'O', 'U', 'G', 'H', '_', 'R', 'E', 'T', 'U', 'R', 'N', '_', 'E', 'X', 'C', 'E', 'P', 'T', '_', 'R', 'E', 'F', '_', 'S', 0,
  /* 15551 */ 'D', 'R', 'O', 'P', '_', 'E', 'X', 'C', 'E', 'P', 'T', '_', 'R', 'E', 'F', '_', 'S', 0,
  /* 15569 */ 'S', 'E', 'L', 'E', 'C', 'T', '_', 'E', 'X', 'C', 'E', 'P', 'T', '_', 'R', 'E', 'F', '_', 'S', 0,
  /* 15589 */ 'P', 'C', 'A', 'L', 'L', '_', 'I', 'N', 'D', 'I', 'R', 'E', 'C', 'T', '_', 'E', 'X', 'C', 'E', 'P', 'T', '_', 'R', 'E', 'F', '_', 'S', 0,
  /* 15617 */ 'G', 'L', 'O', 'B', 'A', 'L', '_', 'G', 'E', 'T', '_', 'E', 'X', 'C', 'E', 'P', 'T', '_', 'R', 'E', 'F', '_', 'S', 0,
  /* 15641 */ 'L', 'O', 'C', 'A', 'L', '_', 'G', 'E', 'T', '_', 'E', 'X', 'C', 'E', 'P', 'T', '_', 'R', 'E', 'F', '_', 'S', 0,
  /* 15664 */ 'G', 'L', 'O', 'B', 'A', 'L', '_', 'S', 'E', 'T', '_', 'E', 'X', 'C', 'E', 'P', 'T', '_', 'R', 'E', 'F', '_', 'S', 0,
  /* 15688 */ 'L', 'O', 'C', 'A', 'L', '_', 'S', 'E', 'T', '_', 'E', 'X', 'C', 'E', 'P', 'T', '_', 'R', 'E', 'F', '_', 'S', 0,
  /* 15711 */ 'C', 'O', 'P', 'Y', '_', 'E', 'X', 'C', 'E', 'P', 'T', '_', 'R', 'E', 'F', '_', 'S', 0,
  /* 15729 */ 'E', 'N', 'D', '_', 'I', 'F', '_', 'S', 0,
  /* 15738 */ 'B', 'R', '_', 'I', 'F', '_', 'S', 0,
  /* 15746 */ 'E', 'N', 'D', '_', 'B', 'L', 'O', 'C', 'K', '_', 'S', 0,
  /* 15758 */ 'C', 'A', 'T', 'C', 'H', '_', 'A', 'L', 'L', '_', 'S', 0,
  /* 15770 */ 'E', 'N', 'D', '_', 'F', 'U', 'N', 'C', 'T', 'I', 'O', 'N', '_', 'S', 0,
  /* 15785 */ 'A', 'D', 'J', 'C', 'A', 'L', 'L', 'S', 'T', 'A', 'C', 'K', 'D', 'O', 'W', 'N', '_', 'S', 0,
  /* 15804 */ 'N', 'O', 'P', '_', 'S', 0,
  /* 15810 */ 'E', 'N', 'D', '_', 'L', 'O', 'O', 'P', '_', 'S', 0,
  /* 15821 */ 'A', 'D', 'J', 'C', 'A', 'L', 'L', 'S', 'T', 'A', 'C', 'K', 'U', 'P', '_', 'S', 0,
  /* 15838 */ 'B', 'R', '_', 'S', 0,
  /* 15843 */ 'R', 'E', 'T', 'H', 'R', 'O', 'W', '_', 'T', 'O', '_', 'C', 'A', 'L', 'L', 'E', 'R', '_', 'S', 0,
  /* 15863 */ 'B', 'R', '_', 'U', 'N', 'L', 'E', 'S', 'S', '_', 'S', 0,
  /* 15875 */ 'C', 'A', 'T', 'C', 'H', 'R', 'E', 'T', '_', 'S', 0,
  /* 15886 */ 'C', 'L', 'E', 'A', 'N', 'U', 'P', 'R', 'E', 'T', '_', 'S', 0,
  /* 15899 */ 'R', 'E', 'T', 'H', 'R', 'O', 'W', '_', 'S', 0,
  /* 15909 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'N', 'O', 'T', 'I', 'F', 'Y', '_', 'S', 0,
  /* 15925 */ 'E', 'N', 'D', '_', 'T', 'R', 'Y', '_', 'S', 0,
  /* 15935 */ 'A', 'R', 'G', 'U', 'M', 'E', 'N', 'T', '_', 'E', 'x', 'c', 'e', 'p', 't', 'R', 'e', 'f', '_', 'S', 0,
  /* 15956 */ 'E', 'X', 'T', 'R', 'A', 'C', 'T', '_', 'L', 'A', 'N', 'E', '_', 'v', '8', 'i', '1', '6', '_', 's', '_', 'S', 0,
  /* 15979 */ 'E', 'X', 'T', 'R', 'A', 'C', 'T', '_', 'L', 'A', 'N', 'E', '_', 'v', '1', '6', 'i', '8', '_', 's', '_', 'S', 0,
  /* 16002 */ 'E', 'X', 'T', 'R', 'A', 'C', 'T', '_', 'L', 'A', 'N', 'E', '_', 'v', '8', 'i', '1', '6', '_', 'u', '_', 'S', 0,
  /* 16025 */ 'E', 'X', 'T', 'R', 'A', 'C', 'T', '_', 'L', 'A', 'N', 'E', '_', 'v', '1', '6', 'i', '8', '_', 'u', '_', 'S', 0,
  /* 16048 */ 'G', '_', 'E', 'X', 'T', 'R', 'A', 'C', 'T', 0,
  /* 16058 */ 'G', '_', 'S', 'E', 'L', 'E', 'C', 'T', 0,
  /* 16067 */ 'G', '_', 'B', 'R', 'I', 'N', 'D', 'I', 'R', 'E', 'C', 'T', 0,
  /* 16080 */ 'C', 'A', 'T', 'C', 'H', 'R', 'E', 'T', 0,
  /* 16089 */ 'C', 'L', 'E', 'A', 'N', 'U', 'P', 'R', 'E', 'T', 0,
  /* 16100 */ 'P', 'A', 'T', 'C', 'H', 'A', 'B', 'L', 'E', '_', 'R', 'E', 'T', 0,
  /* 16114 */ 'P', 'A', 'T', 'C', 'H', 'A', 'B', 'L', 'E', '_', 'F', 'U', 'N', 'C', 'T', 'I', 'O', 'N', '_', 'E', 'X', 'I', 'T', 0,
  /* 16138 */ 'G', '_', 'E', 'X', 'T', 'R', 'A', 'C', 'T', '_', 'V', 'E', 'C', 'T', 'O', 'R', '_', 'E', 'L', 'T', 0,
  /* 16159 */ 'G', '_', 'I', 'N', 'S', 'E', 'R', 'T', '_', 'V', 'E', 'C', 'T', 'O', 'R', '_', 'E', 'L', 'T', 0,
  /* 16179 */ 'G', '_', 'F', 'C', 'O', 'N', 'S', 'T', 'A', 'N', 'T', 0,
  /* 16191 */ 'G', '_', 'C', 'O', 'N', 'S', 'T', 'A', 'N', 'T', 0,
  /* 16202 */ 'S', 'T', 'A', 'T', 'E', 'P', 'O', 'I', 'N', 'T', 0,
  /* 16213 */ 'P', 'A', 'T', 'C', 'H', 'P', 'O', 'I', 'N', 'T', 0,
  /* 16224 */ 'G', '_', 'P', 'T', 'R', 'T', 'O', 'I', 'N', 'T', 0,
  /* 16235 */ 'G', '_', 'V', 'A', 'S', 'T', 'A', 'R', 'T', 0,
  /* 16245 */ 'L', 'I', 'F', 'E', 'T', 'I', 'M', 'E', '_', 'S', 'T', 'A', 'R', 'T', 0,
  /* 16260 */ 'G', '_', 'I', 'N', 'S', 'E', 'R', 'T', 0,
  /* 16269 */ 'G', '_', 'B', 'I', 'T', 'C', 'A', 'S', 'T', 0,
  /* 16279 */ 'G', '_', 'A', 'D', 'D', 'R', 'S', 'P', 'A', 'C', 'E', '_', 'C', 'A', 'S', 'T', 0,
  /* 16296 */ 'G', '_', 'F', 'P', 'E', 'X', 'T', 0,
  /* 16304 */ 'G', '_', 'S', 'E', 'X', 'T', 0,
  /* 16311 */ 'G', '_', 'A', 'N', 'Y', 'E', 'X', 'T', 0,
  /* 16320 */ 'G', '_', 'Z', 'E', 'X', 'T', 0,
  /* 16327 */ 'G', '_', 'F', 'D', 'I', 'V', 0,
  /* 16334 */ 'G', '_', 'S', 'D', 'I', 'V', 0,
  /* 16341 */ 'G', '_', 'U', 'D', 'I', 'V', 0,
  /* 16348 */ 'G', '_', 'F', 'P', 'O', 'W', 0,
  /* 16355 */ 'R', 'E', 'T', 'H', 'R', 'O', 'W', 0,
  /* 16363 */ 'G', '_', 'A', 'T', 'O', 'M', 'I', 'C', 'R', 'M', 'W', '_', 'U', 'M', 'A', 'X', 0,
  /* 16380 */ 'G', '_', 'A', 'T', 'O', 'M', 'I', 'C', 'R', 'M', 'W', '_', 'M', 'A', 'X', 0,
  /* 16396 */ 'G', '_', 'F', 'R', 'A', 'M', 'E', '_', 'I', 'N', 'D', 'E', 'X', 0,
  /* 16410 */ 'A', 'T', 'O', 'M', 'I', 'C', '_', 'N', 'O', 'T', 'I', 'F', 'Y', 0,
  /* 16424 */ 'C', 'O', 'P', 'Y', 0,
  /* 16429 */ 'E', 'N', 'D', '_', 'T', 'R', 'Y', 0,
  /* 16437 */ 'G', '_', 'C', 'T', 'L', 'Z', 0,
  /* 16444 */ 'G', '_', 'C', 'T', 'T', 'Z', 0,
  /* 16451 */ 'A', 'R', 'G', 'U', 'M', 'E', 'N', 'T', '_', 'E', 'x', 'c', 'e', 'p', 't', 'R', 'e', 'f', 0,
  /* 16470 */ 'E', 'X', 'T', 'R', 'A', 'C', 'T', '_', 'L', 'A', 'N', 'E', '_', 'v', '8', 'i', '1', '6', '_', 's', 0,
  /* 16491 */ 'E', 'X', 'T', 'R', 'A', 'C', 'T', '_', 'L', 'A', 'N', 'E', '_', 'v', '1', '6', 'i', '8', '_', 's', 0,
  /* 16512 */ 'E', 'X', 'T', 'R', 'A', 'C', 'T', '_', 'L', 'A', 'N', 'E', '_', 'v', '8', 'i', '1', '6', '_', 'u', 0,
  /* 16533 */ 'E', 'X', 'T', 'R', 'A', 'C', 'T', '_', 'L', 'A', 'N', 'E', '_', 'v', '1', '6', 'i', '8', '_', 'u', 0,
};

extern const unsigned WebAssemblyInstrNameIndices[] = {
    7266U, 7517U, 7573U, 7328U, 7309U, 7337U, 7478U, 7156U, 
    7171U, 6894U, 7185U, 7993U, 6831U, 7318U, 6749U, 16424U, 
    6790U, 16245U, 6676U, 7654U, 7456U, 16213U, 6716U, 16202U, 
    6805U, 7743U, 7730U, 7813U, 16100U, 16114U, 7388U, 7435U, 
    7408U, 7354U, 6561U, 6434U, 7490U, 16334U, 16341U, 7503U, 
    7510U, 6654U, 7906U, 7884U, 6892U, 7264U, 16396U, 6841U, 
    16048U, 7944U, 16260U, 7961U, 7852U, 6504U, 7976U, 16224U, 
    7926U, 16269U, 6478U, 6698U, 6547U, 6525U, 6536U, 6818U, 
    8010U, 7199U, 7216U, 6567U, 6440U, 6660U, 6637U, 7911U, 
    7890U, 16380U, 7544U, 16363U, 7527U, 6689U, 16067U, 6456U, 
    8050U, 16311U, 6496U, 16191U, 16179U, 16235U, 7240U, 16304U, 
    16320U, 7374U, 7845U, 7838U, 7702U, 7695U, 16058U, 7630U, 
    6770U, 7614U, 6741U, 7622U, 6762U, 7606U, 6733U, 7646U, 
    7638U, 7256U, 7248U, 6554U, 6427U, 7483U, 6421U, 16327U, 
    7496U, 16348U, 7770U, 2677U, 7233U, 2669U, 0U, 7149U, 
    16296U, 6468U, 7270U, 7279U, 7677U, 7686U, 7937U, 7671U, 
    7298U, 7777U, 16159U, 16138U, 7867U, 16444U, 6874U, 16437U, 
    6856U, 7722U, 7663U, 7380U, 16279U, 7782U, 285U, 8401U, 
    2960U, 11442U, 4925U, 13665U, 2067U, 10425U, 112U, 8194U, 
    2788U, 11236U, 747U, 8923U, 3464U, 12010U, 6221U, 15157U, 
    5672U, 14524U, 6383U, 15343U, 5834U, 14710U, 6007U, 14909U, 
    4772U, 13488U, 5145U, 13917U, 1914U, 10248U, 2287U, 10677U, 
    5458U, 14276U, 7589U, 15785U, 7755U, 15821U, 6058U, 14968U, 
    5215U, 13997U, 2357U, 10757U, 5509U, 14335U, 811U, 8993U, 
    3551U, 12105U, 6017U, 14921U, 5155U, 13929U, 2297U, 10689U, 
    5468U, 14288U, 6072U, 14984U, 5229U, 14013U, 2371U, 10773U, 
    5523U, 14351U, 16451U, 15935U, 2190U, 10568U, 5048U, 13808U, 
    2656U, 11104U, 5407U, 14217U, 6308U, 15256U, 5002U, 13754U, 
    5370U, 14174U, 2144U, 10514U, 2575U, 11009U, 5759U, 14623U, 
    1613U, 9901U, 4504U, 13178U, 4484U, 13156U, 1633U, 9923U, 
    4524U, 13200U, 716U, 8890U, 3433U, 11977U, 16410U, 15909U, 
    732U, 8908U, 3472U, 12020U, 796U, 8978U, 3559U, 12115U, 
    927U, 9125U, 3701U, 12273U, 1217U, 9449U, 4073U, 12687U, 
    652U, 8820U, 3369U, 11907U, 1003U, 9207U, 3801U, 12381U, 
    1153U, 9379U, 3987U, 12593U, 3449U, 11995U, 3536U, 12090U, 
    3674U, 12244U, 4051U, 12663U, 3346U, 11882U, 3777U, 12355U, 
    3964U, 12568U, 755U, 8933U, 3495U, 12045U, 819U, 9003U, 
    3582U, 12140U, 954U, 9154U, 3728U, 12302U, 1239U, 9473U, 
    4095U, 12711U, 675U, 8845U, 3392U, 11932U, 1027U, 9233U, 
    3825U, 12407U, 1176U, 9404U, 4010U, 12618U, 777U, 8957U, 
    3517U, 12069U, 841U, 9027U, 3604U, 12164U, 980U, 9182U, 
    3754U, 12330U, 1260U, 9496U, 4116U, 12734U, 697U, 8869U, 
    3414U, 11956U, 1050U, 9258U, 3848U, 12432U, 1198U, 9428U, 
    4032U, 12642U, 615U, 8779U, 3309U, 11841U, 3290U, 11820U, 
    634U, 8800U, 3328U, 11862U, 894U, 9088U, 3657U, 12225U, 
    1576U, 9858U, 4447U, 13113U, 6271U, 15215U, 4947U, 13691U, 
    5333U, 14133U, 2089U, 10451U, 2538U, 10968U, 5722U, 14582U, 
    7292U, 15750U, 7779U, 7143U, 15738U, 15838U, 874U, 9064U, 
    3637U, 12201U, 8040U, 15863U, 6928U, 15501U, 198U, 8298U, 
    2873U, 11339U, 1088U, 9302U, 3886U, 12476U, 7009U, 15590U, 
    417U, 8549U, 3092U, 11590U, 1480U, 9750U, 4351U, 13005U, 
    6618U, 15426U, 6288U, 15234U, 4964U, 13710U, 5350U, 14152U, 
    2106U, 10470U, 2555U, 10987U, 5739U, 14601U, 6583U, 15387U, 
    6106U, 15024U, 4860U, 13590U, 5263U, 14053U, 2002U, 10350U, 
    2405U, 10813U, 5557U, 14391U, 16080U, 15875U, 7468U, 15758U, 
    1070U, 9280U, 3868U, 12454U, 189U, 8287U, 2864U, 11328U, 
    16089U, 15886U, 1806U, 10124U, 4664U, 13364U, 548U, 8700U, 
    3223U, 11741U, 1603U, 9889U, 4474U, 13144U, 5969U, 14865U, 
    4734U, 13444U, 5107U, 13873U, 1876U, 10204U, 2249U, 10633U, 
    5420U, 14232U, 215U, 8319U, 2890U, 11360U, 7120U, 15711U, 
    606U, 8768U, 3281U, 11809U, 1797U, 10113U, 4655U, 13353U, 
    5959U, 14853U, 1822U, 10144U, 4680U, 13384U, 590U, 8748U, 
    3265U, 11789U, 1458U, 9724U, 4329U, 12979U, 1761U, 10071U, 
    4635U, 13329U, 5028U, 13784U, 2170U, 10544U, 6974U, 15551U, 
    259U, 8369U, 2934U, 11410U, 1137U, 9359U, 3948U, 12548U, 
    5887U, 14771U, 6826U, 15471U, 7288U, 15746U, 7560U, 15770U, 
    7136U, 15729U, 7713U, 15810U, 16429U, 15925U, 1814U, 10134U, 
    4672U, 13374U, 268U, 8380U, 2943U, 11421U, 1146U, 9370U, 
    3957U, 12559U, 6152U, 15076U, 4916U, 13654U, 2058U, 10414U, 
    2451U, 10865U, 5603U, 14443U, 16491U, 15979U, 16533U, 16025U, 
    4819U, 13543U, 5184U, 13962U, 1961U, 10303U, 2326U, 10722U, 
    16470U, 15956U, 16512U, 16002U, 1422U, 9684U, 4293U, 12939U, 
    1725U, 10031U, 4599U, 13289U, 2841U, 11301U, 1527U, 9803U, 
    1440U, 9704U, 4311U, 12959U, 1743U, 10051U, 4617U, 13309U, 
    165U, 8259U, 4398U, 13058U, 6944U, 15519U, 236U, 8344U, 
    2911U, 11385U, 1114U, 9334U, 3912U, 12508U, 6593U, 15399U, 
    6127U, 15049U, 4891U, 13627U, 5274U, 14066U, 2033U, 10387U, 
    2426U, 10838U, 5578U, 14416U, 275U, 8389U, 2950U, 11430U, 
    9U, 8077U, 2685U, 11119U, 47U, 8119U, 2723U, 11161U, 
    28U, 8098U, 2704U, 11140U, 66U, 8140U, 2742U, 11182U, 
    134U, 8220U, 2810U, 11262U, 1366U, 9616U, 4237U, 12871U, 
    6171U, 15099U, 2470U, 10888U, 5622U, 14466U, 1669U, 9963U, 
    4543U, 13221U, 6333U, 15285U, 2600U, 11038U, 5784U, 14652U, 
    4782U, 13500U, 1924U, 10260U, 7034U, 15617U, 435U, 8569U, 
    3110U, 11610U, 1498U, 9770U, 4369U, 13025U, 5897U, 14783U, 
    7077U, 15664U, 484U, 8624U, 3159U, 11665U, 1547U, 9825U, 
    4418U, 13080U, 5928U, 14818U, 513U, 8657U, 3188U, 11698U, 
    1404U, 9662U, 4275U, 12917U, 6237U, 15175U, 2504U, 10928U, 
    5688U, 14542U, 1707U, 10009U, 4581U, 13267U, 6399U, 15361U, 
    2634U, 11078U, 5850U, 14728U, 4984U, 13732U, 2126U, 10492U, 
    1300U, 9542U, 1331U, 9577U, 464U, 8602U, 293U, 8411U, 
    2968U, 11452U, 325U, 8447U, 3000U, 11488U, 558U, 8712U, 
    3233U, 11753U, 365U, 8491U, 3040U, 11532U, 3935U, 12533U, 
    4188U, 12816U, 4156U, 12780U, 4219U, 12851U, 1349U, 9597U, 
    1652U, 9944U, 3139U, 11643U, 309U, 8429U, 2984U, 11470U, 
    345U, 8469U, 3020U, 11510U, 574U, 8730U, 3249U, 11771U, 
    385U, 8513U, 3060U, 11554U, 7140U, 15733U, 141U, 8229U, 
    2817U, 11271U, 1375U, 9627U, 4246U, 12882U, 6182U, 15112U, 
    2481U, 10901U, 5633U, 14479U, 1678U, 9974U, 4552U, 13232U, 
    6344U, 15298U, 2611U, 11051U, 5795U, 14665U, 4791U, 13511U, 
    1933U, 10271U, 1287U, 9527U, 4175U, 12801U, 1620U, 9908U, 
    4511U, 13185U, 4143U, 12765U, 4491U, 13163U, 1319U, 9563U, 
    4207U, 12837U, 1640U, 9930U, 4531U, 13207U, 103U, 8183U, 
    2779U, 11225U, 723U, 8897U, 3440U, 11984U, 5996U, 14896U, 
    4761U, 13475U, 5134U, 13904U, 1903U, 10235U, 2276U, 10664U, 
    5447U, 14263U, 7056U, 15641U, 450U, 8586U, 3125U, 11627U, 
    1513U, 9787U, 4384U, 13042U, 5913U, 14801U, 7099U, 15688U, 
    499U, 8641U, 3174U, 11682U, 1562U, 9842U, 4433U, 13097U, 
    5944U, 14836U, 6907U, 15478U, 120U, 8204U, 2796U, 11246U, 
    860U, 9048U, 3623U, 12185U, 5872U, 14754U, 7717U, 15814U, 
    520U, 8666U, 3195U, 11707U, 1413U, 9673U, 4284U, 12928U, 
    6248U, 15188U, 2515U, 10941U, 5699U, 14555U, 1716U, 10020U, 
    4590U, 13278U, 6410U, 15374U, 2645U, 11091U, 5861U, 14741U, 
    4993U, 13743U, 2135U, 10503U, 598U, 8758U, 3273U, 11799U, 
    5038U, 13796U, 2180U, 10556U, 1771U, 10083U, 911U, 9107U, 
    228U, 8334U, 2903U, 11375U, 4881U, 13615U, 2023U, 10375U, 
    207U, 8309U, 2882U, 11350U, 1106U, 9324U, 3904U, 12498U, 
    6117U, 15037U, 4871U, 13603U, 2013U, 10363U, 2416U, 10826U, 
    5568U, 14404U, 536U, 8686U, 3211U, 11727U, 181U, 8277U, 
    2856U, 11318U, 6086U, 15000U, 4850U, 13578U, 5243U, 14029U, 
    1992U, 10338U, 2385U, 10789U, 5537U, 14367U, 148U, 8238U, 
    2824U, 11280U, 887U, 9079U, 3650U, 12216U, 6037U, 14943U, 
    4810U, 13532U, 1952U, 10292U, 2317U, 10711U, 5488U, 14310U, 
    7709U, 15804U, 6323U, 15273U, 5385U, 14191U, 2590U, 11026U, 
    5774U, 14640U, 1169U, 9395U, 3980U, 12584U, 6162U, 15088U, 
    5300U, 14094U, 2461U, 10877U, 5613U, 14455U, 7008U, 15589U, 
    416U, 8548U, 3091U, 11589U, 1479U, 9749U, 4350U, 13004U, 
    6617U, 15425U, 6287U, 15233U, 4963U, 13709U, 5349U, 14151U, 
    2105U, 10469U, 2554U, 10986U, 5738U, 14600U, 1592U, 9876U, 
    4463U, 13131U, 1384U, 9638U, 4255U, 12893U, 1687U, 9985U, 
    4561U, 13243U, 6027U, 14933U, 4800U, 13522U, 5165U, 13941U, 
    1942U, 10282U, 2307U, 10701U, 5478U, 14300U, 16355U, 15899U, 
    7795U, 15843U, 6956U, 15531U, 248U, 8356U, 2923U, 11397U, 
    1126U, 9346U, 3924U, 12520U, 6605U, 15411U, 6139U, 15061U, 
    4903U, 13639U, 5286U, 14078U, 2045U, 10399U, 2438U, 10850U, 
    5590U, 14428U, 1097U, 9313U, 3895U, 12487U, 1278U, 9516U, 
    4134U, 12754U, 6990U, 15569U, 405U, 8535U, 3080U, 11576U, 
    1468U, 9736U, 4339U, 12991U, 1080U, 9292U, 3878U, 12466U, 
    6096U, 15012U, 5253U, 14041U, 2395U, 10801U, 5547U, 14379U, 
    1394U, 9650U, 4265U, 12905U, 6193U, 15125U, 5309U, 14105U, 
    2492U, 10914U, 5644U, 14492U, 1697U, 9997U, 4571U, 13255U, 
    6355U, 15311U, 5395U, 14203U, 2622U, 11064U, 5806U, 14678U, 
    6797U, 15461U, 6259U, 15201U, 4935U, 13677U, 5321U, 14119U, 
    2077U, 10437U, 2526U, 10954U, 5710U, 14568U, 527U, 8675U, 
    3202U, 11716U, 5017U, 13771U, 2159U, 10531U, 622U, 8786U, 
    3316U, 11848U, 3297U, 11827U, 641U, 8807U, 3335U, 11869U, 
    155U, 8247U, 2831U, 11289U, 901U, 9095U, 3664U, 12232U, 
    6046U, 14954U, 4838U, 13564U, 5203U, 13983U, 1980U, 10324U, 
    2345U, 10743U, 5497U, 14321U, 85U, 8161U, 2761U, 11203U, 
    667U, 8835U, 3361U, 11897U, 6205U, 15139U, 5656U, 14506U, 
    6367U, 15325U, 5818U, 14692U, 5986U, 14884U, 4751U, 13463U, 
    5124U, 13892U, 1893U, 10223U, 2266U, 10652U, 5437U, 14251U, 
    6913U, 15484U, 126U, 8210U, 2802U, 11252U, 866U, 9054U, 
    3629U, 12191U, 5878U, 14760U, 1787U, 10101U, 4645U, 13341U, 
    93U, 8171U, 2769U, 11213U, 16433U, 15929U, 6778U, 15447U, 
    1168U, 9394U, 3979U, 12583U, 6161U, 15087U, 5299U, 14093U, 
    2460U, 10876U, 5612U, 14454U, 4688U, 13394U, 1830U, 10154U, 
    4711U, 13419U, 1853U, 10179U, 5061U, 13823U, 2203U, 10583U, 
    5084U, 13848U, 2226U, 10608U, 
};

static inline void InitWebAssemblyMCInstrInfo(MCInstrInfo *II) {
  II->InitMCInstrInfo(WebAssemblyInsts, WebAssemblyInstrNameIndices, WebAssemblyInstrNameData, 1268);
}

} // end llvm namespace
#endif // GET_INSTRINFO_MC_DESC

#ifdef GET_INSTRINFO_HEADER
#undef GET_INSTRINFO_HEADER
namespace llvm {
struct WebAssemblyGenInstrInfo : public TargetInstrInfo {
  explicit WebAssemblyGenInstrInfo(int CFSetupOpcode = -1, int CFDestroyOpcode = -1, int CatchRetOpcode = -1, int ReturnOpcode = -1);
  ~WebAssemblyGenInstrInfo() override = default;

};
} // end llvm namespace
#endif // GET_INSTRINFO_HEADER

#ifdef GET_INSTRINFO_HELPER_DECLS
#undef GET_INSTRINFO_HELPER_DECLS


#endif // GET_INSTRINFO_HELPER_DECLS

#ifdef GET_INSTRINFO_HELPERS
#undef GET_INSTRINFO_HELPERS

#endif // GET_INSTRINFO_HELPERS

#ifdef GET_INSTRINFO_CTOR_DTOR
#undef GET_INSTRINFO_CTOR_DTOR
namespace llvm {
extern const MCInstrDesc WebAssemblyInsts[];
extern const unsigned WebAssemblyInstrNameIndices[];
extern const char WebAssemblyInstrNameData[];
WebAssemblyGenInstrInfo::WebAssemblyGenInstrInfo(int CFSetupOpcode, int CFDestroyOpcode, int CatchRetOpcode, int ReturnOpcode)
  : TargetInstrInfo(CFSetupOpcode, CFDestroyOpcode, CatchRetOpcode, ReturnOpcode) {
  InitMCInstrInfo(WebAssemblyInsts, WebAssemblyInstrNameIndices, WebAssemblyInstrNameData, 1268);
}
} // end llvm namespace
#endif // GET_INSTRINFO_CTOR_DTOR

#ifdef GET_INSTRINFO_OPERAND_ENUM
#undef GET_INSTRINFO_OPERAND_ENUM
namespace llvm {
namespace WebAssembly {
namespace OpName {
enum {
OPERAND_LAST
};
} // end namespace OpName
} // end namespace WebAssembly
} // end namespace llvm
#endif //GET_INSTRINFO_OPERAND_ENUM

#ifdef GET_INSTRINFO_NAMED_OPS
#undef GET_INSTRINFO_NAMED_OPS
namespace llvm {
namespace WebAssembly {
LLVM_READONLY
int16_t getNamedOperandIdx(uint16_t Opcode, uint16_t NamedIdx) {
  return -1;
}
} // end namespace WebAssembly
} // end namespace llvm
#endif //GET_INSTRINFO_NAMED_OPS

#ifdef GET_INSTRINFO_OPERAND_TYPES_ENUM
#undef GET_INSTRINFO_OPERAND_TYPES_ENUM
namespace llvm {
namespace WebAssembly {
namespace OpTypes {
enum OperandType {
  P2Align = 0,
  Signature = 1,
  TypeIndex = 2,
  bb_op = 3,
  brlist = 4,
  event_op = 5,
  f32imm = 6,
  f32imm_op = 7,
  f64imm = 8,
  f64imm_op = 9,
  function32_op = 10,
  global_op = 11,
  i16imm = 12,
  i1imm = 13,
  i32imm = 14,
  i32imm_op = 15,
  i64imm = 16,
  i64imm_op = 17,
  i8imm = 18,
  local_op = 19,
  offset32_op = 20,
  ptype0 = 21,
  ptype1 = 22,
  ptype2 = 23,
  ptype3 = 24,
  ptype4 = 25,
  ptype5 = 26,
  type0 = 27,
  type1 = 28,
  type2 = 29,
  type3 = 30,
  type4 = 31,
  type5 = 32,
  vec_i16imm_op = 33,
  vec_i32imm_op = 34,
  vec_i64imm_op = 35,
  vec_i8imm_op = 36,
  OPERAND_TYPE_LIST_END
};
} // end namespace OpTypes
} // end namespace WebAssembly
} // end namespace llvm
#endif // GET_INSTRINFO_OPERAND_TYPES_ENUM

#ifdef GET_INSTRMAP_INFO
#undef GET_INSTRMAP_INFO
namespace llvm {

namespace WebAssembly {

enum StackBased {
	StackBased_true
};

// getStackOpcode
LLVM_READONLY
int getStackOpcode(uint16_t Opcode) {
static const uint16_t getStackOpcodeTable[][2] = {
  { WebAssembly::ABS_F32, WebAssembly::ABS_F32_S },
  { WebAssembly::ABS_F64, WebAssembly::ABS_F64_S },
  { WebAssembly::ABS_v2f64, WebAssembly::ABS_v2f64_S },
  { WebAssembly::ABS_v4f32, WebAssembly::ABS_v4f32_S },
  { WebAssembly::ADD_F32, WebAssembly::ADD_F32_S },
  { WebAssembly::ADD_F64, WebAssembly::ADD_F64_S },
  { WebAssembly::ADD_I32, WebAssembly::ADD_I32_S },
  { WebAssembly::ADD_I64, WebAssembly::ADD_I64_S },
  { WebAssembly::ADD_SAT_S_v16i8, WebAssembly::ADD_SAT_S_v16i8_S },
  { WebAssembly::ADD_SAT_S_v8i16, WebAssembly::ADD_SAT_S_v8i16_S },
  { WebAssembly::ADD_SAT_U_v16i8, WebAssembly::ADD_SAT_U_v16i8_S },
  { WebAssembly::ADD_SAT_U_v8i16, WebAssembly::ADD_SAT_U_v8i16_S },
  { WebAssembly::ADD_v16i8, WebAssembly::ADD_v16i8_S },
  { WebAssembly::ADD_v2f64, WebAssembly::ADD_v2f64_S },
  { WebAssembly::ADD_v2i64, WebAssembly::ADD_v2i64_S },
  { WebAssembly::ADD_v4f32, WebAssembly::ADD_v4f32_S },
  { WebAssembly::ADD_v4i32, WebAssembly::ADD_v4i32_S },
  { WebAssembly::ADD_v8i16, WebAssembly::ADD_v8i16_S },
  { WebAssembly::ADJCALLSTACKDOWN, WebAssembly::ADJCALLSTACKDOWN_S },
  { WebAssembly::ADJCALLSTACKUP, WebAssembly::ADJCALLSTACKUP_S },
  { WebAssembly::ALLTRUE_v16i8, WebAssembly::ALLTRUE_v16i8_S },
  { WebAssembly::ALLTRUE_v2i64, WebAssembly::ALLTRUE_v2i64_S },
  { WebAssembly::ALLTRUE_v4i32, WebAssembly::ALLTRUE_v4i32_S },
  { WebAssembly::ALLTRUE_v8i16, WebAssembly::ALLTRUE_v8i16_S },
  { WebAssembly::AND_I32, WebAssembly::AND_I32_S },
  { WebAssembly::AND_I64, WebAssembly::AND_I64_S },
  { WebAssembly::AND_v16i8, WebAssembly::AND_v16i8_S },
  { WebAssembly::AND_v2i64, WebAssembly::AND_v2i64_S },
  { WebAssembly::AND_v4i32, WebAssembly::AND_v4i32_S },
  { WebAssembly::AND_v8i16, WebAssembly::AND_v8i16_S },
  { WebAssembly::ANYTRUE_v16i8, WebAssembly::ANYTRUE_v16i8_S },
  { WebAssembly::ANYTRUE_v2i64, WebAssembly::ANYTRUE_v2i64_S },
  { WebAssembly::ANYTRUE_v4i32, WebAssembly::ANYTRUE_v4i32_S },
  { WebAssembly::ANYTRUE_v8i16, WebAssembly::ANYTRUE_v8i16_S },
  { WebAssembly::ARGUMENT_ExceptRef, WebAssembly::ARGUMENT_ExceptRef_S },
  { WebAssembly::ARGUMENT_f32, WebAssembly::ARGUMENT_f32_S },
  { WebAssembly::ARGUMENT_f64, WebAssembly::ARGUMENT_f64_S },
  { WebAssembly::ARGUMENT_i32, WebAssembly::ARGUMENT_i32_S },
  { WebAssembly::ARGUMENT_i64, WebAssembly::ARGUMENT_i64_S },
  { WebAssembly::ARGUMENT_v16i8, WebAssembly::ARGUMENT_v16i8_S },
  { WebAssembly::ARGUMENT_v2f64, WebAssembly::ARGUMENT_v2f64_S },
  { WebAssembly::ARGUMENT_v2i64, WebAssembly::ARGUMENT_v2i64_S },
  { WebAssembly::ARGUMENT_v4f32, WebAssembly::ARGUMENT_v4f32_S },
  { WebAssembly::ARGUMENT_v4i32, WebAssembly::ARGUMENT_v4i32_S },
  { WebAssembly::ARGUMENT_v8i16, WebAssembly::ARGUMENT_v8i16_S },
  { WebAssembly::ATOMIC_LOAD16_U_I32, WebAssembly::ATOMIC_LOAD16_U_I32_S },
  { WebAssembly::ATOMIC_LOAD16_U_I64, WebAssembly::ATOMIC_LOAD16_U_I64_S },
  { WebAssembly::ATOMIC_LOAD32_U_I64, WebAssembly::ATOMIC_LOAD32_U_I64_S },
  { WebAssembly::ATOMIC_LOAD8_U_I32, WebAssembly::ATOMIC_LOAD8_U_I32_S },
  { WebAssembly::ATOMIC_LOAD8_U_I64, WebAssembly::ATOMIC_LOAD8_U_I64_S },
  { WebAssembly::ATOMIC_LOAD_I32, WebAssembly::ATOMIC_LOAD_I32_S },
  { WebAssembly::ATOMIC_LOAD_I64, WebAssembly::ATOMIC_LOAD_I64_S },
  { WebAssembly::ATOMIC_NOTIFY, WebAssembly::ATOMIC_NOTIFY_S },
  { WebAssembly::ATOMIC_RMW16_U_ADD_I32, WebAssembly::ATOMIC_RMW16_U_ADD_I32_S },
  { WebAssembly::ATOMIC_RMW16_U_ADD_I64, WebAssembly::ATOMIC_RMW16_U_ADD_I64_S },
  { WebAssembly::ATOMIC_RMW16_U_AND_I32, WebAssembly::ATOMIC_RMW16_U_AND_I32_S },
  { WebAssembly::ATOMIC_RMW16_U_AND_I64, WebAssembly::ATOMIC_RMW16_U_AND_I64_S },
  { WebAssembly::ATOMIC_RMW16_U_CMPXCHG_I32, WebAssembly::ATOMIC_RMW16_U_CMPXCHG_I32_S },
  { WebAssembly::ATOMIC_RMW16_U_CMPXCHG_I64, WebAssembly::ATOMIC_RMW16_U_CMPXCHG_I64_S },
  { WebAssembly::ATOMIC_RMW16_U_OR_I32, WebAssembly::ATOMIC_RMW16_U_OR_I32_S },
  { WebAssembly::ATOMIC_RMW16_U_OR_I64, WebAssembly::ATOMIC_RMW16_U_OR_I64_S },
  { WebAssembly::ATOMIC_RMW16_U_SUB_I32, WebAssembly::ATOMIC_RMW16_U_SUB_I32_S },
  { WebAssembly::ATOMIC_RMW16_U_SUB_I64, WebAssembly::ATOMIC_RMW16_U_SUB_I64_S },
  { WebAssembly::ATOMIC_RMW16_U_XCHG_I32, WebAssembly::ATOMIC_RMW16_U_XCHG_I32_S },
  { WebAssembly::ATOMIC_RMW16_U_XCHG_I64, WebAssembly::ATOMIC_RMW16_U_XCHG_I64_S },
  { WebAssembly::ATOMIC_RMW16_U_XOR_I32, WebAssembly::ATOMIC_RMW16_U_XOR_I32_S },
  { WebAssembly::ATOMIC_RMW16_U_XOR_I64, WebAssembly::ATOMIC_RMW16_U_XOR_I64_S },
  { WebAssembly::ATOMIC_RMW32_U_ADD_I64, WebAssembly::ATOMIC_RMW32_U_ADD_I64_S },
  { WebAssembly::ATOMIC_RMW32_U_AND_I64, WebAssembly::ATOMIC_RMW32_U_AND_I64_S },
  { WebAssembly::ATOMIC_RMW32_U_CMPXCHG_I64, WebAssembly::ATOMIC_RMW32_U_CMPXCHG_I64_S },
  { WebAssembly::ATOMIC_RMW32_U_OR_I64, WebAssembly::ATOMIC_RMW32_U_OR_I64_S },
  { WebAssembly::ATOMIC_RMW32_U_SUB_I64, WebAssembly::ATOMIC_RMW32_U_SUB_I64_S },
  { WebAssembly::ATOMIC_RMW32_U_XCHG_I64, WebAssembly::ATOMIC_RMW32_U_XCHG_I64_S },
  { WebAssembly::ATOMIC_RMW32_U_XOR_I64, WebAssembly::ATOMIC_RMW32_U_XOR_I64_S },
  { WebAssembly::ATOMIC_RMW8_U_ADD_I32, WebAssembly::ATOMIC_RMW8_U_ADD_I32_S },
  { WebAssembly::ATOMIC_RMW8_U_ADD_I64, WebAssembly::ATOMIC_RMW8_U_ADD_I64_S },
  { WebAssembly::ATOMIC_RMW8_U_AND_I32, WebAssembly::ATOMIC_RMW8_U_AND_I32_S },
  { WebAssembly::ATOMIC_RMW8_U_AND_I64, WebAssembly::ATOMIC_RMW8_U_AND_I64_S },
  { WebAssembly::ATOMIC_RMW8_U_CMPXCHG_I32, WebAssembly::ATOMIC_RMW8_U_CMPXCHG_I32_S },
  { WebAssembly::ATOMIC_RMW8_U_CMPXCHG_I64, WebAssembly::ATOMIC_RMW8_U_CMPXCHG_I64_S },
  { WebAssembly::ATOMIC_RMW8_U_OR_I32, WebAssembly::ATOMIC_RMW8_U_OR_I32_S },
  { WebAssembly::ATOMIC_RMW8_U_OR_I64, WebAssembly::ATOMIC_RMW8_U_OR_I64_S },
  { WebAssembly::ATOMIC_RMW8_U_SUB_I32, WebAssembly::ATOMIC_RMW8_U_SUB_I32_S },
  { WebAssembly::ATOMIC_RMW8_U_SUB_I64, WebAssembly::ATOMIC_RMW8_U_SUB_I64_S },
  { WebAssembly::ATOMIC_RMW8_U_XCHG_I32, WebAssembly::ATOMIC_RMW8_U_XCHG_I32_S },
  { WebAssembly::ATOMIC_RMW8_U_XCHG_I64, WebAssembly::ATOMIC_RMW8_U_XCHG_I64_S },
  { WebAssembly::ATOMIC_RMW8_U_XOR_I32, WebAssembly::ATOMIC_RMW8_U_XOR_I32_S },
  { WebAssembly::ATOMIC_RMW8_U_XOR_I64, WebAssembly::ATOMIC_RMW8_U_XOR_I64_S },
  { WebAssembly::ATOMIC_RMW_ADD_I32, WebAssembly::ATOMIC_RMW_ADD_I32_S },
  { WebAssembly::ATOMIC_RMW_ADD_I64, WebAssembly::ATOMIC_RMW_ADD_I64_S },
  { WebAssembly::ATOMIC_RMW_AND_I32, WebAssembly::ATOMIC_RMW_AND_I32_S },
  { WebAssembly::ATOMIC_RMW_AND_I64, WebAssembly::ATOMIC_RMW_AND_I64_S },
  { WebAssembly::ATOMIC_RMW_CMPXCHG_I32, WebAssembly::ATOMIC_RMW_CMPXCHG_I32_S },
  { WebAssembly::ATOMIC_RMW_CMPXCHG_I64, WebAssembly::ATOMIC_RMW_CMPXCHG_I64_S },
  { WebAssembly::ATOMIC_RMW_OR_I32, WebAssembly::ATOMIC_RMW_OR_I32_S },
  { WebAssembly::ATOMIC_RMW_OR_I64, WebAssembly::ATOMIC_RMW_OR_I64_S },
  { WebAssembly::ATOMIC_RMW_SUB_I32, WebAssembly::ATOMIC_RMW_SUB_I32_S },
  { WebAssembly::ATOMIC_RMW_SUB_I64, WebAssembly::ATOMIC_RMW_SUB_I64_S },
  { WebAssembly::ATOMIC_RMW_XCHG_I32, WebAssembly::ATOMIC_RMW_XCHG_I32_S },
  { WebAssembly::ATOMIC_RMW_XCHG_I64, WebAssembly::ATOMIC_RMW_XCHG_I64_S },
  { WebAssembly::ATOMIC_RMW_XOR_I32, WebAssembly::ATOMIC_RMW_XOR_I32_S },
  { WebAssembly::ATOMIC_RMW_XOR_I64, WebAssembly::ATOMIC_RMW_XOR_I64_S },
  { WebAssembly::ATOMIC_STORE16_I32, WebAssembly::ATOMIC_STORE16_I32_S },
  { WebAssembly::ATOMIC_STORE16_I64, WebAssembly::ATOMIC_STORE16_I64_S },
  { WebAssembly::ATOMIC_STORE32_I64, WebAssembly::ATOMIC_STORE32_I64_S },
  { WebAssembly::ATOMIC_STORE8_I32, WebAssembly::ATOMIC_STORE8_I32_S },
  { WebAssembly::ATOMIC_STORE8_I64, WebAssembly::ATOMIC_STORE8_I64_S },
  { WebAssembly::ATOMIC_STORE_I32, WebAssembly::ATOMIC_STORE_I32_S },
  { WebAssembly::ATOMIC_STORE_I64, WebAssembly::ATOMIC_STORE_I64_S },
  { WebAssembly::ATOMIC_WAIT_I32, WebAssembly::ATOMIC_WAIT_I32_S },
  { WebAssembly::ATOMIC_WAIT_I64, WebAssembly::ATOMIC_WAIT_I64_S },
  { WebAssembly::BITSELECT_v16i8, WebAssembly::BITSELECT_v16i8_S },
  { WebAssembly::BITSELECT_v2f64, WebAssembly::BITSELECT_v2f64_S },
  { WebAssembly::BITSELECT_v2i64, WebAssembly::BITSELECT_v2i64_S },
  { WebAssembly::BITSELECT_v4f32, WebAssembly::BITSELECT_v4f32_S },
  { WebAssembly::BITSELECT_v4i32, WebAssembly::BITSELECT_v4i32_S },
  { WebAssembly::BITSELECT_v8i16, WebAssembly::BITSELECT_v8i16_S },
  { WebAssembly::BLOCK, WebAssembly::BLOCK_S },
  { WebAssembly::BR, WebAssembly::BR_S },
  { WebAssembly::BR_IF, WebAssembly::BR_IF_S },
  { WebAssembly::BR_TABLE_I32, WebAssembly::BR_TABLE_I32_S },
  { WebAssembly::BR_TABLE_I64, WebAssembly::BR_TABLE_I64_S },
  { WebAssembly::BR_UNLESS, WebAssembly::BR_UNLESS_S },
  { WebAssembly::CALL_EXCEPT_REF, WebAssembly::CALL_EXCEPT_REF_S },
  { WebAssembly::CALL_F32, WebAssembly::CALL_F32_S },
  { WebAssembly::CALL_F64, WebAssembly::CALL_F64_S },
  { WebAssembly::CALL_I32, WebAssembly::CALL_I32_S },
  { WebAssembly::CALL_I64, WebAssembly::CALL_I64_S },
  { WebAssembly::CALL_INDIRECT_EXCEPT_REF, WebAssembly::CALL_INDIRECT_EXCEPT_REF_S },
  { WebAssembly::CALL_INDIRECT_F32, WebAssembly::CALL_INDIRECT_F32_S },
  { WebAssembly::CALL_INDIRECT_F64, WebAssembly::CALL_INDIRECT_F64_S },
  { WebAssembly::CALL_INDIRECT_I32, WebAssembly::CALL_INDIRECT_I32_S },
  { WebAssembly::CALL_INDIRECT_I64, WebAssembly::CALL_INDIRECT_I64_S },
  { WebAssembly::CALL_INDIRECT_VOID, WebAssembly::CALL_INDIRECT_VOID_S },
  { WebAssembly::CALL_INDIRECT_v16i8, WebAssembly::CALL_INDIRECT_v16i8_S },
  { WebAssembly::CALL_INDIRECT_v2f64, WebAssembly::CALL_INDIRECT_v2f64_S },
  { WebAssembly::CALL_INDIRECT_v2i64, WebAssembly::CALL_INDIRECT_v2i64_S },
  { WebAssembly::CALL_INDIRECT_v4f32, WebAssembly::CALL_INDIRECT_v4f32_S },
  { WebAssembly::CALL_INDIRECT_v4i32, WebAssembly::CALL_INDIRECT_v4i32_S },
  { WebAssembly::CALL_INDIRECT_v8i16, WebAssembly::CALL_INDIRECT_v8i16_S },
  { WebAssembly::CALL_VOID, WebAssembly::CALL_VOID_S },
  { WebAssembly::CALL_v16i8, WebAssembly::CALL_v16i8_S },
  { WebAssembly::CALL_v2f64, WebAssembly::CALL_v2f64_S },
  { WebAssembly::CALL_v2i64, WebAssembly::CALL_v2i64_S },
  { WebAssembly::CALL_v4f32, WebAssembly::CALL_v4f32_S },
  { WebAssembly::CALL_v4i32, WebAssembly::CALL_v4i32_S },
  { WebAssembly::CALL_v8i16, WebAssembly::CALL_v8i16_S },
  { WebAssembly::CATCHRET, WebAssembly::CATCHRET_S },
  { WebAssembly::CATCH_ALL, WebAssembly::CATCH_ALL_S },
  { WebAssembly::CATCH_I32, WebAssembly::CATCH_I32_S },
  { WebAssembly::CATCH_I64, WebAssembly::CATCH_I64_S },
  { WebAssembly::CEIL_F32, WebAssembly::CEIL_F32_S },
  { WebAssembly::CEIL_F64, WebAssembly::CEIL_F64_S },
  { WebAssembly::CLEANUPRET, WebAssembly::CLEANUPRET_S },
  { WebAssembly::CLZ_I32, WebAssembly::CLZ_I32_S },
  { WebAssembly::CLZ_I64, WebAssembly::CLZ_I64_S },
  { WebAssembly::CONST_F32, WebAssembly::CONST_F32_S },
  { WebAssembly::CONST_F64, WebAssembly::CONST_F64_S },
  { WebAssembly::CONST_I32, WebAssembly::CONST_I32_S },
  { WebAssembly::CONST_I64, WebAssembly::CONST_I64_S },
  { WebAssembly::CONST_V128_v16i8, WebAssembly::CONST_V128_v16i8_S },
  { WebAssembly::CONST_V128_v2f64, WebAssembly::CONST_V128_v2f64_S },
  { WebAssembly::CONST_V128_v2i64, WebAssembly::CONST_V128_v2i64_S },
  { WebAssembly::CONST_V128_v4f32, WebAssembly::CONST_V128_v4f32_S },
  { WebAssembly::CONST_V128_v4i32, WebAssembly::CONST_V128_v4i32_S },
  { WebAssembly::CONST_V128_v8i16, WebAssembly::CONST_V128_v8i16_S },
  { WebAssembly::COPYSIGN_F32, WebAssembly::COPYSIGN_F32_S },
  { WebAssembly::COPYSIGN_F64, WebAssembly::COPYSIGN_F64_S },
  { WebAssembly::COPY_EXCEPT_REF, WebAssembly::COPY_EXCEPT_REF_S },
  { WebAssembly::COPY_F32, WebAssembly::COPY_F32_S },
  { WebAssembly::COPY_F64, WebAssembly::COPY_F64_S },
  { WebAssembly::COPY_I32, WebAssembly::COPY_I32_S },
  { WebAssembly::COPY_I64, WebAssembly::COPY_I64_S },
  { WebAssembly::COPY_V128, WebAssembly::COPY_V128_S },
  { WebAssembly::CTZ_I32, WebAssembly::CTZ_I32_S },
  { WebAssembly::CTZ_I64, WebAssembly::CTZ_I64_S },
  { WebAssembly::DIV_F32, WebAssembly::DIV_F32_S },
  { WebAssembly::DIV_F64, WebAssembly::DIV_F64_S },
  { WebAssembly::DIV_S_I32, WebAssembly::DIV_S_I32_S },
  { WebAssembly::DIV_S_I64, WebAssembly::DIV_S_I64_S },
  { WebAssembly::DIV_U_I32, WebAssembly::DIV_U_I32_S },
  { WebAssembly::DIV_U_I64, WebAssembly::DIV_U_I64_S },
  { WebAssembly::DIV_v2f64, WebAssembly::DIV_v2f64_S },
  { WebAssembly::DIV_v4f32, WebAssembly::DIV_v4f32_S },
  { WebAssembly::DROP_EXCEPT_REF, WebAssembly::DROP_EXCEPT_REF_S },
  { WebAssembly::DROP_F32, WebAssembly::DROP_F32_S },
  { WebAssembly::DROP_F64, WebAssembly::DROP_F64_S },
  { WebAssembly::DROP_I32, WebAssembly::DROP_I32_S },
  { WebAssembly::DROP_I64, WebAssembly::DROP_I64_S },
  { WebAssembly::DROP_V128, WebAssembly::DROP_V128_S },
  { WebAssembly::ELSE, WebAssembly::ELSE_S },
  { WebAssembly::END_BLOCK, WebAssembly::END_BLOCK_S },
  { WebAssembly::END_FUNCTION, WebAssembly::END_FUNCTION_S },
  { WebAssembly::END_IF, WebAssembly::END_IF_S },
  { WebAssembly::END_LOOP, WebAssembly::END_LOOP_S },
  { WebAssembly::END_TRY, WebAssembly::END_TRY_S },
  { WebAssembly::EQZ_I32, WebAssembly::EQZ_I32_S },
  { WebAssembly::EQZ_I64, WebAssembly::EQZ_I64_S },
  { WebAssembly::EQ_F32, WebAssembly::EQ_F32_S },
  { WebAssembly::EQ_F64, WebAssembly::EQ_F64_S },
  { WebAssembly::EQ_I32, WebAssembly::EQ_I32_S },
  { WebAssembly::EQ_I64, WebAssembly::EQ_I64_S },
  { WebAssembly::EQ_v16i8, WebAssembly::EQ_v16i8_S },
  { WebAssembly::EQ_v2f64, WebAssembly::EQ_v2f64_S },
  { WebAssembly::EQ_v4f32, WebAssembly::EQ_v4f32_S },
  { WebAssembly::EQ_v4i32, WebAssembly::EQ_v4i32_S },
  { WebAssembly::EQ_v8i16, WebAssembly::EQ_v8i16_S },
  { WebAssembly::EXTRACT_LANE_v16i8_s, WebAssembly::EXTRACT_LANE_v16i8_s_S },
  { WebAssembly::EXTRACT_LANE_v16i8_u, WebAssembly::EXTRACT_LANE_v16i8_u_S },
  { WebAssembly::EXTRACT_LANE_v2f64, WebAssembly::EXTRACT_LANE_v2f64_S },
  { WebAssembly::EXTRACT_LANE_v2i64, WebAssembly::EXTRACT_LANE_v2i64_S },
  { WebAssembly::EXTRACT_LANE_v4f32, WebAssembly::EXTRACT_LANE_v4f32_S },
  { WebAssembly::EXTRACT_LANE_v4i32, WebAssembly::EXTRACT_LANE_v4i32_S },
  { WebAssembly::EXTRACT_LANE_v8i16_s, WebAssembly::EXTRACT_LANE_v8i16_s_S },
  { WebAssembly::EXTRACT_LANE_v8i16_u, WebAssembly::EXTRACT_LANE_v8i16_u_S },
  { WebAssembly::F32_CONVERT_S_I32, WebAssembly::F32_CONVERT_S_I32_S },
  { WebAssembly::F32_CONVERT_S_I64, WebAssembly::F32_CONVERT_S_I64_S },
  { WebAssembly::F32_CONVERT_U_I32, WebAssembly::F32_CONVERT_U_I32_S },
  { WebAssembly::F32_CONVERT_U_I64, WebAssembly::F32_CONVERT_U_I64_S },
  { WebAssembly::F32_DEMOTE_F64, WebAssembly::F32_DEMOTE_F64_S },
  { WebAssembly::F32_REINTERPRET_I32, WebAssembly::F32_REINTERPRET_I32_S },
  { WebAssembly::F64_CONVERT_S_I32, WebAssembly::F64_CONVERT_S_I32_S },
  { WebAssembly::F64_CONVERT_S_I64, WebAssembly::F64_CONVERT_S_I64_S },
  { WebAssembly::F64_CONVERT_U_I32, WebAssembly::F64_CONVERT_U_I32_S },
  { WebAssembly::F64_CONVERT_U_I64, WebAssembly::F64_CONVERT_U_I64_S },
  { WebAssembly::F64_PROMOTE_F32, WebAssembly::F64_PROMOTE_F32_S },
  { WebAssembly::F64_REINTERPRET_I64, WebAssembly::F64_REINTERPRET_I64_S },
  { WebAssembly::FALLTHROUGH_RETURN_EXCEPT_REF, WebAssembly::FALLTHROUGH_RETURN_EXCEPT_REF_S },
  { WebAssembly::FALLTHROUGH_RETURN_F32, WebAssembly::FALLTHROUGH_RETURN_F32_S },
  { WebAssembly::FALLTHROUGH_RETURN_F64, WebAssembly::FALLTHROUGH_RETURN_F64_S },
  { WebAssembly::FALLTHROUGH_RETURN_I32, WebAssembly::FALLTHROUGH_RETURN_I32_S },
  { WebAssembly::FALLTHROUGH_RETURN_I64, WebAssembly::FALLTHROUGH_RETURN_I64_S },
  { WebAssembly::FALLTHROUGH_RETURN_VOID, WebAssembly::FALLTHROUGH_RETURN_VOID_S },
  { WebAssembly::FALLTHROUGH_RETURN_v16i8, WebAssembly::FALLTHROUGH_RETURN_v16i8_S },
  { WebAssembly::FALLTHROUGH_RETURN_v2f64, WebAssembly::FALLTHROUGH_RETURN_v2f64_S },
  { WebAssembly::FALLTHROUGH_RETURN_v2i64, WebAssembly::FALLTHROUGH_RETURN_v2i64_S },
  { WebAssembly::FALLTHROUGH_RETURN_v4f32, WebAssembly::FALLTHROUGH_RETURN_v4f32_S },
  { WebAssembly::FALLTHROUGH_RETURN_v4i32, WebAssembly::FALLTHROUGH_RETURN_v4i32_S },
  { WebAssembly::FALLTHROUGH_RETURN_v8i16, WebAssembly::FALLTHROUGH_RETURN_v8i16_S },
  { WebAssembly::FLOOR_F32, WebAssembly::FLOOR_F32_S },
  { WebAssembly::FLOOR_F64, WebAssembly::FLOOR_F64_S },
  { WebAssembly::FP_TO_SINT_I32_F32, WebAssembly::FP_TO_SINT_I32_F32_S },
  { WebAssembly::FP_TO_SINT_I32_F64, WebAssembly::FP_TO_SINT_I32_F64_S },
  { WebAssembly::FP_TO_SINT_I64_F32, WebAssembly::FP_TO_SINT_I64_F32_S },
  { WebAssembly::FP_TO_SINT_I64_F64, WebAssembly::FP_TO_SINT_I64_F64_S },
  { WebAssembly::FP_TO_UINT_I32_F32, WebAssembly::FP_TO_UINT_I32_F32_S },
  { WebAssembly::FP_TO_UINT_I32_F64, WebAssembly::FP_TO_UINT_I32_F64_S },
  { WebAssembly::FP_TO_UINT_I64_F32, WebAssembly::FP_TO_UINT_I64_F32_S },
  { WebAssembly::FP_TO_UINT_I64_F64, WebAssembly::FP_TO_UINT_I64_F64_S },
  { WebAssembly::GE_F32, WebAssembly::GE_F32_S },
  { WebAssembly::GE_F64, WebAssembly::GE_F64_S },
  { WebAssembly::GE_S_I32, WebAssembly::GE_S_I32_S },
  { WebAssembly::GE_S_I64, WebAssembly::GE_S_I64_S },
  { WebAssembly::GE_S_v16i8, WebAssembly::GE_S_v16i8_S },
  { WebAssembly::GE_S_v4i32, WebAssembly::GE_S_v4i32_S },
  { WebAssembly::GE_S_v8i16, WebAssembly::GE_S_v8i16_S },
  { WebAssembly::GE_U_I32, WebAssembly::GE_U_I32_S },
  { WebAssembly::GE_U_I64, WebAssembly::GE_U_I64_S },
  { WebAssembly::GE_U_v16i8, WebAssembly::GE_U_v16i8_S },
  { WebAssembly::GE_U_v4i32, WebAssembly::GE_U_v4i32_S },
  { WebAssembly::GE_U_v8i16, WebAssembly::GE_U_v8i16_S },
  { WebAssembly::GE_v2f64, WebAssembly::GE_v2f64_S },
  { WebAssembly::GE_v4f32, WebAssembly::GE_v4f32_S },
  { WebAssembly::GLOBAL_GET_EXCEPT_REF, WebAssembly::GLOBAL_GET_EXCEPT_REF_S },
  { WebAssembly::GLOBAL_GET_F32, WebAssembly::GLOBAL_GET_F32_S },
  { WebAssembly::GLOBAL_GET_F64, WebAssembly::GLOBAL_GET_F64_S },
  { WebAssembly::GLOBAL_GET_I32, WebAssembly::GLOBAL_GET_I32_S },
  { WebAssembly::GLOBAL_GET_I64, WebAssembly::GLOBAL_GET_I64_S },
  { WebAssembly::GLOBAL_GET_V128, WebAssembly::GLOBAL_GET_V128_S },
  { WebAssembly::GLOBAL_SET_EXCEPT_REF, WebAssembly::GLOBAL_SET_EXCEPT_REF_S },
  { WebAssembly::GLOBAL_SET_F32, WebAssembly::GLOBAL_SET_F32_S },
  { WebAssembly::GLOBAL_SET_F64, WebAssembly::GLOBAL_SET_F64_S },
  { WebAssembly::GLOBAL_SET_I32, WebAssembly::GLOBAL_SET_I32_S },
  { WebAssembly::GLOBAL_SET_I64, WebAssembly::GLOBAL_SET_I64_S },
  { WebAssembly::GLOBAL_SET_V128, WebAssembly::GLOBAL_SET_V128_S },
  { WebAssembly::GT_F32, WebAssembly::GT_F32_S },
  { WebAssembly::GT_F64, WebAssembly::GT_F64_S },
  { WebAssembly::GT_S_I32, WebAssembly::GT_S_I32_S },
  { WebAssembly::GT_S_I64, WebAssembly::GT_S_I64_S },
  { WebAssembly::GT_S_v16i8, WebAssembly::GT_S_v16i8_S },
  { WebAssembly::GT_S_v4i32, WebAssembly::GT_S_v4i32_S },
  { WebAssembly::GT_S_v8i16, WebAssembly::GT_S_v8i16_S },
  { WebAssembly::GT_U_I32, WebAssembly::GT_U_I32_S },
  { WebAssembly::GT_U_I64, WebAssembly::GT_U_I64_S },
  { WebAssembly::GT_U_v16i8, WebAssembly::GT_U_v16i8_S },
  { WebAssembly::GT_U_v4i32, WebAssembly::GT_U_v4i32_S },
  { WebAssembly::GT_U_v8i16, WebAssembly::GT_U_v8i16_S },
  { WebAssembly::GT_v2f64, WebAssembly::GT_v2f64_S },
  { WebAssembly::GT_v4f32, WebAssembly::GT_v4f32_S },
  { WebAssembly::I32_EXTEND16_S_I32, WebAssembly::I32_EXTEND16_S_I32_S },
  { WebAssembly::I32_EXTEND8_S_I32, WebAssembly::I32_EXTEND8_S_I32_S },
  { WebAssembly::I32_REINTERPRET_F32, WebAssembly::I32_REINTERPRET_F32_S },
  { WebAssembly::I32_TRUNC_S_F32, WebAssembly::I32_TRUNC_S_F32_S },
  { WebAssembly::I32_TRUNC_S_F64, WebAssembly::I32_TRUNC_S_F64_S },
  { WebAssembly::I32_TRUNC_S_SAT_F32, WebAssembly::I32_TRUNC_S_SAT_F32_S },
  { WebAssembly::I32_TRUNC_S_SAT_F64, WebAssembly::I32_TRUNC_S_SAT_F64_S },
  { WebAssembly::I32_TRUNC_U_F32, WebAssembly::I32_TRUNC_U_F32_S },
  { WebAssembly::I32_TRUNC_U_F64, WebAssembly::I32_TRUNC_U_F64_S },
  { WebAssembly::I32_TRUNC_U_SAT_F32, WebAssembly::I32_TRUNC_U_SAT_F32_S },
  { WebAssembly::I32_TRUNC_U_SAT_F64, WebAssembly::I32_TRUNC_U_SAT_F64_S },
  { WebAssembly::I32_WRAP_I64, WebAssembly::I32_WRAP_I64_S },
  { WebAssembly::I64_EXTEND16_S_I64, WebAssembly::I64_EXTEND16_S_I64_S },
  { WebAssembly::I64_EXTEND32_S_I64, WebAssembly::I64_EXTEND32_S_I64_S },
  { WebAssembly::I64_EXTEND8_S_I64, WebAssembly::I64_EXTEND8_S_I64_S },
  { WebAssembly::I64_EXTEND_S_I32, WebAssembly::I64_EXTEND_S_I32_S },
  { WebAssembly::I64_EXTEND_U_I32, WebAssembly::I64_EXTEND_U_I32_S },
  { WebAssembly::I64_REINTERPRET_F64, WebAssembly::I64_REINTERPRET_F64_S },
  { WebAssembly::I64_TRUNC_S_F32, WebAssembly::I64_TRUNC_S_F32_S },
  { WebAssembly::I64_TRUNC_S_F64, WebAssembly::I64_TRUNC_S_F64_S },
  { WebAssembly::I64_TRUNC_S_SAT_F32, WebAssembly::I64_TRUNC_S_SAT_F32_S },
  { WebAssembly::I64_TRUNC_S_SAT_F64, WebAssembly::I64_TRUNC_S_SAT_F64_S },
  { WebAssembly::I64_TRUNC_U_F32, WebAssembly::I64_TRUNC_U_F32_S },
  { WebAssembly::I64_TRUNC_U_F64, WebAssembly::I64_TRUNC_U_F64_S },
  { WebAssembly::I64_TRUNC_U_SAT_F32, WebAssembly::I64_TRUNC_U_SAT_F32_S },
  { WebAssembly::I64_TRUNC_U_SAT_F64, WebAssembly::I64_TRUNC_U_SAT_F64_S },
  { WebAssembly::IF, WebAssembly::IF_S },
  { WebAssembly::LE_F32, WebAssembly::LE_F32_S },
  { WebAssembly::LE_F64, WebAssembly::LE_F64_S },
  { WebAssembly::LE_S_I32, WebAssembly::LE_S_I32_S },
  { WebAssembly::LE_S_I64, WebAssembly::LE_S_I64_S },
  { WebAssembly::LE_S_v16i8, WebAssembly::LE_S_v16i8_S },
  { WebAssembly::LE_S_v4i32, WebAssembly::LE_S_v4i32_S },
  { WebAssembly::LE_S_v8i16, WebAssembly::LE_S_v8i16_S },
  { WebAssembly::LE_U_I32, WebAssembly::LE_U_I32_S },
  { WebAssembly::LE_U_I64, WebAssembly::LE_U_I64_S },
  { WebAssembly::LE_U_v16i8, WebAssembly::LE_U_v16i8_S },
  { WebAssembly::LE_U_v4i32, WebAssembly::LE_U_v4i32_S },
  { WebAssembly::LE_U_v8i16, WebAssembly::LE_U_v8i16_S },
  { WebAssembly::LE_v2f64, WebAssembly::LE_v2f64_S },
  { WebAssembly::LE_v4f32, WebAssembly::LE_v4f32_S },
  { WebAssembly::LOAD16_S_I32, WebAssembly::LOAD16_S_I32_S },
  { WebAssembly::LOAD16_S_I64, WebAssembly::LOAD16_S_I64_S },
  { WebAssembly::LOAD16_U_I32, WebAssembly::LOAD16_U_I32_S },
  { WebAssembly::LOAD16_U_I64, WebAssembly::LOAD16_U_I64_S },
  { WebAssembly::LOAD32_S_I64, WebAssembly::LOAD32_S_I64_S },
  { WebAssembly::LOAD32_U_I64, WebAssembly::LOAD32_U_I64_S },
  { WebAssembly::LOAD8_S_I32, WebAssembly::LOAD8_S_I32_S },
  { WebAssembly::LOAD8_S_I64, WebAssembly::LOAD8_S_I64_S },
  { WebAssembly::LOAD8_U_I32, WebAssembly::LOAD8_U_I32_S },
  { WebAssembly::LOAD8_U_I64, WebAssembly::LOAD8_U_I64_S },
  { WebAssembly::LOAD_F32, WebAssembly::LOAD_F32_S },
  { WebAssembly::LOAD_F64, WebAssembly::LOAD_F64_S },
  { WebAssembly::LOAD_I32, WebAssembly::LOAD_I32_S },
  { WebAssembly::LOAD_I64, WebAssembly::LOAD_I64_S },
  { WebAssembly::LOAD_v16i8, WebAssembly::LOAD_v16i8_S },
  { WebAssembly::LOAD_v2f64, WebAssembly::LOAD_v2f64_S },
  { WebAssembly::LOAD_v2i64, WebAssembly::LOAD_v2i64_S },
  { WebAssembly::LOAD_v4f32, WebAssembly::LOAD_v4f32_S },
  { WebAssembly::LOAD_v4i32, WebAssembly::LOAD_v4i32_S },
  { WebAssembly::LOAD_v8i16, WebAssembly::LOAD_v8i16_S },
  { WebAssembly::LOCAL_GET_EXCEPT_REF, WebAssembly::LOCAL_GET_EXCEPT_REF_S },
  { WebAssembly::LOCAL_GET_F32, WebAssembly::LOCAL_GET_F32_S },
  { WebAssembly::LOCAL_GET_F64, WebAssembly::LOCAL_GET_F64_S },
  { WebAssembly::LOCAL_GET_I32, WebAssembly::LOCAL_GET_I32_S },
  { WebAssembly::LOCAL_GET_I64, WebAssembly::LOCAL_GET_I64_S },
  { WebAssembly::LOCAL_GET_V128, WebAssembly::LOCAL_GET_V128_S },
  { WebAssembly::LOCAL_SET_EXCEPT_REF, WebAssembly::LOCAL_SET_EXCEPT_REF_S },
  { WebAssembly::LOCAL_SET_F32, WebAssembly::LOCAL_SET_F32_S },
  { WebAssembly::LOCAL_SET_F64, WebAssembly::LOCAL_SET_F64_S },
  { WebAssembly::LOCAL_SET_I32, WebAssembly::LOCAL_SET_I32_S },
  { WebAssembly::LOCAL_SET_I64, WebAssembly::LOCAL_SET_I64_S },
  { WebAssembly::LOCAL_SET_V128, WebAssembly::LOCAL_SET_V128_S },
  { WebAssembly::LOCAL_TEE_EXCEPT_REF, WebAssembly::LOCAL_TEE_EXCEPT_REF_S },
  { WebAssembly::LOCAL_TEE_F32, WebAssembly::LOCAL_TEE_F32_S },
  { WebAssembly::LOCAL_TEE_F64, WebAssembly::LOCAL_TEE_F64_S },
  { WebAssembly::LOCAL_TEE_I32, WebAssembly::LOCAL_TEE_I32_S },
  { WebAssembly::LOCAL_TEE_I64, WebAssembly::LOCAL_TEE_I64_S },
  { WebAssembly::LOCAL_TEE_V128, WebAssembly::LOCAL_TEE_V128_S },
  { WebAssembly::LOOP, WebAssembly::LOOP_S },
  { WebAssembly::LT_F32, WebAssembly::LT_F32_S },
  { WebAssembly::LT_F64, WebAssembly::LT_F64_S },
  { WebAssembly::LT_S_I32, WebAssembly::LT_S_I32_S },
  { WebAssembly::LT_S_I64, WebAssembly::LT_S_I64_S },
  { WebAssembly::LT_S_v16i8, WebAssembly::LT_S_v16i8_S },
  { WebAssembly::LT_S_v4i32, WebAssembly::LT_S_v4i32_S },
  { WebAssembly::LT_S_v8i16, WebAssembly::LT_S_v8i16_S },
  { WebAssembly::LT_U_I32, WebAssembly::LT_U_I32_S },
  { WebAssembly::LT_U_I64, WebAssembly::LT_U_I64_S },
  { WebAssembly::LT_U_v16i8, WebAssembly::LT_U_v16i8_S },
  { WebAssembly::LT_U_v4i32, WebAssembly::LT_U_v4i32_S },
  { WebAssembly::LT_U_v8i16, WebAssembly::LT_U_v8i16_S },
  { WebAssembly::LT_v2f64, WebAssembly::LT_v2f64_S },
  { WebAssembly::LT_v4f32, WebAssembly::LT_v4f32_S },
  { WebAssembly::MAX_F32, WebAssembly::MAX_F32_S },
  { WebAssembly::MAX_F64, WebAssembly::MAX_F64_S },
  { WebAssembly::MAX_v2f64, WebAssembly::MAX_v2f64_S },
  { WebAssembly::MAX_v4f32, WebAssembly::MAX_v4f32_S },
  { WebAssembly::MEMORY_GROW_I32, WebAssembly::MEMORY_GROW_I32_S },
  { WebAssembly::MEMORY_SIZE_I32, WebAssembly::MEMORY_SIZE_I32_S },
  { WebAssembly::MIN_F32, WebAssembly::MIN_F32_S },
  { WebAssembly::MIN_F64, WebAssembly::MIN_F64_S },
  { WebAssembly::MIN_v2f64, WebAssembly::MIN_v2f64_S },
  { WebAssembly::MIN_v4f32, WebAssembly::MIN_v4f32_S },
  { WebAssembly::MUL_F32, WebAssembly::MUL_F32_S },
  { WebAssembly::MUL_F64, WebAssembly::MUL_F64_S },
  { WebAssembly::MUL_I32, WebAssembly::MUL_I32_S },
  { WebAssembly::MUL_I64, WebAssembly::MUL_I64_S },
  { WebAssembly::MUL_v16i8, WebAssembly::MUL_v16i8_S },
  { WebAssembly::MUL_v2f64, WebAssembly::MUL_v2f64_S },
  { WebAssembly::MUL_v4f32, WebAssembly::MUL_v4f32_S },
  { WebAssembly::MUL_v4i32, WebAssembly::MUL_v4i32_S },
  { WebAssembly::MUL_v8i16, WebAssembly::MUL_v8i16_S },
  { WebAssembly::NEAREST_F32, WebAssembly::NEAREST_F32_S },
  { WebAssembly::NEAREST_F64, WebAssembly::NEAREST_F64_S },
  { WebAssembly::NEG_F32, WebAssembly::NEG_F32_S },
  { WebAssembly::NEG_F64, WebAssembly::NEG_F64_S },
  { WebAssembly::NEG_v16i8, WebAssembly::NEG_v16i8_S },
  { WebAssembly::NEG_v2f64, WebAssembly::NEG_v2f64_S },
  { WebAssembly::NEG_v2i64, WebAssembly::NEG_v2i64_S },
  { WebAssembly::NEG_v4f32, WebAssembly::NEG_v4f32_S },
  { WebAssembly::NEG_v4i32, WebAssembly::NEG_v4i32_S },
  { WebAssembly::NEG_v8i16, WebAssembly::NEG_v8i16_S },
  { WebAssembly::NE_F32, WebAssembly::NE_F32_S },
  { WebAssembly::NE_F64, WebAssembly::NE_F64_S },
  { WebAssembly::NE_I32, WebAssembly::NE_I32_S },
  { WebAssembly::NE_I64, WebAssembly::NE_I64_S },
  { WebAssembly::NE_v16i8, WebAssembly::NE_v16i8_S },
  { WebAssembly::NE_v2f64, WebAssembly::NE_v2f64_S },
  { WebAssembly::NE_v4f32, WebAssembly::NE_v4f32_S },
  { WebAssembly::NE_v4i32, WebAssembly::NE_v4i32_S },
  { WebAssembly::NE_v8i16, WebAssembly::NE_v8i16_S },
  { WebAssembly::NOP, WebAssembly::NOP_S },
  { WebAssembly::NOT_v16i8, WebAssembly::NOT_v16i8_S },
  { WebAssembly::NOT_v2i64, WebAssembly::NOT_v2i64_S },
  { WebAssembly::NOT_v4i32, WebAssembly::NOT_v4i32_S },
  { WebAssembly::NOT_v8i16, WebAssembly::NOT_v8i16_S },
  { WebAssembly::OR_I32, WebAssembly::OR_I32_S },
  { WebAssembly::OR_I64, WebAssembly::OR_I64_S },
  { WebAssembly::OR_v16i8, WebAssembly::OR_v16i8_S },
  { WebAssembly::OR_v2i64, WebAssembly::OR_v2i64_S },
  { WebAssembly::OR_v4i32, WebAssembly::OR_v4i32_S },
  { WebAssembly::OR_v8i16, WebAssembly::OR_v8i16_S },
  { WebAssembly::PCALL_INDIRECT_EXCEPT_REF, WebAssembly::PCALL_INDIRECT_EXCEPT_REF_S },
  { WebAssembly::PCALL_INDIRECT_F32, WebAssembly::PCALL_INDIRECT_F32_S },
  { WebAssembly::PCALL_INDIRECT_F64, WebAssembly::PCALL_INDIRECT_F64_S },
  { WebAssembly::PCALL_INDIRECT_I32, WebAssembly::PCALL_INDIRECT_I32_S },
  { WebAssembly::PCALL_INDIRECT_I64, WebAssembly::PCALL_INDIRECT_I64_S },
  { WebAssembly::PCALL_INDIRECT_VOID, WebAssembly::PCALL_INDIRECT_VOID_S },
  { WebAssembly::PCALL_INDIRECT_v16i8, WebAssembly::PCALL_INDIRECT_v16i8_S },
  { WebAssembly::PCALL_INDIRECT_v2f64, WebAssembly::PCALL_INDIRECT_v2f64_S },
  { WebAssembly::PCALL_INDIRECT_v2i64, WebAssembly::PCALL_INDIRECT_v2i64_S },
  { WebAssembly::PCALL_INDIRECT_v4f32, WebAssembly::PCALL_INDIRECT_v4f32_S },
  { WebAssembly::PCALL_INDIRECT_v4i32, WebAssembly::PCALL_INDIRECT_v4i32_S },
  { WebAssembly::PCALL_INDIRECT_v8i16, WebAssembly::PCALL_INDIRECT_v8i16_S },
  { WebAssembly::POPCNT_I32, WebAssembly::POPCNT_I32_S },
  { WebAssembly::POPCNT_I64, WebAssembly::POPCNT_I64_S },
  { WebAssembly::REM_S_I32, WebAssembly::REM_S_I32_S },
  { WebAssembly::REM_S_I64, WebAssembly::REM_S_I64_S },
  { WebAssembly::REM_U_I32, WebAssembly::REM_U_I32_S },
  { WebAssembly::REM_U_I64, WebAssembly::REM_U_I64_S },
  { WebAssembly::REPLACE_LANE_v16i8, WebAssembly::REPLACE_LANE_v16i8_S },
  { WebAssembly::REPLACE_LANE_v2f64, WebAssembly::REPLACE_LANE_v2f64_S },
  { WebAssembly::REPLACE_LANE_v2i64, WebAssembly::REPLACE_LANE_v2i64_S },
  { WebAssembly::REPLACE_LANE_v4f32, WebAssembly::REPLACE_LANE_v4f32_S },
  { WebAssembly::REPLACE_LANE_v4i32, WebAssembly::REPLACE_LANE_v4i32_S },
  { WebAssembly::REPLACE_LANE_v8i16, WebAssembly::REPLACE_LANE_v8i16_S },
  { WebAssembly::RETHROW, WebAssembly::RETHROW_S },
  { WebAssembly::RETHROW_TO_CALLER, WebAssembly::RETHROW_TO_CALLER_S },
  { WebAssembly::RETURN_EXCEPT_REF, WebAssembly::RETURN_EXCEPT_REF_S },
  { WebAssembly::RETURN_F32, WebAssembly::RETURN_F32_S },
  { WebAssembly::RETURN_F64, WebAssembly::RETURN_F64_S },
  { WebAssembly::RETURN_I32, WebAssembly::RETURN_I32_S },
  { WebAssembly::RETURN_I64, WebAssembly::RETURN_I64_S },
  { WebAssembly::RETURN_VOID, WebAssembly::RETURN_VOID_S },
  { WebAssembly::RETURN_v16i8, WebAssembly::RETURN_v16i8_S },
  { WebAssembly::RETURN_v2f64, WebAssembly::RETURN_v2f64_S },
  { WebAssembly::RETURN_v2i64, WebAssembly::RETURN_v2i64_S },
  { WebAssembly::RETURN_v4f32, WebAssembly::RETURN_v4f32_S },
  { WebAssembly::RETURN_v4i32, WebAssembly::RETURN_v4i32_S },
  { WebAssembly::RETURN_v8i16, WebAssembly::RETURN_v8i16_S },
  { WebAssembly::ROTL_I32, WebAssembly::ROTL_I32_S },
  { WebAssembly::ROTL_I64, WebAssembly::ROTL_I64_S },
  { WebAssembly::ROTR_I32, WebAssembly::ROTR_I32_S },
  { WebAssembly::ROTR_I64, WebAssembly::ROTR_I64_S },
  { WebAssembly::SELECT_EXCEPT_REF, WebAssembly::SELECT_EXCEPT_REF_S },
  { WebAssembly::SELECT_F32, WebAssembly::SELECT_F32_S },
  { WebAssembly::SELECT_F64, WebAssembly::SELECT_F64_S },
  { WebAssembly::SELECT_I32, WebAssembly::SELECT_I32_S },
  { WebAssembly::SELECT_I64, WebAssembly::SELECT_I64_S },
  { WebAssembly::SHL_I32, WebAssembly::SHL_I32_S },
  { WebAssembly::SHL_I64, WebAssembly::SHL_I64_S },
  { WebAssembly::SHL_v16i8, WebAssembly::SHL_v16i8_S },
  { WebAssembly::SHL_v2i64, WebAssembly::SHL_v2i64_S },
  { WebAssembly::SHL_v4i32, WebAssembly::SHL_v4i32_S },
  { WebAssembly::SHL_v8i16, WebAssembly::SHL_v8i16_S },
  { WebAssembly::SHR_S_I32, WebAssembly::SHR_S_I32_S },
  { WebAssembly::SHR_S_I64, WebAssembly::SHR_S_I64_S },
  { WebAssembly::SHR_S_v16i8, WebAssembly::SHR_S_v16i8_S },
  { WebAssembly::SHR_S_v2i64, WebAssembly::SHR_S_v2i64_S },
  { WebAssembly::SHR_S_v4i32, WebAssembly::SHR_S_v4i32_S },
  { WebAssembly::SHR_S_v8i16, WebAssembly::SHR_S_v8i16_S },
  { WebAssembly::SHR_U_I32, WebAssembly::SHR_U_I32_S },
  { WebAssembly::SHR_U_I64, WebAssembly::SHR_U_I64_S },
  { WebAssembly::SHR_U_v16i8, WebAssembly::SHR_U_v16i8_S },
  { WebAssembly::SHR_U_v2i64, WebAssembly::SHR_U_v2i64_S },
  { WebAssembly::SHR_U_v4i32, WebAssembly::SHR_U_v4i32_S },
  { WebAssembly::SHR_U_v8i16, WebAssembly::SHR_U_v8i16_S },
  { WebAssembly::SHUFFLE, WebAssembly::SHUFFLE_S },
  { WebAssembly::SPLAT_v16i8, WebAssembly::SPLAT_v16i8_S },
  { WebAssembly::SPLAT_v2f64, WebAssembly::SPLAT_v2f64_S },
  { WebAssembly::SPLAT_v2i64, WebAssembly::SPLAT_v2i64_S },
  { WebAssembly::SPLAT_v4f32, WebAssembly::SPLAT_v4f32_S },
  { WebAssembly::SPLAT_v4i32, WebAssembly::SPLAT_v4i32_S },
  { WebAssembly::SPLAT_v8i16, WebAssembly::SPLAT_v8i16_S },
  { WebAssembly::SQRT_F32, WebAssembly::SQRT_F32_S },
  { WebAssembly::SQRT_F64, WebAssembly::SQRT_F64_S },
  { WebAssembly::SQRT_v2f64, WebAssembly::SQRT_v2f64_S },
  { WebAssembly::SQRT_v4f32, WebAssembly::SQRT_v4f32_S },
  { WebAssembly::STORE16_I32, WebAssembly::STORE16_I32_S },
  { WebAssembly::STORE16_I64, WebAssembly::STORE16_I64_S },
  { WebAssembly::STORE32_I64, WebAssembly::STORE32_I64_S },
  { WebAssembly::STORE8_I32, WebAssembly::STORE8_I32_S },
  { WebAssembly::STORE8_I64, WebAssembly::STORE8_I64_S },
  { WebAssembly::STORE_F32, WebAssembly::STORE_F32_S },
  { WebAssembly::STORE_F64, WebAssembly::STORE_F64_S },
  { WebAssembly::STORE_I32, WebAssembly::STORE_I32_S },
  { WebAssembly::STORE_I64, WebAssembly::STORE_I64_S },
  { WebAssembly::STORE_v16i8, WebAssembly::STORE_v16i8_S },
  { WebAssembly::STORE_v2f64, WebAssembly::STORE_v2f64_S },
  { WebAssembly::STORE_v2i64, WebAssembly::STORE_v2i64_S },
  { WebAssembly::STORE_v4f32, WebAssembly::STORE_v4f32_S },
  { WebAssembly::STORE_v4i32, WebAssembly::STORE_v4i32_S },
  { WebAssembly::STORE_v8i16, WebAssembly::STORE_v8i16_S },
  { WebAssembly::SUB_F32, WebAssembly::SUB_F32_S },
  { WebAssembly::SUB_F64, WebAssembly::SUB_F64_S },
  { WebAssembly::SUB_I32, WebAssembly::SUB_I32_S },
  { WebAssembly::SUB_I64, WebAssembly::SUB_I64_S },
  { WebAssembly::SUB_SAT_S_v16i8, WebAssembly::SUB_SAT_S_v16i8_S },
  { WebAssembly::SUB_SAT_S_v8i16, WebAssembly::SUB_SAT_S_v8i16_S },
  { WebAssembly::SUB_SAT_U_v16i8, WebAssembly::SUB_SAT_U_v16i8_S },
  { WebAssembly::SUB_SAT_U_v8i16, WebAssembly::SUB_SAT_U_v8i16_S },
  { WebAssembly::SUB_v16i8, WebAssembly::SUB_v16i8_S },
  { WebAssembly::SUB_v2f64, WebAssembly::SUB_v2f64_S },
  { WebAssembly::SUB_v2i64, WebAssembly::SUB_v2i64_S },
  { WebAssembly::SUB_v4f32, WebAssembly::SUB_v4f32_S },
  { WebAssembly::SUB_v4i32, WebAssembly::SUB_v4i32_S },
  { WebAssembly::SUB_v8i16, WebAssembly::SUB_v8i16_S },
  { WebAssembly::TEE_EXCEPT_REF, WebAssembly::TEE_EXCEPT_REF_S },
  { WebAssembly::TEE_F32, WebAssembly::TEE_F32_S },
  { WebAssembly::TEE_F64, WebAssembly::TEE_F64_S },
  { WebAssembly::TEE_I32, WebAssembly::TEE_I32_S },
  { WebAssembly::TEE_I64, WebAssembly::TEE_I64_S },
  { WebAssembly::TEE_V128, WebAssembly::TEE_V128_S },
  { WebAssembly::THROW_I32, WebAssembly::THROW_I32_S },
  { WebAssembly::THROW_I64, WebAssembly::THROW_I64_S },
  { WebAssembly::TRUNC_F32, WebAssembly::TRUNC_F32_S },
  { WebAssembly::TRUNC_F64, WebAssembly::TRUNC_F64_S },
  { WebAssembly::TRY, WebAssembly::TRY_S },
  { WebAssembly::UNREACHABLE, WebAssembly::UNREACHABLE_S },
  { WebAssembly::XOR_I32, WebAssembly::XOR_I32_S },
  { WebAssembly::XOR_I64, WebAssembly::XOR_I64_S },
  { WebAssembly::XOR_v16i8, WebAssembly::XOR_v16i8_S },
  { WebAssembly::XOR_v2i64, WebAssembly::XOR_v2i64_S },
  { WebAssembly::XOR_v4i32, WebAssembly::XOR_v4i32_S },
  { WebAssembly::XOR_v8i16, WebAssembly::XOR_v8i16_S },
  { WebAssembly::fp_to_sint_v2i64_v2f64, WebAssembly::fp_to_sint_v2i64_v2f64_S },
  { WebAssembly::fp_to_sint_v4i32_v4f32, WebAssembly::fp_to_sint_v4i32_v4f32_S },
  { WebAssembly::fp_to_uint_v2i64_v2f64, WebAssembly::fp_to_uint_v2i64_v2f64_S },
  { WebAssembly::fp_to_uint_v4i32_v4f32, WebAssembly::fp_to_uint_v4i32_v4f32_S },
  { WebAssembly::sint_to_fp_v2f64_v2i64, WebAssembly::sint_to_fp_v2f64_v2i64_S },
  { WebAssembly::sint_to_fp_v4f32_v4i32, WebAssembly::sint_to_fp_v4f32_v4i32_S },
  { WebAssembly::uint_to_fp_v2f64_v2i64, WebAssembly::uint_to_fp_v2f64_v2i64_S },
  { WebAssembly::uint_to_fp_v4f32_v4i32, WebAssembly::uint_to_fp_v4f32_v4i32_S },
}; // End of getStackOpcodeTable

  unsigned mid;
  unsigned start = 0;
  unsigned end = 563;
  while (start < end) {
    mid = start + (end - start)/2;
    if (Opcode == getStackOpcodeTable[mid][0]) {
      break;
    }
    if (Opcode < getStackOpcodeTable[mid][0])
      end = mid;
    else
      start = mid + 1;
  }
  if (start == end)
    return -1; // Instruction doesn't exist in this table.

  return getStackOpcodeTable[mid][1];
}

} // End WebAssembly namespace
} // End llvm namespace
#endif // GET_INSTRMAP_INFO

