@W: MT529 :"c:\users\p2119\desktop\crosslink-mipi-dsicsi-2-to-parallel-bridge-dsi\source\verilog\i2c_target_top.v":148:0:148:5|Found inferred clock mipi2parallel_top|ref_clk_i which controls 160 sequential elements including i2c_target_inst.r_state[8]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\p2119\desktop\crosslink-mipi-dsicsi-2-to-parallel-bridge-dsi\source\verilog\mipi2parallel.v":140:0:140:5|Found inferred clock rx_dphy_dphy_wrapper_MIXEL_8s_ON_4s|clk_hs_o_inferred_clock which controls 2 sequential elements including mipi2parallel_inst.rx_reset_byte_fr_n_meta_r. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\p2119\desktop\crosslink-mipi-dsicsi-2-to-parallel-bridge-dsi\source\verilog\mipi2parallel.v":151:0:151:5|Found inferred clock rx_dphy_dphy_wrapper_MIXEL_8s_ON_4s|clk_byte_o_inferred_clock which controls 2 sequential elements including mipi2parallel_inst.rx_reset_byte_n_meta_r. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\p2119\desktop\crosslink-mipi-dsicsi-2-to-parallel-bridge-dsi\source\verilog\mipi2parallel.v":163:0:163:5|Found inferred clock int_pll|CLKOS2_inferred_clock which controls 2 sequential elements including mipi2parallel_inst.b2p_reset_pixel_n_meta_r. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
