Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sat Jun 22 10:31:05 2024
| Host         : DESKTOP-PF8MJD1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SF51_JR6101_top_control_sets_placed.rpt
| Design       : SF51_JR6101_top
| Device       : xc7vx690t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   546 |
|    Minimum number of control sets                        |   546 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1432 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   546 |
| >= 0 to < 4        |    57 |
| >= 4 to < 6        |    98 |
| >= 6 to < 8        |    41 |
| >= 8 to < 10       |    23 |
| >= 10 to < 12      |    36 |
| >= 12 to < 14      |     8 |
| >= 14 to < 16      |    44 |
| >= 16              |   239 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           18025 |         3731 |
| No           | No                    | Yes                    |             198 |           56 |
| No           | Yes                   | No                     |            1825 |          557 |
| Yes          | No                    | No                     |            3199 |          784 |
| Yes          | No                    | Yes                    |            2137 |          323 |
| Yes          | Yes                   | No                     |            1912 |          476 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                   |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                              | u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                    |                1 |              1 |         1.00 |
|  u_pixl_top/u_pixl_receive4/DATA_CLK              | u_ila_4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                      | u_ila_4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |         1.00 |
|  clk_wiz_0/inst/clk_out1                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |         1.00 |
|  u_pixl_top/u_pixl_receive3/DATA_CLK              | u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                      | u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |         1.00 |
| ~u_pixl_top/clk2m_BUFG                            | u_pixl_top/u_spi_config/sdio_i_1_n_0                                                                                                                                                                                                                     | u_pixl_top_i_1_n_0                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                | u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  clk_wiz_0/inst/clk_out1                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |         1.00 |
|  u_pixl_top/u_pixl_receive1/data1_to_fifo_clk     | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                      | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |         1.00 |
| ~u_pixl_top/clk2m_BUFG                            |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  u_pixl_top/u_pixl_receive4/DATA_CLK              | u_ila_4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                        | u_ila_4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |         1.00 |
|  u_pixl_top/u_pixl_receive2/DATA_CLK              | u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                      | u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |         1.00 |
|  u_pixl_top/u_pixl_receive2/DATA_CLK              | u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                      | u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |         1.00 |
|  u_pixl_top/u_pixl_receive3/DATA_CLK              | u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                        | u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |         1.00 |
|  u_pixl_top/u_pixl_receive2/DATA_CLK              | u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                        | u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |         1.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  u_pixl_top/u_pixl_receive1/data1_to_fifo_clk     | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                      | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |         1.00 |
|  u_pixl_top/u_pixl_receive1/data1_to_fifo_clk     | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                        | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                              | u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                    |                1 |              1 |         1.00 |
|  u_pixl_top/u_pixl_receive4/DATA_CLK              | u_ila_4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                      | u_ila_4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |         1.00 |
|  u_pixl_top/u_pixl_receive3/DATA_CLK              | u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                      | u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |         1.00 |
|  clk_wiz_0/inst/clk_out1                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |         1.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  u_pixl_top/u_pixl_receive4/DATA_CLK              |                                                                                                                                                                                                                                                          | u_ila_4/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                              |                1 |              2 |         2.00 |
|  clk_wiz_0/inst/clk_out1                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  u_pixl_top/u_pixl_receive3/DATA_CLK              |                                                                                                                                                                                                                                                          | u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  u_pixl_top/u_pixl_receive1/data1_to_fifo_clk     |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  u_pixl_top/u_pixl_receive2/DATA_CLK              |                                                                                                                                                                                                                                                          | u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |         2.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |         2.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  u_pixl_top/u_pixl_receive2/DATA_CLK              |                                                                                                                                                                                                                                                          | u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                               |                2 |              3 |         1.50 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[8]_0[3]                                                                                                                                         |                1 |              3 |         3.00 |
|  u_pixl_top/u_pixl_receive3/DATA_CLK              |                                                                                                                                                                                                                                                          | u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                               |                3 |              3 |         1.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[8]_0[2]                                                                                                                                         |                1 |              3 |         3.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  u_pixl_top/u_pixl_receive4/DATA_CLK              |                                                                                                                                                                                                                                                          | u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                               |                2 |              3 |         1.50 |
|  u_pixl_top/u_pixl_receive1/data1_to_fifo_clk     |                                                                                                                                                                                                                                                          | u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                               |                2 |              3 |         1.50 |
|  clk_wiz_1_inst/inst/clk_out1                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  u_pixl_top/FSM_sequential_n_state_reg[2]_i_2_n_0 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/cnt[3]_i_1__39_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/cnt[3]_i_1__38_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/cnt[3]_i_1__37_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/cnt[3]_i_1__35_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/cnt[3]_i_1__34_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/cnt[3]_i_1__33_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt[3]_i_1__32_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt[3]_i_1__31_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1__30_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1__29_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_wiz_0/inst/clk_out1                          | u_pixl_top/data2_frome_fifo_en_i_1_n_0                                                                                                                                                                                                                   | u_pixl_top_i_1_n_0                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1__28_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1__27_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1__26_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1__25_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1__24_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1__23_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[12]_2[0]                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              4 |         4.00 |
|  clk_wiz_0/inst/clk_out1                          | vio_0/inst/DECODER_INST/E[0]                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_4/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__1_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1__21_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1__20_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__3_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[8].wr_probe_out[8]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/cnt[3]_i_1__42_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/cnt[3]_i_1__43_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/cnt[3]_i_1__44_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/cnt[3]_i_1__45_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__46_n_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                    |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                    |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                    |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/Read_int                                                                                                                                                                                                        | u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/addr_count_reg0                                                                                                                                                                                |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/vio_1_inst/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[8]_0[2]                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out[0]_i_1_n_0                                                                                                                                                    |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                     | u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                      |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_4/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                               | u_ila_4/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__1_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_3/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_3/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__1_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1__22_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__1_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | vio_0/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[8]_0[3]                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_4/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_1/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                               | u_ila_1/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_2/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                               | u_ila_2/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_3/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                               | u_ila_3/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |         4.00 |
|  u_pixl_top/u_pixl_receive4/DATA_CLK              |                                                                                                                                                                                                                                                          | u_pixl_top_i_1_n_0                                                                                                                                                                                                                      |                3 |              4 |         1.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__47_n_0                                                                                                                                                                    |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  u_pixl_top/u_pixl_receive3/DATA_CLK              |                                                                                                                                                                                                                                                          | u_pixl_top_i_1_n_0                                                                                                                                                                                                                      |                3 |              4 |         1.33 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/cnt[3]_i_1__41_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/cnt[3]_i_1__36_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/cnt[3]_i_1__40_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
| ~u_pixl_top/clk2m_BUFG                            |                                                                                                                                                                                                                                                          | u_pixl_top_i_1_n_0                                                                                                                                                                                                                      |                3 |              5 |         1.67 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].wr_probe_out_reg                                                                                                                                                                            | u_pixl_top/vio_1_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].wr_probe_out_reg                                                                                                                                                                            | u_pixl_top/vio_1_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                         |                2 |              5 |         2.50 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out_reg                                                                                                                                                                            | u_pixl_top/vio_1_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].wr_probe_out_reg                                                                                                                                                                            | u_pixl_top/vio_1_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].wr_probe_out[1]_i_1_n_0                                                                                                                                       |                1 |              5 |         5.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | vio_0/inst/DECODER_INST/Read_int_i_5                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/E[0]                                                                                                                                                                                                | u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/int_cnt_rst_reg_0[0]                                                                                                                                                               |                1 |              5 |         5.00 |
|  u_pixl_top/u_pixl_receive3/DATA_CLK              |                                                                                                                                                                                                                                                          | u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                   |                1 |              6 |         6.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                2 |              6 |         3.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                           |                2 |              6 |         3.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_3/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                2 |              6 |         3.00 |
|  u_pixl_top/u_pixl_receive1/data1_to_fifo_clk     |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                   |                1 |              6 |         6.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_01                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_211_in                                                                                                                                                                             |                2 |              6 |         3.00 |
|  u_pixl_top/u_pixl_receive4/DATA_CLK              |                                                                                                                                                                                                                                                          | u_ila_4/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                   |                1 |              6 |         6.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_4/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                3 |              6 |         2.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                           |                1 |              6 |         6.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                1 |              6 |         6.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[8]_0[0]                                                                                                                                         |                2 |              6 |         3.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[10].wr_probe_out[10]_i_1_n_0                                                                                                                                     |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  u_pixl_top/u_pixl_receive2/DATA_CLK              |                                                                                                                                                                                                                                                          | u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                   |                2 |              6 |         3.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[18].wr_probe_out[18]_i_1_n_0                                                                                                                                     |                1 |              6 |         6.00 |
|  clk_wiz_0/inst/clk_out1                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                   |                1 |              6 |         6.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[26].wr_probe_out[26]_i_1_n_0                                                                                                                                     |                1 |              6 |         6.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].wr_probe_out[2]_i_1_n_0                                                                                                                                       |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |         3.00 |
| ~u_pixl_top/clk2m_BUFG                            | u_pixl_top/u_spi_config/cnt_reg[5]_i_1_n_0                                                                                                                                                                                                               | u_pixl_top_i_1_n_0                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_3/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                | u_ila_3/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_3/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                   | u_ila_3/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  u_pixl_top/u_pixl_receive1/data1_to_fifo_clk     |                                                                                                                                                                                                                                                          | u_pixl_top/u_pixl_receive1/pixl_clk_div_cnt[7]_i_1_n_0                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                2 |              7 |         3.50 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[13]_i_1_n_0                                                                                                                                              |                3 |              7 |         2.33 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                              |                3 |              7 |         2.33 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                           | u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                         |                2 |              7 |         3.50 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                        | u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                         |                2 |              7 |         3.50 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_1/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                   | u_ila_1/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  u_pixl_top/u_pixl_receive2/DATA_CLK              |                                                                                                                                                                                                                                                          | u_pixl_top/u_pixl_receive2/pixl_clk_div_cnt[7]_i_1__0_n_0                                                                                                                                                                               |                2 |              7 |         3.50 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_4/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                   | u_ila_4/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_4/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                | u_ila_4/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                 |                3 |              7 |         2.33 |
|  u_pixl_top/u_pixl_receive4/DATA_CLK              |                                                                                                                                                                                                                                                          | u_pixl_top/u_pixl_receive4/pixl_clk_div_cnt[7]_i_1__2_n_0                                                                                                                                                                               |                1 |              7 |         7.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |         3.50 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_1/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  u_pixl_top/u_pixl_receive3/DATA_CLK              |                                                                                                                                                                                                                                                          | u_pixl_top/u_pixl_receive3/pixl_clk_div_cnt[7]_i_1__1_n_0                                                                                                                                                                               |                2 |              7 |         3.50 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_2/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                   | u_ila_2/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_2/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                | u_ila_2/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
| ~u_pixl_top/clk2m_BUFG                            | u_pixl_top/u_spi_config/cnt_clk[7]_i_1_n_0                                                                                                                                                                                                               | u_pixl_top_i_1_n_0                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  u_pixl_top/clk2m_BUFG                            | u_pixl_top/sel                                                                                                                                                                                                                                           | u_pixl_top_i_1_n_0                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  clk_wiz_1_inst/inst/clk_out1                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |         4.00 |
|  clk_wiz_0/inst/clk_out1                          | u_pixl_top/data2_frome_fifo_en                                                                                                                                                                                                                           | u_pixl_top_i_1_n_0                                                                                                                                                                                                                      |                3 |              9 |         3.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_4/inst/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                                                                | u_ila_4/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                           |                2 |              9 |         4.50 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                           |                2 |              9 |         4.50 |
|  clk_wiz_1_inst/inst/clk_out1                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[12]_1[0]                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |              9 |         2.25 |
|  clk_wiz_1_inst/inst/clk_out1                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[12]_3[0]                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |              9 |         3.00 |
|  clk_wiz_0/inst/clk_out1                          | u_pixl_top/cnt_rd_reg0                                                                                                                                                                                                                                   | u_pixl_top_i_1_n_0                                                                                                                                                                                                                      |                4 |              9 |         2.25 |
|  clk_wiz_0/inst/clk_out1                          | u_pixl_top/data3_frome_fifo_en                                                                                                                                                                                                                           | u_pixl_top_i_1_n_0                                                                                                                                                                                                                      |                3 |              9 |         3.00 |
|  clk_wiz_0/inst/clk_out1                          | u_pixl_top/data1_frome_fifo_en                                                                                                                                                                                                                           | u_pixl_top_i_1_n_0                                                                                                                                                                                                                      |                4 |              9 |         2.25 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                                        | u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                   |                2 |              9 |         4.50 |
|  clk_wiz_0/inst/clk_out1                          | u_pixl_top/data4_frome_fifo_en                                                                                                                                                                                                                           | u_pixl_top_i_1_n_0                                                                                                                                                                                                                      |                3 |              9 |         3.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              9 |         4.50 |
|  clk_wiz_0/inst/clk_out1                          | u_pixl_top/delay_cnt[7]_i_1_n_0                                                                                                                                                                                                                          | u_pixl_top_i_1_n_0                                                                                                                                                                                                                      |                3 |              9 |         3.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_3/inst/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                                                                | u_ila_3/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                           |                2 |              9 |         4.50 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_2/inst/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                                                                | u_ila_2/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                           |                2 |              9 |         4.50 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_1/inst/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                           |                2 |              9 |         4.50 |
|  clk_wiz_1_inst/inst/clk_out1                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[12]_0[0]                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |              9 |         3.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             10 |         2.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1_n_0                                                                                                                                                                   |                4 |             10 |         2.50 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                          | u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                      |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |         5.00 |
|  u_pixl_top/u_pixl_receive1/data1_to_fifo_clk     | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                  | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                2 |             10 |         5.00 |
|  u_pixl_top/u_pixl_receive1/data1_to_fifo_clk     | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                  | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                              |                3 |             10 |         3.33 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  u_pixl_top/u_pixl_receive3/DATA_CLK              | u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                  | u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                              |                2 |             10 |         5.00 |
|  clk_wiz_0/inst/clk_out1                          |                                                                                                                                                                                                                                                          | u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                        |                3 |             10 |         3.33 |
|  u_pixl_top/u_pixl_receive4/DATA_CLK              | u_ila_4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                  | u_ila_4/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                2 |             10 |         5.00 |
|  u_pixl_top/u_pixl_receive4/DATA_CLK              | u_ila_4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                  | u_ila_4/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                              |                3 |             10 |         3.33 |
|  u_pixl_top/u_pixl_receive4/DATA_CLK              | u_ila_4/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  u_pixl_top/u_pixl_receive1/data1_to_fifo_clk     | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                          | u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                |                2 |             10 |         5.00 |
|  u_pixl_top/u_pixl_receive2/DATA_CLK              | u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                  | u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                              |                2 |             10 |         5.00 |
|  clk_wiz_0/inst/clk_out1                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                              |                2 |             10 |         5.00 |
|  clk_wiz_0/inst/clk_out1                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                2 |             10 |         5.00 |
|  clk_wiz_0/inst/clk_out1                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_3/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             10 |         2.00 |
|  u_pixl_top/u_pixl_receive2/DATA_CLK              | u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                  | u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                3 |             10 |         3.33 |
|  clk_wiz_1_inst/inst/clk_out1                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[9]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  u_pixl_top/u_pixl_receive2/DATA_CLK              | u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  clk_wiz_0/inst/clk_out1                          |                                                                                                                                                                                                                                                          | u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                        |                3 |             10 |         3.33 |
|  clk_wiz_0/inst/clk_out1                          |                                                                                                                                                                                                                                                          | u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                        |                3 |             10 |         3.33 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_4/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  clk_wiz_0/inst/clk_out1                          |                                                                                                                                                                                                                                                          | u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                        |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                3 |             10 |         3.33 |
|  clk_wiz_1_inst/inst/clk_out1                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[8][0]                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             10 |         3.33 |
|  u_pixl_top/u_pixl_receive3/DATA_CLK              | u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  u_pixl_top/u_pixl_receive3/DATA_CLK              | u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                  | u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                2 |             10 |         5.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |               11 |             11 |         1.00 |
|  clk_wiz_0/inst/clk_out1                          | u_pixl_top/cnt_line_reg0                                                                                                                                                                                                                                 | u_pixl_top_i_1_n_0                                                                                                                                                                                                                      |                4 |             11 |         2.75 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             11 |         3.67 |
|  clk_wiz_1_inst/inst/clk_out1                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                3 |             12 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                3 |             13 |         4.33 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_4/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                4 |             13 |         3.25 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_2/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                3 |             13 |         4.33 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[14]_i_1_n_0                                                                                                                                              |                6 |             13 |         2.17 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/addr_p1[5]                                                                                                                                                                   |                4 |             13 |         3.25 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_3/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                7 |             13 |         1.86 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out[20]                                                                                                                                                                              | u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                              |                2 |             14 |         7.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out[27]                                                                                                                                                                              | u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                              |                6 |             14 |         2.33 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out[29]                                                                                                                                                                              | u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                              |                3 |             14 |         4.67 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out[21]                                                                                                                                                                              | u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                              |                4 |             14 |         3.50 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out[19]                                                                                                                                                                              | u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                              |                3 |             14 |         4.67 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out[3]                                                                                                                                                                               | u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                              |                3 |             14 |         4.67 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out[14]                                                                                                                                                                              | u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                              |                5 |             14 |         2.80 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out[13]                                                                                                                                                                              | u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                              |                7 |             14 |         2.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out[11]                                                                                                                                                                              | u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                              |                2 |             14 |         7.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out[4]                                                                                                                                                                               | u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                              |                2 |             14 |         7.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out[0]                                                                                                                                                                               | u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                              |                7 |             14 |         2.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out[8]                                                                                                                                                                               | u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                              |                4 |             14 |         3.50 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out[12]                                                                                                                                                                              | u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                              |                2 |             14 |         7.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out[10]                                                                                                                                                                              | u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                              |                4 |             14 |         3.50 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out[15]                                                                                                                                                                              | u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                              |                4 |             14 |         3.50 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out[9]                                                                                                                                                                               | u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                              |                8 |             14 |         1.75 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out[7]                                                                                                                                                                               | u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                              |                5 |             14 |         2.80 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out[5]                                                                                                                                                                               | u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                              |                4 |             14 |         3.50 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out[6]                                                                                                                                                                               | u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                              |                4 |             14 |         3.50 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out[1]                                                                                                                                                                               | u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                              |                3 |             14 |         4.67 |
| ~u_pixl_top/clk2m_BUFG                            |                                                                                                                                                                                                                                                          | u_pixl_top/u_spi_config/data_reg_tristate_oe[13]_i_1_n_0                                                                                                                                                                                |               13 |             14 |         1.08 |
| ~u_pixl_top/clk2m_BUFG                            | u_pixl_top/u_spi_config/mid_data_reg[13]_i_1_n_0                                                                                                                                                                                                         | u_pixl_top_i_1_n_0                                                                                                                                                                                                                      |                5 |             14 |         2.80 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out[2]                                                                                                                                                                               | u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                              |                3 |             14 |         4.67 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out[25]                                                                                                                                                                              | u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                              |                4 |             14 |         3.50 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out[22]                                                                                                                                                                              | u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                              |                5 |             14 |         2.80 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out[23]                                                                                                                                                                              | u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                              |                5 |             14 |         2.80 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out[18]                                                                                                                                                                              | u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                              |                4 |             14 |         3.50 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out[17]                                                                                                                                                                              | u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                              |                2 |             14 |         7.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out[26]                                                                                                                                                                              | u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                              |                4 |             14 |         3.50 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out[31]                                                                                                                                                                              | u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                              |                8 |             14 |         1.75 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out[28]                                                                                                                                                                              | u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                              |                5 |             14 |         2.80 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out[24]                                                                                                                                                                              | u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                              |                3 |             14 |         4.67 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out[30]                                                                                                                                                                              | u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                              |                4 |             14 |         3.50 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out[16]                                                                                                                                                                              | u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                              |                2 |             14 |         7.00 |
|  u_pixl_top/u_pixl_receive1/data1_to_fifo_clk     | u_pixl_top/u_pixl_receive1/line                                                                                                                                                                                                                          | u_pixl_top/u_pixl_receive1/line[15]_i_1_n_0                                                                                                                                                                                             |                4 |             15 |         3.75 |
|  u_pixl_top/u_pixl_receive4/DATA_CLK              | u_pixl_top/u_pixl_receive4/line                                                                                                                                                                                                                          | u_pixl_top/u_pixl_receive4/line[15]_i_1__2_n_0                                                                                                                                                                                          |                4 |             15 |         3.75 |
|  u_pixl_top/u_pixl_receive3/DATA_CLK              | u_pixl_top/u_pixl_receive3/line                                                                                                                                                                                                                          | u_pixl_top/u_pixl_receive3/line[15]_i_1__1_n_0                                                                                                                                                                                          |                4 |             15 |         3.75 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[8]_0[5]                                                                                                                                         |                6 |             15 |         2.50 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | vio_0/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int[15]_i_1_n_0                                                                                                                                                                             |                2 |             15 |         7.50 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[8]_0[6]                                                                                                                                         |                9 |             15 |         1.67 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[8]_0[7]                                                                                                                                         |                7 |             15 |         2.14 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[8]_0[8]                                                                                                                                         |                5 |             15 |         3.00 |
|  u_pixl_top/u_pixl_receive2/DATA_CLK              | u_pixl_top/u_pixl_receive2/line                                                                                                                                                                                                                          | u_pixl_top/u_pixl_receive2/line[15]_i_1__0_n_0                                                                                                                                                                                          |                4 |             15 |         3.75 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[8]_0[1]                                                                                                                                         |                3 |             15 |         5.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                              |                9 |             16 |         1.78 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |         5.33 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_4/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_4/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_4/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_4/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_4/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                7 |             16 |         2.29 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_4/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_4/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_4/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_4/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_4/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_4/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_4/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_4/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_4/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_4/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_4/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                6 |             16 |         2.67 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]_0[0]                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                7 |             16 |         2.29 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_2/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                8 |             16 |         2.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_3/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                8 |             16 |         2.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                               | u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                              |                3 |             16 |         5.33 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/vio_2_inst/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_wiz_1_inst/inst/clk_out1                     | vio_0/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_wiz_1_inst/inst/clk_out1                     | vio_0/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                            | vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                           |                3 |             16 |         5.33 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_4/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_3/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_3/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_3/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_3/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_3/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_3/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_3/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_3/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_3/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_3/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_3/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_3/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_3/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_3/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_3/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |         5.33 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/vio_1_inst/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                            | u_pixl_top/vio_1_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                           |                3 |             16 |         5.33 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/vio_1_inst/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_wiz_1_inst/inst/clk_out1                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_wiz_1_inst/inst/clk_out1                     | vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out_reg                                                                                                                                                                                            | vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                           |                2 |             16 |         8.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  clk_wiz_1_inst/inst/clk_out1                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[8]_0[4]                                                                                                                                         |                3 |             17 |         5.67 |
|  clk_wiz_0/inst/clk_out1                          | vio_0/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                                  | vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                           |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |         6.00 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |         6.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  clk_wiz_0/inst/clk_out1                          | u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                              | u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                        |                4 |             20 |         5.00 |
|  clk_wiz_0/inst/clk_out1                          | u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                              | u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                        |                6 |             20 |         3.33 |
|  clk_wiz_1_inst/inst/clk_out2                     | u_pixl_top/vio_1_inst/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                  | u_pixl_top/vio_1_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                           |                8 |             20 |         2.50 |
|  clk_wiz_1_inst/inst/clk_out2                     | u_pixl_top/vio_1_inst/inst/DECODER_INST/E[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             20 |         3.33 |
|  clk_wiz_0/inst/clk_out1                          | u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                              | u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                        |                4 |             20 |         5.00 |
|  clk_wiz_0/inst/clk_out1                          | u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                              | u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                        |                4 |             20 |         5.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[7]_i_1_n_0                                                                                                                                                             |                5 |             21 |         4.20 |
|  clk_wiz_1_inst/inst/clk_out1                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_3/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               12 |             25 |         2.08 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_4/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_4/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clk_wiz_1_inst/inst/clk_out2                     | sel                                                                                                                                                                                                                                                      | clear                                                                                                                                                                                                                                   |               11 |             26 |         2.36 |
|  clk_wiz_1_inst/inst/clk_out2                     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             26 |         3.71 |
|  u_pixl_top/u_pixl_receive4/DATA_CLK              |                                                                                                                                                                                                                                                          | u_ila_4/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                6 |             28 |         4.67 |
|  clk_wiz_1_inst/inst/clk_out1                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  u_pixl_top/u_pixl_receive2/DATA_CLK              |                                                                                                                                                                                                                                                          | u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                7 |             28 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  u_pixl_top/u_pixl_receive3/DATA_CLK              |                                                                                                                                                                                                                                                          | u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                7 |             28 |         4.00 |
|  u_pixl_top/u_pixl_receive1/data1_to_fifo_clk     |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                6 |             28 |         4.67 |
|  u_pixl_top/u_pixl_receive1/data1_to_fifo_clk     | u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                              | u_pixl_top/lvds1_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                               |                4 |             30 |         7.50 |
|  u_pixl_top/u_pixl_receive2/DATA_CLK              | u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                              | u_pixl_top/lvds2_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                               |                6 |             30 |         5.00 |
|  u_pixl_top/u_pixl_receive3/DATA_CLK              | u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                              | u_pixl_top/lvds3_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                               |                7 |             30 |         4.29 |
|  u_pixl_top/u_pixl_receive4/DATA_CLK              | u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                              | u_pixl_top/lvds4_fifo512bit_1k/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                               |                6 |             30 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                6 |             31 |         5.17 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                |                8 |             32 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                8 |             32 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |                9 |             32 |         3.56 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             33 |         5.50 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               11 |             33 |         3.00 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             34 |         3.78 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               14 |             34 |         2.43 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             34 |         4.86 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               15 |             34 |         2.27 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_4/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             34 |         3.78 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             34 |         3.78 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             34 |         4.86 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               12 |             35 |         2.92 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_pixl_top/vio_1_inst/inst/PROBE_IN_INST/read_done                                                                                                                                                                                      |               10 |             40 |         4.00 |
|  u_pixl_top/u_pixl_receive2/DATA_CLK              |                                                                                                                                                                                                                                                          | u_pixl_top_i_1_n_0                                                                                                                                                                                                                      |               19 |             47 |         2.47 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                          |               24 |             49 |         2.04 |
|  clk_wiz_0/inst/clk_out1                          |                                                                                                                                                                                                                                                          | u_pixl_top_i_1_n_0                                                                                                                                                                                                                      |               13 |             56 |         4.31 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               11 |             65 |         5.91 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i           |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               31 |             79 |         2.55 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_4/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               23 |            103 |         4.48 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_3/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               26 |            103 |         3.96 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/SPI_ILA/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                         |               24 |            103 |         4.29 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               23 |            103 |         4.48 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               26 |            103 |         3.96 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               24 |            103 |         4.29 |
|  clk_wiz_0/inst/clk_out1                          |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |               53 |            120 |         2.26 |
|  u_pixl_top/u_pixl_receive3/DATA_CLK              |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               48 |            177 |         3.69 |
|  u_pixl_top/u_pixl_receive4/DATA_CLK              |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               41 |            177 |         4.32 |
|  u_pixl_top/u_pixl_receive2/DATA_CLK              |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               57 |            232 |         4.07 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_pixl_top/u_spi_config/vio_2_inst/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                     | u_pixl_top/u_spi_config/vio_2_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                              |               91 |            450 |         4.95 |
|  u_pixl_top/u_pixl_receive1/data1_to_fifo_clk     |                                                                                                                                                                                                                                                          | u_pixl_top_i_1_n_0                                                                                                                                                                                                                      |              120 |            514 |         4.28 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               69 |            529 |         7.67 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               71 |            529 |         7.45 |
|  u_pixl_top/u_pixl_receive1/data1_to_fifo_clk     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              166 |            783 |         4.72 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              125 |            977 |         7.82 |
|  clk_wiz_1_inst/inst/clk_out1                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              125 |            977 |         7.82 |
|  clk_wiz_0/inst/clk_out1                          | u_pixl_top/linePix_out0                                                                                                                                                                                                                                  | u_pixl_top_i_1_n_0                                                                                                                                                                                                                      |              256 |           1920 |         7.50 |
|  clk_wiz_1_inst/inst/clk_out1                     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |             1954 |           7111 |         3.64 |
|  clk_wiz_0/inst/clk_out1                          |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |             1425 |          12488 |         8.76 |
+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


