\BOOKMARK [0][-]{chapter*.2}{Contents}{}% 1
\BOOKMARK [0][-]{chapter*.3}{List of Figures}{}% 2
\BOOKMARK [0][-]{chapter*.4}{List of Tables}{}% 3
\BOOKMARK [0][-]{chapter*.6}{List of Abbreviations}{}% 4
\BOOKMARK [0][-]{chapter.1}{Introduction}{}% 5
\BOOKMARK [1][-]{section.1.1}{The SIMD Processor Architecture}{chapter.1}% 6
\BOOKMARK [2][-]{subsection.1.1.1}{Processor Pipeline and Datapath}{section.1.1}% 7
\BOOKMARK [1][-]{section.1.2}{The LLVM Infrastructure}{chapter.1}% 8
\BOOKMARK [2][-]{subsection.1.2.1}{Scheduling and RA}{section.1.2}% 9
\BOOKMARK [1][-]{section.1.3}{Problem statement}{chapter.1}% 10
\BOOKMARK [2][-]{subsection.1.3.1}{Main Questions}{section.1.3}% 11
\BOOKMARK [1][-]{section.1.4}{Overview}{chapter.1}% 12
\BOOKMARK [0][-]{chapter.2}{Related Work}{}% 13
\BOOKMARK [0][-]{chapter.3}{Explicit Bypassing}{}% 14
\BOOKMARK [1][-]{section.3.1}{}{chapter.3}% 15
\BOOKMARK [0][-]{chapter.4}{Proposed Solutions}{}% 16
\BOOKMARK [0][-]{chapter.5}{Planning}{}% 17
\BOOKMARK [0][-]{chapter.6}{Conclusions}{}% 18
\BOOKMARK [0][-]{chapter*.21}{Bibliography}{}% 19
\BOOKMARK [0][-]{chapter*.21}{Appendix}{}% 20
\BOOKMARK [0][-]{appendix.A}{Supported Operations}{}% 21
