
*** Running vivado
    with args -log design_1_axis_data_fifo_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axis_data_fifo_0_1.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_axis_data_fifo_0_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 309.914 ; gain = 99.539
INFO: [Synth 8-638] synthesizing module 'design_1_axis_data_fifo_0_1' [c:/Users/bop/Documents/GitHub/FPGAHLS/dma_study/dma_study.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_1/synth/design_1_axis_data_fifo_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axis_data_fifo_v1_1_12_axis_data_fifo' [c:/Users/bop/Documents/GitHub/FPGAHLS/dma_study/dma_study.srcs/sources_1/bd/design_1/ipshared/fcef/hdl/axis_data_fifo_v1_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' [c:/Users/bop/Documents/GitHub/FPGAHLS/dma_study/dma_study.srcs/sources_1/bd/design_1/ipshared/fe67/hdl/axis_infrastructure_v1_1_vl_rfs.v:600]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [c:/Users/bop/Documents/GitHub/FPGAHLS/dma_study/dma_study.srcs/sources_1/bd/design_1/ipshared/fe67/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (1#1) [c:/Users/bop/Documents/GitHub/FPGAHLS/dma_study/dma_study.srcs/sources_1/bd/design_1/ipshared/fe67/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [c:/Users/bop/Documents/GitHub/FPGAHLS/dma_study/dma_study.srcs/sources_1/bd/design_1/ipshared/fe67/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (2#1) [c:/Users/bop/Documents/GitHub/FPGAHLS/dma_study/dma_study.srcs/sources_1/bd/design_1/ipshared/fe67/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' (3#1) [c:/Users/bop/Documents/GitHub/FPGAHLS/dma_study/dma_study.srcs/sources_1/bd/design_1/ipshared/fe67/hdl/axis_infrastructure_v1_1_vl_rfs.v:600]
INFO: [Synth 8-256] done synthesizing module 'axis_data_fifo_v1_1_12_axis_data_fifo' (31#1) [c:/Users/bop/Documents/GitHub/FPGAHLS/dma_study/dma_study.srcs/sources_1/bd/design_1/ipshared/fcef/hdl/axis_data_fifo_v1_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'design_1_axis_data_fifo_0_1' (32#1) [c:/Users/bop/Documents/GitHub/FPGAHLS/dma_study/dma_study.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_1/synth/design_1_axis_data_fifo_0_1.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:01:00 ; elapsed = 00:01:04 . Memory (MB): peak = 521.469 ; gain = 311.094
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:00 ; elapsed = 00:01:04 . Memory (MB): peak = 521.469 ; gain = 311.094
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 601.168 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:10 ; elapsed = 00:01:14 . Memory (MB): peak = 601.168 ; gain = 390.793
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:10 ; elapsed = 00:01:14 . Memory (MB): peak = 601.168 ; gain = 390.793
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:10 ; elapsed = 00:01:14 . Memory (MB): peak = 601.168 ; gain = 390.793
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:11 ; elapsed = 00:01:15 . Memory (MB): peak = 601.168 ; gain = 390.793
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:16 . Memory (MB): peak = 601.168 ; gain = 390.793
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:22 ; elapsed = 00:01:27 . Memory (MB): peak = 611.160 ; gain = 400.785
Finished Timing Optimization : Time (s): cpu = 00:01:22 ; elapsed = 00:01:27 . Memory (MB): peak = 612.172 ; gain = 401.797
Finished Technology Mapping : Time (s): cpu = 00:01:23 ; elapsed = 00:01:27 . Memory (MB): peak = 631.520 ; gain = 421.145
Finished IO Insertion : Time (s): cpu = 00:01:23 ; elapsed = 00:01:28 . Memory (MB): peak = 631.520 ; gain = 421.145
Finished Renaming Generated Instances : Time (s): cpu = 00:01:23 ; elapsed = 00:01:28 . Memory (MB): peak = 631.520 ; gain = 421.145
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:23 ; elapsed = 00:01:28 . Memory (MB): peak = 631.520 ; gain = 421.145
Finished Renaming Generated Ports : Time (s): cpu = 00:01:23 ; elapsed = 00:01:28 . Memory (MB): peak = 631.520 ; gain = 421.145
Finished Handling Custom Attributes : Time (s): cpu = 00:01:23 ; elapsed = 00:01:28 . Memory (MB): peak = 631.520 ; gain = 421.145
Finished Renaming Generated Nets : Time (s): cpu = 00:01:23 ; elapsed = 00:01:28 . Memory (MB): peak = 631.520 ; gain = 421.145

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     3|
|2     |LUT1     |     9|
|3     |LUT2     |    19|
|4     |LUT3     |     9|
|5     |LUT4     |    32|
|6     |LUT5     |     7|
|7     |LUT6     |     6|
|8     |MUXCY    |    20|
|9     |RAMB18E1 |     1|
|10    |RAMB36E1 |     1|
|11    |FDCE     |    12|
|12    |FDPE     |    21|
|13    |FDRE     |    96|
|14    |FDSE     |     5|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:23 ; elapsed = 00:01:28 . Memory (MB): peak = 631.520 ; gain = 421.145
synth_design: Time (s): cpu = 00:01:21 ; elapsed = 00:01:25 . Memory (MB): peak = 643.355 ; gain = 415.848
