#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001928b984eb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001928b9a4910 .scope module, "descriptors_tb" "descriptors_tb" 3 10;
 .timescale -9 -12;
P_000001928b937970 .param/l "BIT_DEPTH" 0 3 11, +C4<00000000000000000000000000001000>;
P_000001928b9379a8 .param/l "DIMENSION" 0 3 12, +C4<00000000000000000000000001000000>;
P_000001928b9379e0 .param/l "PATCH_SIZE" 0 3 15, +C4<00000000000000000000000000000100>;
P_000001928b937a18 .param/l "TOP_HEIGHT" 0 3 13, +C4<00000000000000000000000001000000>;
P_000001928b937a50 .param/l "TOP_WIDTH" 0 3 14, +C4<00000000000000000000000001000000>;
v000001928ba201f0_0 .net "O1L1_x_address", 11 0, v000001928ba18550_0;  1 drivers
v000001928ba1e490_0 .net/s "O1L1_x_grad", 7 0, L_000001928b9a3680;  1 drivers
v000001928ba1fed0_0 .net "O1L1_y_address", 11 0, v000001928ba18ff0_0;  1 drivers
v000001928ba1f9d0_0 .net/s "O1L1_y_grad", 7 0, L_000001928b9a2810;  1 drivers
v000001928ba1f890_0 .net "O1L2_x_address", 11 0, v000001928ba17bf0_0;  1 drivers
v000001928ba1f6b0_0 .net/s "O1L2_x_grad", 7 0, L_000001928b9a4090;  1 drivers
v000001928ba205b0_0 .net "O1L2_y_address", 11 0, v000001928ba18af0_0;  1 drivers
v000001928ba1e0d0_0 .net/s "O1L2_y_grad", 7 0, L_000001928b9a2880;  1 drivers
v000001928ba1e5d0_0 .net "O2L1_x_address", 9 0, v000001928ba184b0_0;  1 drivers
v000001928ba1f570_0 .net/s "O2L1_x_grad", 7 0, L_000001928b9a28f0;  1 drivers
v000001928ba1fc50_0 .net "O2L1_y_address", 9 0, v000001928ba18690_0;  1 drivers
v000001928ba1f2f0_0 .net/s "O2L1_y_grad", 7 0, L_000001928b9a37d0;  1 drivers
v000001928ba1e850_0 .net "O2L2_x_address", 9 0, v000001928ba18b90_0;  1 drivers
v000001928ba20290_0 .net/s "O2L2_x_grad", 7 0, L_000001928b9a3df0;  1 drivers
v000001928ba1edf0_0 .net "O2L2_y_address", 9 0, v000001928ba1b460_0;  1 drivers
v000001928ba1f750_0 .net/s "O2L2_y_grad", 7 0, L_000001928b9a3b50;  1 drivers
v000001928ba200b0_0 .net "O3L1_x_address", 7 0, v000001928ba1a2e0_0;  1 drivers
v000001928ba1fcf0_0 .net/s "O3L1_x_grad", 7 0, L_000001928b9a2b20;  1 drivers
v000001928ba1ed50_0 .net "O3L1_y_address", 7 0, v000001928ba1b640_0;  1 drivers
v000001928ba1ead0_0 .net/s "O3L1_y_grad", 7 0, L_000001928b9a3ca0;  1 drivers
v000001928ba20790_0 .net "O3L2_x_address", 7 0, v000001928ba1b320_0;  1 drivers
v000001928ba1fa70_0 .net/s "O3L2_x_grad", 7 0, L_000001928b9a2f10;  1 drivers
v000001928ba1f250_0 .net "O3L2_y_address", 7 0, v000001928ba1a060_0;  1 drivers
v000001928ba20470_0 .net/s "O3L2_y_grad", 7 0, L_000001928b9a3fb0;  1 drivers
L_000001928ba22198 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001928ba1eb70_0 .net *"_ivl_3", 7 0, L_000001928ba22198;  1 drivers
v000001928ba1fd90_0 .var "clk_in", 0 0;
v000001928ba1ec10_0 .net "desc_out", 23 0, v000001928ba1b0a0_0;  1 drivers
v000001928ba20650_0 .net "desc_wea", 0 0, v000001928ba1a920_0;  1 drivers
v000001928ba1f390_0 .net "desc_write_addr", 11 0, v000001928ba1a740_0;  1 drivers
v000001928ba1fe30_0 .net "descriptors_done", 0 0, v000001928ba1b780_0;  1 drivers
v000001928ba20330_0 .net "key_read_addr", 9 0, v000001928ba1ae20_0;  1 drivers
v000001928ba1f110_0 .net "keypoint_read", 12 0, v000001928ba1e8f0_0;  1 drivers
v000001928ba1f930_0 .net "octave", 1 0, v000001928ba1b820_0;  1 drivers
v000001928ba1fb10_0 .var "rst_in", 0 0;
v000001928ba1f430_0 .var "start_desc", 0 0;
v000001928ba206f0_0 .net "state", 3 0, v000001928ba1b3c0_0;  1 drivers
L_000001928ba20dd0 .concat [ 13 8 0 0], v000001928ba1e8f0_0, L_000001928ba22198;
S_000001928b8682d0 .scope module, "O1L1_x" "xilinx_single_port_ram_read_first" 3 100, 4 12 0, S_000001928b9a4910;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001928b8563f0 .param/str "INIT_FILE" 0 4 16, "O1L1_x.mem";
P_000001928b856428 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_000001928b856460 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000001928b856498 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v000001928b9a0c40 .array "BRAM", 0 4095, 7 0;
v000001928b9a1640_0 .net "addra", 11 0, v000001928ba18550_0;  alias, 1 drivers
v000001928b9a0880_0 .net "clka", 0 0, v000001928ba1fd90_0;  1 drivers
L_000001928ba22300 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001928b9a1960_0 .net "dina", 7 0, L_000001928ba22300;  1 drivers
v000001928b9a0920_0 .net "douta", 7 0, L_000001928b9a3680;  alias, 1 drivers
L_000001928ba22390 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001928b9a07e0_0 .net "ena", 0 0, L_000001928ba22390;  1 drivers
v000001928b9a09c0_0 .var "ram_data", 7 0;
L_000001928ba223d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001928b9a0a60_0 .net "regcea", 0 0, L_000001928ba223d8;  1 drivers
v000001928b9a0ce0_0 .net "rsta", 0 0, v000001928ba1fb10_0;  1 drivers
L_000001928ba22348 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001928b9a0d80_0 .net "wea", 0 0, L_000001928ba22348;  1 drivers
S_000001928b868460 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000001928b8682d0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001928b868460
v000001928b9a20e0_0 .var/i "depth", 31 0;
TD_descriptors_tb.O1L1_x.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v000001928b9a20e0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000001928b9a20e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001928b9a20e0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_000001928b82c8b0 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000001928b8682d0;
 .timescale -9 -12;
L_000001928b9a3680 .functor BUFZ 8, v000001928b9a0600_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001928b9a0600_0 .var "douta_reg", 7 0;
E_000001928b954a20 .event posedge, v000001928b9a0880_0;
S_000001928b82ca40 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000001928b8682d0;
 .timescale -9 -12;
S_000001928b810960 .scope module, "O1L1_y" "xilinx_single_port_ram_read_first" 3 116, 4 12 0, S_000001928b9a4910;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001928b82cbd0 .param/str "INIT_FILE" 0 4 16, "O1L1_y.mem";
P_000001928b82cc08 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_000001928b82cc40 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000001928b82cc78 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v000001928b9a13c0 .array "BRAM", 0 4095, 7 0;
v000001928b9a1460_0 .net "addra", 11 0, v000001928ba18ff0_0;  alias, 1 drivers
v000001928b9a1a00_0 .net "clka", 0 0, v000001928ba1fd90_0;  alias, 1 drivers
L_000001928ba22420 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001928b9a22c0_0 .net "dina", 7 0, L_000001928ba22420;  1 drivers
v000001928b9a1140_0 .net "douta", 7 0, L_000001928b9a2810;  alias, 1 drivers
L_000001928ba224b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001928b9a1aa0_0 .net "ena", 0 0, L_000001928ba224b0;  1 drivers
v000001928b9a2360_0 .var "ram_data", 7 0;
L_000001928ba224f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001928b9a2400_0 .net "regcea", 0 0, L_000001928ba224f8;  1 drivers
v000001928b9a1c80_0 .net "rsta", 0 0, v000001928ba1fb10_0;  alias, 1 drivers
L_000001928ba22468 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001928b9a1b40_0 .net "wea", 0 0, L_000001928ba22468;  1 drivers
S_000001928b810af0 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000001928b810960;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001928b810af0
v000001928b9a1e60_0 .var/i "depth", 31 0;
TD_descriptors_tb.O1L1_y.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v000001928b9a1e60_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v000001928b9a1e60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001928b9a1e60_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_000001928b86e940 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000001928b810960;
 .timescale -9 -12;
L_000001928b9a2810 .functor BUFZ 8, v000001928b9a18c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001928b9a18c0_0 .var "douta_reg", 7 0;
S_000001928b86ead0 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000001928b810960;
 .timescale -9 -12;
S_000001928b7a2830 .scope module, "O1L2_x" "xilinx_single_port_ram_read_first" 3 132, 4 12 0, S_000001928b9a4910;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001928b86ec60 .param/str "INIT_FILE" 0 4 16, "O1L2_x.mem";
P_000001928b86ec98 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_000001928b86ecd0 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000001928b86ed08 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v000001928b985f80 .array "BRAM", 0 4095, 7 0;
v000001928b985a80_0 .net "addra", 11 0, v000001928ba17bf0_0;  alias, 1 drivers
v000001928b986ac0_0 .net "clka", 0 0, v000001928ba1fd90_0;  alias, 1 drivers
L_000001928ba22540 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001928b9854e0_0 .net "dina", 7 0, L_000001928ba22540;  1 drivers
v000001928b985b20_0 .net "douta", 7 0, L_000001928b9a4090;  alias, 1 drivers
L_000001928ba225d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001928b985c60_0 .net "ena", 0 0, L_000001928ba225d0;  1 drivers
v000001928b985d00_0 .var "ram_data", 7 0;
L_000001928ba22618 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001928b986a20_0 .net "regcea", 0 0, L_000001928ba22618;  1 drivers
v000001928b986200_0 .net "rsta", 0 0, v000001928ba1fb10_0;  alias, 1 drivers
L_000001928ba22588 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001928b986d40_0 .net "wea", 0 0, L_000001928ba22588;  1 drivers
S_000001928b7a29c0 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000001928b7a2830;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001928b7a29c0
v000001928b9a0ba0_0 .var/i "depth", 31 0;
TD_descriptors_tb.O1L2_x.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_2.4 ;
    %load/vec4 v000001928b9a0ba0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.5, 5;
    %load/vec4 v000001928b9a0ba0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001928b9a0ba0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_2.4;
T_2.5 ;
    %end;
S_000001928b7a2b50 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000001928b7a2830;
 .timescale -9 -12;
L_000001928b9a4090 .functor BUFZ 8, v000001928b9a1be0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001928b9a1be0_0 .var "douta_reg", 7 0;
S_000001928ba08e50 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000001928b7a2830;
 .timescale -9 -12;
S_000001928ba091c0 .scope module, "O1L2_y" "xilinx_single_port_ram_read_first" 3 148, 4 12 0, S_000001928b9a4910;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001928b810c80 .param/str "INIT_FILE" 0 4 16, "O1L2_y.mem";
P_000001928b810cb8 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_000001928b810cf0 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000001928b810d28 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v000001928b986e80 .array "BRAM", 0 4095, 7 0;
v000001928b987060_0 .net "addra", 11 0, v000001928ba18af0_0;  alias, 1 drivers
v000001928b985300_0 .net "clka", 0 0, v000001928ba1fd90_0;  alias, 1 drivers
L_000001928ba22660 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001928b9464c0_0 .net "dina", 7 0, L_000001928ba22660;  1 drivers
v000001928b946e20_0 .net "douta", 7 0, L_000001928b9a2880;  alias, 1 drivers
L_000001928ba226f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001928b946d80_0 .net "ena", 0 0, L_000001928ba226f0;  1 drivers
v000001928b946f60_0 .var "ram_data", 7 0;
L_000001928ba22738 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001928b946a60_0 .net "regcea", 0 0, L_000001928ba22738;  1 drivers
v000001928b946b00_0 .net "rsta", 0 0, v000001928ba1fb10_0;  alias, 1 drivers
L_000001928ba226a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001928b947000_0 .net "wea", 0 0, L_000001928ba226a8;  1 drivers
S_000001928ba09350 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000001928ba091c0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001928ba09350
v000001928b986c00_0 .var/i "depth", 31 0;
TD_descriptors_tb.O1L2_y.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_3.6 ;
    %load/vec4 v000001928b986c00_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.7, 5;
    %load/vec4 v000001928b986c00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001928b986c00_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_3.6;
T_3.7 ;
    %end;
S_000001928ba09b20 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000001928ba091c0;
 .timescale -9 -12;
L_000001928b9a2880 .functor BUFZ 8, v000001928b9867a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001928b9867a0_0 .var "douta_reg", 7 0;
S_000001928ba094e0 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000001928ba091c0;
 .timescale -9 -12;
S_000001928ba09cb0 .scope module, "O2L1_x" "xilinx_single_port_ram_read_first" 3 180, 4 12 0, S_000001928b9a4910;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001928b8685f0 .param/str "INIT_FILE" 0 4 16, "O2L1_x.mem";
P_000001928b868628 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000000010000000000>;
P_000001928b868660 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000001928b868698 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v000001928ba0b6c0 .array "BRAM", 0 1023, 7 0;
v000001928ba0a360_0 .net "addra", 9 0, v000001928ba184b0_0;  alias, 1 drivers
v000001928ba0bd00_0 .net "clka", 0 0, v000001928ba1fd90_0;  alias, 1 drivers
L_000001928ba228a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001928ba0a400_0 .net "dina", 7 0, L_000001928ba228a0;  1 drivers
v000001928ba0a040_0 .net "douta", 7 0, L_000001928b9a28f0;  alias, 1 drivers
L_000001928ba22930 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001928ba0b260_0 .net "ena", 0 0, L_000001928ba22930;  1 drivers
v000001928ba0a540_0 .var "ram_data", 7 0;
L_000001928ba22978 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001928ba0af40_0 .net "regcea", 0 0, L_000001928ba22978;  1 drivers
v000001928ba0bb20_0 .net "rsta", 0 0, v000001928ba1fb10_0;  alias, 1 drivers
L_000001928ba228e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001928ba0a180_0 .net "wea", 0 0, L_000001928ba228e8;  1 drivers
S_000001928ba09e40 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000001928ba09cb0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001928ba09e40
v000001928b947140_0 .var/i "depth", 31 0;
TD_descriptors_tb.O2L1_x.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_4.8 ;
    %load/vec4 v000001928b947140_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_4.9, 5;
    %load/vec4 v000001928b947140_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001928b947140_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_4.8;
T_4.9 ;
    %end;
S_000001928ba09670 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000001928ba09cb0;
 .timescale -9 -12;
L_000001928b9a28f0 .functor BUFZ 8, v000001928b946240_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001928b946240_0 .var "douta_reg", 7 0;
S_000001928ba09800 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000001928ba09cb0;
 .timescale -9 -12;
S_000001928ba09030 .scope module, "O2L1_y" "xilinx_single_port_ram_read_first" 3 164, 4 12 0, S_000001928b9a4910;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001928ba0c000 .param/str "INIT_FILE" 0 4 16, "O2L1_y.mem";
P_000001928ba0c038 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000000010000000000>;
P_000001928ba0c070 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000001928ba0c0a8 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v000001928ba0ba80 .array "BRAM", 0 1023, 7 0;
v000001928ba0aae0_0 .net "addra", 9 0, v000001928ba18690_0;  alias, 1 drivers
v000001928ba0a720_0 .net "clka", 0 0, v000001928ba1fd90_0;  alias, 1 drivers
L_000001928ba22780 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001928ba0bc60_0 .net "dina", 7 0, L_000001928ba22780;  1 drivers
v000001928ba0a0e0_0 .net "douta", 7 0, L_000001928b9a37d0;  alias, 1 drivers
L_000001928ba22810 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001928ba0bbc0_0 .net "ena", 0 0, L_000001928ba22810;  1 drivers
v000001928ba0bee0_0 .var "ram_data", 7 0;
L_000001928ba22858 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001928ba0a220_0 .net "regcea", 0 0, L_000001928ba22858;  1 drivers
v000001928ba0b3a0_0 .net "rsta", 0 0, v000001928ba1fb10_0;  alias, 1 drivers
L_000001928ba227c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001928ba0b800_0 .net "wea", 0 0, L_000001928ba227c8;  1 drivers
S_000001928ba09990 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000001928ba09030;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001928ba09990
v000001928ba0b300_0 .var/i "depth", 31 0;
TD_descriptors_tb.O2L1_y.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_5.10 ;
    %load/vec4 v000001928ba0b300_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_5.11, 5;
    %load/vec4 v000001928ba0b300_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001928ba0b300_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_5.10;
T_5.11 ;
    %end;
S_000001928ba0d0e0 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000001928ba09030;
 .timescale -9 -12;
L_000001928b9a37d0 .functor BUFZ 8, v000001928ba0afe0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001928ba0afe0_0 .var "douta_reg", 7 0;
S_000001928ba0cdc0 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000001928ba09030;
 .timescale -9 -12;
S_000001928ba0d720 .scope module, "O2L2_x" "xilinx_single_port_ram_read_first" 3 212, 4 12 0, S_000001928b9a4910;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001928ba0e100 .param/str "INIT_FILE" 0 4 16, "O2L2_x.mem";
P_000001928ba0e138 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000000010000000000>;
P_000001928ba0e170 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000001928ba0e1a8 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v000001928ba0b8a0 .array "BRAM", 0 1023, 7 0;
v000001928ba0b760_0 .net "addra", 9 0, v000001928ba18b90_0;  alias, 1 drivers
v000001928ba0a4a0_0 .net "clka", 0 0, v000001928ba1fd90_0;  alias, 1 drivers
L_000001928ba22ae0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001928ba0be40_0 .net "dina", 7 0, L_000001928ba22ae0;  1 drivers
v000001928ba0a2c0_0 .net "douta", 7 0, L_000001928b9a3df0;  alias, 1 drivers
L_000001928ba22b70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001928ba0b120_0 .net "ena", 0 0, L_000001928ba22b70;  1 drivers
v000001928ba0a5e0_0 .var "ram_data", 7 0;
L_000001928ba22bb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001928ba0a900_0 .net "regcea", 0 0, L_000001928ba22bb8;  1 drivers
v000001928ba0ab80_0 .net "rsta", 0 0, v000001928ba1fb10_0;  alias, 1 drivers
L_000001928ba22b28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001928ba0b620_0 .net "wea", 0 0, L_000001928ba22b28;  1 drivers
S_000001928ba0cc30 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000001928ba0d720;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001928ba0cc30
v000001928ba0b4e0_0 .var/i "depth", 31 0;
TD_descriptors_tb.O2L2_x.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_6.12 ;
    %load/vec4 v000001928ba0b4e0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_6.13, 5;
    %load/vec4 v000001928ba0b4e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001928ba0b4e0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_6.12;
T_6.13 ;
    %end;
S_000001928ba0dbd0 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000001928ba0d720;
 .timescale -9 -12;
L_000001928b9a3df0 .functor BUFZ 8, v000001928ba0a680_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001928ba0a680_0 .var "douta_reg", 7 0;
S_000001928ba0c5f0 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000001928ba0d720;
 .timescale -9 -12;
S_000001928ba0da40 .scope module, "O2L2_y" "xilinx_single_port_ram_read_first" 3 196, 4 12 0, S_000001928b9a4910;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001928ba0e1f0 .param/str "INIT_FILE" 0 4 16, "O2L2_y.mem";
P_000001928ba0e228 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000000010000000000>;
P_000001928ba0e260 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000001928ba0e298 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v000001928ba0b440 .array "BRAM", 0 1023, 7 0;
v000001928ba0b580_0 .net "addra", 9 0, v000001928ba1b460_0;  alias, 1 drivers
v000001928ba0aea0_0 .net "clka", 0 0, v000001928ba1fd90_0;  alias, 1 drivers
L_000001928ba229c0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001928ba0a860_0 .net "dina", 7 0, L_000001928ba229c0;  1 drivers
v000001928ba0aa40_0 .net "douta", 7 0, L_000001928b9a3b50;  alias, 1 drivers
L_000001928ba22a50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001928ba0acc0_0 .net "ena", 0 0, L_000001928ba22a50;  1 drivers
v000001928ba0ad60_0 .var "ram_data", 7 0;
L_000001928ba22a98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001928ba0bda0_0 .net "regcea", 0 0, L_000001928ba22a98;  1 drivers
v000001928ba0b080_0 .net "rsta", 0 0, v000001928ba1fb10_0;  alias, 1 drivers
L_000001928ba22a08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001928ba0b940_0 .net "wea", 0 0, L_000001928ba22a08;  1 drivers
S_000001928ba0d8b0 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000001928ba0da40;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001928ba0d8b0
v000001928ba0a9a0_0 .var/i "depth", 31 0;
TD_descriptors_tb.O2L2_y.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_7.14 ;
    %load/vec4 v000001928ba0a9a0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_7.15, 5;
    %load/vec4 v000001928ba0a9a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001928ba0a9a0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_7.14;
T_7.15 ;
    %end;
S_000001928ba0cf50 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000001928ba0da40;
 .timescale -9 -12;
L_000001928b9a3b50 .functor BUFZ 8, v000001928ba0a7c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001928ba0a7c0_0 .var "douta_reg", 7 0;
S_000001928ba0c910 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000001928ba0da40;
 .timescale -9 -12;
S_000001928ba0d270 .scope module, "O3L1_x" "xilinx_single_port_ram_read_first" 3 245, 4 12 0, S_000001928b9a4910;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001928ba0e2e0 .param/str "INIT_FILE" 0 4 16, "O3L1_x.mem";
P_000001928ba0e318 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_000001928ba0e350 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000001928ba0e388 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v000001928ba0f6e0 .array "BRAM", 0 255, 7 0;
v000001928ba0ed80_0 .net "addra", 7 0, v000001928ba1a2e0_0;  alias, 1 drivers
v000001928ba0ee20_0 .net "clka", 0 0, v000001928ba1fd90_0;  alias, 1 drivers
L_000001928ba22d20 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001928ba0eba0_0 .net "dina", 7 0, L_000001928ba22d20;  1 drivers
v000001928ba0fd20_0 .net "douta", 7 0, L_000001928b9a2b20;  alias, 1 drivers
L_000001928ba22db0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001928ba0faa0_0 .net "ena", 0 0, L_000001928ba22db0;  1 drivers
v000001928ba10220_0 .var "ram_data", 7 0;
L_000001928ba22df8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001928ba0f780_0 .net "regcea", 0 0, L_000001928ba22df8;  1 drivers
v000001928ba10180_0 .net "rsta", 0 0, v000001928ba1fb10_0;  alias, 1 drivers
L_000001928ba22d68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001928ba0fa00_0 .net "wea", 0 0, L_000001928ba22d68;  1 drivers
S_000001928ba0caa0 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000001928ba0d270;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001928ba0caa0
v000001928ba0f280_0 .var/i "depth", 31 0;
TD_descriptors_tb.O3L1_x.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_8.16 ;
    %load/vec4 v000001928ba0f280_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_8.17, 5;
    %load/vec4 v000001928ba0f280_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001928ba0f280_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_8.16;
T_8.17 ;
    %end;
S_000001928ba0dd60 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000001928ba0d270;
 .timescale -9 -12;
L_000001928b9a2b20 .functor BUFZ 8, v000001928ba0e880_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001928ba0e880_0 .var "douta_reg", 7 0;
S_000001928ba0def0 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000001928ba0d270;
 .timescale -9 -12;
S_000001928ba0c140 .scope module, "O3L1_y" "xilinx_single_port_ram_read_first" 3 229, 4 12 0, S_000001928b9a4910;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001928ba103e0 .param/str "INIT_FILE" 0 4 16, "O3L1_y.mem";
P_000001928ba10418 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_000001928ba10450 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000001928ba10488 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v000001928ba0f460 .array "BRAM", 0 255, 7 0;
v000001928ba0e6a0_0 .net "addra", 7 0, v000001928ba1b640_0;  alias, 1 drivers
v000001928ba0ece0_0 .net "clka", 0 0, v000001928ba1fd90_0;  alias, 1 drivers
L_000001928ba22c00 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001928ba0eec0_0 .net "dina", 7 0, L_000001928ba22c00;  1 drivers
v000001928ba0ec40_0 .net "douta", 7 0, L_000001928b9a3ca0;  alias, 1 drivers
L_000001928ba22c90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001928ba0e740_0 .net "ena", 0 0, L_000001928ba22c90;  1 drivers
v000001928ba0f0a0_0 .var "ram_data", 7 0;
L_000001928ba22cd8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001928ba0ef60_0 .net "regcea", 0 0, L_000001928ba22cd8;  1 drivers
v000001928ba0f140_0 .net "rsta", 0 0, v000001928ba1fb10_0;  alias, 1 drivers
L_000001928ba22c48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001928ba0f000_0 .net "wea", 0 0, L_000001928ba22c48;  1 drivers
S_000001928ba0d590 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000001928ba0c140;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001928ba0d590
v000001928ba0e920_0 .var/i "depth", 31 0;
TD_descriptors_tb.O3L1_y.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_9.18 ;
    %load/vec4 v000001928ba0e920_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_9.19, 5;
    %load/vec4 v000001928ba0e920_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001928ba0e920_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_9.18;
T_9.19 ;
    %end;
S_000001928ba0c2d0 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000001928ba0c140;
 .timescale -9 -12;
L_000001928b9a3ca0 .functor BUFZ 8, v000001928ba0e4c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001928ba0e4c0_0 .var "douta_reg", 7 0;
S_000001928ba0c460 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000001928ba0c140;
 .timescale -9 -12;
S_000001928ba0c780 .scope module, "O3L2_x" "xilinx_single_port_ram_read_first" 3 277, 4 12 0, S_000001928b9a4910;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001928ba109d0 .param/str "INIT_FILE" 0 4 16, "O3L2_x.mem";
P_000001928ba10a08 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_000001928ba10a40 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000001928ba10a78 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v000001928ba0fe60 .array "BRAM", 0 255, 7 0;
v000001928ba0fb40_0 .net "addra", 7 0, v000001928ba1b320_0;  alias, 1 drivers
v000001928ba0f320_0 .net "clka", 0 0, v000001928ba1fd90_0;  alias, 1 drivers
L_000001928ba22f60 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001928ba0ff00_0 .net "dina", 7 0, L_000001928ba22f60;  1 drivers
v000001928ba0fdc0_0 .net "douta", 7 0, L_000001928b9a2f10;  alias, 1 drivers
L_000001928ba22ff0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001928ba0e7e0_0 .net "ena", 0 0, L_000001928ba22ff0;  1 drivers
v000001928ba0f3c0_0 .var "ram_data", 7 0;
L_000001928ba23038 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001928ba0fbe0_0 .net "regcea", 0 0, L_000001928ba23038;  1 drivers
v000001928ba0f500_0 .net "rsta", 0 0, v000001928ba1fb10_0;  alias, 1 drivers
L_000001928ba22fa8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001928ba0f640_0 .net "wea", 0 0, L_000001928ba22fa8;  1 drivers
S_000001928ba0d400 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000001928ba0c780;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001928ba0d400
v000001928ba100e0_0 .var/i "depth", 31 0;
TD_descriptors_tb.O3L2_x.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_10.20 ;
    %load/vec4 v000001928ba100e0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_10.21, 5;
    %load/vec4 v000001928ba100e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001928ba100e0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_10.20;
T_10.21 ;
    %end;
S_000001928ba12980 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000001928ba0c780;
 .timescale -9 -12;
L_000001928b9a2f10 .functor BUFZ 8, v000001928ba0f1e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001928ba0f1e0_0 .var "douta_reg", 7 0;
S_000001928ba121b0 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000001928ba0c780;
 .timescale -9 -12;
S_000001928ba119e0 .scope module, "O3L2_y" "xilinx_single_port_ram_read_first" 3 261, 4 12 0, S_000001928b9a4910;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001928ba11060 .param/str "INIT_FILE" 0 4 16, "O3L2_y.mem";
P_000001928ba11098 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_000001928ba110d0 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000001928ba11108 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v000001928ba0fc80 .array "BRAM", 0 255, 7 0;
v000001928ba0ffa0_0 .net "addra", 7 0, v000001928ba1a060_0;  alias, 1 drivers
v000001928ba10040_0 .net "clka", 0 0, v000001928ba1fd90_0;  alias, 1 drivers
L_000001928ba22e40 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001928ba0e9c0_0 .net "dina", 7 0, L_000001928ba22e40;  1 drivers
v000001928ba102c0_0 .net "douta", 7 0, L_000001928b9a3fb0;  alias, 1 drivers
L_000001928ba22ed0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001928ba0e420_0 .net "ena", 0 0, L_000001928ba22ed0;  1 drivers
v000001928ba0e600_0 .var "ram_data", 7 0;
L_000001928ba22f18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001928ba0ea60_0 .net "regcea", 0 0, L_000001928ba22f18;  1 drivers
v000001928ba0eb00_0 .net "rsta", 0 0, v000001928ba1fb10_0;  alias, 1 drivers
L_000001928ba22e88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001928ba14120_0 .net "wea", 0 0, L_000001928ba22e88;  1 drivers
S_000001928ba11850 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000001928ba119e0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001928ba11850
v000001928ba0e560_0 .var/i "depth", 31 0;
TD_descriptors_tb.O3L2_y.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_11.22 ;
    %load/vec4 v000001928ba0e560_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_11.23, 5;
    %load/vec4 v000001928ba0e560_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001928ba0e560_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_11.22;
T_11.23 ;
    %end;
S_000001928ba132e0 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000001928ba119e0;
 .timescale -9 -12;
L_000001928b9a3fb0 .functor BUFZ 8, v000001928ba0f960_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001928ba0f960_0 .var "douta_reg", 7 0;
S_000001928ba12b10 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000001928ba119e0;
 .timescale -9 -12;
S_000001928ba12340 .scope module, "generator" "generate_descriptors" 3 39, 5 4 0, S_000001928b9a4910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 12 "desc_write_addr";
    .port_info 3 /OUTPUT 1 "desc_wea";
    .port_info 4 /OUTPUT 24 "desc_out";
    .port_info 5 /OUTPUT 10 "key_read_addr";
    .port_info 6 /INPUT 21 "keypoint_read";
    .port_info 7 /INPUT 8 "O1L1_x_grad";
    .port_info 8 /INPUT 8 "O1L1_y_grad";
    .port_info 9 /OUTPUT 12 "O1L1_x_address";
    .port_info 10 /OUTPUT 12 "O1L1_y_address";
    .port_info 11 /INPUT 8 "O1L2_x_grad";
    .port_info 12 /INPUT 8 "O1L2_y_grad";
    .port_info 13 /OUTPUT 12 "O1L2_x_address";
    .port_info 14 /OUTPUT 12 "O1L2_y_address";
    .port_info 15 /INPUT 8 "O2L1_x_grad";
    .port_info 16 /INPUT 8 "O2L1_y_grad";
    .port_info 17 /OUTPUT 10 "O2L1_x_address";
    .port_info 18 /OUTPUT 10 "O2L1_y_address";
    .port_info 19 /INPUT 8 "O2L2_x_grad";
    .port_info 20 /INPUT 8 "O2L2_y_grad";
    .port_info 21 /OUTPUT 10 "O2L2_x_address";
    .port_info 22 /OUTPUT 10 "O2L2_y_address";
    .port_info 23 /INPUT 8 "O3L1_x_grad";
    .port_info 24 /INPUT 8 "O3L1_y_grad";
    .port_info 25 /OUTPUT 8 "O3L1_x_address";
    .port_info 26 /OUTPUT 8 "O3L1_y_address";
    .port_info 27 /INPUT 8 "O3L2_x_grad";
    .port_info 28 /INPUT 8 "O3L2_y_grad";
    .port_info 29 /OUTPUT 8 "O3L2_x_address";
    .port_info 30 /OUTPUT 8 "O3L2_y_address";
    .port_info 31 /OUTPUT 2 "octave_state_num";
    .port_info 32 /OUTPUT 4 "generic_state_num";
    .port_info 33 /OUTPUT 1 "error";
    .port_info 34 /INPUT 1 "start";
    .port_info 35 /OUTPUT 1 "descriptors_done";
P_000001928ba15500 .param/l "BIT_DEPTH" 0 5 9, +C4<00000000000000000000000000001000>;
P_000001928ba15538 .param/l "DIMENSION" 0 5 5, +C4<00000000000000000000000001000000>;
P_000001928ba15570 .param/l "HEIGHT" 0 5 69, +C4<00000000000000000000000001000000>;
P_000001928ba155a8 .param/l "NUMBER_DESCRIPTORS" 0 5 6, +C4<00000000000000000000111110100000>;
P_000001928ba155e0 .param/l "NUMBER_KEYPOINTS" 0 5 7, +C4<00000000000000000000001111101000>;
P_000001928ba15618 .param/l "NUMBER_OCTAVES" 0 5 8, +C4<00000000000000000000000000000011>;
P_000001928ba15650 .param/l "PATCH_SIZE" 0 5 10, +C4<00000000000000000000000000000100>;
P_000001928ba15688 .param/l "WIDTH" 0 5 70, +C4<00000000000000000000000001000000>;
enum000001928b8889a0 .enum2/s (32)
   "O1" 0,
   "O2" 1,
   "O3" 2
 ;
enum000001928b888900 .enum2/s (32)
   "IDLE" 0,
   "READ" 1,
   "START_HISTOGRAM" 2,
   "PATCH_ONE" 3,
   "PATCH_TWO" 4,
   "PATCH_THREE" 5,
   "PATCH_FOUR" 6,
   "FINISH" 7,
   "ERROR" 8
 ;
v000001928ba18550_0 .var "O1L1_x_address", 11 0;
v000001928ba189b0_0 .net/s "O1L1_x_grad", 7 0, L_000001928b9a3680;  alias, 1 drivers
v000001928ba18ff0_0 .var "O1L1_y_address", 11 0;
v000001928ba18910_0 .net/s "O1L1_y_grad", 7 0, L_000001928b9a2810;  alias, 1 drivers
v000001928ba17bf0_0 .var "O1L2_x_address", 11 0;
v000001928ba19810_0 .net/s "O1L2_x_grad", 7 0, L_000001928b9a4090;  alias, 1 drivers
v000001928ba18af0_0 .var "O1L2_y_address", 11 0;
v000001928ba18730_0 .net/s "O1L2_y_grad", 7 0, L_000001928b9a2880;  alias, 1 drivers
v000001928ba193b0_0 .net "O1_histogram_done", 0 0, v000001928ba14620_0;  1 drivers
v000001928ba19090_0 .var "O1_histogram_ea", 0 0;
v000001928ba18e10_0 .net "O1_histogram_out", 23 0, v000001928ba14ee0_0;  1 drivers
v000001928ba17c90_0 .net "O1_x_address", 11 0, v000001928ba13e00_0;  1 drivers
v000001928ba18230_0 .var "O1_x_coord", 5 0;
v000001928ba194f0_0 .var/s "O1_x_grad", 7 0;
v000001928ba17dd0_0 .net "O1_y_address", 11 0, v000001928ba139a0_0;  1 drivers
v000001928ba180f0_0 .var "O1_y_coord", 5 0;
v000001928ba18410_0 .var/s "O1_y_grad", 7 0;
v000001928ba184b0_0 .var "O2L1_x_address", 9 0;
v000001928ba185f0_0 .net/s "O2L1_x_grad", 7 0, L_000001928b9a28f0;  alias, 1 drivers
v000001928ba18690_0 .var "O2L1_y_address", 9 0;
v000001928ba18870_0 .net/s "O2L1_y_grad", 7 0, L_000001928b9a37d0;  alias, 1 drivers
v000001928ba18b90_0 .var "O2L2_x_address", 9 0;
v000001928ba1b1e0_0 .net/s "O2L2_x_grad", 7 0, L_000001928b9a3df0;  alias, 1 drivers
v000001928ba1b460_0 .var "O2L2_y_address", 9 0;
v000001928ba1b500_0 .net/s "O2L2_y_grad", 7 0, L_000001928b9a3b50;  alias, 1 drivers
v000001928ba1b280_0 .net "O2_histogram_done", 0 0, v000001928ba16fe0_0;  1 drivers
v000001928ba1b5a0_0 .var "O2_histogram_ea", 0 0;
v000001928ba1a4c0_0 .net "O2_histogram_out", 23 0, v000001928ba17760_0;  1 drivers
v000001928ba19fc0_0 .net "O2_x_address", 9 0, v000001928ba15d20_0;  1 drivers
v000001928ba19c00_0 .var "O2_x_coord", 4 0;
v000001928ba19ca0_0 .var/s "O2_x_grad", 7 0;
v000001928ba19ac0_0 .net "O2_y_address", 9 0, v000001928ba165e0_0;  1 drivers
v000001928ba19d40_0 .var "O2_y_coord", 4 0;
v000001928ba1ace0_0 .var/s "O2_y_grad", 7 0;
v000001928ba1a2e0_0 .var "O3L1_x_address", 7 0;
v000001928ba1af60_0 .net/s "O3L1_x_grad", 7 0, L_000001928b9a2b20;  alias, 1 drivers
v000001928ba1b640_0 .var "O3L1_y_address", 7 0;
v000001928ba1b6e0_0 .net/s "O3L1_y_grad", 7 0, L_000001928b9a3ca0;  alias, 1 drivers
v000001928ba1b320_0 .var "O3L2_x_address", 7 0;
v000001928ba1a560_0 .net/s "O3L2_x_grad", 7 0, L_000001928b9a2f10;  alias, 1 drivers
v000001928ba1a060_0 .var "O3L2_y_address", 7 0;
v000001928ba19de0_0 .net/s "O3L2_y_grad", 7 0, L_000001928b9a3fb0;  alias, 1 drivers
v000001928ba19e80_0 .net "O3_histogram_done", 0 0, v000001928ba17e70_0;  1 drivers
v000001928ba1a600_0 .var "O3_histogram_ea", 0 0;
v000001928ba1b140_0 .net "O3_histogram_out", 23 0, v000001928ba19950_0;  1 drivers
v000001928ba1a9c0_0 .net "O3_x_address", 7 0, v000001928ba18f50_0;  1 drivers
v000001928ba1ad80_0 .var "O3_x_coord", 3 0;
v000001928ba1a380_0 .var/s "O3_x_grad", 7 0;
v000001928ba1b000_0 .net "O3_y_address", 7 0, v000001928ba19270_0;  1 drivers
v000001928ba1a880_0 .var "O3_y_coord", 3 0;
v000001928ba1a420_0 .var/s "O3_y_grad", 7 0;
v000001928ba1a6a0_0 .net "clk", 0 0, v000001928ba1fd90_0;  alias, 1 drivers
v000001928ba1b0a0_0 .var "desc_out", 23 0;
v000001928ba1a920_0 .var "desc_wea", 0 0;
v000001928ba1a740_0 .var "desc_write_addr", 11 0;
v000001928ba1b780_0 .var "descriptors_done", 0 0;
v000001928ba19f20_0 .var "error", 0 0;
v000001928ba1b3c0_0 .var "generic_state_num", 3 0;
v000001928ba1a7e0_0 .var "histogram_ea", 0 0;
v000001928ba1ae20_0 .var "key_read_addr", 9 0;
v000001928ba1aec0_0 .net "keypoint_read", 20 0, L_000001928ba20dd0;  1 drivers
v000001928ba1aa60_0 .var "level", 0 0;
v000001928ba1a100_0 .var/2s "octave", 31 0;
v000001928ba1b820_0 .var "octave_state_num", 1 0;
v000001928ba1b8c0_0 .var "read_counter", 1 0;
v000001928ba1ab00_0 .net "rst_in", 0 0, v000001928ba1fb10_0;  alias, 1 drivers
v000001928ba1a1a0_0 .net "start", 0 0, v000001928ba1f430_0;  1 drivers
v000001928ba1aba0_0 .var/2s "state", 31 0;
v000001928ba1b960_0 .var "x", 5 0;
v000001928ba19b60_0 .var "y", 5 0;
E_000001928b954f20/0 .event anyedge, v000001928ba1a100_0, v000001928ba1a7e0_0, v000001928ba14620_0, v000001928ba16fe0_0;
E_000001928b954f20/1 .event anyedge, v000001928ba17e70_0, v000001928ba14ee0_0, v000001928ba17760_0, v000001928ba19950_0;
E_000001928b954f20/2 .event anyedge, v000001928ba1b960_0, v000001928ba19b60_0;
E_000001928b954f20 .event/or E_000001928b954f20/0, E_000001928b954f20/1, E_000001928b954f20/2;
E_000001928b954fa0/0 .event anyedge, v000001928ba13e00_0, v000001928ba139a0_0, v000001928ba15d20_0, v000001928ba165e0_0;
E_000001928b954fa0/1 .event anyedge, v000001928ba18f50_0, v000001928ba19270_0, v000001928ba1aa60_0, v000001928b985b20_0;
E_000001928b954fa0/2 .event anyedge, v000001928b9a0920_0, v000001928b946e20_0, v000001928b9a1140_0, v000001928ba0a2c0_0;
E_000001928b954fa0/3 .event anyedge, v000001928ba0a040_0, v000001928ba0aa40_0, v000001928ba0a0e0_0, v000001928ba0fdc0_0;
E_000001928b954fa0/4 .event anyedge, v000001928ba0fd20_0, v000001928ba102c0_0, v000001928ba0ec40_0;
E_000001928b954fa0 .event/or E_000001928b954fa0/0, E_000001928b954fa0/1, E_000001928b954fa0/2, E_000001928b954fa0/3, E_000001928b954fa0/4;
E_000001928b954fe0 .event anyedge, v000001928ba1a100_0, v000001928ba1aba0_0;
S_000001928ba11530 .scope module, "O1_hist" "histogram" 5 150, 6 5 0, S_000001928ba12340;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 24 "histogram_out";
    .port_info 3 /INPUT 6 "x";
    .port_info 4 /INPUT 6 "y";
    .port_info 5 /INPUT 8 "x_grad_in";
    .port_info 6 /INPUT 8 "y_grad_in";
    .port_info 7 /OUTPUT 12 "x_read_addr";
    .port_info 8 /OUTPUT 12 "y_read_addr";
    .port_info 9 /INPUT 1 "start";
    .port_info 10 /OUTPUT 1 "histogram_done";
P_000001928ba11150 .param/l "BIT_DEPTH" 0 6 8, +C4<00000000000000000000000000001000>;
P_000001928ba11188 .param/l "HEIGHT" 0 6 7, +C4<00000000000000000000000001000000>;
P_000001928ba111c0 .param/l "PATCH_SIZE" 0 6 9, +C4<00000000000000000000000000000100>;
P_000001928ba111f8 .param/l "WIDTH" 0 6 6, +C4<00000000000000000000000001000000>;
enum000001928b888d70 .enum2/s (32)
   "IDLE" 0,
   "TOPLEFT" 1,
   "TOPRIGHT" 2,
   "BOTLEFT" 3,
   "BOTRIGHT" 4
 ;
v000001928ba135e0_0 .net "bin_out", 2 0, v000001928ba13d60_0;  1 drivers
v000001928ba14260_0 .var "center_addr_x", 5 0;
v000001928ba14da0_0 .var "center_addr_y", 5 0;
v000001928ba149e0_0 .net "clk_in", 0 0, v000001928ba1fd90_0;  alias, 1 drivers
v000001928ba14620_0 .var "histogram_done", 0 0;
v000001928ba14ee0_0 .var "histogram_out", 23 0;
v000001928ba15160_0 .var "last_save", 0 0;
v000001928ba137c0_0 .var "orientation_valid_in", 0 0;
v000001928ba14300_0 .net "orientation_valid_out", 0 0, v000001928ba13ae0_0;  1 drivers
v000001928ba13860_0 .net "rst_in", 0 0, v000001928ba1fb10_0;  alias, 1 drivers
v000001928ba14d00_0 .var "save_to_hist", 0 0;
v000001928ba13900_0 .net "start", 0 0, v000001928ba19090_0;  1 drivers
v000001928ba146c0_0 .var/2s "state", 31 0;
v000001928ba152a0_0 .net "x", 5 0, v000001928ba18230_0;  1 drivers
v000001928ba14800_0 .net/s "x_grad_in", 7 0, v000001928ba194f0_0;  1 drivers
v000001928ba13c20_0 .net "x_read_addr", 11 0, v000001928ba13e00_0;  alias, 1 drivers
v000001928ba13cc0_0 .net "y", 5 0, v000001928ba180f0_0;  1 drivers
v000001928ba143a0_0 .net/s "y_grad_in", 7 0, v000001928ba18410_0;  1 drivers
v000001928ba13f40_0 .net "y_read_addr", 11 0, v000001928ba139a0_0;  alias, 1 drivers
S_000001928ba127f0 .scope module, "orientation" "gradient_orientation" 6 38, 7 5 0, S_000001928ba11530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 12 "x_read_addr";
    .port_info 3 /OUTPUT 1 "x_read_addr_valid";
    .port_info 4 /INPUT 8 "x_pixel_in";
    .port_info 5 /OUTPUT 12 "y_read_addr";
    .port_info 6 /OUTPUT 1 "y_read_addr_valid";
    .port_info 7 /INPUT 8 "y_pixel_in";
    .port_info 8 /INPUT 6 "center_addr_x";
    .port_info 9 /INPUT 6 "center_addr_y";
    .port_info 10 /INPUT 1 "valid_in";
    .port_info 11 /OUTPUT 1 "valid_out";
    .port_info 12 /OUTPUT 3 "bin_out";
    .port_info 13 /OUTPUT 2 "state_num";
P_000001928b8fe950 .param/l "BIT_DEPTH" 0 7 8, +C4<00000000000000000000000000001000>;
P_000001928b8fe988 .param/l "HEIGHT" 0 7 7, +C4<00000000000000000000000001000000>;
P_000001928b8fe9c0 .param/l "WIDTH" 0 7 6, +C4<00000000000000000000000001000000>;
enum000001928b888e10 .enum2/s (32)
   "IDLE" 0,
   "READ_X" 1,
   "READ_Y" 2,
   "OUTPUT" 3
 ;
L_000001928ba21fe8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001928ba14580_0 .net/2u *"_ivl_0", 7 0, L_000001928ba21fe8;  1 drivers
L_000001928ba22030 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001928ba150c0_0 .net/2u *"_ivl_4", 7 0, L_000001928ba22030;  1 drivers
v000001928ba13d60_0 .var "bin_out", 2 0;
v000001928ba15020_0 .net "center_addr_x", 5 0, v000001928ba14260_0;  1 drivers
v000001928ba13fe0_0 .net "center_addr_y", 5 0, v000001928ba14da0_0;  1 drivers
v000001928ba13540_0 .net "clk_in", 0 0, v000001928ba1fd90_0;  alias, 1 drivers
v000001928ba14440_0 .net "rst_in", 0 0, v000001928ba1fb10_0;  alias, 1 drivers
v000001928ba13680_0 .var/2s "state", 31 0;
v000001928ba13720_0 .var "state_num", 1 0;
v000001928ba13b80_0 .net "valid_in", 0 0, v000001928ba137c0_0;  1 drivers
v000001928ba13ae0_0 .var "valid_out", 0 0;
v000001928ba141c0_0 .var "x_grad", 7 0;
v000001928ba153e0_0 .net "x_grad_neg", 7 0, L_000001928ba20970;  1 drivers
v000001928ba15200_0 .net "x_pixel_in", 7 0, v000001928ba194f0_0;  alias, 1 drivers
v000001928ba13e00_0 .var "x_read_addr", 11 0;
v000001928ba14080_0 .var "x_read_addr_valid", 0 0;
v000001928ba14bc0_0 .var "x_read_addr_valid_pipe", 1 0;
v000001928ba14e40_0 .var "y_grad", 7 0;
v000001928ba14c60_0 .net "y_grad_neg", 7 0, L_000001928ba21370;  1 drivers
v000001928ba13a40_0 .net "y_pixel_in", 7 0, v000001928ba18410_0;  alias, 1 drivers
v000001928ba139a0_0 .var "y_read_addr", 11 0;
v000001928ba144e0_0 .var "y_read_addr_valid", 0 0;
v000001928ba13ea0_0 .var "y_read_addr_valid_pipe", 1 0;
E_000001928b955020 .event anyedge, v000001928ba13680_0;
L_000001928ba20970 .arith/sub 8, L_000001928ba21fe8, v000001928ba141c0_0;
L_000001928ba21370 .arith/sub 8, L_000001928ba22030, v000001928ba14e40_0;
S_000001928ba116c0 .scope module, "O2_hist" "histogram" 5 175, 6 5 0, S_000001928ba12340;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 24 "histogram_out";
    .port_info 3 /INPUT 5 "x";
    .port_info 4 /INPUT 5 "y";
    .port_info 5 /INPUT 8 "x_grad_in";
    .port_info 6 /INPUT 8 "y_grad_in";
    .port_info 7 /OUTPUT 10 "x_read_addr";
    .port_info 8 /OUTPUT 10 "y_read_addr";
    .port_info 9 /INPUT 1 "start";
    .port_info 10 /OUTPUT 1 "histogram_done";
P_000001928ba10d90 .param/l "BIT_DEPTH" 0 6 8, +C4<00000000000000000000000000001000>;
P_000001928ba10dc8 .param/l "HEIGHT" 0 6 7, +C4<00000000000000000000000000100000>;
P_000001928ba10e00 .param/l "PATCH_SIZE" 0 6 9, +C4<00000000000000000000000000000100>;
P_000001928ba10e38 .param/l "WIDTH" 0 6 6, +C4<00000000000000000000000000100000>;
enum000001928b888eb0 .enum2/s (32)
   "IDLE" 0,
   "TOPLEFT" 1,
   "TOPRIGHT" 2,
   "BOTLEFT" 3,
   "BOTRIGHT" 4
 ;
v000001928ba16b80_0 .net "bin_out", 2 0, v000001928ba148a0_0;  1 drivers
v000001928ba160e0_0 .var "center_addr_x", 4 0;
v000001928ba16040_0 .var "center_addr_y", 4 0;
v000001928ba16f40_0 .net "clk_in", 0 0, v000001928ba1fd90_0;  alias, 1 drivers
v000001928ba16fe0_0 .var "histogram_done", 0 0;
v000001928ba17760_0 .var "histogram_out", 23 0;
v000001928ba173a0_0 .var "last_save", 0 0;
v000001928ba17080_0 .var "orientation_valid_in", 0 0;
v000001928ba15e60_0 .net "orientation_valid_out", 0 0, v000001928ba16e00_0;  1 drivers
v000001928ba15be0_0 .net "rst_in", 0 0, v000001928ba1fb10_0;  alias, 1 drivers
v000001928ba15aa0_0 .var "save_to_hist", 0 0;
v000001928ba16c20_0 .net "start", 0 0, v000001928ba1b5a0_0;  1 drivers
v000001928ba17800_0 .var/2s "state", 31 0;
v000001928ba17300_0 .net "x", 4 0, v000001928ba19c00_0;  1 drivers
v000001928ba15c80_0 .net/s "x_grad_in", 7 0, v000001928ba19ca0_0;  1 drivers
v000001928ba15dc0_0 .net "x_read_addr", 9 0, v000001928ba15d20_0;  alias, 1 drivers
v000001928ba16180_0 .net "y", 4 0, v000001928ba19d40_0;  1 drivers
v000001928ba16680_0 .net/s "y_grad_in", 7 0, v000001928ba1ace0_0;  1 drivers
v000001928ba162c0_0 .net "y_read_addr", 9 0, v000001928ba165e0_0;  alias, 1 drivers
S_000001928ba11b70 .scope module, "orientation" "gradient_orientation" 6 38, 7 5 0, S_000001928ba116c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 10 "x_read_addr";
    .port_info 3 /OUTPUT 1 "x_read_addr_valid";
    .port_info 4 /INPUT 8 "x_pixel_in";
    .port_info 5 /OUTPUT 10 "y_read_addr";
    .port_info 6 /OUTPUT 1 "y_read_addr_valid";
    .port_info 7 /INPUT 8 "y_pixel_in";
    .port_info 8 /INPUT 5 "center_addr_x";
    .port_info 9 /INPUT 5 "center_addr_y";
    .port_info 10 /INPUT 1 "valid_in";
    .port_info 11 /OUTPUT 1 "valid_out";
    .port_info 12 /OUTPUT 3 "bin_out";
    .port_info 13 /OUTPUT 2 "state_num";
P_000001928b8ff5b0 .param/l "BIT_DEPTH" 0 7 8, +C4<00000000000000000000000000001000>;
P_000001928b8ff5e8 .param/l "HEIGHT" 0 7 7, +C4<00000000000000000000000000100000>;
P_000001928b8ff620 .param/l "WIDTH" 0 7 6, +C4<00000000000000000000000000100000>;
enum000001928b78b8c0 .enum2/s (32)
   "IDLE" 0,
   "READ_X" 1,
   "READ_Y" 2,
   "OUTPUT" 3
 ;
L_000001928ba22078 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001928ba14760_0 .net/2u *"_ivl_0", 7 0, L_000001928ba22078;  1 drivers
L_000001928ba220c0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001928ba15340_0 .net/2u *"_ivl_4", 7 0, L_000001928ba220c0;  1 drivers
v000001928ba148a0_0 .var "bin_out", 2 0;
v000001928ba14940_0 .net "center_addr_x", 4 0, v000001928ba160e0_0;  1 drivers
v000001928ba14a80_0 .net "center_addr_y", 4 0, v000001928ba16040_0;  1 drivers
v000001928ba14b20_0 .net "clk_in", 0 0, v000001928ba1fd90_0;  alias, 1 drivers
v000001928ba169a0_0 .net "rst_in", 0 0, v000001928ba1fb10_0;  alias, 1 drivers
v000001928ba15f00_0 .var/2s "state", 31 0;
v000001928ba15fa0_0 .var "state_num", 1 0;
v000001928ba17580_0 .net "valid_in", 0 0, v000001928ba17080_0;  1 drivers
v000001928ba16e00_0 .var "valid_out", 0 0;
v000001928ba15b40_0 .var "x_grad", 7 0;
v000001928ba178a0_0 .net "x_grad_neg", 7 0, L_000001928ba21870;  1 drivers
v000001928ba16ae0_0 .net "x_pixel_in", 7 0, v000001928ba19ca0_0;  alias, 1 drivers
v000001928ba15d20_0 .var "x_read_addr", 9 0;
v000001928ba17620_0 .var "x_read_addr_valid", 0 0;
v000001928ba16a40_0 .var "x_read_addr_valid_pipe", 1 0;
v000001928ba16220_0 .var "y_grad", 7 0;
v000001928ba16ea0_0 .net "y_grad_neg", 7 0, L_000001928ba20ab0;  1 drivers
v000001928ba16720_0 .net "y_pixel_in", 7 0, v000001928ba1ace0_0;  alias, 1 drivers
v000001928ba165e0_0 .var "y_read_addr", 9 0;
v000001928ba176c0_0 .var "y_read_addr_valid", 0 0;
v000001928ba17940_0 .var "y_read_addr_valid_pipe", 1 0;
E_000001928b955060 .event anyedge, v000001928ba15f00_0;
L_000001928ba21870 .arith/sub 8, L_000001928ba22078, v000001928ba15b40_0;
L_000001928ba20ab0 .arith/sub 8, L_000001928ba220c0, v000001928ba16220_0;
S_000001928ba11d00 .scope module, "O3_hist" "histogram" 5 200, 6 5 0, S_000001928ba12340;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 24 "histogram_out";
    .port_info 3 /INPUT 4 "x";
    .port_info 4 /INPUT 4 "y";
    .port_info 5 /INPUT 8 "x_grad_in";
    .port_info 6 /INPUT 8 "y_grad_in";
    .port_info 7 /OUTPUT 8 "x_read_addr";
    .port_info 8 /OUTPUT 8 "y_read_addr";
    .port_info 9 /INPUT 1 "start";
    .port_info 10 /OUTPUT 1 "histogram_done";
P_000001928ba10520 .param/l "BIT_DEPTH" 0 6 8, +C4<00000000000000000000000000001000>;
P_000001928ba10558 .param/l "HEIGHT" 0 6 7, +C4<00000000000000000000000000010000>;
P_000001928ba10590 .param/l "PATCH_SIZE" 0 6 9, +C4<00000000000000000000000000000100>;
P_000001928ba105c8 .param/l "WIDTH" 0 6 6, +C4<00000000000000000000000000010000>;
enum000001928b78bc90 .enum2/s (32)
   "IDLE" 0,
   "TOPLEFT" 1,
   "TOPRIGHT" 2,
   "BOTLEFT" 3,
   "BOTRIGHT" 4
 ;
v000001928ba17d30_0 .net "bin_out", 2 0, v000001928ba16360_0;  1 drivers
v000001928ba18370_0 .var "center_addr_x", 3 0;
v000001928ba17ab0_0 .var "center_addr_y", 3 0;
v000001928ba18eb0_0 .net "clk_in", 0 0, v000001928ba1fd90_0;  alias, 1 drivers
v000001928ba17e70_0 .var "histogram_done", 0 0;
v000001928ba19950_0 .var "histogram_out", 23 0;
v000001928ba19590_0 .var "last_save", 0 0;
v000001928ba19630_0 .var "orientation_valid_in", 0 0;
v000001928ba17b50_0 .net "orientation_valid_out", 0 0, v000001928ba16540_0;  1 drivers
v000001928ba19450_0 .net "rst_in", 0 0, v000001928ba1fb10_0;  alias, 1 drivers
v000001928ba18cd0_0 .var "save_to_hist", 0 0;
v000001928ba17fb0_0 .net "start", 0 0, v000001928ba1a600_0;  1 drivers
v000001928ba18d70_0 .var/2s "state", 31 0;
v000001928ba191d0_0 .net "x", 3 0, v000001928ba1ad80_0;  1 drivers
v000001928ba18050_0 .net/s "x_grad_in", 7 0, v000001928ba1a380_0;  1 drivers
v000001928ba182d0_0 .net "x_read_addr", 7 0, v000001928ba18f50_0;  alias, 1 drivers
v000001928ba187d0_0 .net "y", 3 0, v000001928ba1a880_0;  1 drivers
v000001928ba18190_0 .net/s "y_grad_in", 7 0, v000001928ba1a420_0;  1 drivers
v000001928ba19310_0 .net "y_read_addr", 7 0, v000001928ba19270_0;  alias, 1 drivers
S_000001928ba124d0 .scope module, "orientation" "gradient_orientation" 6 38, 7 5 0, S_000001928ba11d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 8 "x_read_addr";
    .port_info 3 /OUTPUT 1 "x_read_addr_valid";
    .port_info 4 /INPUT 8 "x_pixel_in";
    .port_info 5 /OUTPUT 8 "y_read_addr";
    .port_info 6 /OUTPUT 1 "y_read_addr_valid";
    .port_info 7 /INPUT 8 "y_pixel_in";
    .port_info 8 /INPUT 4 "center_addr_x";
    .port_info 9 /INPUT 4 "center_addr_y";
    .port_info 10 /INPUT 1 "valid_in";
    .port_info 11 /OUTPUT 1 "valid_out";
    .port_info 12 /OUTPUT 3 "bin_out";
    .port_info 13 /OUTPUT 2 "state_num";
P_000001928b8ff3a0 .param/l "BIT_DEPTH" 0 7 8, +C4<00000000000000000000000000001000>;
P_000001928b8ff3d8 .param/l "HEIGHT" 0 7 7, +C4<00000000000000000000000000010000>;
P_000001928b8ff410 .param/l "WIDTH" 0 7 6, +C4<00000000000000000000000000010000>;
enum000001928b78bd30 .enum2/s (32)
   "IDLE" 0,
   "READ_X" 1,
   "READ_Y" 2,
   "OUTPUT" 3
 ;
L_000001928ba22108 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001928ba16900_0 .net/2u *"_ivl_0", 7 0, L_000001928ba22108;  1 drivers
L_000001928ba22150 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001928ba167c0_0 .net/2u *"_ivl_4", 7 0, L_000001928ba22150;  1 drivers
v000001928ba16360_0 .var "bin_out", 2 0;
v000001928ba17120_0 .net "center_addr_x", 3 0, v000001928ba18370_0;  1 drivers
v000001928ba171c0_0 .net "center_addr_y", 3 0, v000001928ba17ab0_0;  1 drivers
v000001928ba16cc0_0 .net "clk_in", 0 0, v000001928ba1fd90_0;  alias, 1 drivers
v000001928ba16400_0 .net "rst_in", 0 0, v000001928ba1fb10_0;  alias, 1 drivers
v000001928ba16860_0 .var/2s "state", 31 0;
v000001928ba16d60_0 .var "state_num", 1 0;
v000001928ba164a0_0 .net "valid_in", 0 0, v000001928ba19630_0;  1 drivers
v000001928ba16540_0 .var "valid_out", 0 0;
v000001928ba17260_0 .var "x_grad", 7 0;
v000001928ba17440_0 .net "x_grad_neg", 7 0, L_000001928ba20b50;  1 drivers
v000001928ba174e0_0 .net "x_pixel_in", 7 0, v000001928ba1a380_0;  alias, 1 drivers
v000001928ba18f50_0 .var "x_read_addr", 7 0;
v000001928ba18a50_0 .var "x_read_addr_valid", 0 0;
v000001928ba19130_0 .var "x_read_addr_valid_pipe", 1 0;
v000001928ba198b0_0 .var "y_grad", 7 0;
v000001928ba19770_0 .net "y_grad_neg", 7 0, L_000001928ba20c90;  1 drivers
v000001928ba196d0_0 .net "y_pixel_in", 7 0, v000001928ba1a420_0;  alias, 1 drivers
v000001928ba19270_0 .var "y_read_addr", 7 0;
v000001928ba17f10_0 .var "y_read_addr_valid", 0 0;
v000001928ba18c30_0 .var "y_read_addr_valid_pipe", 1 0;
E_000001928b9551e0 .event anyedge, v000001928ba16860_0;
L_000001928ba20b50 .arith/sub 8, L_000001928ba22108, v000001928ba17260_0;
L_000001928ba20c90 .arith/sub 8, L_000001928ba22150, v000001928ba198b0_0;
S_000001928ba12ca0 .scope module, "keypoints" "xilinx_single_port_ram_read_first" 3 84, 4 12 0, S_000001928b9a4910;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 13 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 13 "douta";
P_000001928ba11330 .param/str "INIT_FILE" 0 4 16, "keypoints.mem";
P_000001928ba11368 .param/l "RAM_DEPTH" 0 4 14, +C4<00000000000000000000001111101000>;
P_000001928ba113a0 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000001928ba113d8 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001101>;
v000001928ba203d0 .array "BRAM", 0 999, 12 0;
v000001928ba1e030_0 .net "addra", 9 0, v000001928ba1ae20_0;  alias, 1 drivers
v000001928ba20150_0 .net "clka", 0 0, v000001928ba1fd90_0;  alias, 1 drivers
L_000001928ba221e0 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v000001928ba20510_0 .net "dina", 12 0, L_000001928ba221e0;  1 drivers
v000001928ba20010_0 .net "douta", 12 0, v000001928ba1e8f0_0;  alias, 1 drivers
L_000001928ba22270 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001928ba1e530_0 .net "ena", 0 0, L_000001928ba22270;  1 drivers
v000001928ba1f4d0_0 .var "ram_data", 12 0;
L_000001928ba222b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001928ba1f1b0_0 .net "regcea", 0 0, L_000001928ba222b8;  1 drivers
v000001928ba1e3f0_0 .net "rsta", 0 0, v000001928ba1fb10_0;  alias, 1 drivers
L_000001928ba22228 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001928ba1f7f0_0 .net "wea", 0 0, L_000001928ba22228;  1 drivers
S_000001928ba11e90 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000001928ba12ca0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001928ba11e90
v000001928ba1a240_0 .var/i "depth", 31 0;
TD_descriptors_tb.keypoints.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_12.24 ;
    %load/vec4 v000001928ba1a240_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_12.25, 5;
    %load/vec4 v000001928ba1a240_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001928ba1a240_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_12.24;
T_12.25 ;
    %end;
S_000001928ba12660 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000001928ba12ca0;
 .timescale -9 -12;
v000001928ba1e8f0_0 .var "douta_reg", 12 0;
S_000001928ba12e30 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000001928ba12ca0;
 .timescale -9 -12;
S_000001928b8560d0 .scope module, "gradient_image" "gradient_image" 8 5;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 12 "ext_read_addr";
    .port_info 3 /OUTPUT 1 "ext_read_addr_valid";
    .port_info 4 /INPUT 8 "ext_pixel_in";
    .port_info 5 /OUTPUT 12 "x_write_addr";
    .port_info 6 /OUTPUT 1 "x_write_valid";
    .port_info 7 /OUTPUT 8 "x_pixel_out";
    .port_info 8 /OUTPUT 12 "y_write_addr";
    .port_info 9 /OUTPUT 1 "y_write_valid";
    .port_info 10 /OUTPUT 8 "y_pixel_out";
    .port_info 11 /INPUT 1 "start_in";
    .port_info 12 /OUTPUT 1 "gradient_done";
    .port_info 13 /OUTPUT 3 "state_num";
P_000001928b8fe8a0 .param/l "BIT_DEPTH" 0 8 8, +C4<00000000000000000000000000001000>;
P_000001928b8fe8d8 .param/l "HEIGHT" 0 8 7, +C4<00000000000000000000000001000000>;
P_000001928b8fe910 .param/l "WIDTH" 0 8 6, +C4<00000000000000000000000001000000>;
enum000001928b78bdd0 .enum2/s (32)
   "IDLE" 0,
   "READ_X1" 1,
   "READ_X2" 2,
   "WRITE_X" 3,
   "READ_Y1" 4,
   "READ_Y2" 5,
   "WRITE_Y" 6,
   "CONTINUE" 7
 ;
v000001928ba1fbb0_0 .var "center_addr_x", 5 0;
v000001928ba1e170_0 .var "center_addr_y", 5 0;
o000001928b9c22d8 .functor BUFZ 1, C4<z>; HiZ drive
v000001928ba1ecb0_0 .net "clk_in", 0 0, o000001928b9c22d8;  0 drivers
o000001928b9c2308 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001928ba1ea30_0 .net "ext_pixel_in", 7 0, o000001928b9c2308;  0 drivers
v000001928ba1ff70_0 .var "ext_read_addr", 11 0;
v000001928ba1e210_0 .var "ext_read_addr_valid", 0 0;
v000001928ba1ee90_0 .var "ext_read_addr_valid_pipe", 1 0;
v000001928ba1e2b0_0 .var "gradient_done", 0 0;
v000001928ba1e350_0 .var/s "pixel1_signed", 8 0;
v000001928ba1f610_0 .var/s "pixel2_signed", 8 0;
o000001928b9c2458 .functor BUFZ 1, C4<z>; HiZ drive
v000001928ba1efd0_0 .net "rst_in", 0 0, o000001928b9c2458;  0 drivers
o000001928b9c2488 .functor BUFZ 1, C4<z>; HiZ drive
v000001928ba1e670_0 .net "start_in", 0 0, o000001928b9c2488;  0 drivers
v000001928ba1e710_0 .var/2s "state", 31 0;
v000001928ba1e7b0_0 .var "state_num", 2 0;
v000001928ba1e990_0 .var "x_pixel_out", 7 0;
v000001928ba1ef30_0 .var "x_write_addr", 11 0;
v000001928ba1f070_0 .var "x_write_valid", 0 0;
v000001928ba20bf0_0 .var "y_pixel_out", 7 0;
v000001928ba20d30_0 .var "y_write_addr", 11 0;
v000001928ba21af0_0 .var "y_write_valid", 0 0;
E_000001928b955360 .event posedge, v000001928ba1ecb0_0;
E_000001928b956260 .event anyedge, v000001928ba1e710_0;
S_000001928b856260 .scope module, "xilinx_true_dual_port_read_first_2_clock_ram" "xilinx_true_dual_port_read_first_2_clock_ram" 9 10;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 10 "addrb";
    .port_info 2 /INPUT 18 "dina";
    .port_info 3 /INPUT 18 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 18 "douta";
    .port_info 15 /OUTPUT 18 "doutb";
P_000001928b937c70 .param/str "INIT_FILE" 0 9 14, "\000";
P_000001928b937ca8 .param/l "RAM_DEPTH" 0 9 12, +C4<00000000000000000000010000000000>;
P_000001928b937ce0 .param/str "RAM_PERFORMANCE" 0 9 13, "HIGH_PERFORMANCE";
P_000001928b937d18 .param/l "RAM_WIDTH" 0 9 11, +C4<00000000000000000000000000010010>;
v000001928ba21410 .array "BRAM", 0 1023, 17 0;
o000001928b9c29c8 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v000001928ba21a50_0 .net "addra", 9 0, o000001928b9c29c8;  0 drivers
o000001928b9c29f8 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v000001928ba21690_0 .net "addrb", 9 0, o000001928b9c29f8;  0 drivers
o000001928b9c2a28 .functor BUFZ 1, C4<z>; HiZ drive
v000001928ba208d0_0 .net "clka", 0 0, o000001928b9c2a28;  0 drivers
o000001928b9c2a58 .functor BUFZ 1, C4<z>; HiZ drive
v000001928ba21c30_0 .net "clkb", 0 0, o000001928b9c2a58;  0 drivers
o000001928b9c2a88 .functor BUFZ 18, C4<zzzzzzzzzzzzzzzzzz>; HiZ drive
v000001928ba21eb0_0 .net "dina", 17 0, o000001928b9c2a88;  0 drivers
o000001928b9c2ab8 .functor BUFZ 18, C4<zzzzzzzzzzzzzzzzzz>; HiZ drive
v000001928ba210f0_0 .net "dinb", 17 0, o000001928b9c2ab8;  0 drivers
v000001928ba21b90_0 .net "douta", 17 0, L_000001928b9a2570;  1 drivers
v000001928ba21cd0_0 .net "doutb", 17 0, L_000001928b9a3bc0;  1 drivers
o000001928b9c2b48 .functor BUFZ 1, C4<z>; HiZ drive
v000001928ba21d70_0 .net "ena", 0 0, o000001928b9c2b48;  0 drivers
o000001928b9c2b78 .functor BUFZ 1, C4<z>; HiZ drive
v000001928ba21e10_0 .net "enb", 0 0, o000001928b9c2b78;  0 drivers
v000001928ba215f0_0 .var/i "idx", 31 0;
v000001928ba21730_0 .var "ram_data_a", 17 0;
v000001928ba21190_0 .var "ram_data_b", 17 0;
o000001928b9c2c38 .functor BUFZ 1, C4<z>; HiZ drive
v000001928ba20fb0_0 .net "regcea", 0 0, o000001928b9c2c38;  0 drivers
o000001928b9c2c68 .functor BUFZ 1, C4<z>; HiZ drive
v000001928ba20830_0 .net "regceb", 0 0, o000001928b9c2c68;  0 drivers
o000001928b9c2c98 .functor BUFZ 1, C4<z>; HiZ drive
v000001928ba21230_0 .net "rsta", 0 0, o000001928b9c2c98;  0 drivers
o000001928b9c2cc8 .functor BUFZ 1, C4<z>; HiZ drive
v000001928ba217d0_0 .net "rstb", 0 0, o000001928b9c2cc8;  0 drivers
o000001928b9c2cf8 .functor BUFZ 1, C4<z>; HiZ drive
v000001928ba20a10_0 .net "wea", 0 0, o000001928b9c2cf8;  0 drivers
o000001928b9c2d28 .functor BUFZ 1, C4<z>; HiZ drive
v000001928ba212d0_0 .net "web", 0 0, o000001928b9c2d28;  0 drivers
S_000001928ba12020 .scope function.vec4.u32, "clogb2" "clogb2" 9 113, 9 113 0, S_000001928b856260;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001928ba12020
v000001928ba21050_0 .var/i "depth", 31 0;
TD_xilinx_true_dual_port_read_first_2_clock_ram.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_13.26 ;
    %load/vec4 v000001928ba21050_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_13.27, 5;
    %load/vec4 v000001928ba21050_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001928ba21050_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_13.26;
T_13.27 ;
    %end;
S_000001928ba12fc0 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 9 49, 9 49 0, S_000001928b856260;
 .timescale -9 -12;
v000001928ba219b0_0 .var/i "ram_index", 31 0;
S_000001928ba13150 .scope generate, "output_register" "output_register" 9 81, 9 81 0, S_000001928b856260;
 .timescale -9 -12;
L_000001928b9a2570 .functor BUFZ 18, v000001928ba21550_0, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
L_000001928b9a3bc0 .functor BUFZ 18, v000001928ba214b0_0, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
v000001928ba21550_0 .var "douta_reg", 17 0;
v000001928ba214b0_0 .var "doutb_reg", 17 0;
E_000001928b955ea0 .event posedge, v000001928ba21c30_0;
E_000001928b955d20 .event posedge, v000001928ba208d0_0;
    .scope S_000001928ba127f0;
T_14 ;
Ewait_0 .event/or E_000001928b955020, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000001928ba13680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %jmp T_14.4;
T_14.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001928ba13720_0, 0, 2;
    %jmp T_14.4;
T_14.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001928ba13720_0, 0, 2;
    %jmp T_14.4;
T_14.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001928ba13720_0, 0, 2;
    %jmp T_14.4;
T_14.3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001928ba13720_0, 0, 2;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001928ba127f0;
T_15 ;
    %wait E_000001928b954a20;
    %load/vec4 v000001928ba14080_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001928ba14bc0_0, 4, 5;
    %load/vec4 v000001928ba14bc0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001928ba14bc0_0, 4, 5;
    %load/vec4 v000001928ba144e0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001928ba13ea0_0, 4, 5;
    %load/vec4 v000001928ba13ea0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001928ba13ea0_0, 4, 5;
    %jmp T_15;
    .thread T_15;
    .scope S_000001928ba127f0;
T_16 ;
    %wait E_000001928b954a20;
    %load/vec4 v000001928ba14440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001928ba13680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001928ba14080_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001928ba13e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001928ba144e0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001928ba139a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001928ba13ae0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001928ba13d60_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000001928ba14080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001928ba14080_0, 0;
T_16.2 ;
    %load/vec4 v000001928ba144e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001928ba144e0_0, 0;
T_16.4 ;
    %load/vec4 v000001928ba13ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001928ba13ae0_0, 0;
T_16.6 ;
    %load/vec4 v000001928ba13680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_16.11, 6;
    %jmp T_16.12;
T_16.8 ;
    %load/vec4 v000001928ba13b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.13, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001928ba13680_0, 0;
    %load/vec4 v000001928ba15020_0;
    %pad/u 32;
    %load/vec4 v000001928ba13fe0_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000001928ba13e00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001928ba14080_0, 0;
T_16.13 ;
    %jmp T_16.12;
T_16.9 ;
    %load/vec4 v000001928ba14bc0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.15, 8;
    %load/vec4 v000001928ba15200_0;
    %assign/vec4 v000001928ba141c0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001928ba13680_0, 0;
    %load/vec4 v000001928ba15020_0;
    %pad/u 32;
    %load/vec4 v000001928ba13fe0_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000001928ba139a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001928ba144e0_0, 0;
T_16.15 ;
    %jmp T_16.12;
T_16.10 ;
    %load/vec4 v000001928ba13ea0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.17, 8;
    %load/vec4 v000001928ba13a40_0;
    %assign/vec4 v000001928ba14e40_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000001928ba13680_0, 0;
T_16.17 ;
    %jmp T_16.12;
T_16.11 ;
    %load/vec4 v000001928ba141c0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_16.21, 4;
    %load/vec4 v000001928ba14e40_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.19, 8;
    %load/vec4 v000001928ba141c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_16.24, 4;
    %load/vec4 v000001928ba14e40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_16.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.22, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001928ba13d60_0, 0;
    %jmp T_16.23;
T_16.22 ;
    %load/vec4 v000001928ba14e40_0;
    %load/vec4 v000001928ba141c0_0;
    %cmp/u;
    %jmp/0xz  T_16.25, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001928ba13d60_0, 0;
    %jmp T_16.26;
T_16.25 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001928ba13d60_0, 0;
T_16.26 ;
T_16.23 ;
T_16.19 ;
    %load/vec4 v000001928ba141c0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_16.29, 4;
    %load/vec4 v000001928ba14e40_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.27, 8;
    %load/vec4 v000001928ba141c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_16.32, 4;
    %load/vec4 v000001928ba14e40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.32;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.30, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001928ba13d60_0, 0;
    %jmp T_16.31;
T_16.30 ;
    %load/vec4 v000001928ba153e0_0;
    %load/vec4 v000001928ba14e40_0;
    %cmp/u;
    %jmp/0xz  T_16.33, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001928ba13d60_0, 0;
    %jmp T_16.34;
T_16.33 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001928ba13d60_0, 0;
T_16.34 ;
T_16.31 ;
T_16.27 ;
    %load/vec4 v000001928ba141c0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_16.37, 4;
    %load/vec4 v000001928ba14e40_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.37;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.35, 8;
    %load/vec4 v000001928ba141c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_16.40, 4;
    %load/vec4 v000001928ba14e40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_16.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.38, 8;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001928ba13d60_0, 0;
    %jmp T_16.39;
T_16.38 ;
    %load/vec4 v000001928ba14c60_0;
    %load/vec4 v000001928ba153e0_0;
    %cmp/u;
    %jmp/0xz  T_16.41, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001928ba13d60_0, 0;
    %jmp T_16.42;
T_16.41 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001928ba13d60_0, 0;
T_16.42 ;
T_16.39 ;
T_16.35 ;
    %load/vec4 v000001928ba141c0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_16.45, 4;
    %load/vec4 v000001928ba14e40_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.45;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.43, 8;
    %load/vec4 v000001928ba141c0_0;
    %load/vec4 v000001928ba14c60_0;
    %cmp/u;
    %jmp/0xz  T_16.46, 5;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001928ba13d60_0, 0;
    %jmp T_16.47;
T_16.46 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001928ba13d60_0, 0;
T_16.47 ;
T_16.43 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001928ba13ae0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001928ba13680_0, 0;
    %jmp T_16.12;
T_16.12 ;
    %pop/vec4 1;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001928ba11530;
T_17 ;
    %wait E_000001928b954a20;
    %load/vec4 v000001928ba13860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001928ba14260_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001928ba14da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001928ba137c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001928ba14620_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001928ba14ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001928ba14d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001928ba15160_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000001928ba137c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001928ba137c0_0, 0;
T_17.2 ;
    %load/vec4 v000001928ba14620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001928ba14620_0, 0;
T_17.4 ;
    %load/vec4 v000001928ba14d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001928ba14d00_0, 0;
    %load/vec4 v000001928ba135e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_17.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_17.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_17.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_17.15, 6;
    %jmp T_17.17;
T_17.8 ;
    %load/vec4 v000001928ba14ee0_0;
    %parti/s 3, 0, 2;
    %addi 1, 0, 3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001928ba14ee0_0, 4, 5;
    %jmp T_17.17;
T_17.9 ;
    %load/vec4 v000001928ba14ee0_0;
    %parti/s 3, 3, 3;
    %addi 1, 0, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001928ba14ee0_0, 4, 5;
    %jmp T_17.17;
T_17.10 ;
    %load/vec4 v000001928ba14ee0_0;
    %parti/s 3, 6, 4;
    %addi 1, 0, 3;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001928ba14ee0_0, 4, 5;
    %jmp T_17.17;
T_17.11 ;
    %load/vec4 v000001928ba14ee0_0;
    %parti/s 3, 9, 5;
    %addi 1, 0, 3;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001928ba14ee0_0, 4, 5;
    %jmp T_17.17;
T_17.12 ;
    %load/vec4 v000001928ba14ee0_0;
    %parti/s 3, 12, 5;
    %addi 1, 0, 3;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001928ba14ee0_0, 4, 5;
    %jmp T_17.17;
T_17.13 ;
    %load/vec4 v000001928ba14ee0_0;
    %parti/s 3, 15, 5;
    %addi 1, 0, 3;
    %ix/load 4, 15, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001928ba14ee0_0, 4, 5;
    %jmp T_17.17;
T_17.14 ;
    %load/vec4 v000001928ba14ee0_0;
    %parti/s 3, 18, 6;
    %addi 1, 0, 3;
    %ix/load 4, 18, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001928ba14ee0_0, 4, 5;
    %jmp T_17.17;
T_17.15 ;
    %load/vec4 v000001928ba14ee0_0;
    %parti/s 3, 21, 6;
    %addi 1, 0, 3;
    %ix/load 4, 21, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001928ba14ee0_0, 4, 5;
    %jmp T_17.17;
T_17.17 ;
    %pop/vec4 1;
    %load/vec4 v000001928ba15160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001928ba15160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001928ba14620_0, 0;
T_17.18 ;
T_17.6 ;
    %load/vec4 v000001928ba146c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_17.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_17.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_17.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_17.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_17.24, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001928ba146c0_0, 0;
    %jmp T_17.26;
T_17.20 ;
    %load/vec4 v000001928ba13900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.27, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001928ba14ee0_0, 0;
    %load/vec4 v000001928ba152a0_0;
    %assign/vec4 v000001928ba14260_0, 0;
    %load/vec4 v000001928ba13cc0_0;
    %assign/vec4 v000001928ba14da0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001928ba137c0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001928ba146c0_0, 0;
T_17.27 ;
    %jmp T_17.26;
T_17.21 ;
    %load/vec4 v000001928ba14300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.29, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001928ba14d00_0, 0;
    %load/vec4 v000001928ba152a0_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001928ba14260_0, 0;
    %load/vec4 v000001928ba13cc0_0;
    %assign/vec4 v000001928ba14da0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001928ba137c0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001928ba146c0_0, 0;
T_17.29 ;
    %jmp T_17.26;
T_17.22 ;
    %load/vec4 v000001928ba14300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.31, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001928ba14d00_0, 0;
    %load/vec4 v000001928ba152a0_0;
    %assign/vec4 v000001928ba14260_0, 0;
    %load/vec4 v000001928ba13cc0_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001928ba14da0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001928ba137c0_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000001928ba146c0_0, 0;
T_17.31 ;
    %jmp T_17.26;
T_17.23 ;
    %load/vec4 v000001928ba14300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.33, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001928ba14d00_0, 0;
    %load/vec4 v000001928ba152a0_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001928ba14260_0, 0;
    %load/vec4 v000001928ba13cc0_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001928ba14da0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001928ba137c0_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v000001928ba146c0_0, 0;
T_17.33 ;
    %jmp T_17.26;
T_17.24 ;
    %load/vec4 v000001928ba14300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.35, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001928ba14d00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001928ba15160_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001928ba146c0_0, 0;
T_17.35 ;
    %jmp T_17.26;
T_17.26 ;
    %pop/vec4 1;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000001928ba11b70;
T_18 ;
Ewait_1 .event/or E_000001928b955060, E_0x0;
    %wait Ewait_1;
    %load/vec4 v000001928ba15f00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %jmp T_18.4;
T_18.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001928ba15fa0_0, 0, 2;
    %jmp T_18.4;
T_18.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001928ba15fa0_0, 0, 2;
    %jmp T_18.4;
T_18.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001928ba15fa0_0, 0, 2;
    %jmp T_18.4;
T_18.3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001928ba15fa0_0, 0, 2;
    %jmp T_18.4;
T_18.4 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000001928ba11b70;
T_19 ;
    %wait E_000001928b954a20;
    %load/vec4 v000001928ba17620_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001928ba16a40_0, 4, 5;
    %load/vec4 v000001928ba16a40_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001928ba16a40_0, 4, 5;
    %load/vec4 v000001928ba176c0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001928ba17940_0, 4, 5;
    %load/vec4 v000001928ba17940_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001928ba17940_0, 4, 5;
    %jmp T_19;
    .thread T_19;
    .scope S_000001928ba11b70;
T_20 ;
    %wait E_000001928b954a20;
    %load/vec4 v000001928ba169a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001928ba15f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001928ba17620_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001928ba15d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001928ba176c0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001928ba165e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001928ba16e00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001928ba148a0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001928ba17620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001928ba17620_0, 0;
T_20.2 ;
    %load/vec4 v000001928ba176c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001928ba176c0_0, 0;
T_20.4 ;
    %load/vec4 v000001928ba16e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001928ba16e00_0, 0;
T_20.6 ;
    %load/vec4 v000001928ba15f00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_20.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_20.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_20.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_20.11, 6;
    %jmp T_20.12;
T_20.8 ;
    %load/vec4 v000001928ba17580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.13, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001928ba15f00_0, 0;
    %load/vec4 v000001928ba14940_0;
    %pad/u 32;
    %load/vec4 v000001928ba14a80_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v000001928ba15d20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001928ba17620_0, 0;
T_20.13 ;
    %jmp T_20.12;
T_20.9 ;
    %load/vec4 v000001928ba16a40_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.15, 8;
    %load/vec4 v000001928ba16ae0_0;
    %assign/vec4 v000001928ba15b40_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001928ba15f00_0, 0;
    %load/vec4 v000001928ba14940_0;
    %pad/u 32;
    %load/vec4 v000001928ba14a80_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v000001928ba165e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001928ba176c0_0, 0;
T_20.15 ;
    %jmp T_20.12;
T_20.10 ;
    %load/vec4 v000001928ba17940_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.17, 8;
    %load/vec4 v000001928ba16720_0;
    %assign/vec4 v000001928ba16220_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000001928ba15f00_0, 0;
T_20.17 ;
    %jmp T_20.12;
T_20.11 ;
    %load/vec4 v000001928ba15b40_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_20.21, 4;
    %load/vec4 v000001928ba16220_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.19, 8;
    %load/vec4 v000001928ba15b40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_20.24, 4;
    %load/vec4 v000001928ba16220_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_20.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.22, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001928ba148a0_0, 0;
    %jmp T_20.23;
T_20.22 ;
    %load/vec4 v000001928ba16220_0;
    %load/vec4 v000001928ba15b40_0;
    %cmp/u;
    %jmp/0xz  T_20.25, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001928ba148a0_0, 0;
    %jmp T_20.26;
T_20.25 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001928ba148a0_0, 0;
T_20.26 ;
T_20.23 ;
T_20.19 ;
    %load/vec4 v000001928ba15b40_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_20.29, 4;
    %load/vec4 v000001928ba16220_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.27, 8;
    %load/vec4 v000001928ba15b40_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_20.32, 4;
    %load/vec4 v000001928ba16220_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.32;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.30, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001928ba148a0_0, 0;
    %jmp T_20.31;
T_20.30 ;
    %load/vec4 v000001928ba178a0_0;
    %load/vec4 v000001928ba16220_0;
    %cmp/u;
    %jmp/0xz  T_20.33, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001928ba148a0_0, 0;
    %jmp T_20.34;
T_20.33 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001928ba148a0_0, 0;
T_20.34 ;
T_20.31 ;
T_20.27 ;
    %load/vec4 v000001928ba15b40_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_20.37, 4;
    %load/vec4 v000001928ba16220_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.37;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.35, 8;
    %load/vec4 v000001928ba15b40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_20.40, 4;
    %load/vec4 v000001928ba16220_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_20.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.38, 8;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001928ba148a0_0, 0;
    %jmp T_20.39;
T_20.38 ;
    %load/vec4 v000001928ba16ea0_0;
    %load/vec4 v000001928ba178a0_0;
    %cmp/u;
    %jmp/0xz  T_20.41, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001928ba148a0_0, 0;
    %jmp T_20.42;
T_20.41 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001928ba148a0_0, 0;
T_20.42 ;
T_20.39 ;
T_20.35 ;
    %load/vec4 v000001928ba15b40_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_20.45, 4;
    %load/vec4 v000001928ba16220_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.45;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.43, 8;
    %load/vec4 v000001928ba15b40_0;
    %load/vec4 v000001928ba16ea0_0;
    %cmp/u;
    %jmp/0xz  T_20.46, 5;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001928ba148a0_0, 0;
    %jmp T_20.47;
T_20.46 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001928ba148a0_0, 0;
T_20.47 ;
T_20.43 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001928ba16e00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001928ba15f00_0, 0;
    %jmp T_20.12;
T_20.12 ;
    %pop/vec4 1;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001928ba116c0;
T_21 ;
    %wait E_000001928b954a20;
    %load/vec4 v000001928ba15be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001928ba160e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001928ba16040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001928ba17080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001928ba16fe0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001928ba17760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001928ba15aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001928ba173a0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001928ba17080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001928ba17080_0, 0;
T_21.2 ;
    %load/vec4 v000001928ba16fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001928ba16fe0_0, 0;
T_21.4 ;
    %load/vec4 v000001928ba15aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001928ba15aa0_0, 0;
    %load/vec4 v000001928ba16b80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_21.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_21.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_21.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_21.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_21.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_21.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_21.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_21.15, 6;
    %jmp T_21.17;
T_21.8 ;
    %load/vec4 v000001928ba17760_0;
    %parti/s 3, 0, 2;
    %addi 1, 0, 3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001928ba17760_0, 4, 5;
    %jmp T_21.17;
T_21.9 ;
    %load/vec4 v000001928ba17760_0;
    %parti/s 3, 3, 3;
    %addi 1, 0, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001928ba17760_0, 4, 5;
    %jmp T_21.17;
T_21.10 ;
    %load/vec4 v000001928ba17760_0;
    %parti/s 3, 6, 4;
    %addi 1, 0, 3;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001928ba17760_0, 4, 5;
    %jmp T_21.17;
T_21.11 ;
    %load/vec4 v000001928ba17760_0;
    %parti/s 3, 9, 5;
    %addi 1, 0, 3;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001928ba17760_0, 4, 5;
    %jmp T_21.17;
T_21.12 ;
    %load/vec4 v000001928ba17760_0;
    %parti/s 3, 12, 5;
    %addi 1, 0, 3;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001928ba17760_0, 4, 5;
    %jmp T_21.17;
T_21.13 ;
    %load/vec4 v000001928ba17760_0;
    %parti/s 3, 15, 5;
    %addi 1, 0, 3;
    %ix/load 4, 15, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001928ba17760_0, 4, 5;
    %jmp T_21.17;
T_21.14 ;
    %load/vec4 v000001928ba17760_0;
    %parti/s 3, 18, 6;
    %addi 1, 0, 3;
    %ix/load 4, 18, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001928ba17760_0, 4, 5;
    %jmp T_21.17;
T_21.15 ;
    %load/vec4 v000001928ba17760_0;
    %parti/s 3, 21, 6;
    %addi 1, 0, 3;
    %ix/load 4, 21, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001928ba17760_0, 4, 5;
    %jmp T_21.17;
T_21.17 ;
    %pop/vec4 1;
    %load/vec4 v000001928ba173a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001928ba173a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001928ba16fe0_0, 0;
T_21.18 ;
T_21.6 ;
    %load/vec4 v000001928ba17800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_21.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_21.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_21.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_21.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_21.24, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001928ba17800_0, 0;
    %jmp T_21.26;
T_21.20 ;
    %load/vec4 v000001928ba16c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.27, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001928ba17760_0, 0;
    %load/vec4 v000001928ba17300_0;
    %assign/vec4 v000001928ba160e0_0, 0;
    %load/vec4 v000001928ba16180_0;
    %assign/vec4 v000001928ba16040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001928ba17080_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001928ba17800_0, 0;
T_21.27 ;
    %jmp T_21.26;
T_21.21 ;
    %load/vec4 v000001928ba15e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.29, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001928ba15aa0_0, 0;
    %load/vec4 v000001928ba17300_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001928ba160e0_0, 0;
    %load/vec4 v000001928ba16180_0;
    %assign/vec4 v000001928ba16040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001928ba17080_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001928ba17800_0, 0;
T_21.29 ;
    %jmp T_21.26;
T_21.22 ;
    %load/vec4 v000001928ba15e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.31, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001928ba15aa0_0, 0;
    %load/vec4 v000001928ba17300_0;
    %assign/vec4 v000001928ba160e0_0, 0;
    %load/vec4 v000001928ba16180_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001928ba16040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001928ba17080_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000001928ba17800_0, 0;
T_21.31 ;
    %jmp T_21.26;
T_21.23 ;
    %load/vec4 v000001928ba15e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.33, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001928ba15aa0_0, 0;
    %load/vec4 v000001928ba17300_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001928ba160e0_0, 0;
    %load/vec4 v000001928ba16180_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001928ba16040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001928ba17080_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v000001928ba17800_0, 0;
T_21.33 ;
    %jmp T_21.26;
T_21.24 ;
    %load/vec4 v000001928ba15e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.35, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001928ba15aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001928ba173a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001928ba17800_0, 0;
T_21.35 ;
    %jmp T_21.26;
T_21.26 ;
    %pop/vec4 1;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001928ba124d0;
T_22 ;
Ewait_2 .event/or E_000001928b9551e0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v000001928ba16860_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %jmp T_22.4;
T_22.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001928ba16d60_0, 0, 2;
    %jmp T_22.4;
T_22.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001928ba16d60_0, 0, 2;
    %jmp T_22.4;
T_22.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001928ba16d60_0, 0, 2;
    %jmp T_22.4;
T_22.3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001928ba16d60_0, 0, 2;
    %jmp T_22.4;
T_22.4 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_000001928ba124d0;
T_23 ;
    %wait E_000001928b954a20;
    %load/vec4 v000001928ba18a50_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001928ba19130_0, 4, 5;
    %load/vec4 v000001928ba19130_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001928ba19130_0, 4, 5;
    %load/vec4 v000001928ba17f10_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001928ba18c30_0, 4, 5;
    %load/vec4 v000001928ba18c30_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001928ba18c30_0, 4, 5;
    %jmp T_23;
    .thread T_23;
    .scope S_000001928ba124d0;
T_24 ;
    %wait E_000001928b954a20;
    %load/vec4 v000001928ba16400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001928ba16860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001928ba18a50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001928ba18f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001928ba17f10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001928ba19270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001928ba16540_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001928ba16360_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v000001928ba18a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001928ba18a50_0, 0;
T_24.2 ;
    %load/vec4 v000001928ba17f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001928ba17f10_0, 0;
T_24.4 ;
    %load/vec4 v000001928ba16540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001928ba16540_0, 0;
T_24.6 ;
    %load/vec4 v000001928ba16860_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_24.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_24.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_24.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_24.11, 6;
    %jmp T_24.12;
T_24.8 ;
    %load/vec4 v000001928ba164a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.13, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001928ba16860_0, 0;
    %load/vec4 v000001928ba17120_0;
    %pad/u 32;
    %load/vec4 v000001928ba171c0_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v000001928ba18f50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001928ba18a50_0, 0;
T_24.13 ;
    %jmp T_24.12;
T_24.9 ;
    %load/vec4 v000001928ba19130_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.15, 8;
    %load/vec4 v000001928ba174e0_0;
    %assign/vec4 v000001928ba17260_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001928ba16860_0, 0;
    %load/vec4 v000001928ba17120_0;
    %pad/u 32;
    %load/vec4 v000001928ba171c0_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v000001928ba19270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001928ba17f10_0, 0;
T_24.15 ;
    %jmp T_24.12;
T_24.10 ;
    %load/vec4 v000001928ba18c30_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.17, 8;
    %load/vec4 v000001928ba196d0_0;
    %assign/vec4 v000001928ba198b0_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000001928ba16860_0, 0;
T_24.17 ;
    %jmp T_24.12;
T_24.11 ;
    %load/vec4 v000001928ba17260_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.21, 4;
    %load/vec4 v000001928ba198b0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.19, 8;
    %load/vec4 v000001928ba17260_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.24, 4;
    %load/vec4 v000001928ba198b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_24.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.22, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001928ba16360_0, 0;
    %jmp T_24.23;
T_24.22 ;
    %load/vec4 v000001928ba198b0_0;
    %load/vec4 v000001928ba17260_0;
    %cmp/u;
    %jmp/0xz  T_24.25, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001928ba16360_0, 0;
    %jmp T_24.26;
T_24.25 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001928ba16360_0, 0;
T_24.26 ;
T_24.23 ;
T_24.19 ;
    %load/vec4 v000001928ba17260_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.29, 4;
    %load/vec4 v000001928ba198b0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.27, 8;
    %load/vec4 v000001928ba17260_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.32, 4;
    %load/vec4 v000001928ba198b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.32;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.30, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001928ba16360_0, 0;
    %jmp T_24.31;
T_24.30 ;
    %load/vec4 v000001928ba17440_0;
    %load/vec4 v000001928ba198b0_0;
    %cmp/u;
    %jmp/0xz  T_24.33, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001928ba16360_0, 0;
    %jmp T_24.34;
T_24.33 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001928ba16360_0, 0;
T_24.34 ;
T_24.31 ;
T_24.27 ;
    %load/vec4 v000001928ba17260_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.37, 4;
    %load/vec4 v000001928ba198b0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.37;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.35, 8;
    %load/vec4 v000001928ba17260_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.40, 4;
    %load/vec4 v000001928ba198b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_24.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.38, 8;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001928ba16360_0, 0;
    %jmp T_24.39;
T_24.38 ;
    %load/vec4 v000001928ba19770_0;
    %load/vec4 v000001928ba17440_0;
    %cmp/u;
    %jmp/0xz  T_24.41, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001928ba16360_0, 0;
    %jmp T_24.42;
T_24.41 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001928ba16360_0, 0;
T_24.42 ;
T_24.39 ;
T_24.35 ;
    %load/vec4 v000001928ba17260_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.45, 4;
    %load/vec4 v000001928ba198b0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.45;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.43, 8;
    %load/vec4 v000001928ba17260_0;
    %load/vec4 v000001928ba19770_0;
    %cmp/u;
    %jmp/0xz  T_24.46, 5;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001928ba16360_0, 0;
    %jmp T_24.47;
T_24.46 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001928ba16360_0, 0;
T_24.47 ;
T_24.43 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001928ba16540_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001928ba16860_0, 0;
    %jmp T_24.12;
T_24.12 ;
    %pop/vec4 1;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_000001928ba11d00;
T_25 ;
    %wait E_000001928b954a20;
    %load/vec4 v000001928ba19450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001928ba18370_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001928ba17ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001928ba19630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001928ba17e70_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001928ba19950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001928ba18cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001928ba19590_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v000001928ba19630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001928ba19630_0, 0;
T_25.2 ;
    %load/vec4 v000001928ba17e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001928ba17e70_0, 0;
T_25.4 ;
    %load/vec4 v000001928ba18cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001928ba18cd0_0, 0;
    %load/vec4 v000001928ba17d30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_25.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_25.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_25.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_25.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_25.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_25.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_25.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_25.15, 6;
    %jmp T_25.17;
T_25.8 ;
    %load/vec4 v000001928ba19950_0;
    %parti/s 3, 0, 2;
    %addi 1, 0, 3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001928ba19950_0, 4, 5;
    %jmp T_25.17;
T_25.9 ;
    %load/vec4 v000001928ba19950_0;
    %parti/s 3, 3, 3;
    %addi 1, 0, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001928ba19950_0, 4, 5;
    %jmp T_25.17;
T_25.10 ;
    %load/vec4 v000001928ba19950_0;
    %parti/s 3, 6, 4;
    %addi 1, 0, 3;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001928ba19950_0, 4, 5;
    %jmp T_25.17;
T_25.11 ;
    %load/vec4 v000001928ba19950_0;
    %parti/s 3, 9, 5;
    %addi 1, 0, 3;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001928ba19950_0, 4, 5;
    %jmp T_25.17;
T_25.12 ;
    %load/vec4 v000001928ba19950_0;
    %parti/s 3, 12, 5;
    %addi 1, 0, 3;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001928ba19950_0, 4, 5;
    %jmp T_25.17;
T_25.13 ;
    %load/vec4 v000001928ba19950_0;
    %parti/s 3, 15, 5;
    %addi 1, 0, 3;
    %ix/load 4, 15, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001928ba19950_0, 4, 5;
    %jmp T_25.17;
T_25.14 ;
    %load/vec4 v000001928ba19950_0;
    %parti/s 3, 18, 6;
    %addi 1, 0, 3;
    %ix/load 4, 18, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001928ba19950_0, 4, 5;
    %jmp T_25.17;
T_25.15 ;
    %load/vec4 v000001928ba19950_0;
    %parti/s 3, 21, 6;
    %addi 1, 0, 3;
    %ix/load 4, 21, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001928ba19950_0, 4, 5;
    %jmp T_25.17;
T_25.17 ;
    %pop/vec4 1;
    %load/vec4 v000001928ba19590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001928ba19590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001928ba17e70_0, 0;
T_25.18 ;
T_25.6 ;
    %load/vec4 v000001928ba18d70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_25.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_25.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_25.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_25.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_25.24, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001928ba18d70_0, 0;
    %jmp T_25.26;
T_25.20 ;
    %load/vec4 v000001928ba17fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.27, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001928ba19950_0, 0;
    %load/vec4 v000001928ba191d0_0;
    %assign/vec4 v000001928ba18370_0, 0;
    %load/vec4 v000001928ba187d0_0;
    %assign/vec4 v000001928ba17ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001928ba19630_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001928ba18d70_0, 0;
T_25.27 ;
    %jmp T_25.26;
T_25.21 ;
    %load/vec4 v000001928ba17b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.29, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001928ba18cd0_0, 0;
    %load/vec4 v000001928ba191d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001928ba18370_0, 0;
    %load/vec4 v000001928ba187d0_0;
    %assign/vec4 v000001928ba17ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001928ba19630_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001928ba18d70_0, 0;
T_25.29 ;
    %jmp T_25.26;
T_25.22 ;
    %load/vec4 v000001928ba17b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.31, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001928ba18cd0_0, 0;
    %load/vec4 v000001928ba191d0_0;
    %assign/vec4 v000001928ba18370_0, 0;
    %load/vec4 v000001928ba187d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001928ba17ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001928ba19630_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000001928ba18d70_0, 0;
T_25.31 ;
    %jmp T_25.26;
T_25.23 ;
    %load/vec4 v000001928ba17b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.33, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001928ba18cd0_0, 0;
    %load/vec4 v000001928ba191d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001928ba18370_0, 0;
    %load/vec4 v000001928ba187d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001928ba17ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001928ba19630_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v000001928ba18d70_0, 0;
T_25.33 ;
    %jmp T_25.26;
T_25.24 ;
    %load/vec4 v000001928ba17b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.35, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001928ba18cd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001928ba19590_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001928ba18d70_0, 0;
T_25.35 ;
    %jmp T_25.26;
T_25.26 ;
    %pop/vec4 1;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_000001928ba12340;
T_26 ;
Ewait_3 .event/or E_000001928b954fe0, E_0x0;
    %wait Ewait_3;
    %load/vec4 v000001928ba1a100_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_26.0, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_26.1, 8;
T_26.0 ; End of true expr.
    %load/vec4 v000001928ba1a100_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_26.2, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_26.3, 9;
T_26.2 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_26.3, 9;
 ; End of false expr.
    %blend;
T_26.3;
    %jmp/0 T_26.1, 8;
 ; End of false expr.
    %blend;
T_26.1;
    %store/vec4 v000001928ba1b820_0, 0, 2;
    %load/vec4 v000001928ba1aba0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_26.4, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001928ba1b3c0_0, 0, 4;
    %jmp T_26.5;
T_26.4 ;
    %load/vec4 v000001928ba1aba0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_26.6, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001928ba1b3c0_0, 0, 4;
    %jmp T_26.7;
T_26.6 ;
    %load/vec4 v000001928ba1aba0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_26.8, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001928ba1b3c0_0, 0, 4;
    %jmp T_26.9;
T_26.8 ;
    %load/vec4 v000001928ba1aba0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_26.10, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001928ba1b3c0_0, 0, 4;
    %jmp T_26.11;
T_26.10 ;
    %load/vec4 v000001928ba1aba0_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_26.12, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001928ba1b3c0_0, 0, 4;
    %jmp T_26.13;
T_26.12 ;
    %load/vec4 v000001928ba1aba0_0;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_26.14, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001928ba1b3c0_0, 0, 4;
    %jmp T_26.15;
T_26.14 ;
    %load/vec4 v000001928ba1aba0_0;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_26.16, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001928ba1b3c0_0, 0, 4;
    %jmp T_26.17;
T_26.16 ;
    %load/vec4 v000001928ba1aba0_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_26.18, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001928ba1b3c0_0, 0, 4;
    %jmp T_26.19;
T_26.18 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001928ba1b3c0_0, 0, 4;
T_26.19 ;
T_26.17 ;
T_26.15 ;
T_26.13 ;
T_26.11 ;
T_26.9 ;
T_26.7 ;
T_26.5 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_000001928ba12340;
T_27 ;
Ewait_4 .event/or E_000001928b954fa0, E_0x0;
    %wait Ewait_4;
    %load/vec4 v000001928ba17c90_0;
    %store/vec4 v000001928ba17bf0_0, 0, 12;
    %load/vec4 v000001928ba17c90_0;
    %store/vec4 v000001928ba18550_0, 0, 12;
    %load/vec4 v000001928ba17dd0_0;
    %store/vec4 v000001928ba18af0_0, 0, 12;
    %load/vec4 v000001928ba17dd0_0;
    %store/vec4 v000001928ba18ff0_0, 0, 12;
    %load/vec4 v000001928ba19fc0_0;
    %store/vec4 v000001928ba18b90_0, 0, 10;
    %load/vec4 v000001928ba19fc0_0;
    %store/vec4 v000001928ba184b0_0, 0, 10;
    %load/vec4 v000001928ba19ac0_0;
    %store/vec4 v000001928ba1b460_0, 0, 10;
    %load/vec4 v000001928ba19ac0_0;
    %store/vec4 v000001928ba18690_0, 0, 10;
    %load/vec4 v000001928ba1a9c0_0;
    %store/vec4 v000001928ba1b320_0, 0, 8;
    %load/vec4 v000001928ba1a9c0_0;
    %store/vec4 v000001928ba1a2e0_0, 0, 8;
    %load/vec4 v000001928ba1b000_0;
    %store/vec4 v000001928ba1a060_0, 0, 8;
    %load/vec4 v000001928ba1b000_0;
    %store/vec4 v000001928ba1b640_0, 0, 8;
    %load/vec4 v000001928ba1aa60_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.0, 8;
    %load/vec4 v000001928ba19810_0;
    %jmp/1 T_27.1, 8;
T_27.0 ; End of true expr.
    %load/vec4 v000001928ba189b0_0;
    %jmp/0 T_27.1, 8;
 ; End of false expr.
    %blend;
T_27.1;
    %store/vec4 v000001928ba194f0_0, 0, 8;
    %load/vec4 v000001928ba1aa60_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.2, 8;
    %load/vec4 v000001928ba18730_0;
    %jmp/1 T_27.3, 8;
T_27.2 ; End of true expr.
    %load/vec4 v000001928ba18910_0;
    %jmp/0 T_27.3, 8;
 ; End of false expr.
    %blend;
T_27.3;
    %store/vec4 v000001928ba18410_0, 0, 8;
    %load/vec4 v000001928ba1aa60_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.4, 8;
    %load/vec4 v000001928ba1b1e0_0;
    %jmp/1 T_27.5, 8;
T_27.4 ; End of true expr.
    %load/vec4 v000001928ba185f0_0;
    %jmp/0 T_27.5, 8;
 ; End of false expr.
    %blend;
T_27.5;
    %store/vec4 v000001928ba19ca0_0, 0, 8;
    %load/vec4 v000001928ba1aa60_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.6, 8;
    %load/vec4 v000001928ba1b500_0;
    %jmp/1 T_27.7, 8;
T_27.6 ; End of true expr.
    %load/vec4 v000001928ba18870_0;
    %jmp/0 T_27.7, 8;
 ; End of false expr.
    %blend;
T_27.7;
    %store/vec4 v000001928ba1ace0_0, 0, 8;
    %load/vec4 v000001928ba1aa60_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.8, 8;
    %load/vec4 v000001928ba1a560_0;
    %jmp/1 T_27.9, 8;
T_27.8 ; End of true expr.
    %load/vec4 v000001928ba1af60_0;
    %jmp/0 T_27.9, 8;
 ; End of false expr.
    %blend;
T_27.9;
    %store/vec4 v000001928ba1a380_0, 0, 8;
    %load/vec4 v000001928ba1aa60_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.10, 8;
    %load/vec4 v000001928ba19de0_0;
    %jmp/1 T_27.11, 8;
T_27.10 ; End of true expr.
    %load/vec4 v000001928ba1b6e0_0;
    %jmp/0 T_27.11, 8;
 ; End of false expr.
    %blend;
T_27.11;
    %store/vec4 v000001928ba1a420_0, 0, 8;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_000001928ba12340;
T_28 ;
Ewait_5 .event/or E_000001928b954f20, E_0x0;
    %wait Ewait_5;
    %load/vec4 v000001928ba1a100_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_28.0, 8;
    %load/vec4 v000001928ba1a7e0_0;
    %jmp/1 T_28.1, 8;
T_28.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_28.1, 8;
 ; End of false expr.
    %blend;
T_28.1;
    %store/vec4 v000001928ba19090_0, 0, 1;
    %load/vec4 v000001928ba1a100_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_28.2, 8;
    %load/vec4 v000001928ba1a7e0_0;
    %jmp/1 T_28.3, 8;
T_28.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_28.3, 8;
 ; End of false expr.
    %blend;
T_28.3;
    %store/vec4 v000001928ba1b5a0_0, 0, 1;
    %load/vec4 v000001928ba1a100_0;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_28.4, 8;
    %load/vec4 v000001928ba1a7e0_0;
    %jmp/1 T_28.5, 8;
T_28.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_28.5, 8;
 ; End of false expr.
    %blend;
T_28.5;
    %store/vec4 v000001928ba1a600_0, 0, 1;
    %load/vec4 v000001928ba1a100_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_28.6, 8;
    %load/vec4 v000001928ba193b0_0;
    %jmp/1 T_28.7, 8;
T_28.6 ; End of true expr.
    %load/vec4 v000001928ba1a100_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_28.8, 9;
    %load/vec4 v000001928ba1b280_0;
    %jmp/1 T_28.9, 9;
T_28.8 ; End of true expr.
    %load/vec4 v000001928ba1a100_0;
    %cmpi/e 2, 0, 32;
    %flag_mov 10, 4;
    %jmp/0 T_28.10, 10;
    %load/vec4 v000001928ba19e80_0;
    %jmp/1 T_28.11, 10;
T_28.10 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_28.11, 10;
 ; End of false expr.
    %blend;
T_28.11;
    %jmp/0 T_28.9, 9;
 ; End of false expr.
    %blend;
T_28.9;
    %jmp/0 T_28.7, 8;
 ; End of false expr.
    %blend;
T_28.7;
    %store/vec4 v000001928ba1a920_0, 0, 1;
    %load/vec4 v000001928ba1a100_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_28.12, 8;
    %load/vec4 v000001928ba18e10_0;
    %jmp/1 T_28.13, 8;
T_28.12 ; End of true expr.
    %load/vec4 v000001928ba1a100_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_28.14, 9;
    %load/vec4 v000001928ba1a4c0_0;
    %jmp/1 T_28.15, 9;
T_28.14 ; End of true expr.
    %load/vec4 v000001928ba1a100_0;
    %cmpi/e 2, 0, 32;
    %flag_mov 10, 4;
    %jmp/0 T_28.16, 10;
    %load/vec4 v000001928ba1b140_0;
    %jmp/1 T_28.17, 10;
T_28.16 ; End of true expr.
    %pushi/vec4 0, 0, 24;
    %jmp/0 T_28.17, 10;
 ; End of false expr.
    %blend;
T_28.17;
    %jmp/0 T_28.15, 9;
 ; End of false expr.
    %blend;
T_28.15;
    %jmp/0 T_28.13, 8;
 ; End of false expr.
    %blend;
T_28.13;
    %store/vec4 v000001928ba1b0a0_0, 0, 24;
    %load/vec4 v000001928ba1b960_0;
    %store/vec4 v000001928ba18230_0, 0, 6;
    %load/vec4 v000001928ba19b60_0;
    %store/vec4 v000001928ba180f0_0, 0, 6;
    %load/vec4 v000001928ba1b960_0;
    %pad/u 5;
    %store/vec4 v000001928ba19c00_0, 0, 5;
    %load/vec4 v000001928ba19b60_0;
    %pad/u 5;
    %store/vec4 v000001928ba19d40_0, 0, 5;
    %load/vec4 v000001928ba1b960_0;
    %pad/u 4;
    %store/vec4 v000001928ba1ad80_0, 0, 4;
    %load/vec4 v000001928ba19b60_0;
    %pad/u 4;
    %store/vec4 v000001928ba1a880_0, 0, 4;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_000001928ba12340;
T_29 ;
    %wait E_000001928b954a20;
    %load/vec4 v000001928ba1ab00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001928ba1aba0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001928ba1a100_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001928ba1ae20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001928ba1b8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001928ba1a7e0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001928ba1a740_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v000001928ba1aba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_29.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_29.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_29.10, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001928ba1aba0_0, 0;
    %jmp T_29.12;
T_29.2 ;
    %load/vec4 v000001928ba1a1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.13, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001928ba1ae20_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001928ba1aba0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001928ba1b8c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001928ba1a100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001928ba1a7e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001928ba1b780_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001928ba1a740_0, 0;
    %jmp T_29.14;
T_29.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001928ba1b780_0, 0;
T_29.14 ;
    %jmp T_29.12;
T_29.3 ;
    %load/vec4 v000001928ba1b8c0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_29.15, 4;
    %load/vec4 v000001928ba1aec0_0;
    %cmpi/e 0, 0, 21;
    %jmp/0xz  T_29.17, 4;
    %load/vec4 v000001928ba1ae20_0;
    %addi 1, 0, 10;
    %assign/vec4 v000001928ba1ae20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001928ba1b8c0_0, 0;
    %load/vec4 v000001928ba1a100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_29.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_29.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_29.21, 6;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v000001928ba1aba0_0, 0;
    %jmp T_29.23;
T_29.19 ;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001928ba1a100_0, 0;
    %jmp T_29.23;
T_29.20 ;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001928ba1a100_0, 0;
    %jmp T_29.23;
T_29.21 ;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v000001928ba1aba0_0, 0;
    %jmp T_29.23;
T_29.23 ;
    %pop/vec4 1;
    %jmp T_29.18;
T_29.17 ;
    %load/vec4 v000001928ba1aec0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000001928ba1aa60_0, 0;
    %load/vec4 v000001928ba1a100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_29.24, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_29.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_29.26, 6;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v000001928ba1aba0_0, 0;
    %jmp T_29.28;
T_29.24 ;
    %load/vec4 v000001928ba1aec0_0;
    %parti/s 6, 7, 4;
    %assign/vec4 v000001928ba1b960_0, 0;
    %load/vec4 v000001928ba1aec0_0;
    %parti/s 6, 1, 2;
    %assign/vec4 v000001928ba19b60_0, 0;
    %jmp T_29.28;
T_29.25 ;
    %load/vec4 v000001928ba1aec0_0;
    %parti/s 5, 6, 4;
    %pad/u 6;
    %assign/vec4 v000001928ba1b960_0, 0;
    %load/vec4 v000001928ba1aec0_0;
    %parti/s 5, 1, 2;
    %pad/u 6;
    %assign/vec4 v000001928ba19b60_0, 0;
    %jmp T_29.28;
T_29.26 ;
    %load/vec4 v000001928ba1aec0_0;
    %parti/s 4, 5, 4;
    %pad/u 6;
    %assign/vec4 v000001928ba1b960_0, 0;
    %load/vec4 v000001928ba1aec0_0;
    %parti/s 4, 1, 2;
    %pad/u 6;
    %assign/vec4 v000001928ba19b60_0, 0;
    %jmp T_29.28;
T_29.28 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001928ba1aba0_0, 0;
T_29.18 ;
    %jmp T_29.16;
T_29.15 ;
    %load/vec4 v000001928ba1b8c0_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001928ba1b8c0_0, 0;
T_29.16 ;
    %jmp T_29.12;
T_29.4 ;
    %load/vec4 v000001928ba1b960_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_29.29, 5;
    %load/vec4 v000001928ba1b960_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %pad/u 6;
    %assign/vec4 v000001928ba1b960_0, 0;
    %jmp T_29.30;
T_29.29 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001928ba1b960_0, 0;
T_29.30 ;
    %load/vec4 v000001928ba19b60_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_29.31, 5;
    %load/vec4 v000001928ba19b60_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %pad/u 6;
    %assign/vec4 v000001928ba19b60_0, 0;
    %jmp T_29.32;
T_29.31 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001928ba19b60_0, 0;
T_29.32 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001928ba1a7e0_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000001928ba1aba0_0, 0;
    %jmp T_29.12;
T_29.5 ;
    %load/vec4 v000001928ba1a920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.33, 8;
    %load/vec4 v000001928ba1b960_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %pad/u 6;
    %assign/vec4 v000001928ba1b960_0, 0;
    %load/vec4 v000001928ba1a740_0;
    %addi 1, 0, 12;
    %assign/vec4 v000001928ba1a740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001928ba1a7e0_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v000001928ba1aba0_0, 0;
    %jmp T_29.34;
T_29.33 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001928ba1a7e0_0, 0;
T_29.34 ;
    %jmp T_29.12;
T_29.6 ;
    %load/vec4 v000001928ba1a920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.35, 8;
    %load/vec4 v000001928ba19b60_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %pad/u 6;
    %assign/vec4 v000001928ba19b60_0, 0;
    %load/vec4 v000001928ba1a740_0;
    %addi 1, 0, 12;
    %assign/vec4 v000001928ba1a740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001928ba1a7e0_0, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v000001928ba1aba0_0, 0;
    %jmp T_29.36;
T_29.35 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001928ba1a7e0_0, 0;
T_29.36 ;
    %jmp T_29.12;
T_29.7 ;
    %load/vec4 v000001928ba1a920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.37, 8;
    %load/vec4 v000001928ba1b960_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %pad/u 6;
    %assign/vec4 v000001928ba1b960_0, 0;
    %load/vec4 v000001928ba1a740_0;
    %addi 1, 0, 12;
    %assign/vec4 v000001928ba1a740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001928ba1a7e0_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v000001928ba1aba0_0, 0;
    %jmp T_29.38;
T_29.37 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001928ba1a7e0_0, 0;
T_29.38 ;
    %jmp T_29.12;
T_29.8 ;
    %load/vec4 v000001928ba1a920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.39, 8;
    %load/vec4 v000001928ba1a740_0;
    %addi 1, 0, 12;
    %assign/vec4 v000001928ba1a740_0, 0;
    %load/vec4 v000001928ba1ae20_0;
    %pad/u 32;
    %cmpi/u 999, 0, 32;
    %jmp/0xz  T_29.41, 5;
    %load/vec4 v000001928ba1ae20_0;
    %addi 1, 0, 10;
    %assign/vec4 v000001928ba1ae20_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001928ba1aba0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001928ba1b8c0_0, 0;
    %jmp T_29.42;
T_29.41 ;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v000001928ba1aba0_0, 0;
T_29.42 ;
    %jmp T_29.40;
T_29.39 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001928ba1a7e0_0, 0;
T_29.40 ;
    %jmp T_29.12;
T_29.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001928ba1b780_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001928ba1aba0_0, 0;
    %jmp T_29.12;
T_29.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001928ba19f20_0, 0;
    %jmp T_29.12;
T_29.12 ;
    %pop/vec4 1;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_000001928ba12e30;
T_30 ;
    %vpi_call/w 4 35 "$readmemb", P_000001928ba11330, v000001928ba203d0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111100111 {0 0 0};
    %end;
    .thread T_30;
    .scope S_000001928ba12660;
T_31 ;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v000001928ba1e8f0_0, 0, 13;
    %end;
    .thread T_31, $init;
    .scope S_000001928ba12660;
T_32 ;
    %wait E_000001928b954a20;
    %load/vec4 v000001928ba1e3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v000001928ba1e8f0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v000001928ba1f1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v000001928ba1f4d0_0;
    %assign/vec4 v000001928ba1e8f0_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_000001928ba12ca0;
T_33 ;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v000001928ba1f4d0_0, 0, 13;
    %end;
    .thread T_33, $init;
    .scope S_000001928ba12ca0;
T_34 ;
    %wait E_000001928b954a20;
    %load/vec4 v000001928ba1e530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v000001928ba1f7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v000001928ba20510_0;
    %load/vec4 v000001928ba1e030_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001928ba203d0, 0, 4;
T_34.2 ;
    %load/vec4 v000001928ba1e030_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v000001928ba203d0, 4;
    %assign/vec4 v000001928ba1f4d0_0, 0;
T_34.0 ;
    %jmp T_34;
    .thread T_34;
    .scope S_000001928b82ca40;
T_35 ;
    %vpi_call/w 4 35 "$readmemb", P_000001928b8563f0, v000001928b9a0c40, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000111111111111 {0 0 0};
    %end;
    .thread T_35;
    .scope S_000001928b82c8b0;
T_36 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001928b9a0600_0, 0, 8;
    %end;
    .thread T_36, $init;
    .scope S_000001928b82c8b0;
T_37 ;
    %wait E_000001928b954a20;
    %load/vec4 v000001928b9a0ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001928b9a0600_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v000001928b9a0a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v000001928b9a09c0_0;
    %assign/vec4 v000001928b9a0600_0, 0;
T_37.2 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_000001928b8682d0;
T_38 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001928b9a09c0_0, 0, 8;
    %end;
    .thread T_38, $init;
    .scope S_000001928b8682d0;
T_39 ;
    %wait E_000001928b954a20;
    %load/vec4 v000001928b9a07e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v000001928b9a0d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v000001928b9a1960_0;
    %load/vec4 v000001928b9a1640_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001928b9a0c40, 0, 4;
T_39.2 ;
    %load/vec4 v000001928b9a1640_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001928b9a0c40, 4;
    %assign/vec4 v000001928b9a09c0_0, 0;
T_39.0 ;
    %jmp T_39;
    .thread T_39;
    .scope S_000001928b86ead0;
T_40 ;
    %vpi_call/w 4 35 "$readmemb", P_000001928b82cbd0, v000001928b9a13c0, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000111111111111 {0 0 0};
    %end;
    .thread T_40;
    .scope S_000001928b86e940;
T_41 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001928b9a18c0_0, 0, 8;
    %end;
    .thread T_41, $init;
    .scope S_000001928b86e940;
T_42 ;
    %wait E_000001928b954a20;
    %load/vec4 v000001928b9a1c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001928b9a18c0_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v000001928b9a2400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v000001928b9a2360_0;
    %assign/vec4 v000001928b9a18c0_0, 0;
T_42.2 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_000001928b810960;
T_43 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001928b9a2360_0, 0, 8;
    %end;
    .thread T_43, $init;
    .scope S_000001928b810960;
T_44 ;
    %wait E_000001928b954a20;
    %load/vec4 v000001928b9a1aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v000001928b9a1b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %load/vec4 v000001928b9a22c0_0;
    %load/vec4 v000001928b9a1460_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001928b9a13c0, 0, 4;
T_44.2 ;
    %load/vec4 v000001928b9a1460_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001928b9a13c0, 4;
    %assign/vec4 v000001928b9a2360_0, 0;
T_44.0 ;
    %jmp T_44;
    .thread T_44;
    .scope S_000001928ba08e50;
T_45 ;
    %vpi_call/w 4 35 "$readmemb", P_000001928b86ec60, v000001928b985f80, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000111111111111 {0 0 0};
    %end;
    .thread T_45;
    .scope S_000001928b7a2b50;
T_46 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001928b9a1be0_0, 0, 8;
    %end;
    .thread T_46, $init;
    .scope S_000001928b7a2b50;
T_47 ;
    %wait E_000001928b954a20;
    %load/vec4 v000001928b986200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001928b9a1be0_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v000001928b986a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v000001928b985d00_0;
    %assign/vec4 v000001928b9a1be0_0, 0;
T_47.2 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_000001928b7a2830;
T_48 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001928b985d00_0, 0, 8;
    %end;
    .thread T_48, $init;
    .scope S_000001928b7a2830;
T_49 ;
    %wait E_000001928b954a20;
    %load/vec4 v000001928b985c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %load/vec4 v000001928b986d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v000001928b9854e0_0;
    %load/vec4 v000001928b985a80_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001928b985f80, 0, 4;
T_49.2 ;
    %load/vec4 v000001928b985a80_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001928b985f80, 4;
    %assign/vec4 v000001928b985d00_0, 0;
T_49.0 ;
    %jmp T_49;
    .thread T_49;
    .scope S_000001928ba094e0;
T_50 ;
    %vpi_call/w 4 35 "$readmemb", P_000001928b810c80, v000001928b986e80, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000111111111111 {0 0 0};
    %end;
    .thread T_50;
    .scope S_000001928ba09b20;
T_51 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001928b9867a0_0, 0, 8;
    %end;
    .thread T_51, $init;
    .scope S_000001928ba09b20;
T_52 ;
    %wait E_000001928b954a20;
    %load/vec4 v000001928b946b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001928b9867a0_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v000001928b946a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %load/vec4 v000001928b946f60_0;
    %assign/vec4 v000001928b9867a0_0, 0;
T_52.2 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_000001928ba091c0;
T_53 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001928b946f60_0, 0, 8;
    %end;
    .thread T_53, $init;
    .scope S_000001928ba091c0;
T_54 ;
    %wait E_000001928b954a20;
    %load/vec4 v000001928b946d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %load/vec4 v000001928b947000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %load/vec4 v000001928b9464c0_0;
    %load/vec4 v000001928b987060_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001928b986e80, 0, 4;
T_54.2 ;
    %load/vec4 v000001928b987060_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001928b986e80, 4;
    %assign/vec4 v000001928b946f60_0, 0;
T_54.0 ;
    %jmp T_54;
    .thread T_54;
    .scope S_000001928ba0cdc0;
T_55 ;
    %vpi_call/w 4 35 "$readmemb", P_000001928ba0c000, v000001928ba0ba80, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_55;
    .scope S_000001928ba0d0e0;
T_56 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001928ba0afe0_0, 0, 8;
    %end;
    .thread T_56, $init;
    .scope S_000001928ba0d0e0;
T_57 ;
    %wait E_000001928b954a20;
    %load/vec4 v000001928ba0b3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001928ba0afe0_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v000001928ba0a220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %load/vec4 v000001928ba0bee0_0;
    %assign/vec4 v000001928ba0afe0_0, 0;
T_57.2 ;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_000001928ba09030;
T_58 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001928ba0bee0_0, 0, 8;
    %end;
    .thread T_58, $init;
    .scope S_000001928ba09030;
T_59 ;
    %wait E_000001928b954a20;
    %load/vec4 v000001928ba0bbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %load/vec4 v000001928ba0b800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %load/vec4 v000001928ba0bc60_0;
    %load/vec4 v000001928ba0aae0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001928ba0ba80, 0, 4;
T_59.2 ;
    %load/vec4 v000001928ba0aae0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001928ba0ba80, 4;
    %assign/vec4 v000001928ba0bee0_0, 0;
T_59.0 ;
    %jmp T_59;
    .thread T_59;
    .scope S_000001928ba09800;
T_60 ;
    %vpi_call/w 4 35 "$readmemb", P_000001928b8685f0, v000001928ba0b6c0, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_60;
    .scope S_000001928ba09670;
T_61 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001928b946240_0, 0, 8;
    %end;
    .thread T_61, $init;
    .scope S_000001928ba09670;
T_62 ;
    %wait E_000001928b954a20;
    %load/vec4 v000001928ba0bb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001928b946240_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v000001928ba0af40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.2, 8;
    %load/vec4 v000001928ba0a540_0;
    %assign/vec4 v000001928b946240_0, 0;
T_62.2 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_000001928ba09cb0;
T_63 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001928ba0a540_0, 0, 8;
    %end;
    .thread T_63, $init;
    .scope S_000001928ba09cb0;
T_64 ;
    %wait E_000001928b954a20;
    %load/vec4 v000001928ba0b260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v000001928ba0a180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v000001928ba0a400_0;
    %load/vec4 v000001928ba0a360_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001928ba0b6c0, 0, 4;
T_64.2 ;
    %load/vec4 v000001928ba0a360_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001928ba0b6c0, 4;
    %assign/vec4 v000001928ba0a540_0, 0;
T_64.0 ;
    %jmp T_64;
    .thread T_64;
    .scope S_000001928ba0c910;
T_65 ;
    %vpi_call/w 4 35 "$readmemb", P_000001928ba0e1f0, v000001928ba0b440, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_65;
    .scope S_000001928ba0cf50;
T_66 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001928ba0a7c0_0, 0, 8;
    %end;
    .thread T_66, $init;
    .scope S_000001928ba0cf50;
T_67 ;
    %wait E_000001928b954a20;
    %load/vec4 v000001928ba0b080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001928ba0a7c0_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v000001928ba0bda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.2, 8;
    %load/vec4 v000001928ba0ad60_0;
    %assign/vec4 v000001928ba0a7c0_0, 0;
T_67.2 ;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_000001928ba0da40;
T_68 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001928ba0ad60_0, 0, 8;
    %end;
    .thread T_68, $init;
    .scope S_000001928ba0da40;
T_69 ;
    %wait E_000001928b954a20;
    %load/vec4 v000001928ba0acc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %load/vec4 v000001928ba0b940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.2, 8;
    %load/vec4 v000001928ba0a860_0;
    %load/vec4 v000001928ba0b580_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001928ba0b440, 0, 4;
T_69.2 ;
    %load/vec4 v000001928ba0b580_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001928ba0b440, 4;
    %assign/vec4 v000001928ba0ad60_0, 0;
T_69.0 ;
    %jmp T_69;
    .thread T_69;
    .scope S_000001928ba0c5f0;
T_70 ;
    %vpi_call/w 4 35 "$readmemb", P_000001928ba0e100, v000001928ba0b8a0, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_70;
    .scope S_000001928ba0dbd0;
T_71 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001928ba0a680_0, 0, 8;
    %end;
    .thread T_71, $init;
    .scope S_000001928ba0dbd0;
T_72 ;
    %wait E_000001928b954a20;
    %load/vec4 v000001928ba0ab80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001928ba0a680_0, 0;
    %jmp T_72.1;
T_72.0 ;
    %load/vec4 v000001928ba0a900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.2, 8;
    %load/vec4 v000001928ba0a5e0_0;
    %assign/vec4 v000001928ba0a680_0, 0;
T_72.2 ;
T_72.1 ;
    %jmp T_72;
    .thread T_72;
    .scope S_000001928ba0d720;
T_73 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001928ba0a5e0_0, 0, 8;
    %end;
    .thread T_73, $init;
    .scope S_000001928ba0d720;
T_74 ;
    %wait E_000001928b954a20;
    %load/vec4 v000001928ba0b120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %load/vec4 v000001928ba0b620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.2, 8;
    %load/vec4 v000001928ba0be40_0;
    %load/vec4 v000001928ba0b760_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001928ba0b8a0, 0, 4;
T_74.2 ;
    %load/vec4 v000001928ba0b760_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001928ba0b8a0, 4;
    %assign/vec4 v000001928ba0a5e0_0, 0;
T_74.0 ;
    %jmp T_74;
    .thread T_74;
    .scope S_000001928ba0c460;
T_75 ;
    %vpi_call/w 4 35 "$readmemb", P_000001928ba103e0, v000001928ba0f460, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_75;
    .scope S_000001928ba0c2d0;
T_76 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001928ba0e4c0_0, 0, 8;
    %end;
    .thread T_76, $init;
    .scope S_000001928ba0c2d0;
T_77 ;
    %wait E_000001928b954a20;
    %load/vec4 v000001928ba0f140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001928ba0e4c0_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v000001928ba0ef60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.2, 8;
    %load/vec4 v000001928ba0f0a0_0;
    %assign/vec4 v000001928ba0e4c0_0, 0;
T_77.2 ;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_000001928ba0c140;
T_78 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001928ba0f0a0_0, 0, 8;
    %end;
    .thread T_78, $init;
    .scope S_000001928ba0c140;
T_79 ;
    %wait E_000001928b954a20;
    %load/vec4 v000001928ba0e740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %load/vec4 v000001928ba0f000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v000001928ba0eec0_0;
    %load/vec4 v000001928ba0e6a0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001928ba0f460, 0, 4;
T_79.2 ;
    %load/vec4 v000001928ba0e6a0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001928ba0f460, 4;
    %assign/vec4 v000001928ba0f0a0_0, 0;
T_79.0 ;
    %jmp T_79;
    .thread T_79;
    .scope S_000001928ba0def0;
T_80 ;
    %vpi_call/w 4 35 "$readmemb", P_000001928ba0e2e0, v000001928ba0f6e0, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_80;
    .scope S_000001928ba0dd60;
T_81 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001928ba0e880_0, 0, 8;
    %end;
    .thread T_81, $init;
    .scope S_000001928ba0dd60;
T_82 ;
    %wait E_000001928b954a20;
    %load/vec4 v000001928ba10180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001928ba0e880_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v000001928ba0f780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %load/vec4 v000001928ba10220_0;
    %assign/vec4 v000001928ba0e880_0, 0;
T_82.2 ;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_000001928ba0d270;
T_83 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001928ba10220_0, 0, 8;
    %end;
    .thread T_83, $init;
    .scope S_000001928ba0d270;
T_84 ;
    %wait E_000001928b954a20;
    %load/vec4 v000001928ba0faa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %load/vec4 v000001928ba0fa00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.2, 8;
    %load/vec4 v000001928ba0eba0_0;
    %load/vec4 v000001928ba0ed80_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001928ba0f6e0, 0, 4;
T_84.2 ;
    %load/vec4 v000001928ba0ed80_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001928ba0f6e0, 4;
    %assign/vec4 v000001928ba10220_0, 0;
T_84.0 ;
    %jmp T_84;
    .thread T_84;
    .scope S_000001928ba12b10;
T_85 ;
    %vpi_call/w 4 35 "$readmemb", P_000001928ba11060, v000001928ba0fc80, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_85;
    .scope S_000001928ba132e0;
T_86 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001928ba0f960_0, 0, 8;
    %end;
    .thread T_86, $init;
    .scope S_000001928ba132e0;
T_87 ;
    %wait E_000001928b954a20;
    %load/vec4 v000001928ba0eb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001928ba0f960_0, 0;
    %jmp T_87.1;
T_87.0 ;
    %load/vec4 v000001928ba0ea60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.2, 8;
    %load/vec4 v000001928ba0e600_0;
    %assign/vec4 v000001928ba0f960_0, 0;
T_87.2 ;
T_87.1 ;
    %jmp T_87;
    .thread T_87;
    .scope S_000001928ba119e0;
T_88 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001928ba0e600_0, 0, 8;
    %end;
    .thread T_88, $init;
    .scope S_000001928ba119e0;
T_89 ;
    %wait E_000001928b954a20;
    %load/vec4 v000001928ba0e420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %load/vec4 v000001928ba14120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.2, 8;
    %load/vec4 v000001928ba0e9c0_0;
    %load/vec4 v000001928ba0ffa0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001928ba0fc80, 0, 4;
T_89.2 ;
    %load/vec4 v000001928ba0ffa0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001928ba0fc80, 4;
    %assign/vec4 v000001928ba0e600_0, 0;
T_89.0 ;
    %jmp T_89;
    .thread T_89;
    .scope S_000001928ba121b0;
T_90 ;
    %vpi_call/w 4 35 "$readmemb", P_000001928ba109d0, v000001928ba0fe60, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_90;
    .scope S_000001928ba12980;
T_91 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001928ba0f1e0_0, 0, 8;
    %end;
    .thread T_91, $init;
    .scope S_000001928ba12980;
T_92 ;
    %wait E_000001928b954a20;
    %load/vec4 v000001928ba0f500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001928ba0f1e0_0, 0;
    %jmp T_92.1;
T_92.0 ;
    %load/vec4 v000001928ba0fbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.2, 8;
    %load/vec4 v000001928ba0f3c0_0;
    %assign/vec4 v000001928ba0f1e0_0, 0;
T_92.2 ;
T_92.1 ;
    %jmp T_92;
    .thread T_92;
    .scope S_000001928ba0c780;
T_93 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001928ba0f3c0_0, 0, 8;
    %end;
    .thread T_93, $init;
    .scope S_000001928ba0c780;
T_94 ;
    %wait E_000001928b954a20;
    %load/vec4 v000001928ba0e7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %load/vec4 v000001928ba0f640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.2, 8;
    %load/vec4 v000001928ba0ff00_0;
    %load/vec4 v000001928ba0fb40_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001928ba0fe60, 0, 4;
T_94.2 ;
    %load/vec4 v000001928ba0fb40_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001928ba0fe60, 4;
    %assign/vec4 v000001928ba0f3c0_0, 0;
T_94.0 ;
    %jmp T_94;
    .thread T_94;
    .scope S_000001928b9a4910;
T_95 ;
    %delay 5000, 0;
    %load/vec4 v000001928ba1fd90_0;
    %nor/r;
    %store/vec4 v000001928ba1fd90_0, 0, 1;
    %jmp T_95;
    .thread T_95;
    .scope S_000001928b9a4910;
T_96 ;
    %vpi_call/w 3 294 "$dumpfile", "descriptors.vcd" {0 0 0};
    %vpi_call/w 3 295 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001928b9a4910 {0 0 0};
    %vpi_call/w 3 296 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001928ba1fd90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001928ba1fb10_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001928ba1fb10_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001928ba1fb10_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001928ba1f430_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001928ba1f430_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001928ba1f430_0, 0, 1;
T_96.0 ;
    %load/vec4 v000001928ba1fe30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_96.1, 8;
    %load/vec4 v000001928ba20650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.2, 8;
    %vpi_call/w 3 314 "$display", "Writing  (  %24b )", v000001928ba1ec10_0 {0 0 0};
T_96.2 ;
    %delay 10000, 0;
    %jmp T_96.0;
T_96.1 ;
    %delay 100000, 0;
    %vpi_call/w 3 321 "$finish" {0 0 0};
    %end;
    .thread T_96;
    .scope S_000001928b8560d0;
T_97 ;
Ewait_6 .event/or E_000001928b956260, E_0x0;
    %wait Ewait_6;
    %load/vec4 v000001928ba1e710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_97.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_97.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_97.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_97.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_97.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_97.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_97.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_97.7, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001928ba1e7b0_0, 0, 3;
    %jmp T_97.9;
T_97.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001928ba1e7b0_0, 0, 3;
    %jmp T_97.9;
T_97.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001928ba1e7b0_0, 0, 3;
    %jmp T_97.9;
T_97.2 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001928ba1e7b0_0, 0, 3;
    %jmp T_97.9;
T_97.3 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001928ba1e7b0_0, 0, 3;
    %jmp T_97.9;
T_97.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001928ba1e7b0_0, 0, 3;
    %jmp T_97.9;
T_97.5 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001928ba1e7b0_0, 0, 3;
    %jmp T_97.9;
T_97.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001928ba1e7b0_0, 0, 3;
    %jmp T_97.9;
T_97.7 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001928ba1e7b0_0, 0, 3;
    %jmp T_97.9;
T_97.9 ;
    %pop/vec4 1;
    %jmp T_97;
    .thread T_97, $push;
    .scope S_000001928b8560d0;
T_98 ;
    %wait E_000001928b955360;
    %load/vec4 v000001928ba1e210_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001928ba1ee90_0, 4, 5;
    %load/vec4 v000001928ba1ee90_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001928ba1ee90_0, 4, 5;
    %jmp T_98;
    .thread T_98;
    .scope S_000001928b8560d0;
T_99 ;
    %wait E_000001928b955360;
    %load/vec4 v000001928ba1efd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001928ba1e710_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001928ba1fbb0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001928ba1e170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001928ba1e2b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001928ba1e210_0, 0;
    %jmp T_99.1;
T_99.0 ;
    %load/vec4 v000001928ba1e210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001928ba1e210_0, 0;
T_99.2 ;
    %load/vec4 v000001928ba1f070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001928ba1f070_0, 0;
T_99.4 ;
    %load/vec4 v000001928ba21af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001928ba21af0_0, 0;
T_99.6 ;
    %load/vec4 v000001928ba1e2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001928ba1e2b0_0, 0;
T_99.8 ;
    %load/vec4 v000001928ba1e710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_99.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_99.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_99.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_99.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_99.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_99.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_99.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_99.17, 6;
    %jmp T_99.18;
T_99.10 ;
    %load/vec4 v000001928ba1e670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.19, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001928ba1e710_0, 0;
    %load/vec4 v000001928ba1fbb0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_99.21, 8;
    %load/vec4 v000001928ba1fbb0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/1 T_99.22, 8;
T_99.21 ; End of true expr.
    %load/vec4 v000001928ba1fbb0_0;
    %pad/u 32;
    %jmp/0 T_99.22, 8;
 ; End of false expr.
    %blend;
T_99.22;
    %load/vec4 v000001928ba1e170_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000001928ba1ff70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001928ba1e210_0, 0;
T_99.19 ;
    %jmp T_99.18;
T_99.11 ;
    %load/vec4 v000001928ba1ee90_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.23, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001928ba1ea30_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001928ba1e350_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001928ba1e710_0, 0;
    %load/vec4 v000001928ba1fbb0_0;
    %pad/u 32;
    %cmpi/u 63, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_99.25, 8;
    %load/vec4 v000001928ba1fbb0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/1 T_99.26, 8;
T_99.25 ; End of true expr.
    %load/vec4 v000001928ba1fbb0_0;
    %pad/u 32;
    %jmp/0 T_99.26, 8;
 ; End of false expr.
    %blend;
T_99.26;
    %load/vec4 v000001928ba1e170_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000001928ba1ff70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001928ba1e210_0, 0;
T_99.23 ;
    %jmp T_99.18;
T_99.12 ;
    %load/vec4 v000001928ba1ee90_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.27, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001928ba1ea30_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001928ba1f610_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000001928ba1e710_0, 0;
T_99.27 ;
    %jmp T_99.18;
T_99.13 ;
    %load/vec4 v000001928ba1fbb0_0;
    %pad/u 32;
    %load/vec4 v000001928ba1e170_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000001928ba1ef30_0, 0;
    %load/vec4 v000001928ba1f610_0;
    %load/vec4 v000001928ba1e350_0;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 8;
    %assign/vec4 v000001928ba1e990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001928ba1f070_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v000001928ba1e710_0, 0;
    %load/vec4 v000001928ba1fbb0_0;
    %pad/u 32;
    %load/vec4 v000001928ba1e170_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_99.29, 8;
    %load/vec4 v000001928ba1e170_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/1 T_99.30, 8;
T_99.29 ; End of true expr.
    %load/vec4 v000001928ba1e170_0;
    %pad/u 32;
    %jmp/0 T_99.30, 8;
 ; End of false expr.
    %blend;
T_99.30;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000001928ba1ff70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001928ba1e210_0, 0;
    %jmp T_99.18;
T_99.14 ;
    %load/vec4 v000001928ba1ee90_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.31, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001928ba1ea30_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001928ba1e350_0, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v000001928ba1e710_0, 0;
    %load/vec4 v000001928ba1fbb0_0;
    %pad/u 32;
    %load/vec4 v000001928ba1e170_0;
    %pad/u 32;
    %cmpi/u 63, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_99.33, 8;
    %load/vec4 v000001928ba1e170_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/1 T_99.34, 8;
T_99.33 ; End of true expr.
    %load/vec4 v000001928ba1e170_0;
    %pad/u 32;
    %jmp/0 T_99.34, 8;
 ; End of false expr.
    %blend;
T_99.34;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000001928ba1ff70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001928ba1e210_0, 0;
T_99.31 ;
    %jmp T_99.18;
T_99.15 ;
    %load/vec4 v000001928ba1ee90_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.35, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001928ba1ea30_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001928ba1f610_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v000001928ba1e710_0, 0;
T_99.35 ;
    %jmp T_99.18;
T_99.16 ;
    %load/vec4 v000001928ba1fbb0_0;
    %pad/u 32;
    %load/vec4 v000001928ba1e170_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000001928ba20d30_0, 0;
    %load/vec4 v000001928ba1f610_0;
    %load/vec4 v000001928ba1e350_0;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 8;
    %assign/vec4 v000001928ba20bf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001928ba21af0_0, 0;
    %load/vec4 v000001928ba1fbb0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_99.37, 4;
    %load/vec4 v000001928ba1e170_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_99.39, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001928ba1fbb0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001928ba1e170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001928ba1e2b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001928ba1e710_0, 0;
    %jmp T_99.40;
T_99.39 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001928ba1fbb0_0, 0;
    %load/vec4 v000001928ba1e170_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001928ba1e170_0, 0;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v000001928ba1e710_0, 0;
T_99.40 ;
    %jmp T_99.38;
T_99.37 ;
    %load/vec4 v000001928ba1fbb0_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001928ba1fbb0_0, 0;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v000001928ba1e710_0, 0;
T_99.38 ;
    %jmp T_99.18;
T_99.17 ;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001928ba1e710_0, 0;
    %load/vec4 v000001928ba1fbb0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_99.41, 8;
    %load/vec4 v000001928ba1fbb0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/1 T_99.42, 8;
T_99.41 ; End of true expr.
    %load/vec4 v000001928ba1fbb0_0;
    %pad/u 32;
    %jmp/0 T_99.42, 8;
 ; End of false expr.
    %blend;
T_99.42;
    %load/vec4 v000001928ba1e170_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000001928ba1ff70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001928ba1e210_0, 0;
    %jmp T_99.18;
T_99.18 ;
    %pop/vec4 1;
T_99.1 ;
    %jmp T_99;
    .thread T_99;
    .scope S_000001928ba12fc0;
T_100 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001928ba219b0_0, 0, 32;
T_100.0 ;
    %load/vec4 v000001928ba219b0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_100.1, 5;
    %pushi/vec4 0, 0, 18;
    %ix/getv/s 4, v000001928ba219b0_0;
    %store/vec4a v000001928ba21410, 4, 0;
    %load/vec4 v000001928ba219b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001928ba219b0_0, 0, 32;
    %jmp T_100.0;
T_100.1 ;
    %end;
    .thread T_100;
    .scope S_000001928ba13150;
T_101 ;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v000001928ba21550_0, 0, 18;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v000001928ba214b0_0, 0, 18;
    %end;
    .thread T_101, $init;
    .scope S_000001928ba13150;
T_102 ;
    %wait E_000001928b955d20;
    %load/vec4 v000001928ba21230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v000001928ba21550_0, 0;
    %jmp T_102.1;
T_102.0 ;
    %load/vec4 v000001928ba20fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.2, 8;
    %load/vec4 v000001928ba21730_0;
    %assign/vec4 v000001928ba21550_0, 0;
T_102.2 ;
T_102.1 ;
    %jmp T_102;
    .thread T_102;
    .scope S_000001928ba13150;
T_103 ;
    %wait E_000001928b955ea0;
    %load/vec4 v000001928ba217d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v000001928ba214b0_0, 0;
    %jmp T_103.1;
T_103.0 ;
    %load/vec4 v000001928ba20830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.2, 8;
    %load/vec4 v000001928ba21190_0;
    %assign/vec4 v000001928ba214b0_0, 0;
T_103.2 ;
T_103.1 ;
    %jmp T_103;
    .thread T_103;
    .scope S_000001928b856260;
T_104 ;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v000001928ba21730_0, 0, 18;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v000001928ba21190_0, 0, 18;
    %end;
    .thread T_104, $init;
    .scope S_000001928b856260;
T_105 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001928ba215f0_0, 0, 32;
T_105.0 ;
    %load/vec4 v000001928ba215f0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_105.1, 5;
    %vpi_call/w 9 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v000001928ba21410, v000001928ba215f0_0 > {0 0 0};
    %load/vec4 v000001928ba215f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001928ba215f0_0, 0, 32;
    %jmp T_105.0;
T_105.1 ;
    %end;
    .thread T_105;
    .scope S_000001928b856260;
T_106 ;
    %wait E_000001928b955d20;
    %load/vec4 v000001928ba21d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.0, 8;
    %load/vec4 v000001928ba20a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.2, 8;
    %load/vec4 v000001928ba21eb0_0;
    %load/vec4 v000001928ba21a50_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001928ba21410, 0, 4;
T_106.2 ;
    %load/vec4 v000001928ba21a50_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001928ba21410, 4;
    %assign/vec4 v000001928ba21730_0, 0;
T_106.0 ;
    %jmp T_106;
    .thread T_106;
    .scope S_000001928b856260;
T_107 ;
    %wait E_000001928b955ea0;
    %load/vec4 v000001928ba21e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.0, 8;
    %load/vec4 v000001928ba212d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.2, 8;
    %load/vec4 v000001928ba210f0_0;
    %load/vec4 v000001928ba21690_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001928ba21410, 0, 4;
T_107.2 ;
    %load/vec4 v000001928ba21690_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001928ba21410, 4;
    %assign/vec4 v000001928ba21190_0, 0;
T_107.0 ;
    %jmp T_107;
    .thread T_107;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "sim\descriptors_tb.sv";
    "hdt\xilinx_single_port_ram_read_first_bram_tester.v";
    "hdl\generate_descriptors.sv";
    "hdl\histogram.sv";
    "hdl\gradient_orientation.sv";
    "hdl\gradient.sv";
    "hdl\xilinx_true_dual_port_read_first_2_clock_ram.v";
