# iac-riscv-cw-1

## Table for Control Unit Signals

| Opcode | `Branch_o` | `ResultSrc_o` | `MemWrite_o` | `ALUSrc_o` | `ImmSrc_o` | `RegWrite_o` |
| --- | --- | --- | --- | --- | --- | --- |
| `x` | `x` | `x` | `x` | `x` | `x` | `x` |
| `x` | `x` | `x` | `x` | `x` | `x` | `x` |
| `x` | `x` | `x` | `x` | `x` | `x` | `x` |
| `x` | `x` | `x` | `x` | `x` | `x` | `x` |
| `x` | `x` | `x` | `x` | `x` | `x` | `x` |
| `x` | `x` | `x` | `x` | `x` | `x` | `x` |
| `x` | `x` | `x` | `x` | `x` | `x` | `x` |
| `x` | `x` | `x` | `x` | `x` | `x` | `x` |
| `x` | `x` | `x` | `x` | `x` | `x` | `x` |
| `x` | `x` | `x` | `x` | `x` | `x` | `x` |

| Signal | `0` | `1` |
| --- | --- | --- |
| `Branch_o` | Something | Something |
| `ResultSrc_o` | Something | Something |
| `MemWrite_o` | Something | Something |
| `ALUSrc_o` | Something | Something |
| `RegWrite_o` | Something | Something |

| Signal | `00` | `01` | `11` | `10` |
| --- | --- | --- | --- | --- |
| `ImmSrc_o` | Something | Something | Something | Something |